NEC Electronics Inc.

## MICROCOMPUTER PRODUCTS



SINGLE-CHIP PRODUCTS

## 1987 MICROCOMPUTER DATA BOOK

## SINGLE-CHIP PRODUCTS VOL 1 OF 2

August 1986<br>NECEL-000175<br>Stock No. 500100<br>©1986 NEC Electronics Inc./Printed in U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

GENERAL INFORMATION

QUALITY AND RELIABILITY

4-BIT, SINGLE-CHIP MICROCOMPUTERS

## 8-BIT, SINGLE-CHIP MICROCOMPUTERS

16-BIT, SINGLE-CHIP MICROCOMPUTERS

LCD PERIPHERALS

DEVELOPMENT TOOLS

PACKAGING INFORMATION

TABLE OF CONTENTS
Section 1 - General Information Page
Introduction ..... 1-3
Ordering Information ..... 1-3
Part Numbering System ..... 1-3
4-Bit, Single-Chip Microcomputer Selection Guide ..... 1-4
8-Bit, Single-Chip Microcomputer Selection Guide ..... 1-7
16-Bit, Single-Chip Microcomputer Selection Guide ..... 1-9
CMOS LCD Peripheral Selection Guide ..... 1-9
$\mu$ PD7500 Series Hardware Development Tool Selection Guide ..... 1-10
$\mu$ PD75000 Series Hardware Development Tool Selection Guide ..... 1-10
$\mu$ PD7800 Series Hardware Development Tool Selection Guide ..... 1-11
$\mu$ PD78000 Series Hardware Development Tool Selection Guide ..... 1-11
$\mu$ PD70320/322 Hardware Development Tool Selection Guide ..... 1-11
$\mu$ PD8048 Series Hardware Development Tool Selection Guide ..... 1-11
MD-086 Series Microcomputer Development System Selection Guide ..... 1-12
MD-910TM Character Display Terminal Development System Selection Guide ..... 1-12
PG1000 PROM Programmer Selection Guide ..... 1-12
Ordering Procedure for ROM-Based Microcomputer Products ..... 1-13
ROM Code Submission (Form No. NEC-0000071) ..... 1-14
Section 2 - Quality and Reliability
Introduction ..... 2-3
Technology Description ..... 2-3
Reliability Testing ..... 2-3
Failure Rate Calculation and Prediction ..... 2-6
Reliability Test Results ..... 2-7
NEC's Goals on Failure Rates ..... 2-7
Infant Mortality Failure Screening ..... 2-8
Life Tests ..... 2-8
Built-in Quality and Reliability ..... 2-10
Approaches to Total Quality Control ..... 2-10
Summary and Conclusion ..... 2-12
Section 3-4-Bit, Single-Chip Microcomputers
$\mu$ PD7500 Series CMOS Microcomputers ..... 3-3
$\mu$ PD7500H/H-E CMOS Microcomputers for $\mu$ PD7500-Series Evaluation ..... 3-31
$\mu$ PD7501 CMOS Microcomputer with LCD Controller/Driver ..... 3-45$\mu$ PD7502/03
CMOS Microcomputers with LCD Controller/Driver ..... 3-59
$\mu$ PD7506 CMOS Microcomputer ..... 3-75
$\mu$ PD7507/08CMOS Microcomputers3-89
$\mu$ PD7507H/08H CMOS Microcomputers ..... 3-109
$\mu$ PD7507S CMOS Microcomputer ..... 3-123
$\mu$ PD7508A CMOS Microcomputer with FIP® Driver ..... 3-141
$\mu$ PD7514 CMOS Microcomputer with LCD Controller/Driver ..... 3-155
$\mu$ PD7516H
$\mu$ PD7519/19H
$\mu$ PD7527A/28A$\mu$ PD7533$\mu$ PD7537A/38A$\mu$ PD7554/64$\mu$ PD7556/66$\mu$ PD75104/106/108CMOS Microcomputer with FIP® Controller/Driver3-175
CMOS Microcomputers with FIP® Controller/Driver ..... 3-199
CMOS Microcomputers with FIP® Driver ..... 3-229
CMOS Microcomputer with A/D Converter ..... 3-243
CMOS Microcomputers with FIP® Driver ..... 3-263
CMOS Microcomputers with Serial I/O ..... 3-277
CMOS Microcomputers with Comparator ..... 3-295
CMOS Microcomputers ..... 3-313
$\mu$ PD75P108 CMOS Microcomputer with On-Chip EPROM ..... 3-325
Section 4 - 8-Bit, Single-Chip Microcomputers Page
$\mu$ PD78C05A/06A High-End CMOS Microcomputers ..... 4-3
$\mu$ PD7807/08/09 High-End NMOS Microcomputers with Comparator and 8K ROM ..... 4-23
$\mu$ PD78P09 High-End NMOS Microcomputer with Comparator and 8K EPROM ..... 4-51
$\mu$ PD7810/11 NMOS Microcomputers with A/D Converter ..... 4-75
$\mu$ PD78C10/C11/ CMOS Microcomputers with A/D Converter ..... 4-101
C14
$\mu$ PD7810H/11H NMOS Microcomputers with A/D Converter ..... 4-129
$\mu$ PD78PG11 High-End NMOS Microcomputer with Piggyback EPROM ..... 4-155
$\mu$ PD78310/312 CMOS Microcomputers, Real-Time Control Oriented ..... 4-175
$\mu$ PD8035HL/48H High-Speed HMOS Microcomputers ..... 4-201
$\mu$ PD80C35/C48, CMOS Microcomputers ..... 4-213
$\mu$ PD48$\mu$ PD8039HL/49H, High-Speed HMOS Microcomputers4-235
$\mu$ PD8749H$\mu \mathrm{PD} 80 \mathrm{C} 39 \mathrm{H} / 49 \mathrm{H}$, High-Speed CMOS Microcomputers4-249
$\mu$ PD49H
$\mu$ PD80C40H/50H, High-Speed CMOS Microcomputers ..... 4-271
$\mu$ PD50H
$\mu$ PD8041AH, NMOS Microcomputers with Universal PPI ..... 4-293
$\mu$ PD8741A
$\mu$ PD80C42 CMOS Microcomputer with Universal PPI ..... 4-307
$\mu$ PD8748H High-Speed NMOS Microcomputer with UV EPROM ..... 4-325
Section 5-16-Bit, Single-Chip Microcomputers
$\mu$ PD70320/322 CMOS Microcomputers (V25™) ..... 5-3V25 is a trademark of NEC Corporation.
Section 6 - LCD Peripherals
$\mu$ PD6307 LCD Row Driver ..... 6-3
$\mu$ PD6308 LCD Column Driver ..... 6-7
$\mu$ PD7225 CMOS, Intelligent, Alphanumeric LCD Controller/Driver ..... 6-11
$\mu$ PD7227 CMOS, Intelligent, Dot-Matrix LCD Controller/Driver ..... 6-21
$\mu$ PD7228 CMOS, Intelligent, Dot-Matrix LCD Controller/Driver ..... 6-29
$\mu$ PD72030 CMOS, Intelligent, LCD Controller ..... 6-39
Section 7 - Development Tools
$\mu$ PD7500 Series Hardware Development Tools ..... 7-3
$\mu$ PD7500 Series Hardware Development Tool Selection Guide ..... 7-3
EVAKIT-7500B ..... 7-4
$\mu$ PD75000 Series Hardware Development Tools ..... 7-7
EVAKIT-75X ..... 7-7
$\mu$ PD7800 Series Hardware Development Tools ..... 7-9
$\mu$ PD7800 Series Hardware Development Tool Selection Guide ..... 7-9
EVAKIT-87AD ..... 7-9
EVAKIT-87LC ..... 7-10
IE-7809-M ..... 7-11
IE-87AD-M ..... 7-11
IE-7811H-M ..... 7-12
IE-78C11-M ..... 7-12
$\mu$ PD78000 Series Hardware Development Tools ..... 7-15
IE-78310-R ..... 7-15
$\mu$ PD70320/322 Hardware Development Tools ..... 7-17
IE-70322 ..... 7-17
Section 7 - Development Tools (cont) Page
$\mu$ PD8048 Series Hardware Development Tools ..... 7-19
EVAKIT-84C-1 ..... 7-19
EVAKIT-80C42 ..... 7-19
EV-9001/EV-9002 ..... 7-20
SE-80C50H System Evaluation Board ..... 7-20
V-Series Hardware Development Tools ..... 7-21
IE-70108/70116 ..... 7-21
$\mu$ PD7500 Series Software Absolute Assembler Development Tools ..... 7-23
ASM75 ..... 7-23
$\mu$ PD75000 Series Software Relocatable Assembler Development Tools ..... 7-25
RA75X ..... 7-25
$\mu$ PD7800 Series Software Absolute Assembler Development Tools ..... 7-27
ASM87 ..... 7-27
$\mu$ PD7800 Series Software Relocatable Assembler Development Tools ..... 7-29
RA87 ..... 7-29
$\mu$ PD78000 Series Software Relocatable Assembler Development Tools ..... 7-31
RA310 ..... 7-31
$\mu$ PD70320/322 Software Relocatable Assembler Development Tools ..... 7-33
Evakit Communication Program ..... 7-35
MD-086 Series Microcomputer Development Systems ..... 7-37
MD-086 Floppy and Hard Disk Drive System ..... 7-37
MD-910TM Character Display Terminal Development Tool ..... 7-43
PG1000 PROM Programmer ..... 7-45
Section 8 - Packaging Information
Package/Device Cross Reference ..... 8-3
20-Pin Plastic Shrink DIP (300 mil) ..... 8-5
20-Pin Plastic SO (Small Outline) ( 300 mil ) ..... 8-5
24-Pin Plastic Shrink DIP (300 mil) ..... 8-6
24-Pin Plastic SO (Small Outline) (300 mil) ..... 8-6
28-Pin Plastic DIP ( 600 mil ) ..... 8-7
28-Pin Plastic Shrink DIP ( 400 mil ) ..... 8-7
40-Pin Plastic DIP ( 600 mil ) ..... 8-8
40-Pin Plastic Shrink DIP (600 mil) ..... 8-8
40-Pin Ceramic Piggyback DIP ( 600 mil ) ..... 8-9
$40-\mathrm{Pin}$ Cerdip with Window ( 600 mil ) ..... 8-9
42-Pin Plastic DIP (600 mil) ..... 8-10
42-Pin Plastic Shrink DIP (600 mil) ..... 8-10
42-Pin Ceramic Piggyback DIP ..... 8-11
44-Pin Plastic Miniflat ..... 8-11
52-Pin Plastic Miniflat ..... 8-12
54-Pin Plastic Miniflat ..... 8-12
54-Pin Plastic Miniflat (Inverted leads) ..... 8-13
64-Pin Plastic Shrink DIP ( 750 mil ) ..... 8-13
64-Pin Plastic Miniflat ..... 8-14
64-Pin Plastic QUIP ..... 8-14
64-Pin Shrink Cerdip with Window ..... 8-15
64-Pin Ceramic QUIP with Window ..... 8-15
64-Pin Ceramic Piggyback QUIP ..... 8-16
68-Pin Plastic Leaded Chip Carrier (PLCC) ..... 8-16
80-Pin Plastic Miniflat ..... 8-17
84-Pin Plastic Leaded Chip Carrier (PLCC) ..... 8-17

## Numerical Index

Device Page
$\mu$ PD49H ..... 4-249
$\mu$ PD50H ..... 4-271
$\mu$ PD6307 ..... 6-3
$\mu$ PD6308 ..... 6-7
$\mu$ PD7225 ..... 6-11
$\mu$ PD7227 ..... 6-21
$\mu$ PD7228 ..... 6-29
$\mu$ PD7500 Series ..... 3-3
$\mu$ PD7500H ..... 3-31
$\mu$ PD7500H-E ..... 3-31
$\mu$ PD7501 ..... 3-45
$\mu$ PD7502 ..... 3-59
$\mu$ PD7503 ..... 3-59
$\mu$ PD7506 ..... 3-75
$\mu$ PD7507 ..... 3-89
$\mu$ PD7507H ..... 3-109
$\mu$ PD7507S ..... 3-123
$\mu$ PD7508 ..... 3-89
$\mu$ PD7508A ..... 3-141
$\mu$ PD7508H ..... 3-109
$\mu$ PD75CG08 ..... 3-89
$\mu$ PD75CG08H ..... 3-109
$\mu$ PD7514 ..... 3-155
$\mu$ PD7516H ..... 3-175
$\mu$ PD75CG16H ..... 3-175
$\mu$ PD7519 ..... 3-199
$\mu$ PD7519H ..... 3-199
$\mu$ PD75CG19 ..... 3-199
$\mu$ PD75CG19H ..... 3-199
$\mu$ PD7527A ..... 3-229
$\mu$ PD7528A ..... 3-229
$\mu$ PD75CG28 ..... 3-229
$\mu$ PD7533 ..... 3-243
$\mu$ PD75CG33 ..... 3-243
$\mu$ PD7537A ..... 3-263
$\mu$ PD7538A ..... 3-263
$\mu$ PD75CG38 ..... 3-263
$\mu$ PD7554 ..... 3-277
$\mu$ PD7556 ..... 3-295
$\mu$ PD7564 ..... 3-277
$\mu$ PD7566 ..... 3-295
Section 1 - General Information Page
Introduction ..... 1-3
Ordering Information ..... 1-3
Part Numbering System ..... 1-3
4-Bit, Single-Chip Microcomputer Selection Guide ..... 1-4
8-Bit, Single-Chip Microcomputer Selection Guide ..... 1-7
16-Bit, Single-Chip Microcomputer Selection Guide ..... 1-9
CMOS LCD Peripheral Selection Guide ..... 1-9
$\mu$ PD7500 Series Hardware Development Tool Selection Guide ..... 1-10
$\mu$ PD75000 Series Hardware Development Tool Selection Guide ..... 1-10
$\mu$ PD7800 Series Hardware Development Tool Selection Guide ..... 1-11
$\mu$ PD78000 Series Hardware Development Tool Selection Guide ..... 1-11
$\mu$ PD70320/322 Hardware Development Tool Selection Guide ..... 1-11
$\mu$ PD8048 Series Hardware Development Tool Selection Guide ..... 1-11
MD-086 Series Microcomputer Development System Selection Guide ..... 1-12
MD-910TM Character Display Terminal Development System Selection Guide ..... 1-12
PG1000 PROM Programmer Selection Guide ..... 1-12
Ordering Procedure for ROM-Based Microcomputer Products ..... 1-13
ROM Code Submission (Form No. NEC-0000071) ..... 1-14

## Introduction

The NEC microcomputer data book is issued in two volumes.

- Volume 1: Single-Chip Products
- Volume 2: Microprocessors, Peripherals, and DSP Products

NEC offers a wide variety of single-chip microcomputer products for you to choose from. Volume 1 covers 4 -bit, 8 -bit, and 16 -bit microcomputers plus LCD peripheral products, both NMOS and CMOS, in an assortment of packages. This extraordinary selection provides greater design alternatives with products that truly fit your needs in data processing, communications, instrumentation, industrial, and consumer applications.
Volume 1 is divided into the following sections.

1. General Information. This section includes ordering information, product selection guides, and ROM Code submission procedures.
2. Quality and Reliability. The NEC concepts of de-signed-in quality and total quality control as a com-pany-wide activity are discussed here.
3. Four-Bit Single-Chip Microcomputers. This section covers the 7500 Series, the 75000 Series, and the cost-effective, low-end mini-microcomputers known as $755 \mathrm{x} / 756 \mathrm{x}$.
4. Eight-Bit Single-Chip Microcomputers. The 8-bit products include the popular $80 \mathrm{xx} / 87 \mathrm{xx}$ and 80 Cxx Series together with the high-end 7800 and 78000 Series.
5. Sixteen-Bit Single-Chip Microcomputers. The 16bit microcomputers are CMOS products, type 70320/ 70322.
6. LCD Peripherals. Peripherals include LCD control-ler-driver products for alphanumeric, dot-addressable, and large-area displays.
7. Development Tools. A comprehensive line of development hardware and software products support NEC's single-chip microcomputer families.
8. Packaging. This section provides dimensioned package drawings and a cross-reference from package type to device numbers.

## Ordering Information

Part numbers for ordering microcomputer products are listed on the first page of each data sheet. NEC's part numbers consist of four elements as shown in the example that follows.

## Part Numbering System



## GENERAL INFORMATION

## 4-Bit, Single-Chip CMOS Microcomputer Selection Guide

| Device | Description | Clock <br> (MHz) | Supply Voltage [V] | $\begin{aligned} & \text { ROM } \\ & \text { (X8] } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (X4) } \end{aligned}$ | 1/0 | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD7500HG-36 | Microcomputer | 0.7 | 4.5 to 5.5 | External | 256 | 46 | Plastic QUIP | 64 |
| $\mu$ PD7500H-EG-36 | Microcomputer | 0.2 | 4.5 to 5.5 | External | 256 | 46 | Plastic QUIP | 64 |
| $\mu$ PD7501G-12 | Microcomputer with LCD Controller/Driver | 0.4 | 2.5 to 6.0 | 1 K | 96 | 24 | Plastic Miniflat | 64 |
| $\mu$ PD7502G-12 | Microcomputer with LCD Controller/Driver | 0.4 | 2.7 to 6.0 | 2K | 128 | 23 | Plastic Miniflat | 64 |
| $\mu$ PD7503G-12 | Microcomputer with LCD Controller/Driver | 0.4 | 2.7 to 6.0 | 4K | 224 | 23 | Plastic Miniflat | 64 |
| $\mu \mathrm{PD7506C}$ | Microcomputer | 0.4 | 2.5 to 6.0 | 1K | 64 | 22 | Plastic DIP | 28 |
| $\mu$ PD7506CT | Microcomputer | 0.4 | 2.5 to 6.0 | 1K | 64 | 22 | Plastic Shrink DIP | 28 |
| $\mu$ PD7506G-00 | Microcomputer | 0.4 | 2.5 to 6.0 | 1K | 64 | 22 | Plastic Miniflat | 52 |
| $\mu$ PD7507C | Microcomputer | 0.4 | 2.5 to 6.0 | 2K | 128 | 32 | Plastic DIP | 40 |
| $\mu$ PD7507CU | Microcomputer | 0.4 | 2.5 to 6.0 | 2K | 128 | 32 | Plastic Shrink DIP | 40 |
| $\overline{\mu \text { PD7507G-00 }}$ | Microcomputer | 0.4 | 2.5 to 6.0 | 2K | 128 | 32 | Plastic Miniflat | 52 |
| $\mu \mathrm{PD7507HC}$ | Microcomputer | 4.19 | 2.7 to 6.0 | 2K | 128 | 32 | Plastic DIP | 40 |
| $\mu$ PD7507HCU | Microcomputer | 4.19 | 2.7 to 6.0 | 2K | 128 | 32 | Plastic Shrink DIP | 40 |
| $\mu$ PD7507HG-22 | Microcomputer | 4.19 | 2.7 to 6.0 | 2K | 128 | 32 | Plastic Miniflat | 44 |
| $\mu$ PD7507SC | Microcomputer | 0.4 | 2.2 to 6.0 | 2K | 128 | 20 | Plastic DIP | 28 |
| $\mu$ PD7507SCT | Microcomputer | 0.4 | 2.2 to 6.0 | 2K | 128 | 20 | Plastic Shrink DIP | 28 |
| $\mu$ PD7508C | Microcomputer | 0.4 | 2.5 to 6.0 | 4K | 224 | 32 | Plastic DIP | 40 |
| $\mu \mathrm{PD7508CU}$ | Microcomputer | 0.4 | 2.5 to 6.0 | 4K | 224 | 32 | Platic Shrink DIP | 40 |
| $\mu$ PD7508G-00 | Microcomputer | 0.4 | 2.5 to 6.0 | 4K | 224 | 32 | Plastic Miniflat | 52 |
| $\mu$ PD75CG08E | Piggyback EPROM Microcomputer | 0.4 | 4.5 to 5.5 | 4K | 224 | 32 | Ceramic DIP | 40 |
| $\mu \mathrm{PD7508HC}$ | Microcomputer | 4.19 | 2.7 to 6.0 | 4K | 224 | 32 | Plastic DIP | 40 |
| $\mu \mathrm{PD7508HCU}$ | Microcomputer | 4.19 | 2.7 to 6.0 | 4K | 224 | 32 | Plastic Shrink DIP | 40 |
| $\mu$ PD7508HG-22 | Microcomputer | 4.19 | 2.7 to 6.0 | 4K | 224 | 32 | Plastic Miniflat | 44 |
| $\mu$ PD75CG08HE | Piggyback EPROM Microcomputer | 4.19 | 4.5 to 5.5 | 4K | 224 | 32 | Ceramic DIP | 40 |
| $\mu$ PD7508AC | Microcomputer with FIP Driver | 0.4 | 2.7 to 5.5 | 4K | 208 | 32 | Plastic DIP | 40 |
| -PD7514G-12 | Microcomputer with LCD Controilier/Driver | 0.5 | 2.7 to 6.0 | 4K | 256 | 31 | Plastic Miniflat | 80 |
| $\overline{\mu \text { PD7516HG-12 }}$ | Microcomputer with FIP Controller/Driver | 6.55 | 2.5 to 6.0 | 6 K | 256 | 53 | Plastic Miniflat | 64 |
| $\overline{\mu \text { PD7516HG-36 }}$ | Microcomputer with FIP Controller/Driver | 6.55 | 2.5 to 6.0 | 6 K | 256 | 53 | Plastic QUIP | 64 |
| MPD7516HCW | Microcomputer with FIP Controller/Driver | 6.55 | 2.5 to 6.0 | 6 K | 256 | 53 | Plastic Shrink DIP | 64 |
| $\overline{\mu \text { PD75CG16HE }}$ | Piggyback EPROM Microcomputer with FIP Controller/Driver | 6.55 | 4.5 to 5.5 | 6K | 256 | 53 | Ceramic QUIP | 64 |

4-Bit, Single-Chip CMOS Microcomputer Selection Guide (cont)

| Device | Description | Clock [MHz] | Supply Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { [ } \times 8 \text { ] } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & {[\mathrm{X} 4]} \end{aligned}$ | 1/0 | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD7519G-12 | Microcomputer with FIP Controller/Driver | 4.19 | 2.5 to 6.0 | 4K | 256 | 53 | Plastic Miniflat | 64 |
| /PD7519G-36 | Microcomputer with FIP Controller/Driver | 4.19 | 2.5 to 6.0 | 4K | 256 | 53 | Plastic QUIP | 64 |
| $\overline{\mu \text { PD7519CW }}$ | Microcomputer with FIP Controller/Driver | 4.19 | 2.5 to 6.0 | 4K | 256 | 53 | Plastic Shrink DIP | 64 |
| -PD75CG19E | Piggyback EPROM Microcomputer with FIP Controller/Driver | 4.19 | 4.5 to 5.5 | 4K | 256 | 53 | Ceramic DIP | 64 |
| $\mu \mathrm{PD7519HG}-12$ | Microcomputer with FIP Controller/Driver | 6.55 | 2.5 to 6.0 | 4K | 256 | 53 | Plasti Miniflat | 64 |
| $\mu$ PD7519HG-36 | Microcomputer with FIP Controller/Driver | 6.55 | 2.5 to 6.0 | 4K | 256 | 53 | Plastic QUIP | 64 |
| $\overline{\mu \text { PD7519HCW }}$ | Microcomputer with FIP Controller/Driver | 6.55 | 2.5 to 6.0 | 4K | 256 | 53 | Plastic Shrink DIP | 64 |
| $\overline{\mu \text { PD75CG19HE }}$ | Piggyback EPROM Microcomputer with FIP Controller/Driver | 6.55 | 4.5 to 5.5 | 4K | 256 | 53 | Ceramic DIP | 64 |
| $\mu$ PD7527AC | Microcomputer with FIP Display | 0.6 | 2.7 to 6.0 | 2K | 128 | 35 | Plastic DIP | 42 |
| $\overline{\mu \text { PD7527ACU }}$ | Microcomputer with FIP Display | 0.6 | 2.7 to 6.0 | 2 K | 128 | 35 | Plastic Shrink DIP | 42 |
| $\mu$ PD7528AC | Microcomputer with FIP Display | 0.6 | 2.7 to 6.0 | 4K | 160 | 35 | Plastic DIP | 42 |
| $\mu$ PD7528ACU | Microcomputer with FIP Display | 0.6 | 2.7 to 6.0 | 4K | 160 | 35 | Plastic Shrink DIP | 42 |
| $\overline{\mu \text { PD75CG28E }}$ | Piggyback EPROM Microcomputer with FIP Display | 0.5 | 4.5 to 5.5 | 4K | 160 | 35 | Ceramic DIP | 42 |
| /PD7533C | Microcomputer with A/D Converter | 0.5 | 2.7 to 6.0 | 4K | 160 | 34 | Plastic DIP | 42 |
| $\mu$ PD7533CU | Microcomputer with A/D Converter | 0.5 | 2.7 to 6.0 | 4K | 160 | 34 | Plastic Shrink DIP | 42 |
| /PD7533G-22 | Microcomputer with A/D Converter | 0.5 | 2.7 to 6.0 | 4K | 160 | 34 | Plastic Minflat | 44 |
| $\overline{\mu \text { PD75CG33E }}$ | Piggyback EPROM Microcomputer with A/D Converter | 0.5 | 4.5 to 5.5 | 4K | 160 | 34 | Ceramic DIP | 42 |
| $\overline{\mu \text { PD7537AC }}$ | Microcomputer with FIP Driver | 0.6 | 2.7 to 6.0 | 2 K | 128 | 35 | Plastic DIP | 42 |
| $\mu$ PD7537ACU | Microcomputer with FIP Driver | 0.6 | 2.7 to 6.0 | 2 K | 128 | 35 | Plastic Shrink DIP | 42 |
| $\overline{\mu \text { PD7538AC }}$ | Microcomputer with FIP Driver | 0.6 | 2.7 to 6.0 | 4K | 160 | 35 | Plastic DIP | 42 |
| $\overline{\mu \text { PD7538ACU }}$ | Microcomputer with FIP Driver | 0.6 | 2.7 to 6.0 | 4K | 160 | 35 | Plastic Shrink DIP | 42 |

4-Bit, Single-Chip CMOS Microcomputer Selection Guide (cont)

| Device | Description | Clock <br> (MHz) | Supply Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { (X8) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (X4) } \end{aligned}$ | 1/0 | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD75CG38E | Piggyback EPROM Microcomputer with FIP Driver | 0.5 | 4.5 to 5.5 | 4K | 160 | 35 | Ceramic DIP | 42 |
| $\mu$ PD7554CS | Microcomputer with Serial I/0 | 0.7 | 2.5 to 6.0 | 1 K | 64 | 16 | Plastic Shrink DIP | 20 |
| $\mu \mathrm{PD} 7554 \mathrm{G}$ | Microcomputer with Serial I/0 | 0.7 | 2.5 to 6.0 | 1K | 64 | 16 | Plastic S0 | 20 |
| $\mu$ PD7556CS | Microcomputer with Comparator | 0.7 | 2.5 to 6.0 | 1 K | 64 | 20 | Plastic Shrink DIP | 24 |
| $\mu \mathrm{PD7556G}$ | Microcomputer with Comparator | 0.7 | 2.5 to 6.0 | 1 K | 64 | 20 | Plastic S0 | 24 |
| $\mu$ PD7564CS | Microcomputer with Serial I/0 | 0.7 | 2.7 to 6.0 | 1 K | 64 | 15 | Plastic Shrink DIP | 20 |
| $\mu$ PD7564G | Microcomputer with Serial I/0 | 0.7 | 2.7 to 6.0 | 1 K | 64 | 15 | Plastic S0 | 20 |
| $\mu$ PD7566CS | Microcomputer with Comparator | 0.7 | 2.7 to 6.0 | 1 K | 64 | 19 | Plastic Shrink DIP | 24 |
| $\mu$ PD7566G | Microcomputer with Comparator | 0.7 | 2.7 to 6.0 | 1 K | 64 | 19 | Plastic S0 | 24 |
| $\mu \mathrm{PD} 75104 \mathrm{CW}$ | Microcomputer | 4.19 | 2.5 to 6.0 | 4K | 320 | 58 | Platic Shrink DIP | 64 |
| $\mu$ PD75104G-1B | Microcomputer | 4.19 | 2.5 to 6.0 | 4K | 320 | 58 | Plastic Miniflat | 64 |
| $\mu$ PD75106CW | Microcomputer | 4.19 | 2.5 to 6.0 | (6016) | 320 | 58 | Plastic Shrink DIP | 64 |
| $\mu$ PD75106G-1B | Microcomputer | 4.19 | 2.5 to 6.0 | (6016) | 320 | 58 | Plastic Miniflat | 64 |
| $\mu \mathrm{PD75108CW}$ | Microcomputer | 4.19 | 2.5 to 6.0 | 8K | 512 | 58 | Plastic Shrink DIP | 64 |
| $\mu$ PD75108G-1B | Microcomputer | 4.19 | 2.5 to 6.0 | 8K | 512 | 58 | Plastic Miniflat | 64 |
| $\mu$ PD75P108CW | Microcomputer with On-Chip OTPROM | 4.19 | 2.5 to 6.0 | 8K | 512 | 58 | Plastic Shrink DIP | 64 |
| $\mu$ PD75P108DW | Microcomputer with On-Chip EPROM | 4.19 | 2.5 to 6.0 | 8K | 512 | 58 | Plastic Shrink DIP | 64. |
| $\mu$ PD75P108G-1B | Microcomputer with On-Chip OTPROM | 4.19 | 2.5 to 6.0 | 8K | 512 | 58 | Plastic Miniflat | 64 |

## 8-Bit, Single-Chip Microcomputer Selection Guide

| Device | Description | Clack (MHz) | Supply Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { [ } \times 8 \text { ] } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { [X8] } \end{aligned}$ | 1/0 | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD78C05AG-36 | CMOS Microcomputer | 6.25 | 2.6 to 6.0 | External | 128 | 46 | Plastic QUIP | 64 |
| $\mu$ PD78C06AG-12 | CMOS Microcomputer | 6.25 | 2.5 to 6.0 | 4K | 128 | 46 | Plastic Miniflat | 64 |
| $\mu$ PD7807CW | NMOS Microcomputer with Comparator | 12 | 4.5 to 5.5 | External | 256 | 28 | Plastic Shrink DIP | 64 |
| $\overline{\mu \text { PD7807G-36 }}$ | NMOS Microcomputer with Comparator | 12 | 4.5 to 5.5 | External | 256 | 28 | Plastic QUIP | 64 |
| $\mu \mathrm{PD7808CW}$ | NMOS Microcomputer with Comparator | 12 | 4.5 to 5.5 | 4K | 256 | 40 | Plastic Shrink DIP | 64 |
| $\overline{\mu \text { PD7808G-36 }}$ | NMOS Microcomputer with Comparator | 12 | 4.5 to 5.5 | 4K | 256 | 40 | Plastic QUIP | 64 |
| $\mu \mathrm{PD7809CW}$ | NMOS Microcomputer with Comparator | 12 | 4.5 to 5.5 | 8K | 256 | 40 | Plastic Shrink DIP | 64 |
| -PDD7809G-36 | NMOS Microcomputer with Comparator | 12 | 4.5 to 5.5 | 8K | 256 | 40 | Plastic QUIP | 64 |
| $\mu$ PD78P09R | NMOS Microcomputer with Comparator | 12 | 4.5 to 5.5 | $\begin{aligned} & \text { EPROM } \\ & 8 \mathrm{~K} \end{aligned}$ | 256 | 40 | Ceramic QUIP with Window | 64 |
| $\mu$ PD7810CW | NMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 32 | Plastic Shrink DIP | 64 |
| $\overline{\mu \text { PD7810G-36 }}$ | NMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 32 | Plastic QUIP | 64 |
| $\mu \mathrm{PD78C10CW}$ | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 32 | Plastic Shrink DIP | 64 |
| $\mu \mathrm{PD78C10G-1B}$ | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 32 | Plastic Miniflat | 64 |
| $\mu$ PD78C10G-36 | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 32 | Plastic QUIP | 64 |
| $\overline{\mu \text { PD78C10L }}$ | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 32 | PLCC | 68 |
| $\overline{\mu \text { PD7810HCW }}$ | NMOS Microcomputer with A/D Converter | 15 | 4.5 to 5.5 | External | 256 | 32 | Plastic Shrink DIP | 64 |
| $\mu$ PD7810HG-36 | NMOS Microcomputer with A/D Converter | 15 | 4.5 to 5.5 | External | 256 | 32 | Plastic QUIP | 64 |
| $\overline{\mu \text { PFD7811CW }}$ | NMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 4K | 256 | 44 | Plastic Shrink DIP | 64 |
| $\overline{\mu \text { PD7811G-36 }}$ | NMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 4K | 256 | 44 | Plastic QUIP | 64 |
| $\overline{\mu \text { PD78C11CW }}$ | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 4K | 256 | 44 | Plastic Shrink DIP | 64 |
| $\mu$ PD78C11G-1B | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 4 K | 256 | 44 | Plastic Miniflat | 64 |
| $\mu$ PD78C11G-36 | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 4K | 256 | 44 | Plastic QUIP | 64 |
| $\overline{\mu \text { PD78C11L }}$ | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 4K | 256 | 44 | PLCC | 68 |

## 8-Bit, Single-Chip Microcomputer Selection Guide (cont)

| Device | Description | Clock <br> (MHz) | Supply Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { [XB] } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (X8) } \end{aligned}$ | 1/0 | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD7811HG-36 | NMOS Microcomputer with A/D Converter | 15 | 4.5 to 5.5 | 4K | 256 | 44 | Plastic QUIP | 64 |
| $\mu$ PD78PG11E | Piggy Back EPROM NMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 4K | 256 | 44 | Ceramic QUIP | 64 |
| $\mu \mathrm{PD78C14CW}$ | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | 16K | 256 | 44 | Plastic Shrink DIP | 64 |
| $\mu$ PD78C14G-1B | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 44. | Plastic Miniflat | 64 |
| $\mu$ PD78C14G-36 | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 44 | Plastic QUIP | 64 |
| $\mu$ PD78C14L | CMOS Microcomputer with A/D Converter | 12 | 4.5 to 5.5 | External | 256 | 44 | PLCC | 68 |
| $\mu$ PD78310CW | CMOS Microcomputer | 12 | 4.5 to 5.5 | External | 256 | 28 | Plastic Shrink DIP | 64 |
| $\mu \mathrm{PD78310G}$-1B | CMOS Microcomputer | 12 | 4.5 to 5.5 | External | 256 | 28 | Plastic Miniflat | 64 |
| $\mu$ PD78310G-36 | CMOS Microcomputer | 12 | 4.5 to 5.5 | External | 256 | 28 | Plastic QUIP | 64 |
| $\mu \mathrm{PD} 78310 \mathrm{~L}$ | CMOS Microcomputer | 12 | 4.5 to 5.5 | External | 256 | 28 | PLCC | 68 |
| $\mu$ PD78312CW | CMOS Microcomputer | 12 | 4.5 to 5.5 | 8 K | 256 | 40 | Plastic Shrink DIP | 64 |
| $\mu$ PD78312G-1B | CMOS Microcomputer | 12 | 4.5 to 5.5 | 8K | 256 | 40 | Plastic Miniflat | 64 |
| $\mu \mathrm{PD78312G-36}$ | CMOS Microcomputer | 12 | 4.5 to 5.5 | 8K | 256 | 40 | Plastic QUIP | 64 |
| $\mu \mathrm{PD} 78312 \mathrm{~L}$ | CMOS Microcomputer | 12 | 4.5 to 5.5 | 8K | 256 | 40 | PLCC | 68 |
| $\mu$ PD78P312G-36 | EPROM Microcomputer | 12 | 4.5 to 5.5 | 8 K | 256 | 40 | Plastic QUIP | 64 |
| - PD8035HLC | HMOS Microcomputer | 6 | 4.5 to 5.5 | External | 64 | 27 | Plastic DIP | 40 |
| $\mu$ PD80C35C | CMOS Microcomputer | 6 | 4.5 to 5.5 | External | 64 | 27 | Plastic DIP | 40 |
| $\mu$ PD8039HLC | HMOS Microcomputer | 11 | 4.5 to 5.5 | External | 128 | 27 | Plastic DIP | 40 |
| $\mu$ PD80C39HC | CMOS Microcomputer | 12 | 2.5 to 6 | External | 128 | 27 | Plastic DIP | 40 |
| $\mu$ PD80C40HC | CMOS Microcomputer | 12 | 2.5 to 6 | External | 256 | 27 | Plastic DIP | 40 |
| - PD8041AHC | NMOS Microcomputer with Universal PPI | 11 | 4.5 to 5.5 | 1 K | 64 | 18 | Plastic DIP | 40 |
| - PD80C42C | CMOS Microcomputer with Universal PPI | 12 | 4.5 to 5.5 | 2K | 128 | 18 | Plastic DIP | 40 |
| /PD80C42G-22 | CMOS Microcomputer with Universal PPI | 12 | 4.5 to 5.5 | 2K | 128 | 18 | Plastic Miniflat | 44 |
| $\mu \mathrm{PD8048HC}$ | HMOS Microcomputer | 6 | 4.5 to 5.5 | 1 K | 64 | 27 | Plastic DIP | 40 |
| $\mu \mathrm{PD80C48C}$ | CMOS Microcomputer | 6 | 2.5 to 6.0 | 1K | 64 | 27 | Plastic DIP | 40 |
| $\mu \mathrm{PD} 80 \mathrm{C} 48 \mathrm{G}-00$ | CMOS Microcomputer | 6 | 2.5 to 6.0 | 1 K | 64 | 27 | Plastic Miniflat | 52 |
| - PD48G-22 | CMOS Microcomputer | 6 | 2.5 to 6.0 | 1K | 64 | 27 | Plastic Miniflat | 44 |
| $\mu$ PD8049HC | HMOS Microcomputer | 11 | 4.5 to 5.5 | 2K | 128 | 27 | Plastic DIP | 40 |
| $\mu \mathrm{PD80C49HC}$ | CMOS Microcomputer | 12 | 2.5 to 6.0 | 2K | 128 | 27. | Plastic DIP | 40 |
| $\mu$ PD80C49G-00 | CMOS Microcomputer | 12 | 2.5 to 6.0 | 2K | 128 | 27 | Plastic Miniflat | 52 |
| $\mu \mathrm{PD} 49 \mathrm{HG}$-22 | CMOS Microcomputer | 12 | 2.5 to 6.0 | 2K | 128 | 27 | Plastic Miniflat | 44 |

GENERAL INFORMATION

## 8-Bit, Single-Chip Microcomputer Selection Guide (cont)

| Device | Description | Clock <br> [MHz] | Supply Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { [ } \times 8 \text { ] } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { [XB] } \end{aligned}$ | 1/0 | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu \mathrm{PD80C50HC}$ | CMOS Microcomputer | 12 | 2.5 to 6.0 | 4K | 256 | 27 | Plastic DIP | 40 |
| $\mu \mathrm{PD} 50 \mathrm{HG}-22$ | CMOS Microcomputer | 12 | 2.5 to 6.0 | 4K | 256 | 27 | Plastic Miniflat | 44 |
| $\mu$ PD8741AD | NMOS Microcomputer with Universal PPI | 6 | 4.5 to 5.5 | 1 K | 64 | 18 | Cerdip with Window | 40 |
| $\mu \mathrm{PD8748HC}$ | NMOS Microcomputer with UV EPROM | 11 | 4.5 to 5.5 | 1 K | 64 | 27 | Plastic DIP | 40 |
| $\mu \mathrm{PD8748HD}$ | NMOS Microcomputer with UV EPROM | 11 | 4.5 to 5.5 | 1 K | 64 | 27 | Cerdip with Window | 40 |
| $\mu$ PD8749HC | HMOS Microcomputer | 11 | 4.5 to 5.5 | 2K | 128 | 27 | Plastic DIP | 40 |
| $\mu \mathrm{PD8749HD}$ | HMOS Microcomputer | 11 | 4.5 to 5.5 | 2 K | 128 | 27 | Cerdip with Window | 40 |

## 16-Bit, Single-Chip Microcomputer Selection Guide

| Device | Description | Clock (MHz) | Supply Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { [ } \times 8 \text { ] } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { [X8] } \end{aligned}$ | 1/0 | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD70320G-12 | CMOS Microcomputer | 10 | 4.5 to 5.5 V | 16 K | 256 | 32 | Plastic Miniflat | 80 |
| $\mu \mathrm{PD70320L}$ | CMOS Microcomputer | 10 | 4.5 to 5.5 V | 16 K | 256 | 32 | PLCC | 84 |
| $\mu$ PD70322G-12 | CMOS Microcomputer | 10 | 4.5 to 5.5 V | 16K | 256 | 32 | Plastic Miniflat | 80 |
| $\mu \mathrm{PD70322L}$ | CMOS Microcomputer | 10 | 4.5 to 5.5 V | 16K | 256 | 32 | PLCC | 84 |

CMOS LCD Peripheral Selection Guide

| Device | Description | No. of Rows | No. of Column | Clock <br> (MHz) | Supply Voltage (V) | Power Dissipation |  | Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Active (mA) | Standby [mA] |  |  |
| $\mu$ PD6307G-F | LCD Row Driver | 32 | - | 2.5 | 4.5 to 5.5 | 1 | - | Plastic Miniflat | 54 |
| $\mu$ PD6307G-R | LCD Row Driver | 32 | - | 2.5 | 4.5 to 5.5 | 1 | - | Plastic Miniflat Reverse leads | 54 |
| -PD6308G-F | LCD Column Driver | - | 40 | 2 | 4.5 to 5.5 | 1.2 | - | Plastic Miniflat | 54 |
| $\mu$ PD6308G-R | LCD Column Driver | - | 40 | 2 | 4.5 to 5.5 | 1.2 | - | Plastic Miniflat Reverse leads | 54 |
| $\mu \mathrm{PD} 7225 \mathrm{G}-00$ | LCD Controller/Driver | 4 | 32 | 0.2 | 2.7 to 5.5 | 0.1 | - | Plastic Miniflat | 52 |
| $\mu \mathrm{PD} 7227 \mathrm{G}-12$ | LCD Controller/Driver | 8 | 40 | 1 | +5 | 0.2 | - | Plastic Miniflat | 64 |
| $\mu \mathrm{PD} 7228 \mathrm{G}-12$ | LCD Controller/Driver | 8/16 | 42/50 | 1.1 | +5 | 0.2 | 0.02 | Plastic Miniflat | 80 |
| $\mu$ PD72030G-12 | LCD Display Controller | - | - | 6 | +5 | 5 | 0.001 | Plastic Miniflat | 64 |


| $\mu$ PD7500 Series Hardware Development Tool Selection Guide |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Part <br> Number | Emulator | Add-On Board (Required) | System <br> Evaluation Board | EPROM Device |
| $\mu \mathrm{PD7501}$ | EVAKIT-7500B | EV7514 | SE-7514A | - |
| $\mu$ PD7502 | EVAKIT-7500B | EV7514 | SE-7514A | - |
| $\mu$ PD7503 | EVAKIT-7500B | EV7514 | SE-7514A | - |
| $\mu$ PD7506 | EVAKIT-7500B | - | SE-7508 | - |
| $\mu \mathrm{PD7507}$ | EVAKIT-7500B | - | - | $\mu$ PD75CG08E |
| $\mu$ PD7507H | EVAKIT-7500B | EV7508H | - | $\mu$ PD75CG08HE |
| $\mu$ PD7507S | EVAKIT-7500B | - | SE-7508 | - |
| $\mu \mathrm{PD7508}$ | EVAKIT-7500B | - | - | $\mu \mathrm{PD75CG08E}$ |
| $\mu$ PD7508A | EVAKIT-7500B | - | SE-7508 | - |
| $\mu \mathrm{PD7508H}$ | EVAKIT-7500B | EV7508H | - | $\mu$ PD75CG08HE |
| $\mu$ PD7514 | EVAKIT-7500B | EV7514 | SE-7514A | - |
| $\mu \mu$ PD7516H | EVAKIT-7500B | EV7500FIP | - | $\mu$ PD75CG16HE |
| $\mu$ PD7519 | EVAKIT-7500B | EV7500FIP | -. | $\mu$ PD75CG19E |
| $\mu \mathrm{PD7519H}$ | EVAKIT-7500B | EV7500FIP | - | $\mu$ PD75CG19HE |
| $\mu$ PD7527 | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG28E |
| $\mu \mathrm{PD7528}$ | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG28E |
| $\mu$ PD7533 | EVAKIT-7500B | EV7533 | - | $\mu$ PD75CG33E |
| $\mu$ PD7537 | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG38E |
| $\mu \mathrm{PD7538}$ | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG38E |
| $\mu$ PD7554 | EVAKIT-7500B | EV7554A | SE-7554A | - |
| $\mu$ PD7556 | EVAKIT-7500B | EV7554A | SE-7554A | - |
| $\mu$ PD7564 | EVAKIT-7500B | EV7554A | SE-7554A | - |
| $\mu$ PD7566 | EVAKIT-7500B | EV7554A | SE-7554A | - |

$\mu$ PD75000 Series Hardware

## Development Tool Selection Guide

| Device | Description |
| :--- | :--- |
| EV75108 | Add-on board |
| EV75208 | Add-on board |


| Part Number | Emulator | Real-time Trace Board | Add-on Board | System Evaluation Board | EPROM Device |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu \mathrm{PD78C05A}$ | EVAKIT-87LC [Note 1] | EV87LCRTT | EV78C06A | SE-78C06 | - |
| $\mu$ PD78C06A | EVAKIT-87LC | EV87LCRTT | EV78C06A | SE-78C06 | - |
| $\mu$ PD7807 | IE-7809-M | - | - | - | $\mu \mathrm{PD78P09R}$ |
| $\mu$ PD7808 | IE-7809-M | - | - | - | $\mu \mathrm{PD78P09R}$ |
| $\mu$ PD7809 | IE-7809-M | - | - | - | $\mu$ PD78P09R |
| $\mu$ PD7810 | EVAKIT-87AD [Note 1] IE-87AD-M | EV87ADRTT | - | _ | - |
| $\mu \mathrm{PD7810H}$ | IE-7811H | - | - | - | - |
| $\mu$ PD78C10 | IE-78C11-M | - | - | - | - |
| $\mu$ PD7811 | EVAKIT-87AD [Note 1] IE-87AD-M | EV87ADRTT | $-$ | - | $\mu$ PD78PG11E $\mu$ PD78PG11E |
| $\mu$ PD7811H | IE-7811H | - | - | - | $\mu$ PD78PG11E [Note 2] |
| $\mu \mathrm{PD78C11}$ | IE-78C11-M | - | - | - | - |
| $\mu$ PD78C14 | IE-78C11-M | - | - | - | - |

## Notes:

(1) Addresses 0-0FFFH access memory on the Evakit only.
(2) Special selected parts.
$\mu$ PD78000 Series Hardware Development Tool Selection Guide

| Device | Description |
| :--- | :--- |
| IE-310-R | Stand-alone in-circuit emulator |

## $\mu$ PD70320/322 Hardware Development Tool Selection Guide

| Device | Description |
| :--- | :--- |
| IE-70322 | Portable stand-alone in-circuit emulator |

$\mu$ PD8048 Series Hardware Development Tool Selection Guide

| Part <br> Number | Emulator | System <br> Evaluation <br> Board | EPROM <br> Device |
| :--- | :--- | :--- | :--- |
| $\mu$ PD8035H | EVAKIT-84C-1 | - | - |
| $\mu$ PD8048H | EVAKIT-84C-1 | - | $\mu$ PD8748H |

$* \mu \mathrm{PD} 8748 \mathrm{H}$ and $\mu \mathrm{PD} 8749 \mathrm{H}$ are both available in erasable windowed packages or in the economical one time programmable plastic package.

| Conversion Board | Function |
| :--- | :--- |
| EV-9001-64 | 64-pin QUIP to 64-pin shrink DIP |
| EV-9002-42 | 42-pin standard DIP to 42-pin shrink DIP |
| EV-9002-40 | 40-pin standard DIP to 40-pin shrink DIP |
| EV-9002-28 | 28-pin standard DIP to 28-pin shrink DIP |


| MD-086 Series Microcomputer |  |
| :--- | :--- |
| Development System Selection Guide |  |
| Device | Description |
| MD-086FD-10 | MD-086 series, floppy-disk based system |
| MD-086HD-10 | MD-086 series, floppy-hard-disk based system |
| MD-086DK | Hard-disk upgrade for MD-086FD-10 |
| MD-910TM | Character display terminal |

MD-910TM Character Display Terminal Development System Selection Guide

| Device | Description |
| :--- | :--- |
| MD-910TM | Character display terminal |

## PG1000 PROM Programmer

## Selection Guide

| Device | Description |
| :--- | :--- |
| PG1003 | Plug-in personality module |
| PG1005 | Plug-in personality module |

## Ordering Procedure for ROM-Based Microcomputer Products

The devices listed below are ROM-based microcomputer products.

| $\mu$ PD70322 | $\mu$ PD7533 | $\mu$ PD78C11 |
| :--- | :--- | :--- |
| $\mu$ PD7501 | $\mu$ PD7537A | $\mu$ PD78C14 |
| $\mu$ PD7502 | $\mu$ PD7538A | $\mu$ PD78312 |
| $\mu$ PD7503 | $\mu$ PD7554 | $\mu$ PD8041AH |
| $\mu$ PD7506 | $\mu$ PD7556 | $\mu$ PD80C42 |
| $\mu$ PD7507 | $\mu$ PD7564 | $\mu$ PD8048H |
| $\mu$ PD7507H | $\mu$ PD7566 | $\mu$ PD80C48 |
| $\mu$ PD7507S | $\mu$ PD75104 | $\mu$ PD8049H |
| $\mu$ PD7508 | $\mu$ PD75106 | $\mu$ PD80C49H |
| $\mu$ PD7508H | $\mu$ PD75108 | $\mu$ PD80C50H |
| $\mu$ PDD754 | $\mu$ PD75206 | $\mu$ PD8355 |
| $\mu$ PD7516H | $\mu$ PD75208 |  |
| $\mu$ PD7519 | $\mu$ PD78C06A |  |
| $\mu$ PD7519H | $\mu$ PD7809 |  |
| $\mu$ PD7527A | $\mu$ PD7811 |  |
| $\mu$ PD7528A | $\mu$ PD7811H |  |

Please use the following ordering guidelines. Contact your local sales representative for assistance and to obtain the necessary forms.
A complete order must include:
$\square$ Two copies of ROM code information contained in either the equivalent memory EPROMs or EPROMbased microcomputers.
$\square$ ROM code submission form (provided by your local sales representative); see next three pages.
$\square$ Your engineering specifications, if applicable. Please ignore this item if NEC has already reviewed your specification.
$\square$ Mask charge payment.
$\square$ Liability agreement for ROM-based work-in-progress. The NEC form, "ROM-Based Microprocessors Agreement," can be obtained from your local sales representative.
$\square$ Your purchase order.
NEC Electronics Inc. will return the ROM code patterns in the EPROM media together with a code listing and a ROM-code verification form to you. Please return the verification form to verify the code in the EPROM provided by NEC. NEC guarantees that the final product will contain the same code you verified.

## Summary:

Step $1 \square$ Customer submits a complete order, including the items listed above.

Step $2 \square$ NEC returns ROM pattern to customer together with a ROM-code verification form and a code listing.
Step $3 \square$ Customer verifies code received from NEC and returns verification form.

Step 4NEC acknowledges customer order and begins production.

## ROM CODE SUBMISSION

## To: NEC Electronics Inc.

Date $\qquad$ Corporate Headquarters
401 Ellis Street, P.O. Box 7241
Mountain Vlew, CA 94039

## Attn: ROM Code Administrator

We are ready to place a purchase order for our $\qquad$ your $\qquad$ and are submitting two copies of the ROM code on the following medium/media. (Please check all applicable boxes.)$\mu \mathrm{PD} 2764$$\mu$ PD70P322$\mu$ PD75P108$\mu$ PD77P20$\mu$ PD78P09
$\square \mu \mathrm{PD} 8741 \mathrm{~A}$
$\square \mu \mathrm{PD} 78 \mathrm{P} 312$$\mu \mathrm{PD} 8748 \mathrm{H}$
$\square \mu \mathrm{PD8749H}$
$\square \mu$ PD8755A

This device should be manufactured as follows: (Please check all applicable boxes.)To our engineering specification \# $\qquad$With special marking:With the I/O port loading options (available only on the devices listed on this form).Lead type (if applicable) Bent $\qquad$ Straight $\qquad$Application

NEC Electronics Inc.
Please return the processed ROM code to the following individual for our verification.

| Name |  |
| :--- | :--- |
| Company |  |
| Shivision |  |
| City |  |

## Customer

Please send this form and the items listed below in a package clearly marked "ROM CODE Enclosed" to the address above.

- Two copies of ROM code
- Engineering specification, if applicable. Not required if NEC has already reviewed the specification.
- Mask charge payment.
- Signed "ROM-Based Microprocessors Agreement"
- Purchase order


## NEC

| $\mu$ PD7519, $\mu$ PD7519H, $\mu$ PD7516H |  |  |
| :---: | :---: | :---: |
| Pin | 1/0 Port L | ing Option |
|  | Open drain | Pull-down resistor to VLOAD |
| $\mathrm{S}_{0}$ | $\square$ | $\square$ |
| $\mathrm{S}_{1}$ | $\square$ | $\square$ |
| $\mathrm{S}_{2}$ | $\square$ | $\square$ |
| $\mathrm{S}_{3}$ | $\square$ | $\square$ |
| $\mathrm{S}_{4}$ | $\square$ | $\square$ |
| $\mathrm{S}_{5}$ | $\square$ | $\square$ |
| $\mathrm{S}_{6}$ | $\square$ | - |
| $\mathrm{S}_{7}$ | $\square$ | $\square$ |
| $\mathrm{T}_{8} / \mathrm{S}_{8}$ | $\square$ | $\square$ |
| $\mathrm{Tg} / \mathrm{Sg}$ | $\square$ | $\square$ |
| $\mathrm{T}_{10} / \mathrm{S}_{10}$ | $\square$ | $\square$ |
| $\mathrm{T}_{11} / \mathrm{S}_{11}$ | $\square$ | $\square$ |
| $\mathrm{T}_{12} / S_{12}$ | $\square$ | $\square$ |
| $\mathrm{T}_{13} / \mathrm{S}_{13}$ | $\square$ | $\square$ |
| $\mathrm{T}_{14} / \mathrm{S}_{14}$ | $\square$ | $\square$ |
| $\mathrm{T}_{15} / \mathrm{S}_{15}$ | $\square$ | $\square$ |
| $\mathrm{T}_{0}$ | $\square$ | $\square$ |
| T | $\square$ | $\square$ |
| $\mathrm{T}_{2}$ | $\square$ | $\square$ |
| $\mathrm{T}_{3}$ | $\square$ | $\square$ |
| ${ }_{T}$ | $\square$ | $\square$ |
| $\mathrm{T}_{5}$ | $\square$ | $\square$ |
| $\mathrm{T}_{6}$ | $\square$ | $\square$ |
| T7 | $\square$ | $\square$ |


$\mu$ PD7554, $\mu$ PD7564

| Pin | 1/0 Port Loading Option |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{PO}_{0} \\ & \mathrm{PO}{ }_{1} \\ & \mathrm{PO} 0_{2} \\ & \mathrm{PO}_{3} \end{aligned}$ | Pull-up resistor | Pull-down resistor | No internal resistor |
|  | $\square$ | $\square$ | $\square$ |
|  | $\square$ | $\square$ | $\square$ |
|  | $\square$ | $\square$ | $\square$ |
|  | $\square$ | 口 | $\square$ |
|  | N-Channel, open drain | CMOS, pushpull output |  |
| $\mathrm{PB}_{0}$ | $\square$ | $\square$ |  |
| $\mathrm{Pb}_{1}$ | $\square$ | $\square$ | N-channel, |
| $\begin{aligned} & \mathrm{P8}_{2} \\ & \mathrm{P} 8_{3} \end{aligned}$ | $\begin{aligned} & \square \\ & \square \end{aligned}$ | $\begin{aligned} & \square \\ & \square \end{aligned}$ | opend-drain, |
|  | $\square$ |  | and pull-up |
| $\mathrm{P} 10^{0}$ | $\square$ | $\square$ | $\square$ |
| P10 ${ }_{1}$ | $\square$ | $\square$ | $\square$ |
| $\mathrm{P} 10^{2}$ | $\square$ | $\square$ | $\square$ |
| P 10 | $\square$ |  | $\square$ |
| P 110 | $\square$ | $\square$ | $\square$ |
| $\mathrm{P} 11_{1}$ | $\square$ | $\square$ | $\square$ |
| $\mathrm{Pl1}_{2}$ | $\square$ | $\square$ | $\square$ |
| P 113 | $\square$ | $\square$ | $\square$ |
| Oscillator RESET | $\square$ R-oscilla <br> $\square$ No inter | resistor | External clock (7554 only) <br> $\square$ Pull-down resistor |

* If $\mathrm{P}_{3}$ is used for CL2, the N -channel open-drain option should be selected. In this case, $\mathrm{P}_{3}$ cannot function as a port.

| Pin | 1/0 Port Loading Option |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Pull-up resistor | Puil-down resistor | No internal resistor |  |
| $\mathrm{PO}_{0}$ | $\square$ | [ | $\square$ | $V_{\text {REF }}$ |
| $\mathrm{PO}_{1}$ | $\square$ | '口 | $\square$ | - |
| $\mathrm{PO}_{2}$ | $\square$ | $\square$ | $\square$ |  |
| $\mathrm{PO}_{3}$ | $\square$ | $\square$ | $\square$ | Comparator input |
| $\mathrm{Pl}_{0}$ | $\square$ | $\square$ | $\square$ | $\square$ |
| $\mathrm{Pl}_{1}$ | $\square$ | $\square$ | $\square$ | $\square$ |
| $\mathrm{Pl}_{2}$ | $\square$ | $\square$ | $\square$ | $\square$ |
| $\mathrm{Pr}_{3}$ | $\square$ | $\square$ | $\square$ | $\square$ |



* If $\mathrm{P}_{3}$ is used for CL2, the N -channel open-drain option should be selected. In this case, $\mathrm{P} 8_{3}$ cannot function as a port.

| 从PD75104, $\mu$ PD75106 |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin | 1/0 Port Loading Option |  |  |
|  | Open drain | Pull-up resistor |  |
| P120 | $\square$ | $\square$ |  |
| P12 ${ }_{1}$ | $\square$ | $\square$ |  |
| $\mathrm{P} 122^{2}$ | $\square$ | $\square$ |  |
| $\mathrm{P} 12^{2}$ | $\square$ | $\square$ |  |
|  | $\square$ | $\square$ |  |
| $\mathrm{P}^{13} 1$ | $\square$ | $\square$ |  |
| $\mathrm{P13}_{2}$ | $\square$ | $\square$ |  |
| $\mathrm{Pl3}_{3}$ | $\square$ | $\square$ |  |
| $\mathrm{P} 140^{0}$ | $\square$ | $\square$ |  |
| $\mathrm{P} 14_{1}$ | $\square$ | $\square$ |  |
| $\mathrm{P14}_{2}$ | $\square$ | $\square$ |  |
| P 143 | $\square$ | $\square$ |  |
| Power-on reset flag <br> Power-on reset generator |  | $\square \mathrm{Yes}$ * | $\square{ }^{-1}$ |
|  |  | $\square \mathrm{Yes}{ }^{*}$ | - No |

* If power-on reset generator is selected, power-on reset flag must be selected also.
$\mu$ PD80C48

| Pin | I/O Port Loading Option |  |
| :--- | :---: | :---: |
|  | CMOS | TTL-compatible |
|  | $[-5 \mu \mathrm{~A}]$ | $[-50 \mu \mathrm{~A}]$ |
| $\mathrm{P1}_{0}-\mathrm{P1}_{7}$ | $\square$ | $\square$ |
| $\mathrm{P2}_{0}-\mathrm{P2}_{3}$ | $\square$ | $\square$ |
| $\mathrm{P} 2_{4}-\mathrm{P}_{7}$ | $\square$ | $\square$ |

$\mu$ PD80C49H, $\mu$ PD80C50H

| Pin | I/O Port Loading Option |  |  |
| :--- | :---: | :---: | :---: |
|  | CMOS | No pull-up | TTL-compatible |
|  | $(-5 \mu \mathrm{~A})$ | resistor | $[-50 \mu \mathrm{~A}]$ |
| $\mathrm{PO}_{0}-\mathrm{PO}_{7}$ | $\square$ | $\square$ | $\square$ |
| $\mathrm{P1}_{0}-\mathrm{P} \mathrm{P}_{7}$ | $\square$ | $\square$ | $\square$ |
| $\mathrm{P}_{4}-\mathrm{P}_{7}$ | $\square$ | $\square$ | $\square$ |

## Section 2 - Quality and Reliability

Introduction ..... 2-3
Technology Description ..... 2-3
Reliability Testing ..... 2-3
Failure Rate Calculation and Prediction ..... 2-6
Reliability Test Results ..... 2-7
NEC's Goals on Failure Rates ..... 2-7
Infant Mortality Failure Screening ..... 2-8
Life Tests ..... 2-8
Built-in Quality and Reliability ..... 2-10
Approaches to Total Quality Control ..... 2-10
Summary and Conclusion ..... 2-12

## Introduction

As large-scale integration reaches a higher level of density, reliability of devices imposes a profound impact on system reliability. And as device reliability becomes a major factor, test methods to assure acceptable reliability become more complicated. Simply performing a reliability test according to a conventional method cannot satisfy the demanding requirements for higher reliability. At these new, higher levels of LSI density, it is increasingly difficult to activate all the elements in the internal circuits. A different philosophy and methodology is needed for reliability assurance. Moreover, as integration density increases, the degradation of internal elements in an LSI device is seldom detected by measuring characteristics across external terminals.

In order to improve and guarantee a certain level of reliability for large-scale integrated circuits, it is essential to build quality and reliability into the product. Then, the conventional reliability tests are followed to ensure that the product demonstrates an acceptable level of reliability.

NEC has introduced the concept of total quality control (TQC) across its entire semiconductor product line. By adopting TQC, NEC can build quality into the product and thus assure higher reliability. The concept and methodology of total quality control are companywide activities involving workers, engineers, quality control staffs, and all levels of management.

NEC has also introduced a prescreening method into the production line that helps eliminate potentially defective units. The combination of building quality in and screening projected early failures out has resulted in superior quality and excellent reliability.

## Technology Description

Most large-scale integrated circuits utilize high-density, MOS technology. State-of-the-art high performance has been achieved by introducing fine-line generation techniques. By reducing physical parameters, circuit density and performance increase while active circuit power dissipation decreases. The data presented here shows that this advanced technology yields products as reliable as those from previous technologies.

## Reliability Testing

Reliability is defined as the characteristics of an item expressed by the probability that it will perform a required function under stated conditions for a stated period of time. This involves the concept of probability, definition of required function(s), and the critical time used in defining the reliability.

Definition of a required function, by implication, treats the definition of a failure. Failure is defined as the termination of the ability of a device to perform its required function. Furthermore, a device is said to have failed if it shows inability to perform within quaranteed parameters as given in an electrical specification.

Discussion of reliability and failure can be approached in two ways: with respect to systems or to individual devices. The accumulation of normal device failure rates constitutes the expected failure rate of the system hardware. Important considerations here are the constant failure period, the early failure (infant mortality) period, and overall reliability level. With regard to individual devices, areas of prime interest include specific failure mechanisms, failures in accelerated tests, and screening tests.

Some of these failure considerations pertain to both systems and devices. The probability of no failures in a system is the product of the probability of no failure in each of its components. The failure rate of system hardware is then the sum of the failure rates of the components used to construct the system.

Figure 1. Reliability Life (Bathtub) Curve


## Life Distribution

The fundamental principles of reliability engineering predict that the failure rate of a group of devices will follow the well-known bathtub curve in figure 1. The curve is divided into three regions: infant mortality, random failures, and wearout failures.

Infant mortality, as the name implies, represents the early-life failures of devices. These failures are usually associated with one or more manufacturing defects.
After some period of time, the failure rate reaches a low value. This is the random failure portion of the curve, representing the useful portion of the life of a device. During this random failure period, there is a decline in the failure rate due to the depletion of potential random failures from the general population.
The wearout failures occur at the end of the device's useful life. They are characterized by a rapidly rising failure rate over time as devices wear out both physically and electrically.
Thus, for devices that have very-long life expectancies compared to those of systems, the areas of concern will be the infant mortality and the random failure portions of the population.
The system failure rates are related to the collective device failure rates. In a given system, after elimination of the early failures, the system will be left to the failure rate of its components. In order to make proper projections of the failure rate in the operating environment, time-to-failure must be accelerated in tests in a predictable way.

## Failure Distribution at NEC

Integrated circuits returned to NEC from the field underwent extensive failure analysis at NEC's Integrated Circuit Division.

First, approximately 50 percent of the field returns were found to be damaged either from improper handling or misuse of the devices. These units were eliminated from the analysis. The remaining failed units were classified by their failure mechanisms as depicted in figure 2. These failures were then related to the major integrated circuit failure mechanisms and to their origins in a particular manufacturing step.

As shown in figure 2, the first four failure mechanisms accounted for more than 90 percent of total failures. As a result, NEC improved processes and material to reduce these failures. Additionally, NEC introduced screening procedures to detect and eliminate defective devices.

Temperature, humidity, and bias tests are used for testing the moisture resistance of plastic encapsulated integrated circuits. NEC developed a special process to improve the plastic encapsulation material. As a result, moisture-related-thus packaging-related-failures have been drastically reduced.

As a preventive measure, NEC has introduced a special screening procedure embedded in the production line. A burn-in at an elevated temperature is performed for 100 percent of the lots. This burn-in effectively removes the potentially defective units. in addition, improvement of the plastic encapsulation material has lowered the failures in a high-temperature and high-humidity environment.

Figure 2. Failure Distribution of MOS Integrated Circuits


## Accelerated Reliability Testing

As an example, assume that an electronic system contains 1000 integrated circuits and can tolerate 1 percent system failures per month. The failure rate per component is:

$\frac{0.01 \text { Failures }}{720 \mathrm{~K} \text { Device Hours }}=$| $13.888 \times 10^{-9}$ Failures $/$ Hour |
| :---: |
| or 13.8888 FITs |

where FIT $=$ Failure units per $10^{9}$ device hours
To demonstrate this failure rate, note that 13.8888 FITs corresponds to one failure in about 7000 devices during an operating test of 10,000 hours. It is quickly apparent that a test condition is required to accelerate the time-to-failure in a predictable and understandable way. The implicit requirement for the accelerated stress test is that the relationship between the accelerated stress testing condition and the condition of actual use be known.

A most common time-to-failure relationship involves the effect of temperature, which accelerates many physiochemical reactions leading to device failure. Other environmental conditions are voltage, current, humidity, vibration, or some combination of these. Table 1 lists the reliability assurance tests performed at NEC for integrated circuits.

Table 1. Monthly NEC Reliability Tests

| Test | MIL-STD-883 Method | Test Conditions |
| :---: | :---: | :---: |
| Life Test |  |  |
| High-temperature, operating | 1005A, D | $\begin{aligned} & T_{A}=100 \text { to } 125^{\circ} \mathrm{C} \\ & \text { for } 1000 \text { hours } \end{aligned}$ |
| High-temperature, storage | 1008 C | $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$ for 1000 hours |
| High-temperature, high-humidity test | - | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { at } 85 \% \mathrm{RH} \\ & \text { for } 1000 \text { hours } \end{aligned}$ |
| Pressure cooker test | - | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \text { at } 2.3 \mathrm{~atm}$ $\text { for } 168 \text { hours }$ |
| Environmental Test |  |  |
| Soldering heat test | $\begin{aligned} & 2031 \\ & \text { (MIL-STD-750) } \end{aligned}$ | $\begin{aligned} & \mathrm{T}=260^{\circ} \mathrm{C} \text { for } 10 \mathrm{~s} \\ & \text { without flux } \end{aligned}$ |
| Temperature cycle | 1010C | $T=-65 \text { to }+150^{\circ} \mathrm{C} \text { for }$ <br> 10 cycles |
| Thermal shock | 1011A | $\mathrm{T}=0$ to $100^{\circ} \mathrm{C}$ for 15 cycles |
| Lead fatigue | 2004B2 | at 250 gm : 3 leads, 3 bends |
| Solderability | 2003 | $\mathrm{T}=230^{\circ} \mathrm{C}$ for 5 s with flux |

Temperature Effect. The effect of temperature that concerns us is that which responds to the Arrhenius relationship. This relates the reaction rate to temperature.

$$
R=R_{0} \exp \left(-E_{a} / k T\right)
$$

where $R_{0}=$ Constant
$\mathrm{E}_{\mathrm{a}}=$ Activation energy in eV
$\mathrm{k}=$ Boltzmann's constant
$=8.617 \times 10^{-5} \mathrm{eV} / \mathrm{K}$
$\mathrm{T}=$ Absolute temperature in kelvin (K)
The significance of this relationship is that the failure mechanisms of semiconductor devices are directly applicable to it. A linear relationship between failure mechanism and time is assumed.

Activation Energy. Associated with each failure mechanism is an activation energy value. Table 2 lists some of the more common failure mechanisms and the associated activation energy of each.

## Table 2. Activation Energy and Detection of Failure

 Mechanisms| Failure Mechanism | Activation Energy | Detection |
| :---: | :---: | :---: |
| Oxide defect | 0.3 eV | High-temperature operating life test |
| Silicon defect | 0.3 eV |  |
| Ionic contamination | $1.0-1.35 \mathrm{eV}$ |  |
| Electromigration | $0.4-0.8 \mathrm{eV}$ |  |
| Charge injection | 1.3 eV |  |
| Gold-aluminum interface | 0.8 eV |  |
| Metal corrosion | 0.7 eV | High-humidity operating life test |

High-Temperature Operating Life Test. This test is used to accelerate failure mechanisms by operating the devices at an elevated temperature of $125^{\circ} \mathrm{C}$. The data obtained is translated to a lower temperature by using the Arrhenius relationship.

High-Temperature and High-Humidity Test. Semiconductor integrated circuits are highly sensitive to the general accelerating effect of humidity in causing electrolytic corrosion between biased lines. The hightemperature and high-humidity test is performed to detect failure mechanisms that are accelerated by these conditions. This test is effective in accelerating leakage-related failures and drifts in device parameters due to process instability.

High-Temperature Storage Test. Another common test is the high-temperature storage test in which devices are subjected to elevated temperatures with no applied bias. This test is used to detect mechanical problems and process instability.
Environmental Test. Other environmental tests are performed to detect problems related to the package, material, susceptibility to extremes in environment, and problems related to usage of the devices.

## Failure Rate Calculation and Prediction

Analysis of integrated circuit failure rates can serve many useful purposes. For example, the early-life failure rate helps establish a warranty period, while the mature-life failure rate aids in estimating repair costs, spare parts stock requirements, or product downtime. Accurate prediction of failure rates can also be used for process control.

The following sections describe the failure rate calculation and prediction methods used by NEC's Integrated Circuit Division.

## The Arrhenius Model

Most integrated circuit failure mechanisms depend to some degree on temperature. This relationship can be represented by the Arrhenius model, which includes the effects of temperature and activation energy of the failure mechanisms.

As applied to accelerated life testing of integrated circuits, the Arrhenius model assumes that degradation of a performance parameter is linear with time. Temperature dependence is taken to be the exponential function that defines the probability of occurrence. The relationship of failure rate to temperature is expressed as:

$$
F_{1}=F_{2} \exp \left[\left(E_{a} / k\right) \times\left(1 / T_{1}-1 / T_{2}\right)\right]
$$

Where: $\quad F_{2}=$ Failure rate at $T_{2}$
$\mathrm{F}_{1}=$ Failure rate at $\mathrm{T}_{1}$
$\mathrm{E}_{\mathrm{a}}=$ Activation energy in eV
$\mathrm{k}=$ Boltzmann's constant
$T=$ Operating junction temperature in kelvin (K)

The equation explains the thermal dependence of integrated circuit failure rates and is used for derating the resulting failure rate to a more realistic temperature.

## Acceleration Factor

The acceleration factor is the factor by which the failure rate can be accelerated by increased temperature. This factor is derived from the Arrhenius failure rate expression, resulting in the following form.

$$
A=F_{1} / F_{2}=\exp \left[\left(E_{2} / k\right) \times\left(1 / T_{1}-1 / T_{2}\right)\right]
$$

where $\quad \mathrm{A}=$ Acceleration factor
$F_{2}=$ Failure rate at $T_{2}$
$\mathrm{F}_{1}=$ Failure rate at $\mathrm{T}_{1}$
In calculating the field reliability of an integrated circuit, it is necessary to calculate the junction temperature. In general, the junction temperature will depend on the ambient temperature, cooling, package type, operating cycle time, and power dissipation of the circuit itself. In these terms, the junction temperature ( $T_{J}$ ) is expressed as:

$$
T_{J}=T_{A}+P_{d} A_{f} \theta_{J A}
$$

where $\mathrm{T}_{\mathrm{J}}=$ Junction temperature
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature
$\mathrm{P}_{\mathrm{d}}=$ Power dissipation
$\mathrm{A}_{\mathrm{f}}=$ Air flow factor
$\theta_{J A}=$ Package thermal resistance
Table 3 lists derating factors of various failure mechanisms. This table is generated assuming that an accelerated test is performed at a junction temperature of $125^{\circ} \mathrm{C}$. The result is then derated to $55^{\circ} \mathrm{C}$ junction temperature. The acceleration factor may then be obtained by taking the inverse of the derating factor.

Table 3. Derating Factors of Fallure Mechanisms

| Failure Mechanisms | Activation <br> Energy, eV | Derating Factor |
| :--- | :--- | :--- |
| Oxide defect | 0.3 | 0.1546 |
| Silicon defect | 0.3 | 0.1546 |
| Ionic contamination | 1.0 | 0.001984 |
| Electromigration | 0.4 | 0.08307 |
| Charge injection | 1.3 | 0.0003067 |
| Metal corrosion | 0.7 | 0.01315 |
| Gold-aluminum interface | 0.8 | 0.006886 |

The acceleration of failure mechanisms in a highhumidity and high-temperature environment must be expressed as a function not only of temperature but also of humidity.

According to the reliability test statistics, the acceleration factor in such an environment can best be approximated with Peck's model as follows.

$$
A=\exp \left[\left(E_{a} / k\right) \times\left(1 / T_{1}-1 / T_{2}\right)\right] \times\left(H_{2} / H_{1}\right)^{4.5}
$$

where $\quad E_{a}=$ Activation energy
k = Boltzmann's constant
T = Junction temperature
H = Relative humidity
For example, the acceleration factor for high-humidity and high-temperature or pressure cooker tests ranges from 100 to 1000 times that of the normal operating environment.

## Failure Rate Calculation

As an example, suppose that product samples are submitted to a 1000 -hour life test at $125^{\circ} \mathrm{C}$ junction temperature and two failures are encountered: one oxide and one metalization defect. The sample size is 885 units.
Thus, the oxide failure rate is 0.11 percent per 1000 hours and the metalization failure rate is 0.11 percent per 1000 hours. Therefore, the total failure rate at $125^{\circ} \mathrm{C}$ sums to 0.22 percent per 1000 hours at 1 K hours.

## Failure Rate Prediction

To derate these failure rates to a normal operating environment, use the derating factors listed in table 3.

$$
\begin{aligned}
\text { Oxide failures }= & 0.11 \times 0.1546=0.01701 \% \text { per } 1 \mathrm{~K} \mathrm{hrs} \\
\text { Metal failures }= & 0.11 \times 0.01315=0.00145 \% \\
& \text { per } 1 \mathrm{~K} \text { hrs } \\
\text { Total failures }= & 0.01846 \% \text { per } 1 \mathrm{~K} \mathrm{hrs}
\end{aligned}
$$

Note that the example above is a snapshot of the hightemperature life test performed on a particular lot. It is not accumulated data that can be used to represent overall reliability. This conservative illustration, however, shows that the failure rate in a normal operating environment is approximately one-twelfth the failure rate in a higher-temperature environment.

The failure rate prediction takes different activation energies into account whenever the causes of failures are known through performing failure analysis. In some cases, however, an activation energy is assumed in order to accomplish a quick first-order approximation. To yield a conservative estimate of failure rates, NEC assumes an average activation energy of 0.7 eV whenever the exact failure mechanism is not known.

## Reliability Test Results

Before introducing new technologies or products, NEC's internal reliability goals must be attained. Several categories of testing are used in the internal qualification program to assure that product reliability meets NEC's reliability goals. Once the product is qualified, its reliability level is regularly monitored in a monthly reliability test.

## NEC's Goals on Failure Rates

NEC's approach to achieving high reliability is to build quality into the product, as opposed to merely screening out defective units. The use of distributed control methods embedded in the production line, in conjunction with conventional screening methods, results in the highest reliability at the lowest cost.

NEC's maximum failure rate goals for infant mortality and long-term device operation are listed in table 4.

Table 4. Infant Mortality and Long-Term Failure Rates

| Type | Failure Rate <br> Percent/1000 Hours |
| :--- | :---: |
| Infant mortality | 0.10 max |
| Long-term |  |
| 1.2M device hours average | 0.02 max |
| 3.0 M device hours average | 0.01 max |

## Infant Mortality Failure Rate

The infant mortality goal for each product group is set at 0.10 percent maximum. When a failure rate exceeds this level, there is prompt remedial action.

## Long-Term Failure Rate

The long-term failure rate goal is based on the following conditions:

- A minimum of 1.2 million device hours at $125^{\circ} \mathrm{C}$ is accumulated to resolve 0.02 percent per 1000 hours at $55^{\circ} \mathrm{C}$ with a 60 -percent confidence level.
- A minimum of 3 million device hours at $125^{\circ} \mathrm{C}$ is accumulated to resolve 0.01 percent per 1000 hours at $55^{\circ} \mathrm{C}$ with a 60 -percent confidence level.


## Infant Mortality Failure Screening

It is logical to assume the integrated circuit that fails at one temperature would also fail at another temperature, except it would fail sooner at a higher temperature. As can be expected, the failure rate is a function of activation energy. Establishing infant mortality screening, therefore, requires knowledge of the likely failure mechanisms and their associated activation energy.

The most likely mechanisms associated with infant mortality failures are generally manufacturing defects and process anomalies. These generally consist of contamination, cracked chips, wire bond shorts, or bad wire bonds. Since these describe a number of possible mechanisms, any one of which might predominate at a given time, the activation energy for infant mortality might be expected to vary considerably.

The effectiveness of a screening condition, preferably at some stress level in order to shorten the time, varies greatly with the failure mechanism being screened for. Another factor is the economics of the screening process introduced into the production line. Optimal conditions and duration of a screening process will be a compromise of these two factors.

For example, failures due to ionic contamination have an activation energy of approximately 1.0 eV . Therefore, a 15 -hour stress at $125^{\circ} \mathrm{C}$ junction temperature would be the equivalent of approximately 90 days of operation at a junction temperature of $55^{\circ} \mathrm{C}$. On the other hand, failures due to oxide defects have an activation energy of approximately 0.3 eV , and a 15hour stress at $125^{\circ} \mathrm{C}$ junction temperature would be the equivalent of approximately one week's operation at $55^{\circ} \mathrm{C}$ junction temperature. As indicated by this, the condition and duration of infant mortality screening would be a strong function of the allowable component failures, hence the system failure, in the field.

Empirical data, gathered over more than a year at NEC, indicates that early failure does occur after less than 4 hours of stress at $125^{\circ} \mathrm{C}$ ambient temperature. This fact is supported by the life test of the same lot, where the failure rate shows random distribution, as opposed to a decreasing failure rate that then runs into the random failure region.

NEC has adopted the initial infant mortality burn-in at $125^{\circ} \mathrm{C}$ as a standard production screening procedure. As a result, the field reliability of NEC devices is an order of magnitude higher than the goals set for NEC's integrated circuit products.

## Life Tests

The most significant difference between NEC's products and those of other integrated circuit manufacturers is that NEC's have been prescreened for their infant mortality defects. The products delivered to customers are operating at the beginning of the random failure region of the life curve. The life test data also reflects this fact, as will be shown.

The failure mechanism distribution from field failures, as previously shown in figure 2, also contains a very low percentage due to infant mortality. The majority of failures are long-term life failures, and these can be eliminated by stringent process control. Usually, these failure mechanisms have low activation energy associated with them.

Another significant improvement devised by NEC is plastic encapsulation and passivation. As a result, NEC products show excellent reliability in both highhumidity and high-temperature environments. Following is life test data accumulated over more than a year for large-scale integrated circuits.

## High-Temperature Operating Life Test

This test is used to accelerate failure mechanisms by operating the devices at an elevated temperature. For large-scale integrated circuits, the failure rate is 0.242 percent per 1000 hours at $125^{\circ} \mathrm{C}$. This is equivalent to 0.0071 percent per 1000 hours in an operating environment of $55^{\circ} \mathrm{C}$ (table 5).

## Table 5. High-Temperature Operating Life Test

| Number of Samples | Number of Failures at |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 48 hrs 96 hrs | 168 hrs | 500 | hrs |
| 3317 | 0 0 | 1 | 4 | 3 |
| Total number of failures at 1 K hrs $=8$ <br> Failure rate at $1 \mathrm{~K} \mathrm{hrs} \mathrm{at} 125^{\circ} \mathrm{C}$ $=0.242 \%$ per 1 K hrs <br> Projected failure rate at 1 K hrs at $55^{\circ} \mathrm{C}$ $=0.007 \%$ per 1 K hrs |  |  |  |  |

## High-Temperature and High-Humidity Life Test

This test is used to accelerate failure mechanisms by operating the devices at high temperature and high humidity. Leakage-related failures and device parameter drift are accelerated by this test. For these large-scale integrated circuits, the failure rate is 0.091 percent per 1000 hours. This is equivalent to 0.0027 percent per 1000 hours in an operating environment of $55^{\circ} \mathrm{C}$. The test conditions are $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ and relative humidity $(\mathrm{RH})=80 \%$ (table 6 ).

Table 6. High-Temperature and High-Humidity Life Test

| Number of Samples | Number of Failures at |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 48 hrs 96 hrs 168 hrs 500 hrs 1 K hrs |  |  |  |
| 2190 | 00 | 0 | 0 | 2 |
| Total number of failures at 1 K hrs Failure rate at 1 K hrs at $85^{\circ} \mathrm{C} / 80 \% \mathrm{RH}$ Projected failure rate at 1 K hrs at $55^{\circ} \mathrm{C} / 60 \% \mathrm{RH}$ | $\begin{aligned} & =2 \\ 0 \mathrm{RH} & =0.091 \\ & =0.003 \end{aligned}$ | $\%$ per 1 <br> $3 \%$ per 1 | K hrs |  |

## High-Temperature Storage Life Test

This test is effective in accelerating the failure mechanisms related to mechanical reliability problems and process instability. For these LSI devices, the failure rate is 0.207 percent per 1000 hours at $125^{\circ} \mathrm{C}$. This is equivalent to 0.0061 percent per 1000 hours in an operating environment of $55^{\circ} \mathrm{C}$ (table 7).

Table 7. High-Temperature Storage Life Test

| Number of Samples | Number of Failures at |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 48 hrs 96 hrs 168 hrs 500 hrs 1 K hrs |  |  |  |  |
| 2410 | 0 | 0 | 0 | 1 | 4 |
| Total number of failures at 1 K hrs |  |  |  |  |  |
| Failure rate at 1 K hrs at $125^{\circ} \mathrm{C}$ | $=0.207 \% \text { per } 1 \mathrm{~K} \text { hrs }$ |  |  |  |  |
| Projected failure rate at 1 K hrs at $55^{\circ} \mathrm{C}$ | $=0.006 \%$ per 1 K hrs |  |  |  |  |

## Pressure Cooker Test

This test is effective in accelerating failure mechanisms related to metalization corrosion due to moisture. The failure rate is 0.52 percent per 1000 hours at $\mathrm{T}_{\mathrm{A}}=$ $125^{\circ} \mathrm{C}$ and 2.3 atm at 100 percent humidity. This is equivalent to 0.0013 percent per 1000 hours at $55^{\circ} \mathrm{C}$ and an environment of 60 percent humidity (table 8).

Table 8. Pressure Cooker Test

| Number of Samples | Number of Failures at |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 48 hr | 96 hrs | 168 hrs | 500 hrs | 1 K hrs |
| 1718 | 0 | 4 | 5 | No test p | erformed |
| Total number of failures at 168 hrs |  | $=9$ |  |  |  |
| Failure rate at $125^{\circ} \mathrm{C}$ |  | $=0.54 \%$ per 1 K hrs |  |  |  |
| Projected failure rate at $55^{\circ} \mathrm{C}$ |  |  | .001\% per | er 1 K hrs |  |

## Life Test Data Summary

Table 9 summarizes the life test results and projected failure rates in the normal operating environment. The failure rate shows random distribution as opposed to a decreasing failure rate. This is a result of infant mortality screening.

Table 9. Life Test Data

| Test Time | Number of Samples | Number of Failures at |  |  |  | Total Number of Failures |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 96 hrs | 168 hrs | 500 hrs | 1 K hrs |  |
| High-temperature life test | 3317 | 0 | 1 | 4 | 3 | 8 |
| High-humidity life test | 2190 | 0 | 0 | 0 | 2 | 2 |
| High-temperature storage life test | 2410 | 0 | 0 | 1 | 4 | 5 |
| Pressure cooker test | 1718 | 4 | 5 |  | test ormed | 9 |
| Total | 9635 | 4 | 6 | 5 | 9 | 24 |

The projected failure rate in the normal operating environment is calculated assuming that the average activation energy is 0.7 eV .

Figure 3 shows the life distribution of NEC integrated circuits as a form of the bathtub curve.

This life test data shows improvements of approximately an order of magnitude better than NEC's goal. The hours of operation are equivalent to the normal operating environment. Wear-out failures, which had been the main target for reliability improvement, have also been significantly reduced. This result comes mainly from process improvements and stringent manufacturing process control.

NEC's main goal has been to improve reliability with respect to infant mortality and long-term life failures. This can be achieved by introducing an effective screening method for infant mortality and building quality into the product.

Figure 3. Plot of Life Test Results


## Thermal Stress Tests

Temperature cycling and thermal shock test the thermal compatibility of material and metal used to make integrated circuits. Table 10 lists the reliability test results of thermal stress tests.

Table 10. Thermal Stress Tests

| Test Item | Number of <br> Samples | Number of <br> Failures |
| :--- | :---: | :---: |
| Soldering heat test <br> $\mathrm{T}_{\mathrm{A}}=260^{\circ} \mathrm{C}$ for 10 seconds | 1891 | 0 |
| Temperature cycle <br> $\mathrm{T}_{\mathrm{A}}=-65$ to $+150^{\circ} \mathrm{C}, 10$ cycles | 1891 | 0 |
| Thermal shock test <br> $\mathrm{T}_{\mathrm{A}}=0$ to $+100^{\circ} \mathrm{C}, 15$ cycles | 1891 | 0 |

## Mechanical Stress Tests

In addition to the device life test, NEC performs mechanical stress tests to detect reliability problems related to the package, material, and device susceptibility to an extreme environment. Table 11 lists mechanical stress test results.

## Table 11. Mechanical Stress Tests

| Test Item | Number of <br> Samples | Number of <br> Failures |
| :--- | :---: | :---: |
| Mechanical shock test <br> at $15 \mathrm{~kg}, 3$ axis | 315 | 0 |
| Vibration test <br> at 100 Hz to $2 \mathrm{kHz}, 20 \mathrm{~g}$ | 315 | 0 |
| Constant acceleration <br> at $20 \mathrm{~kg}, 3$ axis | 315 | 0 |
| Lead fatigue test <br> at 240 grams | 538 | 0 |
| Solderability test <br> at $230^{\circ} \mathrm{C}$ for 5 seconds | 038 |  |

## Built-In Quality and Reliability

As large-scale integration reaches even higher levels of density, simple quality inspections cannot assure adequate levels of product quality and reliability. In order to ensure the reliability of state-of-the-art VLSI, NEC has adopted another approach. Highest reliability and superior quality of a device can only be achieved by building these characteristics into the product at each process step. NEC, therefore, has introduced the notion of total quality control (TQC) into its entire semiconductor production line. Quality control is distributed into each process step and then summed to form a consolidated system.

## Approaches to Total Quality Control

First, the quality control function is embedded into each process. This method enables early detection of possible causes of failure and immediate feedback.

Second, the reliability and quality assurance policy is an integral part of the entire organization. This enables a companywide quality control activity. At NEC, everyone in the company is involved with the concept and methodology of total quality control.

Third, there is an ongoing research and development effort to set even higher standards of device quality and reliability.

Fourth, extensive failure analysis is performed periodically and corrective actions are taken as preventive measures. Process control is based on statistical data gathered from this analysis.
The goal is to maintain the superior product quality and reliability that has become synonymous with the NEC name. The new standard is continuously upgraded and the iterative process continues.

## Implementation of Distributed Quality Control

Building quality into a product requires early detection of possible causes of failure at each process step. Then, immediate feedback to remove the causes is a must. A fixed station quality inspection is often lacking in immediate feedback. It is, therefore, necessary to distribute quality control functions to each process step, including the conceptual stage. NEC has implemented a distributed quality control function at each step of the process. Following is a breakdown of the significant steps:

- Product development phase
- Wafer processing
- Chip mounting and packaging
- Electrical testing and thermal aging
- Incoming material inspection

Product Development Phase. The product development phase includes conception of a product, review of the device proposal, organization and physical element design, engineering evaluation, and finally, transfer of the product to manufacturing. Quality and reliability are considered at every step. More significantly, at the design review stage and prior to product transfer, the quality and reliability requirements have to be examined and determined to be satisfactory. This often adds 2 to 3 months to the product development cycle. Building in high reliability, however, cannot be sacrificed.

Wafer Processing Stage Inspection. The in-process quality inspections that occur at the wafer fabrication stage are listed in table 12.

Table 12. Wafer Processing Inspection

| Process | Inspection Item |
| :--- | :--- |
| Wafer | Resistivity, dimension, and appearance, <br> (lot sampling inspection) |
| Mask | Alignment and etching (100\% inspection) |
| Photolithography | Oxide thickness, sheet resistivity (lot <br> sampling inspection) |
| Cleaning | Diffusion and oxidation <br> sampling) |
| Metalization and passivation characteristics (lot |  |
| Wafer sort and scribe | Dc parameters (100\% inspection) |
| Die sort | $100 \%$ visual inspection |

Chip Mounting and Packaging. The in-process quality inspections done at the chip mounting and packaging stage are listed in table 13.

Table 13. Chip Mounting and Packaging Inspection

| Process | Inspection Item |
| :--- | :--- |
| Die | Incoming material Inspection |
| Die attach | Appearance (lot sampling inspection) |
| Wire bonding | Bond strength, appearance (lot sampling) |
| Packaging | $100 \%$ appearance inspection |
| Fine leak* | Lot sampling |
| Gross leak* | $100 \%$ inspection |

*For ceramic package devices only.
Electrical Testing and Screening. Electrical testing and infant mortality screening are performed at this stage. A flowchart of the process is depicted in figure 4.
At the first electrical test, dc parameters are tested according to the electrical specifications on $100 \%$ of each lot. This is a prescreening prior to the infant mortality test. At the second electrical test, ac functional tests as well as dc parameter tests are performed on $100 \%$ of the subjected lot. If the percentage of defective units exceeds the limit, the lot is subjected to an additional burn-in. During this time, the defective units are undergoing a failure analysis, the results of which are then fed back into the process for corrective action.

Figure 4. Electrical Testing and Screening


Incoming Material Inspection. Prior to warehouse storage, lots are subjected to an incoming inspection according to the following sampling plan.

| - Electrical test: | Dc parameters <br> Functional test | LTPD | $3 \%$ |
| :--- | :--- | :--- | :--- |
| LTPD | $3 \%$ |  |  |
| - Appearance |  | LTPD | $3 \%$ |

## Reliability Assurance Test

Samples are continually taken from the warehouse and subjected to monthly reliability tests as discussed previously. They are taken from similar process groups so that it can be assumed that any device is representative of the reliability of the group.

## In-Process Screening

Perhaps the most significant preventive measure that NEC has implemented is the introduction of $100 \%$ burn-in as an integral part of the standard production process. Most of the potential infant failures are effectively screened from every lot, thereby improving reliability. Assuming average activation energy of 0.7 eV , burn-in at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ for 4 hours is equivalent to a week's operation in a normal operating environment. This appears to be ample time for accelerating the time-to-failure mechanisms for early failures.

Process automation, as previously mentioned, has also contributed a great deal toward improving reliability. Since its introduction, assembly related failure mechanisms have been substantially reduced. And, in combination with in-process screening and materials improvement, it has helped establish quality and reliability above NEC's initial goals.

## Summary and Conclusion

As has been discussed, building quality and reliability into products is the most efficient way to ensure product reliability. NEC's approach of distributing quality control functions to process steps, then forming a consolidated quality control system, has produced superior quality and excellent reliability.
Prescreening, introduced as an integral part of largescale integrated circuit protection, has been a major factor in improving reliability. The most recent year's production clearly demonstrates continuation of NEC's high reliability and the effectiveness of this method.

Reliability assurance tests (RATs), performed monthly, have ensured high outgoing quality levels. The combination of building quality into products, effective prescreening of potential failures, and the reliability assurance test has established a singularly high standard of quality and reliability for NEC's large-scale integrated circuits.

With a companywide quality control program, NEC is committed to building superior quality and highest reliability into all its products. Through continuous research and development activities, extensive failure analysis, and process improvements, a higher standard of quality and reliability will continuously be set and maintained.
Section 3 - 4-Bit, Single-Chip Microcomputers
$\mu$ PD7500 Series CMOS Microcomputers ..... 3-3
$\mu$ PD7500H/H-E CMOS Microcomputers for $\mu$ PD7500-Series Evaluation ..... 3-31
$\mu$ PD7501 CMOS Microcomputer with LCD Controller/Driver ..... 3-45
$\mu$ PD7502/03 CMOS Microcomputers with LCD Controller/Driver ..... 3-59
$\mu$ PD7506 CMOS Microcomputer ..... 3-75
$\mu$ PD7507/08 CMOS Microcomputers ..... 3-89
$\mu$ PD7507H/08H CMOS Microcomputers ..... 3-109
$\mu$ PD7507S CMOS Microcomputer ..... 3-123
$\mu$ PD7508A CMOS Microcomputer with FIP® Driver ..... 3-141
$\mu$ PD7514 CMOS Microcomputer with LCD Controller/Driver ..... 3-155
$\mu$ PD7516H CMOS Microcomputer with FIP® Controller/Driver ..... 3-175
$\mu$ PD7519/19H CMOS Microcomputers with FIP® Controller/Driver ..... 3-199
$\mu$ PD7527A/28A CMOS Microcomputers with FIP® Driver ..... 3-229
$\mu$ PD7533 CMOS Microcomputer with A/D Converter ..... 3-243
$\mu$ PD7537A/38A CMOS Microcomputers with FIP® Driver ..... 3-263
$\mu$ PD7554/64 CMOS Microcomputers with Serial I/O ..... 3-277
$\mu$ PD7556/66 CMOS Microcomputers with Comparator ..... 3-295
$\mu$ PD75104/106/108 CMOS Microcomputers ..... 3-313
$\mu$ PD75P108 CMOS Microcomputer with On-Chip EPROM ..... 3-325

[^0]
## Description

The $\mu$ PD7500 series of 4-bit, single-chip CMOS microcomputers is a broad product line of devices designed for a variety of applications; for example, electronic games, home electronic products such as the VCR, and electronic automotive devices. To this end, more than 25 products based on the $\mu$ PD7500 evaluation chip have been designed with various combinations of memory size, number of I/O ports, output drive capability, type of display driver/ controller (LCD or FIP®), oscillators, package type (DIP, shrink DIP for ease of handling, flat for high-density installations, QUIP), and more. Because the $\mu$ PD7500 series products have hardware and software in common, systems are easily upgraded.
The $\mu$ PD7500 series uses a low-power CMOS design. As an example, the current consumption of the $\mu$ PD7508C operating at 5 V is typically $300 \mu \mathrm{~A}$ (at $10 \mu \mathrm{~s}$, 200 kHz ). In standby mode at 3 V , current consumption is reduced to $0.3 \mu \mathrm{~A}$ (typ). This feature is most suitable for systems requiring battery backup or for batterypowered devices that must operate for long periods.
The wide operating voltage range of the series allows systems to be configured with normal operation at $5 \mathrm{~V} \pm 10 \%$ and battery backup operation at 3 V . In particular, the $\mu$ PD7507S can run at 2.2 V , and systems using this device need only a single lithium battery, thus reducing the overall system cost

Although the normal operating temperature range is -10 to $+70^{\circ} \mathrm{C}$, products in the $\mu \mathrm{PD} 7500$ series can operate from -40 to $+85^{\circ} \mathrm{C}$ and -40 to $+110^{\circ} \mathrm{C}$ in accordance with the user's request. This is useful in automotive and outdoor applications.

Table 1 lists the $\mu$ PD7500 series products and features, and figure 1 shows the different development directions of the series. Within each of these directions, the memory sizes have been serialized. For example, in the product group with built-in LCD controllers, the $\mu$ PD7501 has a 1 K -byte ROM, the $\mu$ PD7502 has a 2K-byte ROM, and the $\mu$ PD7503 has a 4K-byte ROM. (Note also that the $\mu$ PD7502 and $\mu$ PD7503 are pin compatible; software developed on the $\mu$ PD7502 can be used without modification on the $\mu$ PD7503. Except LAMT instruction for $\mu$ PD7502 only and LAMTL instruction for $\mu$ PD7503 only.)

The many kinds of peripheral hardware (such as display controllers/drivers) that are built into the members of the series can significantly reduce the cost of a system. One common hardware feature is an 8-bit timer, which easily provides a clock function. With the exception of the $\mu$ PD7506/7556/7566, all products of the series incorporate an 8 -bit serial $1 / O$, so that developing multiprocessor systems or connecting peripheral devices is easier. The $\mu$ PD7533 offers a 4channel, 8-bit A/D converter.

Piggyback products, such as the $\mu$ PD75CG08, are available and can be used as a final check of functions during system development, preproduction, and small volume production.

The same support tools can be used for the entire series, thus helping to reduce system development cost.

Table 2 lists the package types applicable to each chip in the $\mu$ PD7500 series.

FIP is the registered trademark for NEC's fluorescent indicator panel (vacuum fluorescent display).

## Table 1. $\mu$ PD 7500 Series Product List

| Product ( $\mu$ PD) | Features | Clock Osc | ROM (x8) | RAM (x4) | I/0 | Power Supply |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7500H | EVACHIP, high speed ( $2.86 \mu \mathrm{~s}$ ) | RC | 8K (External) | 256 | 46 | $5 \mathrm{~V} \pm 10 \%$ |
| 7500H-E | EVACHIP | RC | 8K (External) | 256 | 46 | $5 \mathrm{~V} \pm 10 \%$ |
| 7501 | LCD controller/driver, 24-segment | RC | 1K | 96 | 24 | 2.5 to 6.0 V |
| 7502 | LCD controller/driver, 24-segment | RC | 2K | 128 | 23 | 2.5 to 6.0 V |
| 7503 | LCD controller/driver, 24-segment | RC | 4K | 224 | 23 | 2.5 to 6.0 V |
| 7514 | LCD controller/driver, 32-segment | RC | 4K | 256 | 31 | 2.7 to 6.0 V |
| 7507 S | General purpose, low voltage | RC | 2K | 128 | 20 | 2.2 to 6.0 V |
| 7507 | General purpose | RC | 2K | 128 | 32 | 2.5 to 6.0 V |
| 7508 | General purpose | RC | 4K | 224 | 32 | 2.5 to 6.0 V |
| 7507 H | General purpose, high speed ( $2.86 \mu \mathrm{~s}$ ) | Xtal/Cer | 2K | 128 | 32 | 2.7 to 6.0 V |
| 7508 H | General purpose, high speed ( $2.86 \mu \mathrm{~s}$ ) | Xtal/Cer | 4K | 224 | 32 | 2.7 to 6.0 V |
| 7506 | General purpose | R | 1K | 64 | 22 | 2.5 to 6.0 V |
| 7554 | LED direct drive, mask option ports, serial I/0 | R | 1K | 64 | 16 | 2.5 to 6.0 V |
| 7564 | LED direct drive, mask option ports, serial I/0 | Ceramic | 1K | 64 | 15 | 2.5 to 6.0 V |
| 7556 | LED direct drive, mask option ports, 4-channel comparator | R | 1K | 64 | 20 | 2.5 to 6.0 V |
| 7566 | LED direct drive, mask option ports, 4-channel comparator | Ceramic | 1K | 64 | 19 | 2.5 to 6.0 V |
| 7527A | P-ch, high-voltage output ports for FIP driver; high speed ( $3.3 \mu \mathrm{~s}$ ) | RC | 2K | 128 | 35 | 2.7 to 6.0 V |
| 7537A | P-ch, high-voltage output ports for FIP driver; high speed ( $3.3 \mu \mathrm{~S}$ ) | Ceramic | 2K | 128 | 35 | 2.7 to 6.0 V |
| 7528A | P-ch, high-voltage output ports for FIP driver; high speed ( $3.3 \mu \mathrm{~S}$ ) | RC | 4K | 160 | 35 | 2.7 to 6.0 V |
| 7538A | P-ch, high-voltage output ports for FIP driver; high speed ( $3.3 \mu \mathrm{~s}$ ) | Ceramic | 4K | 160 | 35 | 2.7 to 6.0 V |
| 7508A | P-ch, high-voltage output ports for FIP driver | RC | 4K | 208 | 32 | 2.7 to 5.5 V |
| 7519 | FIP controller/driver | Xtal | 4K | 256 | 53 | 2.5 to 6.0 V |
| 7519 H | FIP controller/driver; high speed ( $2.44 \mu \mathrm{~S}$ ) | Xtal | 4K | 256 | 53 | 2.5 to 6.0 V |
| 7516 H | FIP controller/driver; high speed ( $2.44 \mu \mathrm{~s}$ ) | Xtal | 6K | 256 | 53 | 2.5 to 6.0 V |
| 7533 | LED driver; 4-channel A/D converter | Ceramic | 4K | 160 | 30 | 3.0 to 6.0 V |
| 75CG08 | Piggyback; for 7507/08 | RC | 4K | 224 | 32 | $5 \mathrm{~V} \pm 10 \%$ |
| $75 \mathrm{CG08H}$ | Piggyback; for 7507H/08H | Xtal/Cer | 4K | 224 | 32 | $5 \mathrm{~V} \pm 10 \%$ |
| $75 \mathrm{CG19}$ | Piggyback; for 7519 | Xtal | 4K | 256 | 53 | $5 \mathrm{~V} \pm 10 \%$ |
| $75 \mathrm{CG19H}$ | Piggyback; for 7519H | Xtal | 4K | 256 | 53 | $5 \mathrm{~V} \pm 10 \%$ |
| 75CG16H | Piggyback; for 7516H | Xtal | 6K | 256 | 53 | $5 \mathrm{~V} \pm 10 \%$ |
| 75CG28 | Piggyback; for 7527A/28A | RC | 4K | 160 | 35 | $5 \mathrm{~V} \pm 10 \%$ |
| 75 CG 38 | Piggyback; for 7537A/38A | Ceramic | 4K | 160 | 35 | $5 \mathrm{~V} \pm 10 \%$ |
| 75CG33 | Piggyback; for 7533 | Ceramic | 4K | 160 | 30 | $5 \mathrm{~V} \pm 10 \%$ |

Figure 1. $\mu$ PD7500 Series Product Classification


Table 2. Applicability of Packages

| Product / $\mu$ PD) | Package |
| :--- | :--- |
| $7500 \mathrm{H}, 7500 \mathrm{H}-\mathrm{E}$ | 64 QUIP |
| 7501 | 64 miniflat |
| 7502,7503 | 64 miniflat |
| 7506 | 28 DIP or SDIP; 52 miniflat |
| 7507,7508 | 40 DIP or SDIP; 52 miniflat |
| 75 CG 08 | 40 ceramic piggyback DIP |
| $7507 \mathrm{H}, 7508 \mathrm{H}$ | 40 DIP or SDIP; 44 miniflat |
| $75 \mathrm{CG08H}$ | 40 ceramic piggyback DIP |
| 7507 S | 28 DIP or SDIP |
| 7508 A | 40 DIP |
| 7514 | 80 miniflat |
| 7516 H | 64 miniflat, QUIP, or SDIP |
| 75 CG 16 H | 64 ceramic piggyback QUIP |
| $7519,7519 \mathrm{H}$ | 64 miniflat, QUIP, or SDIP |
| $75 \mathrm{CG19,75CG19H}$ | 64 ceramic piggyback QUIP |


| Product ( $\mu$ PD $)$ | Package |
| :--- | :--- |
| $7527 \mathrm{~A}, 7528 \mathrm{~A}$ | 42 DIP or SDIP |
| 75 CG 28 | 42 ceramic piggyback DIP |
| 7533 | 42 DIP, SDIP, or 44 miniflat |
| 75 CG33 | 42 ceramic piggyback DIP |
| $7537 \mathrm{~A}, 7538 \mathrm{~A}$ | 42 DIP or SDIP |
| $75 \mathrm{CG38}$ | 42 ceramic piggyback DIP |
| 7554,7564 | 20 SDIP or SO package |
| 7556,7566 | 24 SDIP or S0 package |

## Note:

(1) For ordering information, including package codes, refer to the applicable data sheet.
(2) Packages are plastic unless otherwise specified.

## Applications

7500 series products with a built-in LCD controller:

- Electronic game
- Automotive device (dashboard display)
- Phone
- VCR (timer)
- Camera
- Calculator
- Electronic musical instrument
- Measuring equipment
- Medical device (blood pressure gauge)
- Water, gas, or electric meter
- Pager
- PPC
- Data terminal

7500 series general-purpose products:

- VCR
- Phone
- Automobile
- ECR
- Record player
- Transceiver
- PPC
- Cassette

7500 series products with built-in high-voltage outputs:

- VCR
- ECR
- Microwave oven
- Electronic game
- Scanner
- Trip computer

7500 series products with a built-in LED controller/driver:

- Electronic game
- Deck controller
- Refrigerator
- Cooking appliance
- Washing machine


## Block Diagram



## Functional Description

A $\mu$ PD7500 series microcomputer consists of the following:

- Program counter (PC)
- Accumulator (A)
- Program status word (PSW)
- Arithmetic logic unit (ALU)
- General-purpose registers (H, L, D, E)
- Program memory (ROM)
- Data memory (RAM)

The peripheral hardware includes the following:

- Timer/counter
- Serial interface
- Interrupt circuit
- Standby circuit
- System clock oscillation circuit
- General-purpose I/O
- Display controller/driver


## Program Counter [PC]

The program counter (figure 2 ) is a binary counter that generates a 12-bit address. The bit length of the PC will vary depending on the ROM size for the particular device. The $\mu$ PD7516H and $\mu \mathrm{PD} 7500 \mathrm{H} / \mathrm{H}-\mathrm{E}$, which contain more than 4 K -bytes of memory, access upper memory by setting bit 1 of the program status word (BNK flag) to 1.

Figure 2. Program Counter Structure

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline \mathrm{PC}_{11} & \mathrm{PC}_{10} & \mathrm{PC}_{9} & \mathrm{PC}_{8} & \mathrm{PC}_{7} & \mathrm{PC}_{6} & \mathrm{PC}_{5} & \mathrm{PC}_{4} & \mathrm{PC}_{3} & \mathrm{PC}_{2} & \mathrm{PC}_{1} & \mathrm{PC}_{0} \\
\hline
\end{array}
$$

49-001253A

When an instruction executes, the PC increments by the number of bytes in the instruction.

When a jump instruction (JMP, JCP, JAM) executes, either immediate data or the contents of the accumulator and data memory, which show a jump destination, are loaded into some or all bits of the PC.
While a call instruction is executing (CALL, CALT) or at an interrupt occurrence, the contents of the PC (the return address already incremented to designate the next instruction) are stored in stack memory. A proper address is then loaded into the PC.

While a return instruction is executing (RT, RTS, RTPSW), the contents of stack memory are loaded into the PC.

The RESET instruction clears the PC to 0 .

## Stack Pointer [SP]

The stack area for the $\mu$ PD7500 series resides in data memory. The stack depth can be as large as the maximum size of RAM, since the stack pointer is user programmable.

The stack pointer is an 8 -bit register $\left(\mathrm{SP}_{7}-\mathrm{SP}_{0}\right)$ that stores the stack's top address for the area in data memory used as an LIFO stack. The SP decrements when a call (CALL, CALT) or push (PSHDE, PSHHL) instruction executes and at an interrupt generation. It increments when a return (RT, RTS, RTPSW) or pop (POPDE, POPHL) instruction executes.

To determine the stack area, the SP must be initialized by the TAMSP instruction. However, when TAMSP executes, 0 (zero) is unconditionally loaded into $\mathrm{SP}_{0}$. Because the SP decrements before a stack instruction executes, the top of the stack will always begin at an odd memory location. Thus the initial value of the SP should be set to the top of the stack (odd) plus one (set to an even value). To set the most significant address of the stack area to FFH, the initial value of the SP should be 00 H .

Although TSPAM may read the SP at any time, it cannot read the contents of $\mathrm{SP}_{0} ; 0$ is unconditionally stored in bit 0 of data memory. See figure 2 and table 3.

Figure 3. Data Movement at Execution of TAMSP and TSPAM

TAMSP Instruction


TSPAM Instruction

49.001254A

Table 3. Stack Memory Push/Pop Operation

| Process <br> order | CALL, CALT <br> Interrupt | RT, RTS | RTPSW | PSHDE, <br> PSHHL | POPDE, <br> POPHL |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | $(S P-1) \leftarrow P C M$ | $P C H \leftarrow(S P)$ | $P C H \leftarrow(S P)$ | $(S P-1) \leftarrow D / H$ | $E / L \leftarrow(S P)$ |
| 2 | $(S P-2) \leftarrow P C L$ | $P C L \leftarrow(S P+2)$ | $P S W \leftarrow(S P+1)$ | $(S P-2) \leftarrow E / L$ | $D / H \leftarrow(S P+1)$ |
| 3 | $(S P-3) \leftarrow P S W$ | $P C M \leftarrow(S P+3)$ | $P C L \leftarrow(S P+2)$ | $S P \leftarrow S P-2$ | $S P \leftarrow S P+2$ |
| 4 | $(S P-4) \leftarrow P C H$ | $S P \leftarrow S P+4$ | $P C M \leftarrow(S P+3)$ |  |  |
| 5 | $S P \leftarrow S P-4$ |  | $S P \leftarrow S P+4$ |  |  |

## Note:

(1) $\mathrm{PCH}=\mathrm{PC}_{11}-\mathrm{PC}_{8}$
$\mathrm{PCM}=\mathrm{PC}_{7}-\mathrm{PC}_{4}$
$\mathrm{PCL}=\mathrm{PC}_{3}-\mathrm{PC}_{0}$

## Program Memory [ROM]

Program memory is a mask-programmable ROM of 6144 words $\times 8$ bits (maximum). It stores programs and table data, and is addressed by the PC. (See figure 4.) ROM address locations are from 000 H to 17 FFH .

Specific fixed address locations are allocated to RESET and interrupt start addresses and the table areas of the LHLT and CALT instructions. Consideration of these locations in program memory should be taken in preparing a program.

Figure 4. Program Memory Map


## General-Purpose Registers

The four 4-bit general-purpose registers D, E, H, and L either operate in units of 4 bits, or can form the 8 -bit pair registers DE, DL, and HL ( D or H is the upper-order 4 bits, and E or L is the lower-order 4 bits) to be used as data pointers.

When pair register HL operates as a data pointer, it can perform automatic increment and decrement for the $L$ register only. (See figure 5.) The $L$ register is also used to specify I/O ports and mode registers when the I/O instruction (OPL, IPL) is executed.

The $\mu$ PD7501/06/27/28/33/37/38/54/64/56/66 do not contain DE registers.

Figure 5. General-Purpose Register Configurations


## Data Memory [RAM]

Data memory is a static RAM of 256 words $\times 4$ bits (maximum). It is used to store processing data and display data. It also operates with the accumulator to process data in 8-bit units.
There are three types of data memory addressing:

- Direct, performed by the second byte of the instruction
- Register indirect, performed indirectly by the contents of the pair register designated by an instruction
- Stack indirect, performed by the contents of the SP

Locations 00 to 3FH are used for display memory devices $\mu \mathrm{PD} 7516 \mathrm{H} / 19 \mathrm{H}$, so these locations cannot be used for stack area. Locations 00 to 17 H (1FH for the $\mu$ PD7514) are used for display memory devices $\mu$ PD7501/02/03/14, so these locations cannot be used for stack area. See figure 6.

Valid stack area is used during execution of the instructions CALL, CALT, RT, RTS, RTPSW, PSHDE, PSHHL, POPDE, and POPHL. At the execution of a call instruction or an interrupt occurrence, the contents of the PC and PSW are stored in the stack area. At the execution of a push instruction, the contents of DE or HL are stored in the stack. See figure 7.

Figure 6. Data Memory Map


Figure 7. Stack Contents After Call, Interrupt, or Push


## Accumulator [A]

The accumulator is a 4-bit register that performs various arithmetic/logical operations. Operating with data memory addressed by pair register HL, data processing may be done in 8 -bit units (higher-order bits in the accumulator and lower-order bits in data memory). See figure 8.

Figure 8. Accumulator Configuration

|  | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $A$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Arithmetic Logic Unit [ALU]

The ALU is a 4-bit arithmetic logic circuit that performs such processes as binary addition, arithmetic/logical operation, comparison, and rotation.

## Program Status Word [PSW]

The 4-bit PSW consists of two skip flags (SK1, SK0) and a carry flag (C), as shown in figure 9.

Figure 9. Structure of Program Status Word


The contents of the PSW are automatically stored in the stack area at an execution of a call instruction (CALL, CALT) or at an interrupt occurrence, and are restored by an RTPSW instruction. The BNK flag is used in the $\mu$ PD7500H/H-E and 7516 H to access high memory.
At RESET, SK1 and SK0 are cleared to 0 , and C is undefined.

Skip Flags [SK1, SK0]. The skip flag is used to hold the following skip states:

- String effect of an LAI instruction
- String effect of an LHLI or LHLT instruction
- Skip condition accomplished by instructions other than string effect

The skip flag is automatically set and reset when an instruction is executed.

Carry Flag [C]. This flag can be generated only by the addition instruction (ACSC). If a carry is generated from bit 3 of the ALU, the carry flag is set to 1 . If a carry is not generated, the carry flag is reset to 0 .
The carry flag is set to 1 by the SC instruction and reset to 0 by the RC instruction. Its contents are tested by the SKC instruction. The carry bit is rotated into the high bit of the accumulator by the rotation instruction (RAR).

## System Clock Generator

The system clock (CL) is generated by one of the five types of oscillators listed in table 4. The CPU clock ( $\boldsymbol{\phi}$ ) is derived from CL by frequency division.

Table 4. $\mu$ PD7500 Series System Clock (CL) and CPU Clock ( $\phi$ )

| Product ( $\mu \mathrm{PD}$ ) | $\phi /$ CL <br> Frequency Ratio | Oscillator Type | Stop Mode Released by |
| :---: | :---: | :---: | :---: |
| 7500H, 7500H-E | $1 / 2$ | RC | Interrupt or RESET |
| 7501 |  |  |  |
| 7502 |  |  |  |
| 7503 |  |  |  |
| 7514 |  |  |  |
| 7507, 7507S |  |  |  |
| 7508, 7508A |  |  |  |
| 7527A |  |  |  |
| 7528A |  |  |  |
| 7506 | $1 / 2$ | R | Interrupt or RESET |
| 7554 |  |  |  |
| 7564 |  |  |  |
| 7556 |  |  |  |
| 7566 |  |  |  |
| 7507H | 1/12 | Crystal/ceramic | RESET (Note 1) |
| 7508 H |  | 1.0 to 4.2 MHz |  |
| 7519 | 1/32 or 1/64 | Crystal | RESET |
| 7519H | 1/16 or 1/64 | 4.19 to 6.55 MHz |  |
| 7516H | 1/16 or 1/64 | (7519 4.19 MHz max) |  |
| 7537A | 1/2 | Ceramic | RESET |
| 7538A |  |  |  |
| 7533 |  |  |  |

Note:
(1) RESET pulse width provides time for oscillation stabilization.

## RC Oscillator

The system clock generator (figure 10) consists of an RC oscillator and a half-frequency divider. The RC oscillator is controlled by an external resistor ( $R$ ) and capacitor (C) connected to CL1 and CL2.
An external clock can be input to the CL1 pin without using an RC circuit. Pin CL2 should be left open. In this case, the RC oscillator merely operates as an inverting buffer.

The frequency of CL is the RC oscillation frequency of the CL1 input clock frequency. The RC oscillator output is frequency divided by 2 to become the CPU clock $(\phi)$, which is sent to the CPU and the serial interface.

Using the standby circuit, the RC oscillator and the half-frequency divider are stopped in the stop mode, thereby stopping the output of CL and $\phi$. In halt mode, only the half-frequency divider is stopped, so that $\phi$ stops but CL continues to be supplied.

Not shown in figure 10, the RC oscillator output (CL) is sent to a clock control circuit, and then frequency divided to become a count pulse (CP) for the timer/ event counter.
If an external clock is used, the CL1 input clock becomes CL via an inverting buffer, so the supply of CL does not stop even in stop mode. Thus, both stop mode and halt mode stop only the half-frequency divider. In both modes, only the output of $\phi$ is stopped.

Figure 10. System Clock Generator; RC Oscillator


Note: *indicates instruction execution.

## R Oscillator

In this circuit, the resistor is external and the capacitor is internal. See figure 11.

Figure 11. System Clock Generator; R Oscillator


## Crystal/Ceramic Oscillator

This clock generator provides stable high-speed operation. The circuit (figure 12) consists mainly of a crystal oscillator circuit, several frequency dividers, and a control circuit for standby (halt/stop) modes.

The crystal oscillator operates at the fundamental crystal frequency, typically 4.19 MHz . Or, a ceramic resonator (typically 4.0 MHz ) may be connected between the CL1 and CL2 pins. Or, an external clock may be input at CL1, in which case the crystal oscillator operates as an inverting buffer.

The frequency divider generates several kinds of clocks by dividing the crystal/ceramic oscillation frequency ( $\mathrm{f}_{\mathrm{CC}}$ ) or the external clock frequency ( $\mathrm{f}_{\mathrm{C}}$ ), where $\mathrm{f}_{\mathrm{CC}}$ or $\mathrm{f}_{\mathrm{C}}=4.19 \mathrm{MHz}$, as follows:

- System clock (CL): $\mathrm{fCC}_{\mathrm{C}} / 6$ or $\mathrm{f}_{\mathrm{C}} / 6(698 \mathrm{kHz})$
- CPU clock ( $\phi$ ) and output clock ( $\phi_{\mathrm{OUT}}$ ): $\mathrm{f}_{\mathrm{CC}} / 12$ or $\mathrm{f}_{\mathrm{C}} / 12$ ( 349 kHz ):
- Timer/event counter clock: $\mathrm{f}_{\mathrm{CC}} / 8$ or $\mathrm{f}_{\mathrm{C}} / 8(524 \mathrm{kHz})$

System clock CL is supplied to the timer/event counter, the clock synchronizing the gate of the INT1 interrupt input, etc.

The standby mode control circuit is mainly composed of a stop flip-flop and a halt flip-flop. See figures 12 and 13.

The STOP instruction sets the stop flip-flop to the stop mode, in which crystal oscillation and all clock supplies are stopped. A high input to RESET resets the stop flip-flop, and crystal oscillation starts again. When RESET goes low, the supply for each clock restarts.

Figure 13. Stop Mode Timing


Figure 12. System Clock Generator; Crystal/Ceramic Oscillator


Note: *Indicates instruction execution.

The HALT instruction sets the halt flip-flop to halt mode. In this mode, input from the half-frequency divider that generates the CPU clock is inhibited and the CPU clock is stopped. The halt flip-flop is reset either by the RELEASE signal, which becomes active when the interrupt request flag is set, or at the falling edge of the RESET signal. The supply to the CPU clock restarts.

## Crystal Oscillator

This clock generator (figure 14), applicable to 7516 H , 7519 , and 7519 H , consists of a crystal oscillator, a frequency divider, and a standby (halt/stop) mode control circuit. The crystal (for example, 6.55 MHz is 4.19 MHz ) is connected to pins $\mathrm{X} 1, \mathrm{X} 2$. (The $\mu$ PD7519 is 4.19 MHz only).

It is also possible to operate with an external clock input at X1. In this case, the crystal oscillator acts merely as an inverting buffer.

The frequency divider divides the output of the crystal oscillator ( $f_{X X}$ for crystal oscillation, and $f_{X}$ for the external clock) to the following values:

- $1 / 2$ for pulse generator clock $\phi_{\mathrm{PPG}}$
- $1 / 8$ for system clock CLH ( $\mu$ PD7519H/16H)
- $1 / 16$ for system clock CLH ( $\mu$ PD7519)
- $1 / 32$ for system clock CLL and FIP controller clock $\phi_{\text {FIP }}$
- $1 / 128$ for the timer/event counter clock.

Figure 14. System Clock Generator; Crystal Oscillator


The $1 / 8$ and $1 / 32$ frequency-divided outputs are available as system clock sources. If expansion mode register bit $2\left(E M_{2}\right)$ is $1,1 / 8$ is selected; if it is $0,1 / 32$ is selected. (Note: For $\mu$ PD7519, the divisor is $1 / 16$ instead of $1 / 8$.) In systems where high-speed processing is not required, or in part of a program that does not require high-speed processing, power consumption can be held to a minimum with the $1 / 32$ frequencydivided low-speed clock. It is necessary to use the low-speed clock when using a supply voltage that is too low to allow operation with a high-speed clock.

System clock selection via EM2 does not apply to $\phi_{\text {FIP }}$ (FIP controller clock) or $\phi_{\text {PPG }}$ (pulse generator clock).
The $\phi_{\text {FIP }}$ clock is always $1 / 32$ times the input frequency; the $\phi_{\mathrm{PPG}}$ clock is always half the input frequency.
The system clock is half-frequency divided to be a CPU clock, $\phi$. Also, the system clock becomes an input of the clock control circuit, which generates a count pulse (CP) of the timer/event counter.
The standby mode control circuit consists mainly of the stop and halt flip-flops. The STOP instruction sets the stop flip-flop, which stops crystal oscillation and clears the frequency divider circuit. All output from the frequency divider circuit stops; the system is in stop mode. A RESET input clears the stop flip-flop and starts crystal oscillation and the frequency dividing operation.
The HALT instruction sets the halt flip-flop. This inhibits the input of the half-frequency divider from generating a CPU clock $\phi$, thereby causing the CPU clock to be halted (halt mode). The halt flip-flop is also set when the STOP instruction executes and when RESET is input, so that the flip-flop performs the same operation as that in halt mode. The flip-flop is reset at the falling edge of either the RELEASE signal (which becomes active when any one interrupt flag is set) or the internal reset (IRESET) signal (which is released after a certain waiting time following the release of the RESET input), thereby starting the supply of $\phi$. See figure 15.

Figure 15. Release of Stop Mode


## Ceramic Oscillator

This circuitry (figure 16) consists of a ceramic oscillator, half-frequency divider, control circuit for standby (halt) mode, etc. The oscillator frequency is set by a ceramic resonator connected to pins CL1 and CL2. Or, an external clock may be input at CL1. In this case, the oscillator operates as an inverting buffer. Output from the oscillator is used as the system clock (CL), which is divided into a CPU clock $\phi$ ( $1 / 2 \mathrm{CL}$ ).
The standby mode control circuit consists mainly of the halt flip-flop. When this flip-flop is set, input of the half-frequency divider is inhibited from generating the CPU clock $\phi$, thereby causing the CPU clock to be halted (halt mode). This flip-flop is reset either by the RELEASE signal, which becomes active when one interrupt request flag is set, or by the falling edge of the RESET input. The supply of the $\phi$ clock then begins.
The halt flip-flop is also set when the RESET input is active. At power-on reset, RESET goes high and then the ceramic oscillator is driven. After a short time, the oscillation output becomes stable. So that an unstable clock does not cause the CPU to misoperate, the halt flip-flop inhibits the CPU clock as long as RESET is high level. Thus, the high-level pulse width for the RESET input should be wide enough to cover the required time for oscillator stabilization.

## Count Clock Generator Circuit

This crystal oscillator (figure 17) is fed either by the crystal connected to pins X1 and X2, or by an external clock connected to X1 (in which case it operates as an inverting buffer). The output X is sent to the clock control circuit, either directly or after being frequency divided, in order to become a count pulse (CP) for the timer/event counter. The frequency of $X$ is equivalent to the crystal oscillation frequency or the X1 external clock frequency. This circuit is not affected by standby (halt/stop) mode.

The count clock oscillator generates frequencies between 25 and 50 kHz . Figures 18 and 19 illustrate the frequency error (ppm) vs. temperature and capacitance.

Figure 16. System Clock Generator; Ceramic Oscillator


49-001238B

Figure 17. Count Clock Generator


External Clock


Figure 18. Temperature Dependence of Count Clock Frequency


Figure 19. Capacitance (C1) Dependence of Count Clock Frequency


## I/O Ports

Input and output buffers (figure 20) are classified as types A through I. Table 5 shows the applicability of each type to the 7500 series. For example, on the $\mu \mathrm{PD} 7506$, port $\mathrm{PO}_{0}$ is a type B input buffer and $\mathrm{PO}_{3}$ is a type A input buffer; $\mathrm{PO}_{1}$ and $\mathrm{PO}_{2}$ are not used. (Part numbers in table 5 are abbreviated; thus, $\mu$ PD7506 becomes " 06 ".)

| Port | OOH/OOHE | 06 | 02/03 | 07/07S/07H/08/08H/ 01/14/19/19H/16H |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{PO}_{0}$ | A | B | - | B |
| $\mathrm{PO}_{1}$ | F | - | F | F |
| $\mathrm{PO}_{2}$ | E | - | E | E |
| $\mathrm{PO}_{3}$ | B | A | B | B |
| Port | 01 | 02/03 |  | OOH/OOHE/06/07//O7H/08/ 08H/14/19/19H/16H |
| $\mathrm{Pr}_{0}$ | B | B |  | E |
| $\mathrm{Pr}_{1}$ | A | A |  | E |
| $\mathrm{P}_{12}$ | A | A |  | E |
| $\mathrm{Pl}_{3}$ | A | A |  | E |
| Port |  |  |  | 00H/00HE/06/07/07S/07H/ 08/08H/14/19/19H/16H |
| ${\mathrm{P} 22_{0}-\mathrm{P} 2_{3}}$ |  |  |  | D |
| Port |  |  |  | OOH/OOHE/01/02/03/07/07S/ 07H/08/08H/14/19/19H/16H |
| $\mathrm{P}_{3}-\mathrm{P}_{3}$ |  |  |  | D |
| Port |  |  |  | OOH/OOHE/01/02/03/06/07/ 07S/07H/08/08H/14/19/19H/16H |
| $\mathrm{P4}_{4}-\mathrm{P} 4_{3}$ |  |  |  | E |
| Port |  |  |  | 00H/00HE/01/02/03/06/07/07S/ 08/08H/14/19/19H/16H |
| $\mathrm{P5}_{0}-\mathrm{P}_{3}$ |  |  |  | E |

Table 5. $\mu$ PD7500 Series I/O Buffer Configurations (cont)

| Port |  |  | OOH/OOHE/01/02/03/06/07/07H/ 08/08H/14/19/19H/16H |
| :---: | :---: | :---: | :---: |
| P6 $0_{0}$-P6 |  |  | E |
| Port |  |  | OOH/OOHE/07/07H/08/08H/14 |
| $\mathrm{P7}_{0}-\mathrm{P} 7_{3}$ |  |  | E |
| Port | OOH/OOHE | 06 | 01/02/03/07/07S/074/ 08/08H/14/19/19H/16H |
| INTO | B | B | B |
| INT1 | B | - | B |
| INT2 | B | - | - |
| RESET | B | B | B |
| Port | 07H/08 |  | 19/19H/16H |
| EVENT | B |  | B |
| $\phi_{\text {OUT }}$ | C |  | - |
| Port |  |  | 19/19H/16 |
| PP0 |  |  | D |
| Port |  |  | 01/02/03/14 |
| $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ |  |  | G |
| $\mathrm{S}_{0}-\mathrm{S}_{23}$ |  |  | H |
| Port |  |  | 14 |
| $\mathrm{S}_{24}-\mathrm{S}_{31}$ |  |  | H |
| Port |  |  | 19/19H/16H |
| $\mathrm{S}_{0}-\mathrm{S}_{7}$ |  |  | 1 |
| $\mathrm{T}_{8} / \mathrm{S}_{8}-\mathrm{T}_{15} / \mathrm{S}_{15}$ |  |  | 1 |
| $\mathrm{T}_{0}-\mathrm{T}_{7}$ |  |  | 1 |
| Port |  |  | OOH/OOHE |
| $\mathrm{BUS}_{8}$, $\mathrm{BUS}_{9}$ |  |  | C |
| $\mathrm{BUS}_{0}-\mathrm{BUS}_{7}$ |  |  | E |
| $\mathrm{BUS}_{10} \mathrm{BUS}_{13}$ |  |  | E |
| DOUT |  |  | C |
| ALE |  |  | C |
| $\overline{\text { PSEN }}$ |  |  | C |
| LCOCL |  |  | C |
| $\overline{\text { CSOUT }}$ |  |  | C |
| $\overline{\text { STB }}$ |  |  | C |
| TEST |  |  | A |

Figure 20. Interface at Input/Output Ports


3

## System Development

The $\mu \mathrm{PD} 7500 \mathrm{H} / \mathrm{H}-\mathrm{E}$ evaluation chip has all the functionality of the entire $\mu$ PD7500 series, and must be used with the EVAKIT-7500 to emulate the target product. During development, pay careful attention to the two precautions below to prevent fatal errors in mask ROM products.

## Setting the Stack Pointer

The $\mu$ PD7500 series microcomputers are without stack registers; a stack pointer specifies the stack area in memory. The value of the stack pointer becomes undefined when RESET is input, so it is necessary to specify an initial value at the start of the program. If a value is not specified or specified incorrectly, there is a danger the stack pointer could point to a location where data memory does not exist. In that case, unpredictable operation will result. Since evaluation chip $\mu$ PD $7500 \mathrm{H} / \mathrm{H}-\mathrm{E}$ has the largest RAM size in the series, there is a possibility it will operate properly even though the stack pointer setting is incorrect and the error is not detected. For these reasons, take care in setting the stack pointer. See table 6.

Table 6. Setting the Stack Pointer

| Product $(\mu$ PD) | Stack Area | SP Max Value |
| :--- | :--- | :---: |
| 7501 | 18 H to 5 FH | 60 H |
| 7502 | 18 H to 7 FH | 80 H |
| 7503 | 18 H to DFH | EOH |
| 7514 | 20 H to FFH | 00 H |
| 7506 | 00 H to 3 FH | 40 H |
| $7507 / 07 \mathrm{~S} / 07 \mathrm{H}$ | 00 H to 7 FH | 80 H |
| $7508 / 08 \mathrm{H}$ | 00 H to DFH | EOH |
| 7508 A | 00 H to CFH | DOH |
| $7527 \mathrm{~A} / 37 \mathrm{~A}$ | 00 H to 7 FH | 80 H |
| $7528 \mathrm{~A} / 38 \mathrm{~A}$ | 00 H to 9 FH | AOH |
| $7519 / 19 \mathrm{H}$ | 40 H to FFH | 00 H |
| 7516 H | 40 H to FFH | 00 H |
| 7533 | 00 H to 9 FH | AOH |
| $7554 / 64$ | 00 H to 3 FH | 40 H |
| $7556 / 66$ | 00 H to 3 FH | 40 H |

## Instruction Set Selection

The instructions for the $\mu$ PD7500 series have been divided into set $A$ and set $B$ according to the size of the mask ROM product to be implemented. As shown in figure 21, set B is adopted for products with a 1 K byte ROM and set A is for products with a ROM size of 2K-bytes or more. The actual instruction sets employed in the mask ROM products are subsets of set $A$ and set B.

During system development, make sure the instructions being used actually exist in the product for which development is being performed. Also, if your program includes a jump to an address outside the current bank (address above 4K-bytes), either the set A or the set B assembler can be used effectively. When making the ordering tape for the mask ROM, however, be sure to assemble with the dedicated assembler for the product and confirm that the program fits in the mask ROM.

Figure 21. Instruction Sets $A$ and $B$ vs ROM size


49-001251A

## The Instruction Set

The instruction set of each product is a subset of the $\mu$ PD7500 instruction set A or B. In the columns at the right side of the instruction set table, " $X$ " identifies the members of the seven subsets: A1 through A4 and B1 through B3.
Table 7 shows the applicability of subsets to the 7500 series products. Evaluation chips $\mu$ PD $7500 \mathrm{H} / \mathrm{H}-\mathrm{E}$ can execute all instructions in set A (subset A1) and set B (subset B1). The same assembler can be used for all products in the series.
Table 8 gives the meanings of symbols used in the Operand column. Operands are defined in detail by the assembler specification.

Symbols in the Operation column of the instruction set table are explained in table 9 . The table 8 symbols also appear in this column.

Several of the parallel I/O instructions (IPL and IP, OPL and OP, ANP and ORP) select a port or register by immediate data or by data in the $L$ register. Tables 10, 11, and 12 provide the required data.
Instructions SPBL and RPBL, respectively, set and reset one bit of a port defined by the contents of the $L$ register. Table 13 provides the four bits to be loaded into the $L$ register, by an LLI instruction for example.
Machine codes are not included in the instruction set table but they are in the User's Manuals.

Table 7. Applicability of Instruction Subsets

| Subset | Praducts that Execute the Subset |
| :--- | :--- |
| A1 | $7500 \mathrm{H}, 7500 \mathrm{H}-\mathrm{E}$ (Instruction set A) |
| A2 | $7516 \mathrm{H}, 7519,7519 \mathrm{H}$ |
| A3 | $7502,7503,7507,7507 \mathrm{H}, 7507 \mathrm{~S}, 7508,7508 \mathrm{~A}, 7508 \mathrm{H}, 7514$ |
| A4 | $7527 \mathrm{~A}, 7528 \mathrm{~A}, 7537 \mathrm{~A}, 7538 \mathrm{~A}, 7533$ |
| B1 | $7500 \mathrm{H}, 7500 \mathrm{H}-\mathrm{E}$ (Instruction set B) |
| B2 | 7501,7506 |
| B3 | $7554,7556,7564,7566$ |

Table 8. Symbols in the Operand Column of the Instruction Set

| Symbol | Meaning |
| :--- | :--- |
| addr | 13-bit immediate data or label |
| addr1 | 12-bit immediate data or label |
| addr2 | 11-bit immediate data or label |
| addr3 | 10-bit immediate data or label |
| addr4 | 1 to FH immediate data or label |
| addr5 | 0, 1, or 4 to BH immediate data or label |
| addr6 | 2 to BH immediate data or label |
| addr7 | 4-bit immediate data or label |
| cadr | 11-bit immediate data or label |
| caddr1 | 0100H to 0107H, 0140H to 0147H, 0180H to 0187H, |
| 01COH to 01C7H immediate data or label |  |
| taddr | 00C0 to 00CFH immediate data or label |
| taddr1 | 00D0 to 00FFH immediate data or label |
| mem | 8-bit immediate data or label |
| byte | 8-bit immediate data or label |
| n5 | 5-bit immediate data or label |
| n4 | 4-bit immediate data or label |
| n3 | 3-bit immediate data or label |
| bit | 2-bit immediate data or label |
| pr | DL, DE, HL-, HL+, HL |
| pr1 | HL-, HL+, HL |

Table 9. Other Symbols in the Instruction Set

| Symbol | Meaning |
| :---: | :---: |
| A | Accumulator |
| D | D register |
| E | E register |
| H | H register |
| L | L register |
| DE | Pair register (DE) |
| DL | Pair register (DL) |
| HL | Pair register (HL) |
| pr | Pair register (DL, DE, HL--, HL+, HL) |
| SP | Stack pointer |
| PC | Program counter |
| CT | Count register |
| BNK | Bank flag |
| C | Carry flag |
| PSW | Program status word |
| SIO | Shift register |
| MOD | Modulo register |
| IE | Interrupt enable register |
| IME | Interrupt master enable FF |
| In | byte, n5, n4, n3 type immediate data |
| Pn | addr, addr1, addr2, addr3, addr7, caddr, taddr, taddr1 type immediate data |
| Dn | addr4, addr5, addr6, mem type immediate data |
| Bn | bit type immediate data |
| R | pr, pr1 type immediate data |
| (xx) | Contents of memory addressed by xx |
| xxH | Hexadecimal data |
| $\leftarrow$ | Transfer direction, result |
| $\wedge$ | Logical product (logical AND) |
| $V$ | Logical sum (logical OR) |
| $\forall$ | Exclusive 0R |
| - | Complement (overbar) |

## Table 10. Port or Register Selection; Instructions

 IPL and IP| L or addr5 | Port or Register |
| :---: | :---: |
| 0 | Port 0 |
| 1 | Port 1 |
| 4 | Port 4 |
| 5 | Port 5 |
| 6 | Port 6 |
| 7 | Port 7 |
| 8 | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ Expansion port (8243 port 4) 7533: SA register lower 4 bits |
| 9 | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}$ : Expansion port (8243 port 5) 7533: SA register higher 4 bits |
| AH | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}$ : Expansion port (8243 port 6 ) 7533: EOC flag bit 2 |
| BH | 7500, 7516H, 7519/19H: Expansion port (8243 port 7) |

Table 11. Port or Register Selection; Instructions OPL and OP

| L or addr4 | Port or Register |
| :--- | :--- |
| 1 | Port 1 |
| 2 | Port 2 |
| 3 | Port 3 |
| 4 | Port 4 |
| 5 | Port 5 |
| 6 | Port 6 |
| 7 | Port 7 |
| 8 | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ Expansion port (8243 port 4) |
| 9 | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ Expansion port (8243 port 5) |
| AH | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ Expansion port (8243 port 6) |
| BH | $7533:$ ADM register |
| CH | 7500, 7516H, 7519/19H: Expansion port (8243 port 7) |
| CH | Interrupt mode register |
| EH | Port 6 mode register |
| FH | Shift mode register |

Table 12. Port Selection; Instructions ANP and ORP

| addr6 | Port |
| :--- | :--- |
| 2 | Port 2 |
| 3 | Port 3 |
| 4 | Port 4 |
| 5 | Port 5 |
| 6 | Port 6 |
| 7 | Port 7 |
| 8 | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ Expansion port (8243 port 4) |
| 9 | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ Expansion port (8243 port 5) |
| AH | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ Expansion port (8243 port 6) |
| BH | $7500,7516 \mathrm{H}, 7519 / 19 \mathrm{H}:$ :xpansion port (8243 port 7) |

Table 13. Port and Bit Selection; Instructions RPBL and SPBL

| Product [ $\mu \mathrm{PD}$ ] | Port Select [ $\mathrm{L}_{3}, \mathrm{~L}_{2}$ ] | Bit Select $L_{1}, L_{0}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 10 | 11 |
| $\begin{aligned} & 7500 \mathrm{H} / \mathrm{H}-\mathrm{E}, \\ & 7516 \mathrm{H}, \\ & 7519,7519 \mathrm{H} \\ & \text { (Note 1) } \\ & \hline \end{aligned}$ | 00 | $P 40$ | P41 | $\mathrm{P}_{4}$ | $\mathrm{P4}_{3}$ |
|  | 01 | P50 | P51 | $\mathrm{P}_{2}$ | $\mathrm{P5}_{3}$ |
|  | 10 | P60 | P61 | P62 | $\mathrm{P}_{6}$ |
|  | 11 | P70 | P7 ${ }_{1}$ | P 72 | $\mathrm{P7}_{3}$ |
| $7527 \mathrm{~A} / 28 \mathrm{~A}$, | 00 | $\mathrm{P}_{8} 0$ | $\mathrm{P}_{8}{ }_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{8}$ |
|  | 01 | $\mathrm{P9} 0$ | $\mathrm{P9} 1$ | $\mathrm{Pg}_{2}$ | $\mathrm{P9}_{3}$ |
|  | 10 | $\mathrm{P} 10_{0}$ | P 101 | $\mathrm{P} 102^{2}$ | $\mathrm{P} 10^{3}$ |
|  | 11 | $\mathrm{P} 110^{0}$ | $\mathrm{P11}_{1}$ | $\mathrm{P} 11_{2}$ | P 113 |
| 7554/64 | 00 | P80 | P81 | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ |
|  | 01 |  |  |  |  |
|  | 10 | P10 $0_{0}$ | P10 ${ }_{1}$ | $\mathrm{P} 10^{2}$ | $\mathrm{P} 10^{3}$ |
|  | 11 | P110 | $\mathrm{P} 11_{1}$ | $\mathrm{Pl1}_{2}$ | P 113 |
| 7556/66 | 00 | P80 | $\mathrm{P}_{1}{ }_{1}$ | $\mathrm{P}_{8}$ | $\mathrm{P}_{3}$ |
|  | 01 | $\mathrm{P9}_{0}$ | P 91 | Use | bited |
|  | 10 | $\mathrm{P} 10_{0}$ | P 101 | $\mathrm{P} 10_{2}$ | $\mathrm{P} 10^{3}$ |
|  | 11 | P110 | P11 $1_{1}$ | P 112 | P113 |

## Note:

(1) Ports P4, P5, P6 and P7 are on $\mu$ PD8243.

## Instruction Set

| Mnemonic | Operand | Operation | Skip Condition | $\mu$ PD7500 Series Instruction Subset (Note 1) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A1 | A2 | A3 | A4 | B1 | B2 | B3 |
| - Load Instructions |  |  |  |  |  |  |  |  |  |  |
| LAI | n 4 | $\mathrm{A} \leftarrow \mathrm{n} 4$ | String effect LAI | X | X | X | X | X | X | X |
| LDI | n4 | $\mathrm{D} \leftarrow \mathrm{n} 4$ |  | X | X | X |  |  |  |  |
| LEI | n4 | $\mathrm{E} \leftarrow \mathrm{n} 4$ |  | X | X | X |  |  |  |  |
| LHI | n4 | $\mathrm{H} \leftarrow \mathrm{n} 4$ |  | X | X | X |  |  |  |  |
| LHI | n3 | $\mathrm{H} \leftarrow 0 \mathrm{O}_{2} \mathrm{l}_{1} 1_{0}$ |  |  |  |  |  | X | $X$ (2). | X (2) |
| LLI | n4 | $\mathrm{L} \leftarrow \mathrm{n} 4$ |  | X | X | X |  |  |  |  |
| LAM | pr | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{pr}) \\ & \mathrm{pr}=\mathrm{DL}, \mathrm{DE}, \mathrm{HL}-, \mathrm{HL}+, \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \mathrm{L}=0(\mathrm{HL}+) \\ & \mathrm{L}=\mathrm{FH}(\mathrm{HL}-) \end{aligned}$ | X | X | X | X |  |  |  |
| LAM | pr1 | $\begin{aligned} & \mathrm{A} \leftarrow(\mathrm{pr} 1) \\ & \mathrm{pr} 1=\mathrm{HL}-, \mathrm{HL}+, \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \mathrm{L}=0(\mathrm{HL}+) \\ & \mathrm{L}=\mathrm{FH}(\mathrm{HL}-) \end{aligned}$ |  |  |  |  | X | X | X |
| LADR | mem | $\mathrm{A} \leftarrow$ (mem) |  | X | X | X | X | X | X |  |
| LDEI | byte | DE $\leftarrow$ byte |  | X | X | X |  |  |  |  |
| LHLI | byte | HL $\leftarrow$ byte | String effect LHLI, LHLT | X | X | X | X |  |  |  |
| LHLI | n5 | $\mathrm{HL} \leftarrow 000 \mathrm{I}_{4} \mathrm{I}_{3} \mathrm{l}_{1} 1_{0}$ | String effect LHLI |  |  |  |  | X | X | $X$ |
| LHLT | taddr | $\mathrm{H} \leftarrow$ TABLE $\left(000001100 \mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}\right)_{H}$ <br> $L \leftarrow T A B L E\left(000001100 P_{3} P_{2} P_{1} P_{0}\right) L$ | String effect LHLT, LHLI | X | X | X | X |  |  |  |
| LAMT (3) |  | $\begin{aligned} & \mathrm{A}^{\leftarrow} \leftarrow \text { TABLE }\left(\mathrm{BNK}, \mathrm{PC}_{11}-\mathrm{PC}_{6}, 0, \mathrm{C},\right. \\ & \left.\mathrm{A}_{3}-\mathrm{A}_{0}\right) \mathrm{H} \\ & (\mathrm{HL}) \leftarrow \text { TABLE }\left(B N K, \mathrm{PC}_{11}-\mathrm{PC}_{6}, 0, \mathrm{C},\right. \\ & \left.\mathrm{A}_{3}-\mathrm{A}_{0}\right)_{L} \end{aligned}$ |  | X |  | X (4) |  | X | X |  |
| LAMTL (3) |  | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{TABLE}\left(\mathrm{BNK}, \mathrm{PC}_{11}-\mathrm{PC}_{8}, \mathrm{~A}_{3}-\mathrm{A}_{0},\right. \\ & \left.(\mathrm{HL})_{3}-(\mathrm{HL})_{0}\right)_{H} \\ & (\mathrm{HL}) \leftarrow \mathrm{TABLE}\left(\mathrm{BNK}, \mathrm{PC}_{11}-\mathrm{PC}_{8}, \mathrm{~A}_{3}-\mathrm{A}_{0},\right. \\ & \left.(\mathrm{HL})_{3}-(\mathrm{HL})_{0}\right)_{L} \end{aligned}$ |  | X | X | X (4) | X | $x$ |  |  |
| - Store Instructions |  |  |  |  |  |  |  |  |  |  |
| ST |  | $(\mathrm{HL}) \leftarrow \mathrm{A}$ | X | X | X | X | X | X | $X$ | X |
| STII | n4 | $\begin{aligned} & \left.\left.\left.(\mathrm{HL}) \leftarrow\right\|_{3}\right\|_{2}\right\|_{1} I_{0} \\ & L \leftarrow L+1 \end{aligned}$ |  |  |  |  |  | X | X | X |

## Note:

(1) $X$ means the instruction is part of the subset.
(2) $\mu$ PD7506/54/64/56/66 operation is $\mathrm{H} \leftarrow 00 \mathrm{I}_{1} \mathrm{I}_{0}$.
(3) BNK is used only for the $\mu \mathrm{PD} 7516$ and Set $\mathrm{A}(\mathrm{A} 1) . \mathrm{PC}_{10}, \mathrm{PC}_{11}$ use varies depending on ROM capacity.
(4) LAMT is used only in $\mu$ PD7502. LAMTL is not used in the $\mu$ PD7502 but is used by other devices in the A3 group.

## Instruction Set (cont)

| Mnemonic | Operand | Operation | Skip Condition | $\boldsymbol{\mu P 0 7 5 0 0 ~ S e r i e s ~ I n s t r u c t i o n ~ S u b s e t ~ ( N o t e ~ 1 ) ~}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A1 | A2 | A3 | A4 | B1. | B2 | B3 |
| - Transfer Instructions |  |  |  |  |  |  |  |  |  |  |
| TAD |  | $D \leftarrow A$ |  | X | X | X |  |  |  |  |
| TAE |  | $E \leftarrow A$ |  | X | X | X |  |  |  |  |
| TAH |  | $H \leftarrow A$ |  | X | X | X |  |  |  |  |
| TAL |  | $L \leftarrow A$ |  | X | X | X |  |  |  |  |
| TDA |  | $A \leftarrow D$ |  | X | X | X |  |  |  |  |
| TEA |  | $A \leftarrow E$ |  | X | X | X |  |  |  |  |
| THA |  | $A \leftarrow H$ |  | X | X | X |  |  |  |  |
| TLA |  | $\mathrm{A} \leftarrow \mathrm{L}$ |  | X | X | X |  |  |  |  |
| - Exchange instructions |  |  |  |  |  |  |  |  |  |  |
| XAD |  | $A \longleftrightarrow D$ |  | X | X | X |  |  |  |  |
| XAE |  | $A \longleftrightarrow E$ |  | X | X | X |  |  |  |  |
| XAH |  | $A \longleftrightarrow H$ |  | X | X | X | X | X | X |  |
| XAL |  | $A \longleftrightarrow L$ |  | $x$ | X | X | X | X | X | X |
| XAM | pr | $\begin{aligned} & \mathrm{A} \longleftrightarrow(\mathrm{pr}) \\ & \mathrm{pr}=\mathrm{DL}, \mathrm{DE}, \mathrm{HL}-, \mathrm{HL}+, \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \mathrm{L}=0(\mathrm{HL}+), \\ & \mathrm{L}=\mathrm{FH}(\mathrm{HL}-) \end{aligned}$ | X | X | X | X |  |  |  |
| $\overline{\text { XAM }}$ | pr1 | $\begin{aligned} & A \longleftrightarrow(p r 1) \\ & \mathrm{pr} 1=\mathrm{HL}-, \mathrm{HL}+, \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \mathrm{L}=0(\mathrm{HL}+), \\ & \mathrm{L}=\mathrm{FH}(\mathrm{HL}-) \end{aligned}$ |  |  |  |  | X | X | X |
| XADR | mem | $A \longleftrightarrow$ (mem) |  | X | X | X | X | X | X |  |
| XHDR | mem | $\mathrm{H} \longleftrightarrow$ (mem) |  | X | X | X | X | X | X |  |
| XLDR | mem | $\mathrm{L} \longleftrightarrow$ (mem) |  | X | X | X | X | X | X |  |
| - Arithmetic Instructions |  |  |  |  |  |  |  |  |  |  |
| AISC | $\mathrm{n4}$ | $A \leftarrow A+n 4$ | carry | X | X | X | X | X | X | X |
| ASC |  | $A \leftarrow A+(H L)$ | carry | X | X | X | X | X | X | X |
| ACSC |  | $A, C \leftarrow A+(H L)+C$ | carry | X | X | X | X | X | X | X |
| ADSC |  | $A \leftarrow A+D$ | carry | X | $X$ |  |  |  |  |  |
| AESC |  | $A \leftarrow A+E$ | carry | X | X |  |  |  |  |  |
| AHSC |  | $A \leftarrow A+H$ | carry | X | X |  |  |  |  |  |
| ALSC |  | $A \leftarrow A+L$ | carry | X | X |  |  |  |  |  |
| SDSB |  | $A \leftarrow A-D$ | borrow | X | X |  |  |  |  |  |
| SESB |  | $A \leftarrow A-E$ | borrow | X | X |  |  |  |  |  |
| SHSB |  | $A \leftarrow A-H$ | borrow | X | X |  |  |  |  |  |
| SLSB |  | $A \leftarrow A-L$ | borrow | X | X |  |  |  |  |  |

- Logical Instructions

| EXL | $A \leftarrow A \forall(H L)$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ANL | $A \leftarrow A \wedge(H L)$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |
| $O R L$ | $A \leftarrow A V(H L)$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | Skip Condition | $\boldsymbol{\mu P D 7 5 0 0 ~ S e r i e s ~ I n s t r u c t i o n ~ S u b s e t ~ [ N o t e ~ 1 ) ~}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A1 | A2 | A3 | A4 | B1 | B2 | B3 |
| - Accumulator Instructions |  |  |  |  |  |  |  |  |  |  |
| CMA |  | $A \leftarrow A$ |  | X | X | X | X | X | X | X |
| RAR |  | $C \leftarrow A_{0} ;$ |  | X | X | X | X | X | X |  |
| RAL |  | $\mathrm{C} \leftarrow \mathrm{A}_{3}$; |  | X | X |  |  | X |  |  |

- Program Status Word Instructions

| RC | $\mathrm{C} \leftarrow 0$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SC | $\mathrm{C} \leftarrow 1$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |


| - Increment and Decrement Instructions |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IES |  | $\mathrm{E} \leftarrow \mathrm{E}+1$ | $E=0$ | X | $x$ | X | X |  |  |  |
| ILS |  | $\mathrm{L} \leftarrow \mathrm{L}+1$ | $\mathrm{L}=0$ | X | X | X | X | X | X | X |
| IDE |  | $D E \leftarrow D E+1$ |  | X | X |  |  |  |  |  |
| IHL |  | $\mathrm{HL} \leftarrow \mathrm{HL}+1$ |  | X | $x$ |  |  |  |  |  |
| IDRS | mem | $($ mem $) \leftarrow($ mem $)+1$ | (mem) $=0$ | X | X | X | X | X | X | X |
| DES |  | $\mathrm{E} \leftarrow \mathrm{E}-1$ | $\mathrm{E}=\mathrm{FH}$ | X | X | X | X |  |  |  |
| DLS |  | $\mathrm{L} \leftarrow \mathrm{L}-1$ | $\mathrm{L}=\mathrm{FH}$ | X | X | X | X | X | X | X |
| DDE |  | $\mathrm{DE} \leftarrow \mathrm{DE}-1$ |  | X | X |  |  |  |  |  |
| DHL |  | $\mathrm{HL} \leftarrow \mathrm{HL}-1$ |  | X | X |  |  |  |  |  |
| DDRS | mem | $($ mem $) \leftarrow($ mem $)-1$ | $(\mathrm{mem})=\mathrm{FH}$ | X | X | X | X | X | X | X |

## - Bit Manipulation Instructions

| RMB |  | (HL) bit $\leftarrow 0$ | X | $X$ | X | X | X | X | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMB |  | (HL) bit $\leftarrow 1$ | X | X | X | X | X | X | X |
| - Branch Instructions |  |  |  |  |  |  |  |  |  |
| JMP | addr1 | $\mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow \mathrm{P}_{11} \cdot \mathrm{P}_{0}$ | X | X | $X$ (5) | $X(6)$ |  | X (10) | $X(10)$ |
| JMP | addr2 | $\mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow \mathrm{P}_{10}-\mathrm{P}_{0}$ |  |  | X (7) | X (8) | X |  |  |
| JMPL | addr | BNK $\leftarrow \mathrm{P}_{13} ; \mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow \mathrm{P}_{11}-\mathrm{P}_{0}$ | X | $X$ (9) |  |  | X |  |  |
| JCP | addr1 | $\mathrm{PC}_{5}-\mathrm{PC}_{0} \leftarrow \mathrm{P}_{5}-\mathrm{P}_{0}$ | X | X | X | X | X | X | X |
| JAM | addr7 | $\begin{aligned} & \mathrm{PC}_{11}-\mathrm{PC}_{8} \leftarrow \mathrm{P}_{3}-\mathrm{P}_{0} ; \quad \mathrm{PC}_{7}-\mathrm{PC}_{4} \leftarrow \mathrm{~A}_{3}-\mathrm{A}_{0} ; \\ & \mathrm{PC}_{3}-\mathrm{PC}_{0} \leftarrow(\mathrm{HL}) \end{aligned}$ | X | X | X | X | X | X |  |

## Note:

(5) Only for $\mu$ PD7503/08/08A/08H.
(6) Only for $\mu$ PD7528A/38A.
(7) Only for $\mu \mathrm{PD} 7502 / 07 / 07 \mathrm{~S} / 07 \mathrm{H}$.
(8) Only for $\mu$ PD7527A/37A.
(9) Only for $\mu$ PD7516H.
(10) Operation: $\mathrm{PC}_{9}-\mathrm{PC}_{0} \leftarrow \mathrm{Pg}_{9}-\mathrm{P}_{0}$

## Instruction Set (cont)

| Mnemonic | Operand | Operation | Skip Condition | $\mu$ PD7500 Series Instruction Subset (Note 1) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A1 | A2 | A3 | A4 | B1 | B2 | B3 |
| - Conditional Skip Instructions |  |  |  |  |  |  |  |  |  |  |
| SKC |  | Skip if $C=1$ | $\mathrm{C}=1$ | X | X | X | X | $X$ | X | $X$ |
| SKABT | bit | Skip if A bit $=1$ | A bit $=1$ | X | X | X | X | X | X | X |
| SKMBT | bit | Skip if (HL) bit $=1$ | (HL) $\mathrm{bit}=1$ | X | X | X | X | X | X | X |
| SKMBF | bit | Skip if (HL) bit $=0$ | (HL) bit $=0$ | X | X | X | X | X | X | X |
| SKAEM |  | Skip if $A=(\mathrm{HL})$ | $A=$ (HL) | X | X | X | X | X | X | X |
| SKAEI | n4 | Skip if $A=n 4$ | $A=n 4$ | X | X | X | X | X | X | X |
| SKDEI | n4 | Skip if $D=n 4$ | $D=n 4$ | X | X | X |  |  |  |  |
| SKEEI | n4 | Skip if $\mathrm{E}=\mathrm{n} 4$ | $\mathrm{E}=\mathrm{n} 4$ | X | X | X |  |  |  |  |
| SKHEI | n4 | Skip if $\mathrm{H}=\mathrm{n} 4$ | $\mathrm{H}=\mathrm{n4}$ | X | X | X |  |  |  |  |
| SKLEI | n4 | Skip if $\mathrm{L}=\mathrm{n} 4$ | $\mathrm{L}=\mathrm{n4}$ | X | X | X | X | X | X |  |
| SKMEI | $\mathrm{n4}$ | Skip if (HL) $=\mathrm{n} 4$ | $(\mathrm{HL})=\mathrm{n} 4$ | X | X |  | X | X |  |  |
| - Serial Interface Instructions |  |  |  |  |  |  |  |  |  |  |
| TAMSIO |  | $\mathrm{SIO}_{\mathrm{H}} \leftarrow \mathrm{A} ; \quad \mathrm{SIO}_{\mathrm{L}} \leftarrow(\mathrm{HL})$ |  | X | X | X | X | X | $X$ (12) | $X(13)$ |
| TSIOAM |  | $\mathrm{A} \leftarrow \mathrm{SIO}_{\mathrm{H}} ;(\mathrm{HL}) \leftarrow \mathrm{SIO}_{\mathrm{L}}$ |  | X | X | X | X | X | X (12) | $X(13)$ |
| SIO |  | Start SIO |  | X | X | X | X | X | $X$ (12) | $\mathrm{X}(13)$ |

- Timer/Event Counter Instructions

| TAMMOD | $\mathrm{MOD} \mathrm{H}_{\mathrm{H}} \leftarrow \mathrm{A} ; \mathrm{MOD} \mathrm{L}_{\mathrm{L}} \leftarrow(\mathrm{HL})$ | X | X | X | X | X | X |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIMER | $\mathrm{CT}_{7}-\mathrm{CT}_{0} \leftarrow 0$ | X | X | X | X | X | X | X |
| TCNTAM | $\mathrm{A} \leftarrow \mathrm{CT}_{7}-\mathrm{CT}_{4} ; \quad(\mathrm{HL}) \leftarrow \mathrm{CT}_{3}-\mathrm{CT}_{0}$ | X | X | X | X | X | X | X |

## - Interrupl Control Instructions

| El | $n 4$ | Enable interrupt | X | $X$ | X | X |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DI | n4 | Disable interrupt | X | X | X | X |  |  |  |
| SKI | n4 | Skip if interrupt | X | X | X | X | X | X | X |

Note:
(12) SIO is not used in the $\mu$ PD7506.
(13) SIO is not used in the $\mu$ PD7556/66.

## Instruction Set (cont)

| Mnemonic | Operand | Operation Skip Condition | $\boldsymbol{\mu P 0 7 5 0 0 ~ S e r i e s ~ I n s t r u c t i o n ~ S u b s e t ~ ( N o t e ~ 1 ) ~}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Al | A2 | A3 | A4 | B1 | B2 | B3 |
| - Stack Instructions |  |  |  |  |  |  |  |  |  |
| CALL (11) | caddr | $\begin{aligned} & (S P-1)(S P-2)(S P-4) \leftarrow P_{11}-P_{0} ; X \\ & (S P-3) \leftarrow \mathrm{PSW}_{;} \mathrm{SP} \leftarrow \mathrm{SP}-4 ; \\ & \mathrm{BNK} \leftarrow 0 ; \mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow 0, \mathrm{P}_{10}-\mathrm{P}_{0} \end{aligned}$ | X | X | X | X | X | X | X |
| CAL (11) | caddr1 | $\begin{aligned} & (\mathrm{SP}-1)(\mathrm{SP}-2)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11}-\mathrm{PC}_{0} ; \\ & (\mathrm{SP}-3) \leftarrow \mathrm{PSW} ; \mathrm{SP} \leftarrow \mathrm{SP}-4 ; \\ & \mathrm{BNK} \leftarrow 0 ; \\ & \mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow 0001 \mathrm{P}_{4} \mathrm{P}_{3} 000 \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \end{aligned}$ |  |  |  |  | X | X | X |
| CALT (11) | taddr1 | $\begin{aligned} & (\mathrm{SP}-1)(\mathrm{SP}-2)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11}-\mathrm{PC}_{0} ; \\ & (\mathrm{SP}-3) \leftarrow \mathrm{PSW}_{;} \mathrm{SP} \leftarrow \mathrm{SP}-4 ; \\ & \mathrm{BNK} \leftarrow 0, \mathrm{PC}_{11}, \mathrm{PC}_{10}, \mathrm{PC}_{6}, \mathrm{PC}_{5} \leftarrow 0: \\ & \mathrm{PC}_{9}-\mathrm{PC} C_{7}, \mathrm{PC}_{4}-\mathrm{PC}_{0} \leftarrow \\ & \mathrm{TABLE}\left(0000011 \mathrm{P}_{5} \mathrm{P}_{4} \mathrm{P}_{3} \mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}\right) \end{aligned}$ | X | X | X | X |  |  |  |
| RT (11) |  | $\begin{aligned} & \mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow(\mathrm{SP})(\mathrm{SP}+2)(\mathrm{SP}+3) ; \\ & \mathrm{BNK} \leftarrow(\mathrm{SP}+1)_{1} ; \mathrm{SP} \leftarrow \mathrm{SP}+4 \end{aligned}$ | X | X | X | X | X | X | X |
| RTS (11) |  | $\begin{aligned} & \mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow(\mathrm{SP})(\mathrm{SP}+2)(\mathrm{SP}+3) ; \\ & \mathrm{BNK} \leftarrow(\mathrm{SP}+1)_{1} ; \\ & \mathrm{SP} \leftarrow \mathrm{SP}+4, \text { then skip unconditionally } \end{aligned}$ | X | X | X | X | X | X | X |
| RTPSW (11) |  | $\begin{aligned} & \mathrm{PC}_{11}-\mathrm{PC}_{0} \leftarrow(\mathrm{SP})(\mathrm{SP}+2)(\mathrm{SP}+3) ; \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+1) ; \quad \mathrm{SP} \leftarrow \mathrm{SP}+4 \end{aligned}$ | X | X | X | X |  |  |  |
| PSHDE |  | $\begin{aligned} & (S P-1) \leftarrow H ; \quad(S P-2) \leftarrow E ; \\ & S P \leftarrow S P-2 \end{aligned}$ | X | X | X |  |  |  |  |
| PSHHL |  | $\begin{aligned} & (S P-1) \leftarrow H ; \quad(S P-2) \leftarrow L ; \\ & S P \leftarrow S P-2 \end{aligned}$ | X | X | X |  |  |  |  |
| POPDE |  | $\begin{aligned} & \mathrm{D} \leftarrow(\mathrm{SP}+1) ; \quad \mathrm{E} \leftarrow(\mathrm{SP}) ; \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2 \end{aligned}$ | X | X | X |  |  |  |  |
| POPHL |  | $\begin{aligned} & H \leftarrow(S P+1) ; \quad L \leftarrow(S P) ; \\ & S P \leftarrow S P+2 \end{aligned}$ | X | X | X |  |  |  |  |
| TAMSP |  | $\begin{aligned} & \mathrm{SP}_{7}-\mathrm{SP}_{4} \leftarrow \mathrm{~A} ; \quad \mathrm{SP}_{3}-\mathrm{SP}_{1} \leftarrow \\ & (\mathrm{HL})_{3}-(\mathrm{HL})_{1} ; \mathrm{SP}_{0} \leftarrow 0 \end{aligned}$ | X | X | X | X | X | X | X |
| TSPAM |  | $\begin{aligned} & \mathrm{A} \leftarrow \mathrm{SP}_{7}-\mathrm{SP}_{4} ; \quad(\mathrm{HL})_{3}-(\mathrm{HL})_{1}, \leftarrow \\ & \mathrm{SP}_{3}-\mathrm{SP}_{1} ; \quad(\mathrm{HL})_{0} \leftarrow 0 \end{aligned}$ | X | X | X | X | X |  |  |

## Note:

(11) BNK is used only for $\mu \mathrm{PD} 7516 \mathrm{H}$ and Set A . The use of $\mathrm{PC}_{10}$ and $\mathrm{PC}_{11}$ varies depending on the ROM capacity.

## Instruction Set (cont)

| Mnemonic | Operand | Operation | Skip Condition | $\mu \mathrm{P} 07500$ Series Instruction Subset (Note 1) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A1 | A2 | A3 | A4 | B1 | B2 | B3 |
| - Parallel I/O Instructions |  |  |  |  |  |  |  |  |  |  |
| PPL |  | $\mathrm{A} \leftarrow$ PORT (L) |  | X | X | X | X | X | X | X |
| IP | addr5 | A $\leftarrow$ PORT (addr5) |  | X | X | X | X | X | X |  |
| IP1 |  | A $\leftarrow$ PORT1 |  | X | X | X (14) |  | X | X | X (15) |
| IP54 |  | A $\leftarrow$ PORT5; $\quad(\mathrm{HL}) \leftarrow$ ¢ $¢$ RT4 |  | X | X | X | $x$ | X | X |  |
| OPL |  | PORT/MODE REG ( L ) $\leftarrow$ A |  | X | X | X | X | X | X | X |
| OP | addr4 | PORT/MODE REG (addr4) $\leftarrow$ A |  | X | X | X | X | X | X |  |
| OP3 |  | PORT3 $\leftarrow \mathrm{A}$ |  | X | X | X | X | X | X (16) |  |
| OP54 |  | PORT5 $\leftarrow$ A; PORT4 $\leftarrow(\mathrm{HL})$ |  | X | X | X | X | X | X |  |
| ANP | addr6, n 4 | PORT (addr6) $\leftarrow$ PORT (addr6) $\wedge n 4$ |  | X | X | X | X (17) |  |  |  |
| ORP | addr6, n 4 | PORT (addr6) $\leftarrow$ PORT (addr6) V n4 |  | X | X | X | $X$ (17) |  |  |  |
| RPBL |  | Port bit (L) $\leftarrow 0$ |  | X |  |  | $X$ (18) | X |  | X |
| SPBL |  | Port bit (L) $\leftarrow 1$ |  | X |  |  | $X$ (18) | X |  | X |
| HALT |  | Set Halt mode |  | X | X | X | X | X | X | X |
| STOP |  | Set Stop mode |  | X | X | X | X | X | X | X |
| NOP |  | No operation |  | X | X | X | X | X | X | X |

## Note:

(14) IP1 is not used in the $\mu$ PD7507S.
(15) IP1 is not used in the $\mu$ PD7554/64.
(16) OP3 is not used in the $\mu$ PD7506.
(17) ANP and ORP are used only in the $\mu$ PD7533.
(18) SPBL and RPBL are not used in the $\mu$ PD7533.

## Description

The $\mu \mathrm{PD} 7500 \mathrm{H}$ and $\mu \mathrm{PD} 7500 \mathrm{H}-\mathrm{E}$ are single-chip microcomputers created as ROM-less evaluation chips for 4 -bit single-chip microcomputers in the $\mu$ PD7500 series. They are used with the appropriate Evakit development tool to emulate device operation of the $\mu$ PD7500 series. The $\mu$ PD7500H and $\mu$ PD7500H-E incorporate a 4 -bit parallel ALU, a data memory (RAM), a bus interface, I/O ports, an 8 -bit serial interface, an 8 -bit programmable timer/event counter, and vectored interrupt functions integrated into a single-chip design.

External memory may be a 2764 or any other type that interfaces an 8085-type bus.

## Features

$\square \mu$ PD7500 series evaluation chip4-bit microcomputerTwo instruction sets:

- Set A: 110 instructions
- Set B: 70 instructionsInstruction cycles:
$-\mu \mathrm{PD} 7500 \mathrm{H}: \quad \mathrm{RC}$ oscillator $=5 \mu \mathrm{~s} / 400 \mathrm{kHz}$ External clock $=2.86 \mu \mathrm{~s} / 700 \mathrm{kHz}$
$-\mu \mathrm{PD} 7500 \mathrm{H}-\mathrm{E}: \quad \mathrm{RC}$ oscillator $=10 \mu \mathrm{~s} / 200 \mathrm{kHz}$ External clock $=10 \mu \mathrm{~s} / 200 \mathrm{kHz}$External program memory: 8192 words $\times 8$ bitsInternal data memory (RAM): 256 words $\times 4$ bitsThree vectored interrupts (INT0, INT1, INT2)Two internal interrupts (INTS, INTT)8-bit interval timer/event counter8 -bit serial interfaceThree types of serial clocks8243 I/O expander interfacePower-down functions using standby
(STOP/HALT) modeBuilt-in RC oscillator for system clock (external drive also possible)Built-in crystal oscillator for count clock (external drive also possible)
$\square$ LCD regulating clock output (LCD CL)
Low power consumption CMOS
Single $+5 \mathrm{~V} \pm 10 \%$ power supply


## Ordering Information

| Part Number | Package Type | Maximum Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7500HG-36 | 64 -pin plastic QUIP | 700 kHz |
| $\mu$ PD7500H-EG-36 | 64 -pin plastic QUIP | 410 kHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1,2 | X2, X1 | Crystal clock/external event input port n |
| 3 | TEST | Factory test pin (connect to $\mathrm{V}_{\text {SS }}$ ) |
| 4-9, 56-63 | $\mathrm{BUS}_{0}$ - $\mathrm{BUS}_{13}$ | External data bus connected to external program memory |
| 10-13 | $\mathrm{P} 40^{-} \mathrm{P} 43$ | 4-bit input/latched three-state output port 4 |
| 14-17 | $P 5_{0}-\mathrm{P}_{3}$ | 4-bit input/latched three-state output port 5 |
| 18-21 | $\mathrm{P} 6_{0}-\mathrm{P} 6_{3}$ | 4-bit input/latched three-state output port 6 |
| 22-25 | $\mathrm{P}_{7}-\mathrm{P} 7_{3}$ | 4-bit input/latched three-state output port 7 |
| 26 | INT1 | External interrupt INT1 |
| 27 | INT0 | External interrupt INTO |
| 28 | INT2 | External interrupt INT2 |
| 29 | RESET | RESET input |
| 30,31 | CL1, CL2 | System clock input |
| 32 | $V_{\text {DD }}$ | Positive power supply |
| 33-36 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | 4-bit input/latched three-state output port 3 |
| 37 | $\overline{\text { DOUT }}$ | Data output |
| 38 | ALE | Address latch enable |
| 39 | NC | No connection |
| 40-43 | $\begin{aligned} & \mathrm{PO}_{0} \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{3} / \mathrm{SI} \\ & \hline \end{aligned}$ | 4-bit input port 0 , serial 1/0 interface |
| 44-47 | $\begin{aligned} & \mathrm{P}_{2} / / \overline{\mathrm{PSTB}} \\ & \mathrm{P}_{1} / \mathrm{PTOUT} \\ & \mathrm{P}_{2}, \mathrm{P}_{3} \\ & \hline \end{aligned}$ | 4-bit latched three-state output port 2 |
| 48 | PSEN | Program store enable |
| 49 | LCD CL | Display timing pulse |
| 50 | $\overline{\text { CSOUT }}$ | Chip select output |
| 51 | $\overline{\text { STB }}$ | Strobe output |
| 52-55 | $\mathrm{P} 10^{0}-\mathrm{P} 1_{3}$ | 4-bit input/three-state output port 1 |
| 64 | $\mathrm{V}_{\text {SS }}$ | Ground |

## Pin Functions

## BUS $_{\mathbf{0}}-\mathrm{BUS}_{13}$ [Data Bus]

External data bus connected to external program memory.

## $\mathrm{PO}_{0}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$ [Port 0/Serial Interface]

4-bit input port 0/serial I/O interface. This port can be configured as a 4-bit parallel input port or as the 8-bit serial I/O interface, under control of the serial mode select register. The serial input SI, serial output SO, and the serial clock $\overline{\mathrm{SCK}}$ (synchronizes data transfer) make up the 8-bit serial I/O interface.

## $\mathbf{P 1}_{\mathbf{0}}-\mathbf{P 1} \mathbf{1}_{3}$ [Port 1]

4-bit input/three-state output port 1. Data output from port 1 is strobed in synchronization with a P $2_{0} / \overline{\mathrm{PSTB}}$ pulse.

## $\mathbf{P 2} \mathbf{2 0}_{\mathbf{0}} / \overline{\mathrm{PSTB}}, \mathrm{P}_{\mathbf{1}} / \mathbf{P T O U T}, \mathbf{P 2}_{2}, \mathbf{P 2}_{\mathbf{3}}$ [Port 2]

4-bit latched three-state output port 2 . Line $\mathrm{P} 2_{0}$ is shared with $\overline{\text { PSTB }}$, the port 1 output strobe pulse. Line $\mathrm{P} 2_{1}$ is shared with PTOUT, the timer-out F/F signal .

## $\mathrm{P3}_{\mathbf{0}}-\mathrm{P3}_{3}$ [Port 3]

4-bit input/latched three-state output port 3.

## P40-P43 [Port 4]

4-bit input/latched three-state output port 4. Also performs 8-bit parallel I/O with port 5 .

## $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ [Port 5]

4-bit input/latched three-state output port 5. Also performs 8-bit parallel I/O with port 4.

## P60-P6 ${ }_{\mathbf{3}}$ [Port 6]

4-bit input/latched three-state output port 6. Individual lines can be configured as inputs or outputs under control of the port 6 mode select register.

## $\mathbf{P 7} \mathbf{0}_{\mathbf{0}}-\mathbf{P 7} \mathbf{3}_{3}$ [Port 7]

4-bit input/latched three-state output port 7.

## INTO [Interrupt 0]

External interrupt INTO. This is a rising edge-triggered interrupt.

## INT1 [Interrupt 1]

External interrupt INT1. This is a rising edge-triggered interrupt.

## INT2 [Interrupt 2]

External interrupt INT2. This is a rising edge-triggered interrupt.

## CL1, CL2 [Clock Inputs]

System clock input. Connect $62-\mathrm{k} \Omega$ resistor across CL1 and CL2, and connect 33-pF capacitor from CL1 to $\mathrm{V}_{\text {SS }}$. Alternatively, you may connect an external clock source to CL1 and leave CL2 open.

## X2, X1 [Crystal Inputs]

Crystal clock/external event input port n. A crystal oscillator circuit is connected to input X1 and output X2 for crystal clock operation. Alternatively, external event pulses are connected to input X1 and output X2 is left open.

## DOUT [Data Output]

Data output.

## ALE [Address Latch Enable]

Address latch enable.

## PSEN [Program Store Enable]

Program store enable.

## LCD CL [Display Timing]

Display timing pulse .

## $\overline{\text { CSOUT [Chip Select Output] }}$

Chip select output. Connected to $\mu$ PD82C43.

## $\overline{\text { STB }}$ [Strobe Output]

Strobe output. Connected to $\mu$ PD82C43.

## TEST [Test Pin]

Factory test pin (connect to $\mathrm{V}_{\mathrm{SS}}$ ).

## RESET [Reset]

RESET input. RC circuit or pulse initializes $\mu \mathrm{PD} 7500 \mathrm{H}$ after power up.

## NC [No Connection]

No connection.

## VDD [Power Supply]

Positive power supply. Apply single voltage in the range 4.5 to 6.0 V for proper operation.

## $V_{\text {SS }}$ [Ground]

Ground.

## Evaluation Chip Selection for Emulation

Table 1 lists which evaluation chip should be used with the Evakits to emulate the appropriate speed of each device in the $\mu$ PD7500 series.

Table 1. Evaluation Chip Selection

| $\mu$ PD7500H | $\mu$ PD7500H-E |
| :--- | :--- |
| $\mu$ PD7507H | $\mu$ PD7501 |
| $\mu$ PD7508H | $\mu$ PD7502 |
| $\mu$ PD7514 | $\mu$ PD7503 |
| $\mu$ PD7516H (Note 1) | $\mu$ PD7506 |
| $\mu$ PD7519H (Note 1) | $\mu$ PD7507 |
| $\mu$ PD7527A | $\mu$ PD7507S |
| $\mu$ PD7528A | $\mu$ PD7508 |
| $\mu$ PD7533 | $\mu$ PD7508A |
| $\mu$ PD7537A | $\mu$ PD7519 |
| $\mu$ PD7538A |  |
| $\mu$ PD7554 |  |
| $\mu$ PD7556 |  |
| $\mu$ PD7564 |  |
| $\mu$ PD7566 |  |

## Note:

(1) Up to 5.5 MHz during emulation.

## Block Diagram



See figures 1 through 7 for additional block diagram details.

| Figure |
| :---: |
| 1 |
| 2 |
| 3 |
| 4 |
| 5 |
| 6 |
| 7 |

Title
Data Memory Map
Program Memory Map
Timer/Event Counter
Serial Interface
Interrupt Control
Clock Control
Interface at Input/Output Ports

Figure 1. Data Memory Map


Figure 2. Program Memory Map


Figure 3. Timer/Event Counter


Figure 4. Serial Interface


Figure 5. Interrupt Control


Figure 6. Clock Control


Figure 7. Interface at Input/Output Ports


Type B
INTO, INT1, INT2, RESET, P03/SI


Type C
BUS $_{8}$, BUS $_{9} \overline{\text { DOUT, ALE, }} \overline{\text { PSEN }}, ~ L C D ~ C L, ~ \overline{C S O U T}, \overline{S T B}$


Type E
BUS0-BUS7, BUS 10 -BUS 13, P40-P43, P50-P53, P60-P63, $\mathrm{P7}_{0}-\mathrm{P7}_{3}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{P1}_{1}-\mathrm{P1}_{3}$


Type $F$ $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$


## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Operating temperature, $\mathrm{T}_{\text {OPT }}$ <br> $\mu \mathrm{PD75500H}$ | 0 to $+40^{\circ} \mathrm{C}$ <br> $\mu \mathrm{PD} 7500 \mathrm{H}-\mathrm{E}$ |
| :--- | ---: |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -65 to $+150^{\circ} \mathrm{C}$ |
| All input and output voltages | -0.3 to +7.0 V |


| Output current (total, all output ports) |  |
| :--- | ---: |
| $\mathrm{I}_{\mathrm{OH}}$ | -20 mA |
| $\mathrm{I}_{\mathrm{OL}}$ | 50 mA |

Comment: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$\mu \mathrm{PD} 7500 \mathrm{H}: \mathrm{T}_{\mathrm{A}}=0$ to $+40^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$
$\mu \mathrm{PD} 7500 \mathrm{H}-\mathrm{E}: \mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \cdot \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu \mathrm{PD7500K}$ |  |  | $\mu \mathrm{PD7500H}-\mathrm{E}$ |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Input high voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D 0}$ | V | All inputs other than CL1, X1 |
|  | $\mathrm{V}_{\text {H } 2}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $\mathrm{V}_{\text {D }}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V | CL1, X1 |
| Input low voltage | $\mathrm{V}_{\text {IL } 1}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | All inputs other than CL1, X1 |
|  | VIL2 | 0 |  | 0.5 | 0 |  | 0.5 | V | CL1, X1 |
| Input leakage current, high | LliH1 |  |  | 3 |  |  | 3 | $\mu \mathrm{A}$ | All inputs other than CL1, X1 |
|  | ILIH2 |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | CL1, X1 |
| input leakage current, low | ILIL1 |  |  | -3 |  |  | -3 | $\mu \mathrm{A}$ | All inputs other than CL1, X1 |
|  | ILIL2 |  |  | -10 |  |  | -10 | $\mu \mathrm{A}$ | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | V | $\mathrm{I}_{0 \mathrm{H}}=1.0 \mathrm{~mA}$ |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.4 |  |  | 0.4 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA}$ |
| Output leakage current, high | $\mathrm{I}_{\mathrm{LOH}}$ |  | 3 |  |  | 3 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | lol |  | -3 |  |  | -3 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply current | IDD1 |  | 4 |  |  | 3 |  | mA | Normal operation, all output pins open, no BUS conflicts |
|  | $\mathrm{I}_{\text {DD2 }}$ | 2 | 20 |  | 2 | 20 |  | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V}$ |

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu \mathrm{PD7500H}$ |  |  | $\mu \mathrm{PD7500H}-\mathrm{E}$ |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 15 |  |  | 15 | pF | Unmeasured pins returned to $\mathrm{V}_{\text {SS }}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 15 |  |  | 15 | pF |  |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 15 |  |  | 15 | pF |  |

## AC Characteristics

$\mu$ PD $7500 \mathrm{H}: T_{A}=0$ to $40^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V} \pm 5 \%$
$\mu$ PD7500H-E: $T_{A}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu \mathrm{PD7500H}$ |  |  | $\mu$ PD7500H-E |  |  |  |  |
|  |  | Min | Тур | Max | Min | Typ | Max |  |  |
| Clock Operation |  |  |  |  |  |  |  |  |  |
| System clock oscillation frequency | $\mathrm{f}_{\phi}$ | 300 | 400 | 500 | 160 | 200 | 250 |  | $\mathrm{C}=33 \mathrm{pF} \pm 5 \%$; <br> $\mu$ PD7500H: $\mathrm{R}=33 \mathrm{k} \Omega \pm 2 \%$; <br> $\mu \mathrm{PD} 7500 \mathrm{H}-\mathrm{E}: \mathrm{R}=62 \mathrm{k} \Omega \pm 2 \%$ |
|  |  | 10 |  | 700 | 10 |  | 410 | kHz | CL1 = external clock |
| CL1 input rise time | $t_{\text {cR }}$ |  |  | 0.2 |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| CL1 input fall time | $\mathrm{t}_{\text {CF }}$ |  |  | 0.2 |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| CL1 input clock width (high) | ${ }^{\text {t }} \mathrm{CH}$ | 0.7 |  |  | 1.2 |  |  | $\mu \mathrm{S}$ |  |
| CL1 input clock width (low) | ${ }^{\text {t }}$ L | 0.7 |  |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Count clock oscillation frequency (X1, X2) | $\mathrm{f}_{\mathrm{XX}}$ | 25 | 32 | 50 | 25 | 32 | 50 |  | Crystal oscillation |
| Count clock input frequency ( X 1 ) | $f_{x}$ | 0 |  | 700 | 0 |  | 410 | kHz |  |
| X1 input rise time | fXR |  |  | 0.2 |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| X1 input fall time | fxF |  |  | 0.2 |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| $X 1$ input clock width (high) | ${ }_{\text {t }}^{\text {X }}$ H | 0.7 |  |  | 1.2 |  |  | $\mu \mathrm{S}$ |  |
| X1 input clock width (low) | $\mathrm{t}_{\mathrm{XL}}$ | 0.7 |  |  | 1.2 |  |  | $\mu \mathrm{S}$ |  |
| Bus I/O Operation |  |  |  |  |  |  |  |  |  |
| ALE pulse width (high) | $\mathrm{t}_{\text {LH }}$ | 400 |  |  | 600 |  |  | ns |  |
| Address setup time to ALE $\downarrow$ | $\mathrm{t}_{\mathrm{AL}}$ | 100 |  |  | 200 |  |  | ns |  |
| Address hold time to ALE $\downarrow$ | $\mathrm{t}_{\text {LA }}$ | 80 |  |  | 80 |  |  | ns |  |
| Output data setup time to $\overline{\text { DOUT }} \uparrow$ | $\mathrm{t}_{\mathrm{DDO}}$ | 200 |  |  | 200 |  |  | ns |  |
| Output data hold time after $\overline{\text { DOUT } \uparrow}$ | $\mathrm{t}_{\text {DOD }}$ | 80 |  |  | 80 |  |  | ns |  |
| DOUT pulse width (low) | $\mathrm{t}_{\mathrm{DOL}}$ | 400 |  |  | 600 |  |  | ns |  |
| ALE $\rightarrow$ data input valid time | tLDV |  |  | 600 |  |  | 700 | ns |  |
| Address $\rightarrow$ data input valid time | $t_{\text {ADV }}$ |  |  | 700 |  |  | 900 | ns |  |
| $\overline{\overline{\text { PSEN }} \text { pulse width (low) }}$ | tpSL | 700 |  |  | 1000 |  |  | ns |  |
| $\overline{\overline{\text { PSEN }} \rightarrow \text { data input valid time }}$ | tPSDV |  |  | 300 |  |  | 600 | ns |  |
| $\overline{\overline{\text { PSEN }} \rightarrow \text { data float }}$ | tPSDF | 0 |  |  | 0 |  |  | ns |  |

## AC Characteristics (cont)

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu \mathrm{PD} 7500 \mathrm{H}$ |  |  | $\mu$ PD7500H-E |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Port 1/0 Operation |  |  |  |  |  |  |  |  |  |
| Port 1 output setup time to $\overline{\text { STB }} \uparrow$ | tPST | 200 |  |  | 200 |  |  | ns | Port output mode |
| Port 1 output hold time after $\overline{\text { STB }} \uparrow$ | ${ }_{\text {t }}^{\text {STP }}$ | 80 |  |  | 80 |  |  | ns |  |
| STB pulse width (low) | ${ }^{\text {tSTL1 }}$ | 400 |  |  | 600 |  |  | ns |  |
| Output data setup time to $\overline{\text { STB }} \uparrow$ | $\mathrm{t}_{\text {DST }}$ | 300 |  |  | 300 |  |  | ns | 1/0 expander mode |
| Output data hold time after $\overline{\text { STB }} \uparrow$ | ${ }_{\text {t }}^{\text {STD }}$ | 80 |  |  | 80 |  |  | ns |  |
| $\overline{\text { STB }} \downarrow \rightarrow$ input data valid time | tstov |  |  | 850 |  |  | 850 | ns |  |
| $\overline{\text { STB }} \downarrow \rightarrow$ input data float time | tstdF | 0 |  |  | 0 |  |  | ns |  |
| Control setup time to $\overline{\text { STB }} \downarrow$ | ${ }_{\text {t CST }}$ | 200 |  |  | 200 |  |  | ns |  |
| Control hold time after STB $\downarrow$ | ${ }_{\text {t }}$ STC | 80 |  |  | 80 |  |  | ns |  |
| $\overline{\text { STB }}$ pulse width (low) | tSTL2 | 700 |  |  | 1000 |  |  | ns |  |
| $\overline{\text { CSOUT }}$ setup time to $\overline{\text { STB }} \downarrow$ | ${ }_{\text {t }}^{\text {CSST }}$ | 200 |  |  | 200 |  |  | ns |  |
| $\overline{\text { CSOUT }}$ hold time after STB $\downarrow$ | ${ }^{\text {tSTCS }}$ | 80 |  |  | 80 |  |  | ns |  |
| Serial Interiface Operation |  |  |  |  |  |  |  |  |  |
| $\overline{\overline{S C K}}$ cycle time | tkCy | 2.5 |  |  | 3.0 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 2.86 |  |  | 4.9 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{\text { SCK }} \text { pulse width, high }}$ | ${ }_{\text {KHH }}$ | 1.1 |  |  | 1.3 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 1.3 |  |  | 2.2 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{\text { SCK }} \text { pulse width, low }}$ | ${ }_{\text {tKL }}$ | 1.1 |  |  | 1.3 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 1.3 |  |  | 2.2 |  |  | $\mu \mathrm{S}$ | Output |
| SI setup time to $\overline{\overline{S C K} \dagger}$ | $\mathrm{t}_{\text {SIK }}$ | 300 |  |  | 300 |  |  | ns |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KSI}}$ | 450 |  |  | 450 |  |  | ns |  |
| S0 output delay after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\text {SKO }}$ |  |  | 500 |  |  | 850 | ns |  |
| Other Operations |  |  |  |  |  |  |  |  |  |
| INT0 pulse width, high | $\mathrm{t}_{10 \mathrm{O}}$ | 10 |  |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT0 pulse width, low | $\mathrm{t}_{10 \mathrm{~L}}$ | 10 |  |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width, high | $\mathrm{t}_{11 \mathrm{H}}$ | $2 /{ }_{\phi}{ }_{\phi}$ |  |  | $2 / 4_{\phi}$ |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width, low | $\mathrm{t}_{11 \mathrm{~L}}$ | $2 / \mathrm{f}_{\phi}$ |  |  | $2 / \dagger_{\phi}$ |  |  | $\mu \mathrm{S}$ |  |
| INT2 pulse width, high | $\mathrm{I}_{12 \mathrm{H}}$ | $2 / \dagger_{\phi}$ |  |  | $2 / \mathrm{f}_{\phi}$ |  |  | $\mu \mathrm{S}$ |  |
| INT2 pulse width, low | $\mathrm{t}_{12 \mathrm{~L}}$ | $2 / \mathrm{f}_{\phi}$ |  |  | $2 / \dagger_{\phi}$ |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width, high | $\mathrm{t}_{\text {RSH }}$ | 10 |  |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width, low | $\mathrm{t}_{\text {RSL }}$ | 10 |  |  | 10 |  |  | $\mu \mathrm{S}$ |  |

## Timing Waveforms

AC Test Input


## Clock Timing



83-003412A

## Strobe Output Timing



83-003414A

## Bus I/O Timing



## Timing Waveforms (cont)

Port 1 I/O Expander Port Timing


## Serial Interface Timing



RESET Input Timing


Interrupt Input Timing


## Description

The $\mu$ PD7501 4-bit, single-chip CMOS microcomputer has advanced fourth-generation architecture with the functional blocks necessary for a single-chip controller, including an 8 -bit timer/event counter, an 8 -bit serial I/O, and an LCD display controller/driver.
The $\mu$ PD7501 contains two 4-bit general-purpose registers outside of RAM. The $\mu$ PD7501 executes a subset of the $\mu$ PD7500 series B instruction set with a $10-\mu \mathrm{s}$ instruction cycle time.

Maximum power consumption is $900 \mu \mathrm{~A}$ at 5 V and $300 \mu \mathrm{~A}$ at 3 V . The HALT and STOP instructions further reduce power consumption.

## Features

$\square 1024 \times 8$-bit program ROM$96 \times 4$-bit data RAMInterrupts
-External: INTT, INT1
-Internal: INTT (timer/event counter), INTS (serial interface)8-bit timer/event counter
-Based on crystal oscillation
-External event counter (prescale option by 64)Serial interfaceLCD controller/driver
-Programmable multiplexing mode: triplex or quadruplex
-4 common lines ( $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ )
-24 segment lines ( $\mathrm{S}_{0}-\mathrm{S}_{23}$ )Standby modes: stop, haltData retention modeI/O ports
-3 input ports
-1 output port
-3 I/O ports
RC oscillation clockCrystal oscillation clock2.5 to 6.0 V operating voltagesCMOS technology

## Ordering Information

| Part No. | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7501G-12 | 64-pin plastic miniflat | 410 kHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | NC | No connection |
| 2-4,64 | $\mathrm{P}_{3}-\mathrm{P} 3_{0}$ | Output port 3 |
| 5-7, 55 | $\begin{aligned} & \mathrm{PO}_{3} / \mathrm{SI} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \\ & \mathrm{PO}_{0} / \mathrm{INT} 1 \end{aligned}$ | Input port 0 , serial I/0 interface, external interrupt |
| 8-11 | $\mathrm{P6}_{3}-\mathrm{P}_{6}$ | 1/0 port 6 |
| 12-15 | $\mathrm{P5}_{3}-\mathrm{P5}_{0}$ | 1/0 port 5 |
| 16-19 | $\mathrm{P4}_{3}-\mathrm{P}_{4}$ | 1/0 port 4 |
| 20,21 | $\mathrm{X} 2, \mathrm{X} 1$ | Crystal clock/external event input |
| 22 | $V_{\text {SS }}$ | Ground |
| 23-25 | $\mathrm{V}_{\text {LCD3 }}-\mathrm{V}_{\text {LCO1 }}$ | LCD bias voltage inputs |
| 26, 58 | $V_{\text {DD }}$ | Positive power supply |
| 27-30 | $\mathrm{COM}_{0}$ - $\mathrm{COM}_{3}$ | LCD backplane driver outputs |
| 31-54 | $\mathrm{S}_{23}-\mathrm{S}_{0}$ | LCD segment driver outputs |
| 56 | RESET | Reset input |
| 57, 59 | CL1, CL2 | System clock input |
| 60-63 | $\begin{aligned} & \mathrm{P1}_{3}-\mathrm{P} 1_{1} \\ & \mathrm{P} 1_{0} / \text { INNT0 } \end{aligned}$ | Input port 1, external interrupt |

## Pin Functions

$\mathrm{PO}_{3}-\mathrm{PO}_{0}$ [Input Port 0]; SI, SO, $\overline{\text { SCK }}$ [Serial I/O Interface]; and INT1 [External Interrupt]

This port can be configured as a 4-bit parallel input port or as the 8-bit serial I/O interface under control of the serial mode select register. The sel .I input SI, serial output SO, and the serial clock $\overline{\text { SCK }}$ (active low) used for synichronizing data transfer make up the 8-bit serial to interface. Line $\mathrm{PO}_{0}$ is always shared with external interrupt INT1. If $\mathrm{PO}_{0}$ /INT1 is unused, it should be connected to $\mathrm{V}_{\mathrm{SS}}$. If $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}$, or $\mathrm{PO}_{3} / \mathrm{Sl}$ are unused, connect them to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$.

## $\mathrm{P1}_{3}-\mathrm{P1}_{0}$ [Input Port 1] and INTO [External Interrupt]

Four-bit input port. Line $\mathrm{P}_{0}$ is shared with external interrupt INTO, a rising edge-triggered interrupt. If $\mathrm{P} 1_{0} /$ INTO is unused, connect it to $\mathrm{V}_{\mathrm{SS}}$. If $\mathrm{P1}_{3}-\mathrm{P1}_{1}$ are unused, connect them to $V_{S S}$ or $V_{D D}$.

## $\mathrm{P3}_{\mathbf{3}}-\mathbf{P} 3_{0}$ [Output Port 3]

Four-bit latched three-state output port 3. Leave unused pins open.

## $\mathbf{P 4}_{3}-\mathbf{P 4} \mathbf{0}_{0}$ [1/O Port 4]

Four-bit input/latched three-state output port. This port also performs 8-bit parallel I/O with port 5 . In input mode, connect unused pins to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. In output mode, leave unused pins open.

## P53-P5 ${ }_{0}$ [I/O Port 5]

Four-bit input/latched three-state output port. This port also performs 8 -bit parallel I/O with port 4. In input mode, connect unused pins to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. In output mode, leave unused pins open.

## P6 $\mathbf{3}_{3}$ - $6_{0}$ [I/O Port 6]

Four-bit input/latched three-state output port. The port 6 mode select register configures individual lines as inputs or outputs. In input mode, connect unused pins to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. In output mode, leave unused pins open.

## $\mathrm{COM}_{3}-\mathrm{COM}_{0}$ [LCD Backplane Driver Outputs]

Leave unused pins open.

## $\mathbf{S}_{23} \mathbf{S}_{0}$ [LCD Segment Driver Outputs]

Leave unused pins open.

## $\mathbf{V}_{\text {LCD }}-\mathbf{V}_{\text {LCD1 }}$ [LCD Bias Voitage Inputs]

LCD bias voltage supply to the LCD voltage controller. Apply appropriate voltages from a voltage ladder connected across $V_{D D}$. Leave unused pins open.

## X2, X1 [Crystal Clock/External Event Input]

For crystal clock operation, connect a crystal oscillator circuit to input X1 and output X2. For external event counting, input event pulses to X1 and leave X2 open. If X 1 is not used, leave it open. If X 2 is not used, connect it to $\mathrm{V}_{\mathrm{SS}}$.

## CL1, CL2 [System Clock Input]

Connect an $82-\mathrm{k} \Omega$ resistor across CL1 and CL2, and connect a $33-\mathrm{pF}$ capacitor from CL1 to $\mathrm{V}_{\mathrm{Ss}}$. Alternatively, connect an external clock source to CL1 and leave CL2 open.

## RESET [Reset Input]

A high-level input to the RESET pin initializes the $\mu$ PD7501 after power-up.

## $V_{D D}$ [Positive Power Supply]

Apply a single voltage in the range +2.7 to +6.0 volts for proper operation.

Block Diagram


Details of some blocks on the diagram are illustrated in figures 1 through 6 as listed below.

Figure
Title
1 Interface at Input/Output Ports
2 Clock Control
3 Timer/Event Counter
4 Test Control
5 Serial Interface
6 LCD Controller/Driver

Figure 1. Interface at Input/Output Ports


Type D
P30-P33


Type E
P02/SO, P40-P43, P50-P53, P60-P63


Type F P01/SCK


Figure 2. Clock Control


Figure 3. Timer/Event Counter


Figure 4. Test Control


Figure 5. Serial Interface


Figure 6. LCD Controller/Driver


## DC Characteristics

For $V_{D D}=2.7$ to 6.0 Volts
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $V_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {ILI }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.5 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\text {OH }}$ | $\mathrm{V}_{\text {DD }}-1.0$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | $V_{D D}-0.5$ |  |  | V | $\mathrm{I}_{0 \mathrm{~L}}=-100 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.4 | V | $\mathrm{l}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}$ |
| Input leakage current, high | LIIH1 |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, $\mathrm{X} 1^{1} \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
|  | $\mathrm{l}_{\text {LIH2 }}$ |  |  | 10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X1} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, low | LliL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, $\mathrm{X1} ; \mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | lill2 |  |  | -10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X} 1 ; \mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current, high | $\mathrm{L}_{\mathrm{LOH}}$ |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\text {DD }}$ |
| Output leakage current, low | L LOL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Output impedance (Note 1) | RCOM |  | 3 | 5 | $\mathrm{k} \Omega$ | $\mathrm{COM}_{0}-\mathrm{COM}_{3} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  |  | 5 | 15 | $\mathrm{k} \Omega$ | $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ |
|  | RS |  | 15 | 20 | $\mathrm{k} \Omega$ | $\mathrm{S}_{0}-\mathrm{S}_{23} ; \mathrm{V}_{\text {DD }}=4.5$ to 6.0 V |
|  |  |  | 20 | 60 | $\mathrm{k} \Omega$ | $\mathrm{S}_{0}-\mathrm{S}_{23}$ |
| Supply voltage | $\mathrm{V}_{\text {DDDR }}$ | 2.0 |  | 6.0 | V | Data retention mode |
| Supply current | $l_{\text {dD1 }}$ |  | 300 | 900 | $\mu \mathrm{A}$ | Normal operation, $V_{D D}=5 \mathrm{~V} \pm 10 \%$; $\mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  |  |  | 70 | 300 | $\mu \mathrm{A}$ | Normal operation, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$; $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  | $\mathrm{I}_{\text {DD2 }}$ |  | 1.0 | 20 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  | $I_{\text {DDDR }}$ |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode, $V_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## Note:

(1) $V_{L C D}=2.7 V$ to $V_{D D}$
$V_{L C D 1}=V_{D D}-(1 / 3) V_{L C D}$
$V_{L C D 2}=V_{D D}-(2 / 3) V_{L C D}$
$\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$

DC Characteristics (cont)
For $V_{D D}=2.5$ to 3.3 Volts
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\text {IH1 }}$ | $0.8 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {H2 }}$ | $V_{D D}-0.3$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\mathrm{V}_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {IL, } 1}$ | 0 |  | 0.2 V DD | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.3 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{\text {DD }}-0.5$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-80 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{0}$ |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=350 \mu \mathrm{~A}$ |
| Output leakage current, high | $\mathrm{L}_{\mathrm{LOH}}$ |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
| Output leakage current, low | ILOL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | $\mathrm{I}_{\mathrm{D} 1}$ |  | 50 | 250 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=3 \mathrm{~V} \pm 10 \% \text {; } \\ & \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  |  |  | 35 | 230 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } \mathrm{V}_{D D}=2.5 \mathrm{~V} ; \\ & \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | $\mathrm{I}_{\mathrm{D} 22}$ |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.2 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
|  | $I_{\text {DDOR }}$ |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode, $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## Absolute Maximum Ratings

| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -65 to $+150^{\circ} \mathrm{C}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 V |
| All input and output voltages | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ |  |
| Per pin | -17 mA |
| Total, output ports | -20 mA |
| Output current low,I <br> Per pin |  |
| Total, output ports | 17 mA |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | $\begin{array}{c}\text { Test } \\ \text { Typ }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Conditions |  |  |  |  |  |$]$

## AC Characteristics

## For $V_{D D}=2.7$ to 6.0 Volts

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }^{\text {f }} \mathrm{C}$ | 150 | 200 | 240 | kHz | $V_{D D}=5 \mathrm{~V} \pm 10 \% ; \mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 | 100 | 120 | kHz | $\mathrm{V}_{\text {DD }}=3 \mathrm{~V} \pm 10 \% ; \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 |  | 135 | kHz | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 410 | kHz | CL1, external clock, $50 \%$ duty; $V_{D D}=4.5$ to 6.0 V |
|  |  | 10 |  | 125 | kHz | CL1, external clock, $50 \%$ duty; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| System clock rise and fall time | ${ }^{\text {cher }}$, $\mathrm{t}_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }^{\text {che }}$, $\mathrm{t}_{\mathrm{CL}}$ | 1.2 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| Counter clock frequency | ${ }^{\text {fxx }}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | ${ }_{\mathrm{f}}^{\mathrm{X}}$ | 0 |  | 410 | kHz | X 1 , external pulse input, $50 \%$ duty; $V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}$ |
|  |  | 0 |  | 125 | kHz | X1, external pulse input, $50 \%$ duty; $V_{D D}=2.7 \mathrm{~V}$ |
| Counter clock rise and fall time | ${ }_{\text {t }}$, ${ }^{\text {, }} \mathrm{XXF}$ |  |  | 0.2 | $\mu \mathrm{s}$ | X 1 , external pulse input |
| Counter clock pulse width | ${ }_{\text {XHH }}, \mathrm{txL}$ | 1.2 |  |  | $\mu \mathrm{S}$ | X1, external pulse input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| $\overline{\overline{\text { SCK }} \text { cycle time }}$ | $\mathrm{t}_{\mathrm{KCY}}$ | 3.0 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 8.0 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as input |
|  |  | 4.9 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $V_{D D}=4.5$ to 6.0 V |
|  |  | 16.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\overline{S C K}}$ pulse width | ${ }_{\text {KHH, }} \mathrm{t}_{\text {KL }}$ | 1.3 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as input; $V_{D D}=4.5$ to 6.0 V |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 2.2 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| SI setup time to $\overline{\text { SCK }} \uparrow$ | ${ }^{\text {S SIK }}$ | 300 |  |  | ns |  |
| SI hold time after SCK $\uparrow$ | ${ }_{\text {tKSI }}$ | 450 |  |  | ns |  |
| S0 delay time after SCK | $\mathrm{t}_{\text {KSO }}$ |  |  | 850 | ns | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V |
|  |  |  |  | 1200 | ns |  |
| INTO pulse width |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $t_{11 H}, t_{11 L}$ | $2 / f_{\phi}$ |  |  | $\mu \mathrm{s}$ |  |
| RESET pulse width | $\mathrm{t}_{\mathrm{RSH}}, \mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | ${ }^{\text {t }}$ SRS | 0 |  |  | ns |  |
| RESET hold time | thrs | 0 |  |  | ns |  |

## Note:

(1) RC network at CL1 and CL2; $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leqq 60 \mathrm{ppm}$.

## AC Characteristics (cont)

## For $V_{D D}=2.5$ to 3.3 Volts

$T_{A}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }_{f} \mathrm{CC}$ | 50 |  | 80 | kHz | $\mathrm{V}_{\text {D }}=5 \mathrm{~V} \pm 10 \% ; \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 50 | 64 | 77 | kHz | $\mathrm{V}_{\text {DD }}=2.5 \mathrm{~V} ; \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 80 | kHz | CL1, external clock, $50 \%$ duty |
| System clock rise and fall time | ${ }^{\text {t }}$,, $\mathrm{t}_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }^{\text {CH, }}, \mathrm{t}_{\mathrm{CL}}$ | 6.25 |  | 50 | $\mu \mathrm{S}$ | CL1, external clock |
| Counter clock frequency | ${ }_{\text {fxx }}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | ${ }_{\text {f }} \times$ | 0 |  | 80 | kHz | X1, external pulse input, $50 \%$ duty |
| Counter clock rise and fall time | ${ }_{\text {tXR }}, \mathrm{t}_{\text {XF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | X1, external pulse input |
| Counter clock pulse width | $\mathrm{t}_{\mathrm{XH}}, \mathrm{t}_{\text {XL }}$ | 6.25 |  |  | $\mu \mathrm{S}$ | X1, external pulse input |
| $\overline{\overline{\text { SCK }} \text { cycle time }}$ | $\mathrm{t}_{\mathrm{KCY}}$ | 12.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 25.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ | $\mathrm{t}_{\text {KH, }} \mathrm{t}_{\mathrm{KL}}$ | 6.25 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as input |
|  |  | 11.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| SI setup time to $\overline{\mathrm{SCK}} \uparrow$ | ${ }_{\text {t }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\text {KSI }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| S0 delay time after $\overline{\text { SCK }} \downarrow$ | tKS0 |  |  | 2 | $\mu \mathrm{S}$ |  |
| INTO pulse width |  | 30 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $t_{11 H}, t_{111}$ | $2 / \mathrm{f}_{\phi}$ |  |  | $\mu \mathrm{s}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 30 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | ${ }_{\text {tSRS }}$ | 0 |  |  | ns |  |
| RESET hold time | thrs | 0 |  |  | ns |  |

## Note:

(1) RC network at CL1 and CL2; $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Recommended $R$ and $C$ Values for System

 Clock Oscillation Circuit$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Supply Voltage Range | Recommended <br> Values (Note 1) | Frequency Range |
| :--- | :--- | :--- |
| 4.5 to 6.0 V | $\mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%$ | 150 to 240 kHz, <br> 200 kHz typical |
| 2.7 to 3.3 V | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ | 75 to 120 kHz, <br> 100 kHz typical |
| 2.7 to 6.0 V | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ | 75 to 135 kHz |
| 2.5 to 3.3 V | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ | 50 to 80 kHz |
| 2.5 V | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ | 50 to 77 kHz |

Note:
(1) $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Timing Waveforms

## AC Test Points




## Clocks



83-003315A

## Serial Interface



## External Interrupts



## Reset



## Data Retention



## Operating Characteristics


fX vs VD


IDD vs VDD

fcc vs $R$

fcc vs $V_{D D}$

fcc vs $T_{A}$


## Operating Characteristics (cont)



IOH vs VOH


IDD1 vs $T_{A}$


Iol vs Vol


## Description

The $\mu$ PD7502 and $\mu$ PD7503 4-bit, single-chip CMOS microcomputers have advanced fourth-generation architecture with the functional blocks necessary for a single-chip controller, including an 8-bit timer/event counter, an 8 -bit serial I/O, and an LCD controller/ driver.

The instruction set includes the following types of instructions: addressing, table look-up, bit manipulation, vectored dump, auto increment or decrement data pointer, and conditional skip. These instructions maximize use of fixed program memory space.
Both devices are manufactured with the CMOS process and have a maximum power consumption of $900 \mu \mathrm{~A}$ at 5 V and $300 \mu \mathrm{~A}$ at 3 V . Halt and stop modes further reduce power consumption.

These devices are ideal for a wide range of solar- and battery-powered applications.

## Features

92 powerful instructionsProgram ROM$-\mu$ PD7502: $2048 \times 8$-bit
$-\mu$ PD7503: $4096 \times 8$-bit
Data RAM

- $\mu$ PD7502: $128 \times 4$-bit
- $\mu$ PD5703: $224 \times 4$-bitInterrupts
- External: INT0, INT1
- Internal: INTT (timer/event counter)

INTS (serial interface)8 -bit timer/event counter

- Based on crystal oscillation
- External event counter (prescale option by 64)

Serial interfaceLCD controller/driver

- Programmable multiplexing mode: triplex or quadruplex
-4 common lines $\left(\mathrm{COM}_{0}-\mathrm{COM}_{3}\right)$
-24 segment lines ( $\mathrm{S}_{0}-\mathrm{S}_{23}$ )Standby modes: stop, haltData retention modeI/O ports
- 3-bit input port
- 4-bit input port
- 4-bit output port
- Two 4-bit I/O ports with 8-bit capability
- 4-bit I/O port with each bit configurable as an input or output

RC oscillation clock
Crystal oscillation clock2.7 to 6.0 V operating voltageCMOS technology

## Ordering Information

| Part No. | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD7502G-12 | 64-pin plastic miniflat | 410 kHz |
| $\mu$ PD7503G-12 | 64 -pin plastic miniflat | 410 kHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | NC | No connection |
| 2-4, 64 | $\mathrm{P}_{3}-\mathrm{P} 3_{0}$ | 4-bit output port 3 |
| 5-7 | $\begin{aligned} & \mathrm{PO}_{3} / \mathrm{SI} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \end{aligned}$ | 3 -bit input port 0 , or serial I/O interface |
| 8-11 | $\mathrm{P}_{6}$ - $\mathrm{P}_{6}{ }_{0}$ | 4-bit I/0 port 6 |
| 12-15 | $\mathrm{P5}_{3}-\mathrm{P}_{5}$ | 4-bit 1/0 port 5 |
| 16-19 | $\mathrm{P4}_{3}-\mathrm{P}_{4}$ | 4-bit 1/0 port 4 |
| 20, 21 | X2, X1 | Crystal clock/external event input port X |
| 22 | $V_{S S}$ | Ground |
| 23-25 | $\mathrm{V}_{\text {LCD3 }}-\mathrm{V}_{\text {LCD1 }}$ | LCD bias supply inputs |
| 26, 58 | $V_{D D}$ | Positive power supply |
| 27-30 | $\mathrm{COM}_{3}-\mathrm{COM}_{0}$ | LCD backplane driver outputs |
| 31-54 | $\mathrm{S}_{23}-\mathrm{S}_{0}$ | LCD segment driver outputs |
| 55 | INT1 | External interrupt |
| 56 | RESET | RESET input |
| 57, 59 | CL1, CL2 | System clock input |
| 60-63 | $\mathrm{P1}_{3}-\mathrm{Pl}_{1}$, <br> $\mathrm{P}_{10}$ /INT0 | 4-bit input port 1, or external interrupt INTO |

## Status of Unused Pins

| Name | Pin Connection |
| :---: | :---: |
| CL2 | Open |
| X1 | $V_{S S}$ |
| X2 | Open |
| $\begin{aligned} & \hline \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{3} / \mathrm{SI} \end{aligned}$ | $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| P10/INT0 | $V_{S S}$ |
| $\mathrm{P1}_{1}-\mathrm{Pt}_{3}$ | $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{P3}_{0}-\mathrm{P}_{3}$ | Open |
| $\begin{aligned} & \mathrm{P} 4_{0}-\mathrm{P4}_{3} \\ & \mathrm{P} 5_{0}-\mathrm{P5}_{3} \\ & \mathrm{P} 6_{0}-\mathrm{Pb}_{3} \end{aligned}$ | Input mode: $V_{S S}$ or $V_{D D}$ Output mode: Open |
| \|NT1 | $\mathrm{V}_{\text {SS }}$ |
| $\begin{aligned} & \mathrm{S}_{0}-\mathrm{S}_{23} \\ & \mathrm{COM}_{0}-\mathrm{COM}_{3} \\ & \mathrm{~V}_{\mathrm{LCD1}}-\mathrm{V}_{\mathrm{LCD}} \\ & \hline \end{aligned}$ | Open |

## Pin Functions

## $\mathrm{PO}_{3} / \mathrm{SI}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{1} / \overline{\mathbf{S C K}}$ [Port 0 or Serial Interface]

This port can be configured as a 4-bit parallel input port 0 or as the 8 -bit serial I/O interface under control of the serial mode select register. The serial interface consists of the serial input (SI), the serial output (SO), and the serial clock ( $\overline{\mathrm{SCK}}$ ), which synchronizes data transfer.

## $\mathbf{P 1}_{3}-\mathbf{P 1} 1_{1}, \mathbf{P 1}_{\mathbf{0}} / \mathbf{N N T O}$ [Port 1 or Interrupt]

4-bit input port 1. Line $\mathrm{P} 1_{0}$ is shared with external interrupt INTO, which is a rising edge-triggered interrupt.

## $\mathbf{P 3}_{3}-\mathbf{P 3} \mathbf{3}_{\mathbf{0}}$ [Port 3]

4-bit, latched three-state output port 3.

## P43-P40 [Port 4]

4 -bit input or latched three-state output port 4. Can perform 8-bit I/O in conjunction with port 5.

## P53-P50 [Port 5]

4 -bit input or latched three-state output port 5. Can perform 8-bit I/O in conjunction with port 4.

## $\mathbf{P 6}_{3}$-P60 ${ }^{[P o r t}$ 6]

4-bit input or latched three-state output port 6. The port 6 mode select register configures individual lines as inputs or outputs.

## $\mathrm{COM}_{3}-\mathrm{COM}_{0}$ [LCD Backplane Driver Outputs]

LCD backplane driver outputs.

## $\mathbf{S}_{\mathbf{2 3}}-\mathbf{S}_{\mathbf{0}}$ [LCD Segment Driver Outputs]

LCD segment driver outputs.

## INT1 [Interrupt]

This external interrupt is a rising edge-triggered interrupt.

## RESET

A high-level input to this pin initializes the $\mu$ PD7502/ 7503.

## X2, X1 [Crystal Clock/External Event Input Port X]

For crystal clock operation, connect a crystal oscillator circuit to input X1 and output X2. For external event counting, input external event pulses to X 1 and leave X2 open.

## CL1, CL2 [System Clock Input]

Connect an 82-k $\Omega$ resistor across CL1 and CL2, and a $33-\mathrm{pF}$ capacitor from CL1 to $\mathrm{V}_{\mathrm{SS}}$. Or, connect an external clock source to CL1 and leave CL2 open.

## $\mathbf{V}_{\text {LCD }}-\mathbf{V}_{\text {LCD1 }}$ [LCD Bias Voltage Inputs]

LCD bias voltage supply inputs to the LCD voltage controller. Apply appropriate voltages from a voltage ladder connected across $V_{D D}$.

## VD

Positive power supply. For proper operation, apply a single voltage from 2.7 to 6.0 V .

## $V_{\text {Ss }}$

Ground.

## Block Diagram



See figures 1 through 8 for additional block diagram details.

| Figure |  | Title |
| :---: | :--- | :--- |
|  |  | Data Memory Map |
| 2 |  | Program Memory Map |
| 3 |  | Interface at Input/Output Ports |
| 4 |  | Clock Control |
| 5 |  | Timer/Event Counter |
| 6 |  | Interrupt Control |
| 7 |  | Serial Interface |
| 8 |  | LCD Controller/Driver |

Figure 1. Data Memory Map


Figure 2. Program Memory Map


Figure 3. Interface at Input/Output Ports


Figure 4. Clock Control


Figure 5. Timer/Event Counter


Figure 6. Interrupt Control


Figure 7. Serial Interface


Figure 8. LCD Controller/Driver


Absolute Maximum Ratings

| $T_{A}=25^{\circ} \mathrm{C}$ | -0.3 to +7.0 V |
| :--- | ---: |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| All input and output voltages |  |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ | -17 mA |
| Per pin | -20 mA |
| Total, output ports |  |
| Output current low, $\mathrm{I}_{0 \mathrm{~L}}$ | 17 mA |
| Per pin | 55 mA |
| Total, output ports | -10 to $+70^{\circ} \mathrm{C}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | -65 to $+150^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ |  |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| input capacitance | $\mathrm{Cl}_{1}$ |  |  | 15 | pF | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz} \\ & \text { Unmeasured } \end{aligned}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 15 | pF | pins returned to $V_{S S}$ |
| $1 / 0$ <br> capacitance | $\mathrm{Cl}_{10}$ |  |  | 15 | pF |  |

## DC Characteristics

For $V_{D D}=2.5$ to 3.3 Volts
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | 0.8 V DD |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $\mathrm{V}_{\text {DD }}-0.3$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\mathrm{V}_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {IL1 }}$ | 0 |  | $0.2 \mathrm{~V}_{\text {D }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.3 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\text {OH }}$ | $\mathrm{V}_{\text {DD }}-0.5$ |  |  | V | $\mathrm{I}_{0 \mathrm{H}}=-80 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{\text {OL }}$ |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=350 \mu \mathrm{~A}$ |
| Input leakage current, high | Llih1 |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, $\mathrm{X1}$; $\mathrm{V}_{1 \times}=\mathrm{V}_{\mathrm{DD}}$ |
|  | ILiH2 |  |  | 10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X} 1 ; \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, iow | LILL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
|  | LIL2 |  |  | -10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X} 1 ; \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| Output leakage current, high | ${ }^{\text {LOH }}$ |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | LoL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $\mathrm{V}_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | ${ }^{\text {d D } 1}$ |  | 50 | 250 | $\mu \mathrm{A}$ | Normal operation, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$; R $=240 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  |  |  | 35 | 230 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } \mathrm{V}_{D D}=2.5 \mathrm{~V} ; \mathrm{R}=240 \\ & \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | $I_{\text {DD2 }}$ |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.2 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X1}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
|  | IDDDR |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode, $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## DC Characteristics (cont)

## For $V_{D D}==2.7$ to 6.0 Volts

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $V_{\text {DD }}-0.5$ |  | $V_{D D}$ | V | CL.1, X1 |
|  | $V_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $V_{\text {DDDR }}+0.2$ |  | RESET, data retention mode |
| Input voltage, low | $V_{\text {IL1 }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {D }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.5 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  |  | V | $\mathrm{I}_{0 H}=-1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | $V_{\text {DD }}-0.5$ |  |  | V | $\mathrm{I}_{0 \mathrm{~L}}=-100 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{\text {OL }}$ |  |  | 0.4 | V | $\mathrm{l}_{0 \mathrm{~L}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}$ |
| Input leakage current, high | ${ }_{\text {LIH1 }}$ |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ |
|  | ILIH2 |  |  | 10 | $\mu \mathrm{A}$ | CL1, X1 |
| Input leakage current, low | LliL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | LILL2 |  |  | -10 | $\mu \mathrm{A}$ | CL1, X1 |
| Output leakage current, high | $\mathrm{L}_{\mathrm{LOH}}$ |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | LoL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Output impedance (1) | $\mathrm{R}_{\mathrm{COM}}$ |  | 3 | 5 | $\mathrm{k} \Omega$ | $\mathrm{COM}_{0}-\mathrm{COM}_{3} ; \mathrm{V}_{\text {DD }}=4.5$ to 6.0 V |
|  |  |  | 5 | 15 | $\mathrm{k} \Omega$ | $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ |
|  | RS |  | 15 | 20 | $\mathrm{k} \Omega$ | $\mathrm{S}_{0}-\mathrm{S}_{23} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  |  | 20 | 60 | k $\Omega$ | $\mathrm{S}_{0}-\mathrm{S}_{23}$ |
| Supply voltage | $V_{\text {DDDR }}$ | 2.0 |  | 6.0 | V | Data retention mode |
| Supply current | $l_{\text {DD1 }}$ |  | 300 | 900 | $\mu \mathrm{A}$ | $\text { Normal operation, } V_{D D}=5 \mathrm{~V} \pm 10 \% \text {; }$ $\mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  |  |  | 70 | 300 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=3 \mathrm{~V} \pm 10 \% \\ & \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | $\mathrm{I}_{\text {D2 } 2}$ |  | 1.0 | 20 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{XI}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  | IDDDR |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode, $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## Note:

(1) $V_{L C D}=2.7 \mathrm{~V}$ to $V_{D D}$
$\mathrm{V}_{\mathrm{LCD} 1}=\mathrm{V}_{\mathrm{DD}}-(1 / 3) \mathrm{V}_{\mathrm{LCD}}$
$V_{L C D 2}=V_{D D}-(2 / 3) V_{L C D}$
$\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$

## AC Characteristics

For $V_{D D}=2.7$ to 6.0 Volts
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | $\mathrm{f}_{\mathrm{C}}$ | 150 | 200 | 240 | kHz | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 | 100 | 120 | kHz | $V_{\text {DD }}=3 \mathrm{~V} \pm 10 \% ; \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 |  | 135 | kHz | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 410 | kHz | CL1, external clock, $50 \%$ duty; $V_{D D}=4.5$ to 6.0 V |
|  |  | 10 |  | 125 | kHz | CL1, external clock, $50 \%$ duty; $V_{\text {DD }}=2.7 \mathrm{~V}$ |
| System clock rise and fall time | ${ }^{\text {che }}, \mathrm{t}_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }^{\text {che }}, \mathrm{t}_{\mathrm{CL}}$ | 1.2 |  | 50 | $\mu \mathrm{S}$ | CLt, external clock; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| Counter clock frequency | $\mathrm{fxx}^{\text {x }}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | ${ }_{f} \mathrm{X}$ | 0 |  | 410 | kHz | X 1 , external pulse input, $50 \%$ duty; $V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}$ |
|  |  | 0 |  | 125 | kHz | X1, external puise input, $50 \%$ duty; $V_{D D}=2.7 \mathrm{~V}$ |
| Counter clock rise and fall time |  |  |  | 0.2 | $\mu \mathrm{S}$ | X1, external pulse input |
| Counter clock pulse width | ${ }_{\text {tXH, }}$ t ${ }_{\text {XL }}$ | 1.2 |  |  | $\mu \mathrm{s}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| $\overline{\overline{\text { SCK }} \text { cycle time }}$ | $t_{\text {KCY }}$ | 3.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 4.9 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 16.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\text { SCK }}$ pulse width | $\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}$ | 1.3 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 2.2 |  |  | $\mu \mathrm{S}$ | $\overline{\mathrm{SCK}}$ as output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| SI setup time to $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\text {SIK }}$ | 300 |  |  | ns |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KSI}}$ | 450 |  |  | ns |  |
|  | $\mathrm{t}_{\text {KSO }}$ |  |  | 850 | ns | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V |
|  |  |  |  | 1200 | ns |  |
| INT0 pulse width |  | 10 |  |  | $\mu \mathrm{s}$ |  |
| INT1 pulse width | $t_{114}, t_{11 L}$ | $2 / f_{\phi}$ |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | ${ }_{\text {t }}$ SRS | 0 |  |  | ns |  |
| RESET hold time | thrs | 0 |  |  | ns |  |

## Note:

(1) RC network at CL1 and CL2; C $=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leqq 60 \mathrm{ppm}$.

## AC Characteristics (cont)

## For $V_{D D}=2.7$ to 5.5 Volts

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | $\mathrm{f}_{\mathrm{C}}$ | 50 |  | 80 | kHz | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 50 | 64 | 77 | kHz | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} ; \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | ${ }_{\mathrm{f}} \mathrm{C}$ | 10 |  | 80 | kHz | CL1, external clock, $50 \%$ duty |
| System clock rise and fall time | ${ }^{\text {cher }}, \mathrm{t}_{\text {cF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }_{\text {the }}, \mathrm{t}_{\text {CL }}$ | 6.25 |  | 50 | $\mu \mathrm{S}$ | CL1, external clock |
| Counter clock frequency | ${ }^{\text {fxx }}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | $\mathrm{f}_{\mathrm{X}}$ | 0 |  | 80 | kHz | X1, external pulse input, $50 \%$ duty |
| Counter clock rise and fall time | $\mathrm{tXR}^{\text {, } \mathrm{IXF} \text { ( }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | X 1 , external pulse input |
| Counter clock pulse width | ${ }_{\text {txh, }} \mathrm{txL}$ | 6.25 |  |  | $\mu \mathrm{S}$ | X1, external pulse input |
| $\overline{\overline{\text { SCK }} \text { cycle time }}$ | $\mathrm{t}_{\mathrm{KCY}}$ | 12.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 25 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ | $\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}$. | 6.25 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 11.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| SI setup time to $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\text {SIK }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
|  | $\mathrm{t}_{\text {KSI }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| S0 delay time after $\overline{\text { SCK }} \downarrow$ | $\mathrm{t}_{\mathrm{KSO}}$ |  |  | 2 | $\mu \mathrm{S}$ |  |
| INTO pulse width |  | 30 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width |  | $2 / f_{\phi}$ |  |  | $\mu \mathrm{s}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 30 |  |  | $\mu \mathrm{S}$ |  |

## Note:

(1) RC network at CL1 and CL2; $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Recommended R and C Values for System Clock Oscillation Circuit

| $T_{A}=-10$ to $+70^{\circ} \mathrm{C}$ |  |  |
| :--- | :--- | :--- |
| Supply Voltage Range | Recommended <br> Values (Note 1 ) | Frequency Range |
| 4.5 to 6.0 V | $\mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%$ | 150 to 250 kHz, <br> 200 kHz typical |
| 2.7 to 3.3 V | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ | 75 to 120 kHz, <br> 100 kHz typical |
| 2.7 to 6.0 V | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ | 75 to 135 kHz |
| 2.5 to 3.3 V | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ | 50 to 80 kHz |
| 2.5 to 6.0 V | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ | 50 to 85 kHz |

## Note:

(1) $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Timing Waveforms

## Timing Measurement Points



## Clocks



83-003315A

## Serial Interface



## External Interrupts



## Reset



Data Retention Mode


## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

fcc vs $R$

fcc vs TA

fc vs VDD

fX vs VDD


Idd vs VdD


## Operating Characteristics (cont)



IDD1 vs $\mathrm{T}_{\mathrm{A}}$

$\mathrm{IOH}_{\mathrm{os}} \mathrm{VOH}$

lol vs Vol


## Description

The $\mu$ PD 7506 CMOS 4-bit single chip microcomputer has the $\mu$ PD7500 series architecture. Twenty-two I/O lines are organized into the 2-bit input port 0 , the 4 -bit output port 2, and the 4-bit I/O ports $1,4,5$, and 6 . The device executes 58 of the $\mu$ PD7500 Set B instructions, and has a $5-\mu$ s instruction cycle time. The subroutine stack is implemented in RAM for greater nesting depth and flexibility.

Due to the CMOS process, the device has a maximum power consumption of $600 \mu \mathrm{~A}$ at 5 V , and this is further reduced in halt and stop modes.

## Features

$\square 1024 \times 8$-bit program ROM$64 \times 4$-bit data RAM8-bit timer/event counterTwo 4-bit general-purpose registersTwo testable interrupts$5-\mu$ s instruction cycle/400 kHz external clock$600 \mu \mathrm{~A}$ max current consumption2 standby modes22 I/O lines

## Ordering Information

| Part No. | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD7506C | 28-pin plastic DIP | 410 kHz |
| $\mu$ PD7506CT | 28-pin plastic shrink DIP | 410 kHz |
| $\mu$ PD7506G-00 | 52-pin plastic miniflat | 410 kHz |

## Pin Configurations

## 28-Pin Plastic DIPs



## 52-Pin Plastic Miniflat



## Pin Identification

## 28-Pin Plastic DIPs

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1, 25-27 | $\mathrm{P4}_{3}-\mathrm{P4}_{0}$ | 4-bit I/0 port 4 |
| 2 | X2 | External event input |
| 3 | $\mathrm{PO}_{3} / \mathrm{X1}$ | Input port 0/Clock input |
| 4 | $\mathrm{P}_{2} / \overline{\text { PSTB }}$ | Output port 2/Output strobe |
| 5 | $\mathrm{P2}_{1} /$ PTOUT | Output port 2/Timer out F/F signal |
| 6-7 | $\mathrm{P2}_{2}-\mathrm{P}_{2}$ | Output port 2 |
| 8-11 | $\mathrm{P}_{6}-\mathrm{P}_{3}$ | 4-bit 1/0 port 6 |
| 12, 13 | CL1, CL2 | System clock input |
| 14 | $V_{\text {DD }}$ | Positive power supply |
| 15 | RESET | RESET input |
| 16-19 | $\mathrm{P1}_{0}-\mathrm{P} 1_{4}$ | 4-bit 1/0 port 1 |
| 20-23 | $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ | 4-bit 1/0 port 5 |
| 24 | $\mathrm{PO}_{0} / \mathrm{INT0}$ | Input port 0/External interrupt |
| 28 | $\mathrm{V}_{\text {SS }}$ | Ground |

## 52-Pin Plastic Miniflat

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 3, 5 | CL1, CL2 | System clock input |
| 7, 33 | $V_{\text {DD }}$ | Positive power supply |
| 8 | RESET | RESET input |
| 9-11, 16 | $\mathrm{P1}_{0}-\mathrm{P} 1_{4}$ | 4-bit 1/0 port 1 |
| 16-18, 21 | $\mathrm{P5}_{5}-\mathrm{P5}_{3}$ | 4-bit 1/0 port 5 |
| 23 | $\mathrm{PO}_{0}$ /INT0 | Input port 0/External interrupt |
| $\begin{aligned} & 24,29,30, \\ & 34 \end{aligned}$ | $\mathrm{P4}_{0}-\mathrm{P4}_{3}$ | 4-bit 1/0 port 4 |
| 31 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 36 | X2 | External event input |
| 41 | $\mathrm{PO}_{3} / \mathrm{X} 1$ | Input port 0/Clock input |
| 42 | $\mathrm{P2}_{0} / \overline{\text { PSTB }}$ | Output port 2/Output strobe |
| 43 | $\mathrm{P}_{1} /$ PTOUT | Output port 2/Timer out F/F signal |
| 44, 45 | $\mathrm{P}_{2}-\mathrm{P}_{2}$ | Output port 2 |
| 47-50 | $\mathrm{P6}_{0}-\mathrm{P} 6_{3}$ | 4-bit I/0 port 6 |
| $\begin{aligned} & 1,2,4,6, \\ & 12-15,19, \\ & 20,25-28, \\ & 32,35,37-40, \\ & 46,51,52 \end{aligned}$ | NC | No connection |

## Pin Functions

## PO $/$ /INTO, $\mathrm{PO}_{3}$ /X1 [Port 0]

2-bit input port 0 . Line $\mathrm{PO}_{0}$ is shared with external interrupt INTO. Line $\mathrm{PO}_{3}$ is shared with crystal clock/ external event input X 1 . Ground any unused pins.

## $\mathrm{P1}_{\mathbf{0}}-\mathrm{P1}_{3}$ [Port 1]

4-bit input port or three-state output port. Output is strobed in synchronization with the $\overline{\text { PSTB }}$ pulse. Connect unused pins to $V_{S S}$ or $V_{D D}$.

P2 $2 / \overline{\text { PSTB }}$, P2 $_{1} /$ PTOUT, P2 $_{2}$, P2 $_{3}$ [Port 2, Strobe, Timer F/F Output]

4-bit latched, three-state output port. Line $\mathrm{P}_{2}$ is shared with the port 1 output strobe pulse $\overline{\text { PSTB }}$. Line $\mathrm{P} 2_{1}$ is shared with the timer out flip flop signal PTOUT. Leave unused pins open.

## P43-P40 [Port 4]

4-bit input or latched three-state output port. Can perform 8-bit parallel 1/O in conjunction with port 5 . In input mode, connect unused pins to $V_{D D}$ or $V_{S S}$. In output mode, leave unused pins open.

## $\mathbf{P 5}_{3}$-P5 $\mathbf{5}_{\mathbf{0}}$ [Port 5]

4-bit input or latched three-state output port. Can perform 8-bit parallel I/O in conjunction with port 4. In input mode, connect unused pins to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$. In output mode, leave unused pins open.

## $\mathbf{P 6}_{\mathbf{3}}$ - $\mathbf{P 6}_{\mathbf{0}}$ [Port 6]

4-bit input or latched three-state output port. The port 6 mode select register (MSR) configures individual lines as inputs or outputs. In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## CL1, CL2 [System Clock Input]

Connect a $120-\mathrm{k} \Omega$ resistor across CL1 and CL2, and a $33-\mathrm{pF}$ capacitor from CL1 to $\mathrm{V}_{\text {SS }}$. Or, connect an external clock source to CL1 and leave CL2 open.

## X2, X1 [Crystal Clock/External Event Input]

For crystal clock operation, connect a crystal oscillator circuit to input X1 and output X2. For external event counting, connect external event pulses to input X 1 and leave $X 2$ open. If $X 1$ is not used, connect it to $V_{S S}$. If X 2 is not used, leave it open.

## RESET

A high level input to this pin initializes the $\mu$ PD7506.

## $V_{D D}$

Positive power supply. For proper operation, apply a single voltage from 2.7 to 6.0 V .
$V_{s s}$
Ground.
Block Diagram


## Clock Control Circuit

This circuit consists of a 4-bit clock mode register (CMR), prescalers 1 and 2, and a multiplexer, as shown in figure 1. The circuit selects the clock source, accepts output from the system clock oscillator (CL) and count clock generator circuit ( X ), divides the signal according to the setting in the CMR, and outputs the count pulse (CP) to the timer/event counter.
The OP or OPL instruction sets the CMR as defined by table 1. Before loading the CMR, it is necessary to clear bit 2 of the accumulator (A2) to zero.

Table 1. Selecting the Count Pulse Frequency

| $\mathrm{CM}_{\mathbf{1}}$ | $\mathrm{CM}_{\mathbf{0}}$ | Fraquency Selected |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{CL} / 256$ |
| 0 | 1 | $\mathrm{X} / 64$ |
| 1 | 0 | X |
| 1 | 1 | X |


| $\mathrm{CM}_{3}$ | ToUT Signal |
| :---: | :---: |
| 0 | Disabled |
| 1 | Enabled |

Flgure 1. Clock Control Circuit


## Timer/Event Counter

The timer/event counter consists of an 8-bit count register, an 8-bit modulo register, an 8-bit comparator, and a timer out flip flop, as shown in figure 2.

The count register is a binary up-counter that increments each time a count pulse is input. The TIMER instruction, a RESET signal, or an INTT coincidence signal clears it to 00 H . When an overflow occurs, the counter is reset from FFH to 00 H .

The modulo register determines the number in the count register. The TAMMOD instruction sets the contents of the modulo register. On reset, its contents are FFH.

The comparator compares the contents of the count register and the modulo register; when equal, the comparator outputs INTT.

Figure 2. Timer/Event Counter


## Interrupts

The $\mu$ PD7506 has two interrupts, INTT and INT0. INTT is internally generated by the timer/event counter. INTO is externally generated. See figure 3.

## System Clock and Timing Circuitry

Timing for the $\mu$ PD7506 is internally generated except for a frequency reference, which can be an RC circuit or an external clock source. Connect the frequency reference to the on-chip oscillator for the feedback phase-shift required for oscillation. Figure 4 shows the connection for an RC circuit. Figure 5 shows the connection for an external clock source.

Table 2 compares stop and halt modes. The main difference is that stop mode stops the system clock; halt does not.

Table 2. Stop and Halt Modes

| Mode | CL | $\phi$ | $X$ | CPU | Timer |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Stop | $x$ | $x$ | 0 | $x$ | $\Delta$ |
| Halt | 0 | $x$ | 0 | $x$ | 0 |

## o: operates

x : stops
$\Delta$ : external clock source: operates internal clock source: stops

Figure 3. $\mu$ PD7506 Interrupts

*Instruction Execution

Figure 4. RC Circuit Connection


Figure 5. External Clock Source Connection


## I/O Pin Configurations

Figure 6 shows the different input and output con-
figurations.
Figure 6. Interface at Input/Output Ports

Type D
P20/PTSB, P21/PTOUT, P22, P23


Type B
POO/INTO, RESET


Type E
P60-P63, P50-P53, P40-P43, P10-P13


## Absolute Maximum Ratings

$T_{A}=25^{\circ} \mathrm{C}$

| Operating temperature, $\mathrm{T}_{0}$ PT | -10 to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage temperature, TSTG | -65 to $150^{\circ} \mathrm{C}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 V |
| Total, input and output voltages | 0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ <br> Per pin <br> Ports 2, 6 <br> Ports 1, 4, 5 | $\begin{aligned} & -17 \mathrm{~mA} \\ & -17 \mathrm{~mA} \\ & -20 \mathrm{~mA} \end{aligned}$ |
| Output current low, $\mathrm{I}_{0 \mathrm{~L}}$ Per pin Ports 2, 6; $\mathrm{P4}_{3}$ Ports 1, 5; $\mathrm{P4}_{0}-\mathrm{P4}_{2}$ | 17 mA 25 mA 25 mA |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  | 15 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  | 15 | pF | Unmeasured pins returned to $V_{S S}$ |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  | 15 | pF |  |

## DC Characteristics

## For $V_{D D}=2.7$ to 6.0 V

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $V_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {ILI }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Except CL1, X 1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.5 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {DD }}-1.0$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | $V_{D D}-0.5$ |  |  | V | $\mathrm{l}_{\text {OL }}=-100 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{0}$ |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}$ |
| Input leakage current, high | ILIH1 |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, $\mathrm{X} 1 ; \mathrm{V}_{1}=V_{\text {DD }}$ |
|  | ILIH 2 |  |  | 10 | $\mu \mathrm{A}$ | CL1, X1; $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, low | LliL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{1}=10 \mathrm{~V}$ |
|  | ILIL2 |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{CL1}, \mathrm{X} 1 ; \mathrm{V}_{1}=10 \mathrm{~V}$ |
| Output leakage current, high | I LOH |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | lol |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 200 | 600 | $\mu \mathrm{A}$ | Normal operation, $V_{D D}=5 \mathrm{~V} \pm 10 \% ; R=120$ $\mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  |  |  | 50 | 180 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=3 \mathrm{~V} \pm 10 \% ; \mathrm{R}=240 \\ & \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | $\mathrm{I}_{\mathrm{DD2}}$ |  | 1.0 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.3 | 5 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X1}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  | IDDDR |  | 0.2 | 5 | $\mu \mathrm{A}$ | Data retention mode, $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## DC Characteristics (cont)

For $V_{D D}=2.5$ to 3.3 V
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{HH} 1}$ | 0.8 V DD |  | $V_{\text {DD }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{HH} 2}$ | $\mathrm{V}_{\mathrm{DD}}-0.3$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | CL1, X1 |
|  | $V_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\mathrm{V}_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{1 \mathrm{LL}}$ | 0 |  | $0.2 \mathrm{~V}_{\text {D }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.3 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-80 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=350 \mu \mathrm{~A}$ |
| Input leakage current, high | $\mathrm{V}_{\text {LIH1 }}$ |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, X1; $V_{1}=V_{D D}$ |
|  | $\mathrm{V}_{\text {LIH2 }}$ |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{CL1}, \mathrm{X1} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, low | $V_{\text {LIL1 }}$ |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | $\mathrm{V}_{\text {LIL2 }}$ |  |  | -10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X} 1 ; \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |
| Output leakage current, high | ${ }_{\text {LOH }}$ |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | LOL |  |  | -3 | $\mu \mathrm{A}$ | $V_{0}=0 \mathrm{~V}$ |
| Supply voitage | $\mathrm{V}_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | $\mathrm{l}_{\text {DD1 }}$ |  | 35 | 150 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% \text {; } \\ & \mathrm{R}=390 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  |  |  | 25 | 130 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=2.5 \mathrm{~V} ; \\ & \mathrm{R}=390 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | ${ }^{\text {dD2 }}$ | , | 0.3 | 5 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.2 | 5 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{XI}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
|  | IDDDR |  | 0.2 | 5 | $\mu \mathrm{A}$ | Data retention mode, $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## AC Characteristics

## For $V_{D D}=2.7$ to 6.0 V

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | $\mathrm{f}_{\mathrm{C}}$ | 150 | 200 | 240 | kHz | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{R}=120 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 | 100 | 120 | kHz | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% ; \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 |  | 135 | kHz | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 410 | kHz | CL1, external clock, $50 \%$ duty; $V_{D D}=4.5$ to 6.0 V |
|  |  | 10 |  | 125 | kHz | CL1, external clock, $50 \%$ duty; $V_{\text {DD }}=2.7 \mathrm{~V}$ |
| System clock rise and fall time | $t_{\text {CR }}, t_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{s}$ | CL1, external clock |
| System clock pulse width | $\mathrm{t}_{\mathrm{CH}}, \mathrm{t}_{\text {CL }}$ | 1.2 |  | 50 | $\mu \mathrm{S}$ | CL1, external clock; $V_{\text {DD }}=4.5$ to 6.0 V |
|  |  | 4.0 |  | 50 | $\mu \mathrm{S}$ | CL1, external clock; $\mathrm{V}_{\text {DD }}=2.7 \mathrm{~V}$ |
| Counter clock frequency | $\mathrm{f}_{\mathrm{XX}}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | $\mathrm{f}_{\mathrm{X}}$ | 0 |  | 410 | kHz | X 1 , external pulse input, $50 \%$ duty; $V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}$ |
|  |  | 0 |  | 125 | kHz | X 1 , external pulse input, $50 \%$ duty; $V_{D D}=2.7 \mathrm{~V}$ |
| Counter clock rise and fall time | $\mathrm{t}_{\mathrm{XR}}, \mathrm{t}_{\mathrm{XF}}$ |  |  | 0.2 | $\mu \mathrm{S}$ | X1, external pulse input |
| Counter clock pulse width | ${ }_{\text {t }}^{\text {XH, }}$, $\mathrm{txL}^{\text {L }}$ | 1.2 |  |  | $\mu \mathrm{S}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| Port 1 output set-up time to $\overline{\text { PSTB }} \dagger$ | $\mathrm{t}_{\text {PST }}$ | $\underline{1 /\left(2 f_{\phi}-800\right)}$ |  |  | ns | $V_{\text {DD }}=4.5$ to 6.0 V |
|  |  | $1 /(2 f \mathrm{CC}-2.0)$ |  |  | ns |  |
| Port 1 output hold time after $\overline{\text { PSTB }} 1$ | ${ }_{\text {t }}^{\text {STP }}$ | 100 |  |  | ns | $V_{\text {DD }}=4.5$ to 6.0 V |
|  |  | 100 |  |  | ns |  |
| $\overline{\text { PSTB pulse width }}$ | ${ }_{\text {t }}^{\text {SWL }}$ | $\underline{1 /\left(2 f_{\phi}-800\right)}$ |  |  | ns | $V_{D D}=4.5$ to 6.0 V |
|  |  | $1 /(2 f C C-2.0)$ |  |  | ns |  |
| INT0 pulse width | $\mathrm{t}_{10 \mathrm{H},} \mathrm{t}_{10 \mathrm{~L}}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | $\mathrm{t}_{\text {SRS }}$ | 0 |  |  | ns |  |
| RESET hold time | $t_{\text {HRS }}$ | 0 |  |  | ns |  |

## Note:

(1) RC network at CL1 and CL2; $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.
$\mu$ PD 7506

## AC Characteristics (cont)

## For $V_{D D}=2.7$ to 3.3 V

$T_{A}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }^{\text {f CC }}$ | 50 |  | 80 | kHz | $\mathrm{R}=310 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 50 | 64 | 77 | kHz | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} ; \mathrm{R}=310 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 80 | kHz | CL1, external clock |
| System clock rise and fall time | $\mathrm{t}_{\mathrm{CR}}, \mathrm{t}_{\mathrm{CF}}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | $\mathrm{t}_{\mathrm{CH}}, \mathrm{t}_{\mathrm{CL}}$ | 6.25 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock |
| Counter clock frequency | ${ }^{\mathrm{f} X \mathrm{X}}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | $\mathrm{f}_{\mathrm{X}}$ | 0 |  | 80 | kHz | X1, external pulse input, $50 \%$ duty |
| Counter clock rise and fall time | $\mathrm{t}_{\mathrm{XR}}, \mathrm{t}_{\mathrm{XF}}$ |  |  | 0.2 | $\mu \mathrm{s}$ | X1, external pulse input |
| Counter clock pulse width | $\mathrm{t}_{\mathrm{XH}}, \mathrm{txL}$ | 6.25 |  |  | $\mu \mathrm{s}$ | X1, external pulse input |
| Port 1 output set-up time to PSTB $\uparrow$ | $\mathrm{t}_{\text {PST }}$ | 1/(2f $\mathrm{Cc}-2)$ |  |  | ns |  |
| Port 1 output hold time after $\overline{\text { PSTB }} \uparrow$ | ${ }_{\text {t }}^{\text {STP }}$ | 100 |  |  | ns |  |
| $\overline{\text { PSTB pulse width }}$ | $\mathrm{t}_{\text {SWL }}$ | $1 /\left(2 \mathrm{f}_{\mathrm{CC}}-2\right)$ |  |  | ns |  |
| INTO pulse width |  | 30 |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 30 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | $\mathrm{t}_{\text {SRS }}$ | 0 |  |  | ns |  |
| RESET hold time | $\mathrm{t}_{\text {HRS }}$ | 0 |  |  | ns |  |

Note:
(1) RC network at CL1 and CL2; $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Recommended R and C Values for System Clock Oscillation Circuit

| $\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$ |  |  |
| :--- | :---: | :---: |
| Supply <br> Voltage Range | Recommended <br> Values | Frequency Range |
| 4.5 to 6.0 V | $\mathrm{R}=120 \mathrm{k} \Omega \pm 2 \%$ | 150 to 250 kHz, <br> 200 kHz typical |
| 2.7 to 3.3 V | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ | 75 to 120 kHz, <br> 100 kHz typical |
| 2.7 to 6.0 V | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ | 75 to 135 kHz |
| 2.5 to 3.3 V | $\mathrm{R}=390 \mathrm{k} \Omega \pm 2 \%$ | 50 to 80 kHz |
| 2.5 to 6.0 V | $\mathrm{R}=390 \mathrm{k} \Omega \pm 2 \%$ | 50 to 85 kHz |

## Timing Waveforms

## Timing Test Points



83-003314A

## Clocks

 83-003315A

## Output Strobe



## External Interrupt



Reset


Data Retention Mode


## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

fcc vs R

fcc vs TA

fc vs VDD

$\xi$
fX vs VDD


Idd vs Vdo


## Operating Characteristics (cont)



IDD1 vs $\mathrm{T}_{\mathrm{A}}$

$\mathrm{IOH}_{\mathrm{os}} \mathrm{VOH}$

lol vs Vol


## Description

The $\mu$ PD7507 and $\mu$ PD7508 4-bit, single-chip CMOS microcomputers have the $\mu$ PD 7500 series architecture. The subroutine stack is implemented in RAM for greater nesting depth and flexibility.

Thirty-two 1/O lines are organized into eight 4-bit ports: input port/serial interface port 0, output ports 2 and 3 , and $I / O$ ports $1,4,5,6$, and 7 .

The $\mu$ PD7507 and $\mu$ PD7508 execute 92 instructions of the $\mu$ PD7500 series A instruction set with a $5-\mu \mathrm{s}$ instruction cycle time.

Maximum power consumption is $900 \mu \mathrm{~A}$ at 5 V , less in the HALT and STOP low-power modes.
The $\mu$ PD75CG08 is a piggyback EPROM prototyping chip that is pin-compatible with $\mu$ PD7507 and $\mu$ PD7508. A 2716 inserted into the top of the $\mu$ PD75CG08 emulates the $\mu$ PD7507's ROM. A 2732 emulates the $\mu$ PD7508's ROM. When emulating the $\mu$ PD7507, the user must take care to use only the first 128 RAM locations. Although the $\mu$ PD7507 and $\mu$ PD7508 can operate over a range of 2.5 to $5.5 \mathrm{~V}, \mu$ PD75CG08 operation is limited to $5 \mathrm{~V} \pm 10 \%$.

Table 1 summarizes the differences among $\mu$ PD7507, $\mu$ PD7508 and $\mu$ PD75CG08.

Table 1. Features Comparison

|  | $\mu$ PD75CG08 | $\mu$ PD77507/7508 |
| :--- | :--- | :--- |
| Program memory | $2 \mathrm{~K} \times 8$ EPROM (2716) | $2 \mathrm{~K} \times 8$ masked ROM (7507) |
|  | $4 \mathrm{~K} \times 8$ EPROM (2732) | $4 \mathrm{~K} \times 8$ masked R0M (7508) |
| Data memory | $224 \times 4$ | $128 \times 4(7507)$ <br>  |
| Data retention <br> mode | No | Yes |
| Power supply | $5 \mathrm{~V} \pm 10 \%$ | 2.7 to 6.0 V |
| Package types | 40 -pin ceramic | 40 -pin plastic DIP <br> piggyback DIP |
|  | 40-pin plastic shrink DIP <br> 52 -pin plastic miniflat |  |

## Features

$\square$ Single chip microcomputer
$\square$ Program ROM

- $\mu$ PD7507: $2048 \times 8$-bit
- $\mu$ PD7508: $4096 \times 8$-bit
$-\mu$ PD75CG08: piggyback EPROM
$\square$ Data RAM
$-\mu$ PD7507: $128 \times 4$-bit
$-\mu$ PD7508: $224 \times 4$-bit
$-\mu$ PD75CG08: $224 \times 4$-bit8-bit timer/event counterFour 4-bit general purpose registersFour vectored, prioritized interruptsExecutes 92 instructions of $\mu$ PD7500 series A instruction set$5 \mu$ s instruction cycle $/ 400 \mathrm{kHz}$ external clockTwo standby modes32 I/O lines
Low-power HALT and STOP modes


## Ordering Information

| *Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD7507C | 40 -pin plastic DIP | 410 kHz |
| $\mu$ PD7507CU | 40 -pin plastic shrink DIP | 410 kHz |
| $\mu$ PD7507G-00 | 52 -pin plastic miniflat | 410 kHz |
| $\mu$ PD7508C | 40 -pin plastic DIP | 410 kHz |
| $\mu$ PD7508CU | 40 -pin plastic shrink DIP | 410 kHz |
| $\mu$ PD7508G-00 | 52 -pin plastic miniflat | 410 kHz |
| $\mu$ PD75CG08E | 40 -pin ceramic piggyback DIP | 410 kHz |

[^1] NEC at the time of code verification.

## Pin Configurations

40-PIn Plastic DIP and Plastic Shrink DIP


## 40-Pin Ceramic Piggyback DIP



## 52-Pin Plastic Miniflat



## Pin Identification

40-Pin DIP, Shrink DIP and Piggyback DIP

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1,40 | $\mathrm{X} 2, \mathrm{X} 1$ | Crystal clock/external event input port |
| 2-5 | $\begin{aligned} & \mathrm{P}_{2} / \overline{\mathrm{PSTB}}, \\ & \mathrm{P}_{2} / \mathrm{PTOUT}, \\ & \mathrm{P}_{2}, \mathrm{P}_{3} \end{aligned}$ | Output port 2/output strobe pulse, timer out F/F signal |
| 6-9 | $\mathrm{P}_{10}-\mathrm{P1}_{3}$ | 1/0 port 1 |
| 10-13 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | Output port 3 |
| 14-17 | $\mathrm{P}_{7}-\mathrm{P7}_{3}$ | 1/0 port 7 |
| 18 | RESET | RESET input |
| 19, 21 | CL1, CL2 | System clock inputs |
| 20 | $\mathrm{V}_{\text {D }}$ | Positive power supply |
| 22 | INT1 | External interrupt |
| 23-26 | $\begin{aligned} & \mathrm{PO}_{0} / \mathrm{INTO}, \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \\ & \mathrm{PO}_{2} / \mathrm{SO}, \\ & \mathrm{PO}_{3} / \mathrm{SI} \end{aligned}$ | Input port 0/external interrupt, serial I/0 interface |
| 27-30 | $\mathrm{P}_{6}-\mathrm{P}_{6}$ | 1/0 port 6 |
| 31-34 | $\mathrm{P}_{5}-\mathrm{P5}_{3}$ | 1/0 port 5 |
| 35-38 | $\mathrm{P4}_{3}-\mathrm{P}_{4}$ | 1/0 port 4 |
| 39 | $\mathrm{V}_{S S}$ | Ground |

## Pin Identification (cont)

## 28-Pin EPROM Socket on Piggyback DIP

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 1,2 | NC | Not connected |
| $3-10$ | $A_{7}-A_{0}$ | Address bits 7-0 |
| $11-13$ | $I_{0}-I_{2}$ | Data bits 0-2 |
| 14,22 | $V_{\text {SS }}$ | Ground |
| $15-19$ | $I_{3}-I_{7}$ | Data bits 3-7 |
| 20 | $\overline{\mathrm{CE}}$ | Chip Enable |
| 21,23 | $\mathrm{~A}_{10}-\mathrm{A}_{11}$ | Address bits 10, 11 |
| 24,25 | $\mathrm{~A}_{9}, \mathrm{~A}_{8}$ | Address bits 9, 8 |
| 26,28 | $\mathrm{~V}_{\mathrm{DD}}$ | Positive power supply |
| 27 | MSEL | Memory select |

## 52-Pin Miniflat

| No . | Symbol | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,4,6,13, \\ & 14,27,29, \\ & 35,40,45 \end{aligned}$ | NC | Not connected |
| 2, 50-52 | $\mathrm{P7}_{0}-\mathrm{P} 7_{3}$ | 1/0 port 7 |
| 3 | RESET | RESET input |
| 5,9 | CL1, CL2 | System clock inputs |
| 7 | $V_{D D}$ | Positive power supply |
| 10 | INT1 | External interrupt |
| $\begin{aligned} & 11,12, \\ & 15,16 \end{aligned}$ | $\begin{aligned} & \mathrm{PO}_{0} / \mathrm{INTO}, \\ & \mathrm{PO}_{1} / \mathrm{SCK}, \\ & \mathrm{PO}_{2} / \mathrm{SO}, \\ & \mathrm{PO}_{3} / \mathrm{SI} \\ & \hline \end{aligned}$ | Input port 0/external interrupt, serial I/0 interface |
| 17-20 | $\mathrm{P}_{6}-\mathrm{P} 6_{3}$ | 1/0 port 6 |
| 21-24 | $\mathrm{P5}_{0}-\mathrm{Pr}_{3}$ | 1/0 port 5 |
| $\begin{aligned} & 25,26 \\ & 28,30 \end{aligned}$ | $\mathrm{P}_{3}-\mathrm{P} 40$ | 1/0 port 4 |
| 31 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 32, 34 | X1, X2 | Crystal clock/external event input |
| 33 | $V_{\text {D }}$ | Positive power supply |
| 36-39 | $\begin{aligned} & \mathrm{P}_{0} / \overline{\mathrm{PSTB}}, \\ & \mathrm{P}_{1} / \mathrm{PTOUT}^{2}, \\ & \mathrm{P}_{2}, \mathrm{P}_{3} \end{aligned}$ | 4-bit output port 2/output strobe pulse, timer out F/F signal |
| 41-44 | $\mathrm{P1}_{0}-\mathrm{Pl}_{3}$ | 1/0 port 1 |
| 46-49 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | Output port 3 |

## Pin Functions

## $\mathrm{PO}_{0} / \mathrm{INTO}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$ [Port 0/ External Interrupt, Serial Interface]

4-bit input port/serial I/O interface. This port can be configured as a 4-bit parallel input port or as the 8-bit serial I/O interface under control of the serial mode select register. The serial input SI, serial output SO (active low), and the serial clock $\overline{S C K}$ (active low), used for synchronizing data transfer, make up the 8-bit serial I/O interface. Line $\mathrm{PO}_{0}$ is always shared with external interrupt INTO, a rising edge-triggered interrupt. If $\mathrm{PO}_{0} /$ INT0 is unused, it should be connected to $\mathrm{V}_{\mathrm{SS}}$. If $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}$, or $\mathrm{PO}_{3} / \mathrm{SI}$ are unused, connect them to $V_{S S}$ or $V_{D D}$.

## $\mathrm{P1}_{0}-\mathrm{P1}_{3}$ [Port 1]

4-bit input/three-state output port. Data output to port 1 is strobed in synchronization with a $\mathrm{P} 2_{0} / \overline{\mathrm{PSTB}}$ pulse. Connect unused pins to $V_{S S}$ or $V_{D D}$.

## P20/PSTB, P21/PTOUT, P22, P23 [Port 2]

4-bit latched three-state output port. Line $\mathrm{P}_{2}$ is shared with $\overline{\text { PSTB }}$, the port 1 output strobe pulse. Line $\mathrm{P} 2_{1}$ is shared with PTOUT, the timer out F/F signal. Leave unused pins open.

## $\mathrm{P}_{3}-\mathrm{P} 33$ [Port 3]

4-bit latched three-state output port. Leave unused pins open.

## P40-P43 [Port 4]

4-bit latched three-state output port. Can also perform 8-bit parallel I/O with port 5 . In input mode, connect unused pins to $V_{D D}$ or GND. In output mode, leave unused pins open.

## P53-P50 [Port 5]

4-bit input/latched three-state output port. This port also performs 8-bit parallel I/O with port 4 . In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## P63-P60 [Port 6]

4-bit input/latched three-state output port. The port 6 mode select register configures individual lines as inputs or outputs. In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## P70-P73 [Port 7]

4-bit input/latched three state output port. In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## X2, X1 [Crystal Clock/External Event Input]

For crystal clock operation, connect a crystal oscillator circuit to input X1 and output X2. For external event counting, input external event pulses to input $X 1$ while leaving output X2 open. If X1 is not used, leave it open. If $X 2$ is not used, connect it to ground.

## CL1, CL2 [System Clock Input]

Connect a $120 \mathrm{k} \Omega$ resistor across CL1 and CL2, and connect a 33 pF capacitor from CL1 to $\mathrm{V}_{\mathrm{SS}}$. Alternatively, connect an external clock source to CL1 and leave CL2 open. If CL1 is unused, connect it to $V_{S S}$.

## RESET [Reset]

A high level input to this pin initializes the $\mu$ PD7507/08 after power up.

## INT1 [Interrupt 1]

External rising edge-triggered interrupt. Connect to $V_{S S}$ if unused.

## VDD [Power Supply]

Positive power supply. Apply a single voltage in the range 2.7 to 6.0 V for proper operation.

## VSS [Ground]

Ground.

## Block Diagram



## Memory Map

Figure 1 shows the ROM memory map of the $\mu$ PD7507/08.

Figure 1. ROM Map


## Clock Control Circuit

The clock control circuit consists of a 4-bit clock mode register (bits $\mathrm{CM}_{1}$ and $\mathrm{CM}_{2}$ ), prescalers 1, 2, and 3, and a multiplexer. It takes the output of the system clock generator (CL) and count clock generator circuit (I). It also selects the clock source and divides the signal according to the setting in the clock mode register. It outputs the count pulse (CP) to the timer/event counter. Figure 2 shows the clock control circuit.

Table 2 lists the codes set in the clock mode register by the OP or OPL instruction to specify the count pulse frequency. Be sure to clear the high-order bits of the accumulator $\left(A_{3}, A_{2}\right)$ to zero before loading the clock mode register.

Table 2. Selecting the Count Pulse Frequency

| $\mathbf{C M}_{\mathbf{2}}$ | $\mathbf{C M}_{1}$ | $\mathbf{C M}$ | Frequency Selected |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $\mathrm{CL} / 256$ |
| 0 | 0 | 1 | $\mathrm{X} / 64$ |
| 0 | 1 | 0 | X |
| $\mathbf{0}$ | 1 | 1 | X |
| 1 | 0 | 0 | $\mathrm{CL} / 32$ |
| 1 | 0 | 1 | $\mathrm{X} / 8$ |
| 1 | 1 | 0 | Not used |
| 1 | 1 | 1 | Not used |


| CM3 | TOUT Signal |
| :--- | :--- |
| 0 | Disabled |
| 1 | Enabled |

Figure 2. Clock Control Circuit


## Timer/Event Counter

The timer/event counter consists of an 8-bit counter, an 8-bit modulo register, an 8-bit comparator, and a timer out flip-flop as shown in figure 3.

The 8-bit count register is a binary 8-bit up-counter which is incremented each time a count pulse is input. The TIMER instruction, a RESET signal, or an INTT coincidence signal clears it to 00 H .

The 8-bit modulo register determines the number of counts the count register holds. The TAMMOD instruction loads the contents of the modulo register. RESET sets the modulo register to FFH.

The 8-bit comparator compares the contents of the count register and the modulo register and outputs an INTT when they are equal.

Figure 3. Timer/Event Counter


## Serial Interface

The 8-bit serial interface allows the $\mu$ PD7507/08 to communicate with peripheral devices such as the $\mu$ PD7001 A/D converter, the $\mu$ PD7227 dot matrix LCD controller/driver, and other microprocessors or microcomputers. Figure 4 shows the serial interface.
The serial interface consists of an 8-bit shift register, a 3-bit $\overline{\text { SCK }}$ pulse counter, the SI input port, the SO output port, the $\overline{\text { SCK }}$ serial clock I/O port, and a 4-bit serial mode select register (MSR). The MSR selects serial I/O or port 0 operation.

Figure 4. Serial Interface


## Interrupts

The $\mu$ PD7507/08 has four vectored, prioritized interrupts. Two of these interrupts, INTT and INTS, are internally generated from the timer/event counter and serial interface, respectively. INTO and INT1 are externally generated. Table 3 is a summary of the four interrupts. Figure 5 is the block diagram.

Table 3. $\mu$ PD7507/08 Interrupts

| Source | Function | Location | Priority | ROM Vector Address |
| :--- | :--- | :--- | :---: | :---: |
| NTT | Coincidence in timer/event counter | Internal | 1 | 10 H |
| NTS | Transfer complete signal from serial interface | Internal | 2 | 20 H |
| NTO | INT0 pin |  | External | 2 |
| NT1 | INT1 pin | External | 3 | 20 H |

Figure 5. Interrupt Block Diagram


## System Clock and Timing Circuitry

Timing for the $\mu$ PD7507/08 is internally generated except for a frequency reference, which can be an RC circuit or an external clock source. Connect the frequency reference to the on-chip oscillator for the feedback phase shift required for oscillation. Figure 6 shows the connection for an RC circuit. Figure 7 shows the connection for an external clock source.

The internal oscillator generates a frequency in the range 60 kHz to 300 kHz depending on the frequency reference. For example, at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, an $83-\mathrm{k} \Omega$ resistor and a 33-pF capacitor generate a frequency of 200 kHz . The oscillation frequency is fed to the clock control circuit. It is divided by two and the resulting signal is fed to the CPU and serial interface as shown in figure 8.
Table 4 shows the operating status of the various logic blocks under the three power down-modes.

Figure 6. RC Circuit Connection


Figure 7. External Clock Source Connection


Figure 8. System Clock Circuitry


Table 4. Power-Down Operating Status

|  | Power-Down Mode |  |  |
| :--- | :--- | :--- | :--- |
| Logic Block | HALT | STOP | Data Retention Mode |
| System clock | (Note 1) | Disabled | Disabled |
| X2 | Normal | Normal | Disabled |
| CPU | Disabled | Disabled | Disabled |
| RAM | Data retained | Data retained | Data retained |
| Internal registers | Data retained | Data retained | Data retained |
| Timer/event counter | Normal | (Note 3) | Disabled |
| Serial interface | (Note 2) | (Note 2) | Disabled |
| INT0 | Normal | Normal | Disabled |
| NT1 | Normal | Disabled | Disabled |
| RESET | Normal | (Note 4) |  |

## Note:

(1) Supplied to timer/event counter but not to CPU or serial interface.
(2) Can function normally if the serial MSR is set to get the $\overline{\text { SCK }}$ signal externally or from the TOUT signal.
(3) Can function normally if the clock MSR is set to use X 1 as the source for the count pulse.
(4) To enter the data retention mode, raise RESET while $\mathrm{V}_{D D}$ is lowered. To end the data retention mode, raise RESET when $\mathrm{V}_{D D}$ is raised, then lower it. INTT, INTO, INTS or RESET releases the STOP mode. RESET or any interrupt releases the HALT mode.

## I/O Port Interfaces

Figure 9 shows the internal circuit configurations at the I/O ports.

Figure 9. Interface at Input/Output Ports


## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage temperature, TSTG | -65 to $+150^{\circ} \mathrm{C}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 V |
| All input and output voltages | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current high, $\mathrm{IOH}_{\mathrm{OH}}$ One pin All pins, total | $\begin{aligned} & -17 \mathrm{~mA} \\ & -30 \mathrm{~mA} \end{aligned}$ |
| Output current low, 10 L One pin Ports 1, 2, 3, 7 Ports 4, 5, 6 | 17 mA 25 mA 25 mA |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

## $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  | 15 | pF | $\mathrm{f}=1 \mathrm{MH}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  | 15 | pF | unmeasured pins returned to $V_{S S}$ |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  | 15 | pF |  |

## DC Characteristics

For $V_{D D}=2.5$ to 3.3 V (7507, 7508 only)
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{HH} 1}$ | 0.8 V DD |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{iH} 2}$ | $V_{\text {DD }}-0.3$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $V_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {LI } 1}$ | 0 |  | 0.2 V DD | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.3 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\text {OH }}$ | $V_{\text {DD }}-0.5$ |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-80 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=350 \mu \mathrm{~A}$ |
| Input leakage current, high | ILIH1 |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{1}=\mathrm{V}_{\text {D }}$ |
|  | $\mathrm{V}_{\mathrm{LIH} 2}$ |  |  | 10 | $\mu \mathrm{A}$ | CL1, X1 |
| Input leakage current, low | LliL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | $\mathrm{V}_{\text {LIL2 }}$ |  |  | -10 | $\mu \mathrm{A}$ | CL1, X1 |
| Output leakage current, high | LOH |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | ILOL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | $I_{\text {DD1 }}$ |  | 50 | 250 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% \text {; } \\ & \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  |  |  | 35 | 230 | $\mu \mathrm{A}$ | Normal operation, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$; $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  | $\mathrm{I}_{\text {D2 } 2}$ |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X1}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.2 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X1}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
|  | loddr |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode, $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## DC Characteristics (cont)

## For $V_{D D}=2.7$ to 6.0 V (75CGO8, $5 \mathrm{~V} \pm 10 \%$ )

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{\text {DD }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $V_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $V_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $V_{\text {IL1 }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.5 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  |  | V | $\mathrm{I}_{0 \mathrm{H}}=-1.0 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only |
|  |  | $V_{\text {DD }}-0.5$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}, 7507 / 08$ only |
|  | $\mathrm{V}_{0 \mathrm{H} 1}$ | $V_{\text {DD }}-1.0$ |  |  | V | $\mathrm{I}_{0 \mathrm{H}}=-1.0 \mathrm{~mA}, 75 \mathrm{CG} 08$ only |
|  | $\mathrm{V}_{0 \mathrm{H} 2}$ | $V_{D D}-0.75$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-5.0 \mathrm{~mA}, 75 \mathrm{CG} 08$ only |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.4 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} ; \mathrm{V}_{\text {DD }}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only |
|  |  |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}, 7507 / 08$ only |
|  |  |  |  | 0.4 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA}, 75 \mathrm{CG} 08$ only |
| Input current, high | $\mathrm{I}_{\mathrm{H}}$ |  |  | 300 | $\mu \mathrm{A}$ | $75 \mathrm{CG08}$ only, $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$, MSEL |
| input current, low | $1 / 2$ |  |  | -200 | $\mu \mathrm{A}$ | $75 \mathrm{CG08}$ only, $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{I}_{0}-1_{7}$ |
| Input leakage current, high | 'LIH1 |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, X1; $V_{1}=V_{D D}$ |
|  | $\mathrm{I}_{\text {LIH2 }}$ |  |  | 10 | $\mu \mathrm{A}$ | CL1, X1 |
| Input leakage current, low | LLIL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, X1; $\mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | LliL2 |  |  | -10 | $\mu \mathrm{A}$ | CL1, X1 |
| Output leakage current, high | $\mathrm{L}_{\mathrm{LOH}}$ |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
| Output leakage current, low | LoL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode, 7507/08 only |
| Supply current | $\mathrm{I}_{\text {D1 } 1}$ |  | 300 | 900 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=5 \mathrm{~V} \pm 10 \% \text {; } \\ & R=82 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  |  |  | 70 | 300 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=3 \mathrm{~V} \pm 10 \% ; \\ & \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%, 7507 / 08 \text { only } \end{aligned}$ |
|  | $\overline{\mathrm{IDD2}}$ |  | 1.0 | 20 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$, 7507/08 only |
|  |  |  | 2 | 20 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, 75CG08 only |
|  | $I_{\text {DDDR }}$ |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}, 7507 / 08$ only |

3

## AC Characteristics

For $V_{D D}=2.7$ to 6.0 V (75CG08, $5 \mathrm{~V} \pm 10 \%$ )
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symboi | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }^{\text {f CC }}$ | 150 | 200 | 240 | kHz | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \% ; \mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 | 100 | 120 | kHz | $\mathrm{V}_{D D}=3.0 \pm 10 \% ; \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1), 7507/08 only |
|  |  | 75 |  | 135 | kHz | $\mathrm{V}_{\mathrm{DD}}=3.0 \pm 10 \% ; \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1), $7507 / 08$ only |
|  | $f_{c}$ | 10 |  | 410 | kHz | CL1, external clock, $50 \%$ duty; <br> $V_{D D}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, 75CG08 only |
|  |  | 10 |  | 125 | kHz | CL1, external clock, $50 \%$ duty; $\mathrm{V}_{\text {DD }}=2.7 \mathrm{~V}, 7507 / 08$ only |
|  |  | 10 |  | 300 | kHz | CL1, external clock, 50\% duty; 75CG08 only |
| System clock rise and fall times | ${ }_{\text {t }}$, $\mathrm{t}_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{s}$ | CL1, external clock |
| System clock pulse width | ${ }^{\text {che }}, \mathrm{t}_{\mathrm{CL}}$ | 1.2 |  | 50 | $\mu \mathrm{S}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only |
|  |  | 4.0 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, 7507 / 08$ only |
|  |  | 1.5 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock, 75CG08 only |
|  |  | 1.2 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, 75 \mathrm{CG} 08$ only |
| Counter clock frequency | fxx | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | ${ }_{f} \mathrm{X}$ | 0 |  | 410 | kHz | X1, external pulse input; 50\% duty; $V_{D D}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only |
|  |  | 0 |  | 125 | kHz | X1, external pulse input, 50\% duty; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, 7507 / 08$ only |
|  |  | 0 |  | 300 | kHz | X 1 , external pulse input; $50 \%$ duty, 75CG08 only |
|  |  | 0 |  | 410 | kHz | X1, external pulse input; 50\% duty; $V_{D D}=5 \mathrm{~V}, 75 \mathrm{CG} 08$ only |
| Counter clock rise and fall times | $t_{\text {XR }}, t_{\text {PF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | X 1 , external pulse input |
| Counter clock pulse width | ${ }^{\text {XH, }}$, XXL | 1.2 |  |  | $\mu \mathrm{s}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only |
|  |  | 4.0 |  |  | $\mu \mathrm{s}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, 7507 / 08$ only |
|  |  | 1.5 |  |  | $\mu \mathrm{s}$ | $\mathrm{X1}$, external pulse input, 75CG08 only |
|  |  | 1.2 |  |  | $\mu \mathrm{s}$ | X1, external pulse input; $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, 75 \mathrm{CG} 08$ only |
| $\overline{\overline{\text { SCK}} \text { cycle time }}$ | $\mathrm{t}_{\text {KCY }}$ | 3.0 |  |  | $\mu \mathrm{S}$ | $\overline{\mathrm{S}} \overline{\mathrm{CK}}$ as input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only $5 \mathrm{~V} \pm 5 \%, 75 \mathrm{GG} 08$ only |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | $\overline{\mathrm{S}} \overline{\mathrm{CK}}$ as input, 7507/08 only |
|  |  | 4.9 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $\mathrm{V}_{D D}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only $5 \mathrm{~V} \pm 5 \%$, 75CG08 only |
|  |  | 16.0 |  |  | $\mu \mathrm{S}$ | STCK as output, 7507/08 only |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input, 75CG08 only |
|  |  | 6.7 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as output, 75CG08 only |
| $\overline{\text { SCK }}$ pulse width | $t_{K H}, t_{\text {KL }}$ | 1.3 |  |  | $\mu \mathrm{S}$ | $\overline{S C K}$ as input; $V_{D D}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only $5 \mathrm{~V} \pm 5 \%$, 75CG08 only |
|  |  | 4.0 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as input |

## Note:

(1) RC network at CL1 and CL2; $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## AC Characteristics (cont)

For $V_{D D}=2.7$ to 6.0 V (75CG08, 5 V $\pm 10 \%$ )
$T_{A}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\overline{S C K}}$ pulse width | $\mathrm{t}_{\text {KH, }} \mathrm{t}_{\mathrm{KL}}$ | 2.2 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output, $V_{D D}=4.5$ to $6.0 \mathrm{~V}, 7507 / 08$ only $5 \mathrm{~V} \pm 10 \%$ 75CG08 only |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output, 7507/08 only |
|  |  | 3.0 |  |  | $\mu \mathrm{S}$ | STK as output, 75CG08 only |
| SI setup time to $\overline{\text { SCK }} \uparrow$ | ${ }^{\text {S SIK }}$ | 300 |  |  | ns |  |
| SI hold time after $\overline{\text { SCK }} \dagger$ | $\mathrm{t}_{\text {KSI }}$ | 450 |  |  | ns |  |
| $\overline{\text { S0 delay time atter } \overline{\text { SCK }} \downarrow .}$ | $\mathrm{t}_{\text {KSO }}$ |  |  | 850 | ns | $\begin{aligned} & V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}, 7507 / 08 \text { only } \\ & 5 \mathrm{~V} \pm 10 \% 75 \mathrm{CG} 08 \text { only } \end{aligned}$ |
|  |  |  |  | 1200 | ns | 7507/08 only |
| Port 1 output setup time to $\overline{\text { PSTB } \uparrow}$ | tPST | $1 /(2 f \mathrm{cc}-800)$ |  |  | ns | $\begin{aligned} & V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}, 7507 / 08 \text { only } \\ & 5 \mathrm{~V} \pm 10 \% 75 \mathrm{G} 08 \text { only } \end{aligned}$ |
|  |  | 1/(2fcc - 2.0 ) |  |  | ns | 7507/08 only |
| Port 1 output setup time to $\overline{\text { PSTB }} \uparrow$ | $\mathrm{t}_{\text {STP }}$ | 100 |  |  | ns | $\begin{aligned} & V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}, 7507 / 08 \text { only } \\ & 5 \mathrm{~V} \pm 10 \% 75 \mathrm{CG} 08 \text { only } \end{aligned}$ |
|  |  | 100 |  |  | ns | 7507/08 only |
| $\overline{\text { PSTB pulse width }}$ | ${ }_{\text {t }}^{\text {STL }}$ | $1 /(2 f \mathrm{CC}-800)$ |  |  | ns | $\begin{aligned} & V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}, 7507 / 08 \text { only } \\ & 5 \mathrm{~V} \pm 10 \% 75 \mathrm{CG} 08 \text { only } \end{aligned}$ |
|  |  | 1/(2fcc-2.0) |  |  | ns | 7507/08 only |
| INTO pulse width |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $\mathrm{t}_{11 \mathrm{H}}, \mathrm{t}_{11 \mathrm{~L}}$ | $2 / \mathrm{f}_{\mathrm{CC}}$ |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | ${ }_{\text {t }}$ SRS | 0 |  |  | ns |  |
| RESET hold time | $t_{\text {HRS }}$ | 0 |  |  | ns |  |

## AC Characteristics (cont)

For $V_{D D}=2.5$ to 3.3 V (7507, 7508 only)
$T_{A}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }_{\mathrm{C} C}$ | 50 |  | 80 | kHz | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 50 | 64 | 77 | kHz | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} ; \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | ${ }_{\mathrm{f}} \mathrm{C}$ | 10 |  | 80 | kHz | CL1, external clock, $50 \%$ duty |
| System clock rise and fall time | ${ }^{t_{C R}}, \mathrm{t}_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }^{\text {che }}, \mathrm{t}_{\text {cL }}$ | 6.25 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock |
| Counter clock frequency | ${ }_{\text {fXX }}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | ${ }_{f} \mathrm{X}$ | 0 |  | 80 | kHz | X 1 , external pulse input, $50 \%$ duty |
| Counter clock rise and fall time | ${ }_{\text {tXR }}$, XXF |  |  | 0.2 | $\mu \mathrm{s}$ | X 1 , external pulse input |
| Counter clock pulse width | ${ }_{\text {txh, }} \mathrm{txL}$ | 6.25 |  |  | $\mu \mathrm{S}$ | X1, external pulse input |
| $\overline{\text { SCK }}$ cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 12.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 25.0 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\text { SCK }}$ pulse width | ${ }_{\text {KHH, }} \mathrm{t}_{\text {KL }}$ | 6.25 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as input |
|  |  | 11.5 |  |  | $\mu \mathrm{s}$ | $\stackrel{\widetilde{S C K}}{ }$ as output |
| SI setup time to $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {t }}$ IK | 1 |  |  | $\mu \mathrm{S}$ |  |
|  | $\mathrm{t}_{\mathrm{KSI}}$ | 1 |  |  | $\mu \mathrm{s}$ |  |
| S0 delay time after $\overline{\text { SCK }} \downarrow$ | $\mathrm{t}_{\text {KSO }}$ |  |  | 2 | $\mu \mathrm{s}$ |  |
| Port 1 output setup time to PSTB $\uparrow$ | ${ }_{\text {tPST }}$ | 1/(2f cc- 2.0$)$ |  |  | ns |  |
| Port 1 output hold time after $\overline{\text { PSTB }} \uparrow$ | $\mathrm{t}_{\text {STP }}$ | 100 |  |  | ns |  |
| PSTB pulse width | ${ }_{\text {tstL }}$ | 1/(2fcc-2.0) |  |  | ns |  |
| INTO pulse width | $\mathrm{t}_{10 \mathrm{H}, \mathrm{t}_{10 \mathrm{~L}} \mathrm{~L}}$ | 30 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $t_{11 H}, t_{111}$ | $2 / \mathrm{CC}$ |  |  | $\mu \mathrm{s}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 30 |  |  | $\mu \mathrm{s}$ |  |
| RESET setup time | ${ }^{\text {tSRS }}$ | 0 |  |  | ns |  |
| RESET hold time | $t_{\text {HRS }}$ | 0 |  |  | ns |  |

## Note:

(1) RC network at CL1 and CL2; $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Timing Waveforms

## Timing Measurement Points

| $V_{D D}=2.7$ to 6.0 V |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Test Points$0.7 \mathrm{~V}_{\mathrm{DD}}$ <br> $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
| $V_{D D}=2.5$ to 2.7 V |  |  |  |
|  | Test Points | $\begin{aligned} & 0.8 \mathrm{~V}_{\mathrm{DD}} \\ & 0.2 \mathrm{VDD} \end{aligned}$ |  |
| 83-003314A |  |  |  |

## Clocks



## Serial Interface



Output Strobe


## External Interrupts



## RESET



## Data Retention Mode



## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

fce vs TA

fx vs VDD

fcc vs $R$

fc vs VDD


Idd vs Vod


## Operating Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$




IOL vs VOL


## Description

The $\mu \mathrm{PD} 7507 \mathrm{H}$ and $\mu \mathrm{PD} 7508 \mathrm{H}$ are pin-compatible, high-speed ( 4.19 MHz ), 4-bit, single-chip CMOS microcomputers with the $\mu$ PD 7500 series architecture. The subroutine stack is implemented in RAM for greater nesting depth and flexibility.
Thirty-two I/O lines are organized into eight 4-bit ports: input port/serial interface port 0, output ports 2 and 3 , and $\mathrm{I} / \mathrm{O}$ ports $1,4,5,6$, and 7.

The $\mu$ PD7507H and $\mu$ PD7508H execute 92 instructions of the $\mu$ PD7500 series A instruction set with a $2.86-\mu \mathrm{s}$ instruction cycle time.
Maximum power consumption is $800 \mu \mathrm{~A}$ at 5 V and less in the HALT and STOP low-power modes.

The 75CG08H is a piggyback EPROM prototyping chip that is pin-compatible with 7507 H and 7508 H . A 2716 plugged into the top of the 75CG08H emulates the ROM of a 7507 H . A 2732 emulates the ROM of 7508 H . When emulating the 7507 H , the user must take care to use only the first 128 RAM locations. Although 7507H and 7508 H can operate over a range of 2.5 to 6.0 V , 75 CG 08 H is limited to $5 \mathrm{~V} \pm 10 \%$. Table 1 summarizes the differences among $7507 \mathrm{H}, 7508 \mathrm{H}$, and 75 CG 08 H

## Features

Single-chip microcomputerProgram ROM$-\mu$ PD7507H: $2048 \times 8$-bit
$-\mu$ PD7508H: $4096 \times 8$-bit
$-\mu$ PD75CG08H: piggyback EPROM
Data RAM

- $\mu$ PD7507H: $128 \times 4$-bit
- $\mu$ PD7508H: $224 \times 4$-bit
$-\mu$ PD75CG08H: $224 \times 4$-bit8 -bit timer/event counterFour 4-bit general purpose registersFour vectored, prioritized interruptsExecutes 92 instructions of 7500 series A instruction set$2.86-\mu \mathrm{s}$ instruction cycle/4.19-MHz external clockTwo standby modes32 I/O linesLED direct drive (ports 2-5; 16 lines)
Low power HALT and STOP modes


## Ordering Information

| Part No. | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :--- |
| $\mu$ PD7507HC | 40 -pin plastic DIP | 4.19 MHz |
| $\mu$ PD7507HCU | 40 -pin plastic shrink DIP | 4.19 MHz |
| $\mu$ PD7507HG-22 | 44-pin plastic miniflat | 4.19 MHz |
| $\mu$ PD7508HC | 40 -pin plastic DIP | 4.19 MHz |
| $\mu$ PD7508HCU | 40 -pin plastic shrink DIP | 4.19 MHz |
| $\mu$ PD7508HG-22 | 44 -pin plastic miniflat | 4.19 MHz |
| $\mu$ PD75CG08HE | 40 -pin ceramic piggyback DIP | 4.19 MHz |

## Pin Configurations

40-Pin Plastic DIP and Plastic Shrink DIP
¢OUT

## Pin Configurations (cont)

## 40-Pin Ceramic Piggyback DIP



## 44-Pin Plastic Miniflat



## Pin Identification

40-Pin DIP, Shrink DIP, and Piggyback DIP

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | $\phi_{\text {OUT }}$ | ${ }_{\mathrm{C} C} / 12$ square wave |
| 2-5 | $\begin{aligned} & \mathrm{P}_{2} / \overline{\mathrm{PSTB}} \\ & \mathrm{P}_{1} / \mathrm{PTOUT}_{1} \\ & \mathrm{P}_{2}, \mathrm{P}_{3} \end{aligned}$ | Output port 2/output strobe pulse, timer out F/F signal |
| 6-9 | $\mathrm{P1}_{0}-\mathrm{P1}_{3}$ | 1/0 port 1 |
| 10-13 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | Output port 3 |
| 14-17 | $\mathrm{P7}_{0}-\mathrm{P7}_{3}$ | 1/0 port 7 |
| 18 | RESET | RESET input |
| 19, 21 | CL1, CL2 | System clock inputs |
| 20 | $V_{\text {DD }}$ | Positive power supply |
| 22 | INT1 | External interrupt |
| 23-26 | $\begin{aligned} & \mathrm{PO}_{0} / \text { INTO }, \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{3} / \mathrm{SI} \end{aligned}$ | Input port 0/external interrupt, serial I/0 interface |
| 27-30 | $\mathrm{P}_{6}-\mathrm{P}_{3}$ | 1/0 port 6 |
| 31-34 | $\mathrm{P5}_{5}-\mathrm{PF}_{3}$ | 1/0 port 5 |
| 35-38 | $\mathrm{P}_{4}-\mathrm{P4}_{3}$ | 1/0 port 4 |
| 39 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 40 | EVENT | External event input port |

## 44-Pin Miniflat

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1,4 | $\mathrm{P1}_{0}-\mathrm{Pl}_{3}$ | 1/0 port 1 |
| 5-8 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | Port 3 output |
| $\begin{aligned} & 9,10 \\ & 13,14 \end{aligned}$ | $\mathrm{P}_{7}-\mathrm{P7}_{3}$ | 1/0 port 7 |
| 11-12 | NC | Not connected |
| 15 | RESET | RESET input |
| 16, 18 | CL1, CL2 | System clock inputs |
| 17 | $V_{\text {DD }}$ | Positive power supply |
| 19 | INT1 | External interrupt 1 |
| 20 | $\mathrm{P}_{0}$ /INT0 | Port 0 input/Interrupt 0 |
| 21 | $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$ | Port 0 input/Serial clock 1/0 |
| 22 | $\mathrm{PO}_{2} / \mathrm{SO}$ | Port 0 input/Serial output |
| 23 | NC | Not connected |
| 24 | $\mathrm{PO}_{3} / \mathrm{SI}$ | Port 0 input/Serial output |
| 25-28 | $\mathrm{P}_{6}-\mathrm{P} 6_{3}$ | 1/0 port 6 |
| 29-32 | $\mathrm{P5}_{5}-\mathrm{P5}_{3}$ | 1/0 port 5 |
| 33-36 | $\mathrm{P}_{4}-\mathrm{P4}_{3}$ | 1/0 port 4 |

## Pin Identification (cont)

## 44-Pin Miniflat (cont)

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 37 | V SS | Ground |
| 38 | EVENT | External event input |
| 39 | $\phi_{0 U T}$ | $\mathrm{f}_{\mathrm{CC}} / 12$ square wave |
| 40 | $\mathrm{P}_{2} / \overline{\mathrm{PSTB}}$ | Port 2 output/Output strobe pulse |
| 41 | $\mathrm{P}_{2} /$ /PTOUT | Port 2 output/Timer out F/F signal |
| 42,43 | $\mathrm{P}_{2}, \mathrm{P}_{3}$ | Port 2 output |
| 44 | NC | Not connected |

28-Pin EPROM Socket on Piggyback DIP

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 1,2 | NC | Not connected |
| $3-10$ | $A_{7}-A_{0}$ | Address bits 7-0 |
| $11-13$ | $I_{0}-I_{2}$ | Data bits $0-2$ |
| 14,22 | $V_{S S}$ | Ground |
| $15-19$ | $I_{3}-I_{7}$ | Data bits 3-7 |
| 20 | $\overline{C E}$ | Chip enable |
| 21,23 | A10, A11 | Address bits 10, 11 |
| 24,25 | A9, A8 | Address bits 9, 8 |
| 26,28 | $V_{\text {DD }}$ | Positive power supply |
| 27 | MSEL | Memory select |

## Pin Functions

## $\mathrm{PO}_{0} / \mathrm{INTO}_{1}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}$, [Port 0/External Interrupt, Serial Interface] $\mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$

4-bit input port/serial I/O interface. This port can be configured as a 4-bit parallel input port or as the 8-bit serial I/O interface under control of the serial mode select register. The serial input SI, serial output SO, and the serial clock $\overline{S C K}$ (active low) used for synchronizing data transfer make up the 8-bit serial I/O interface. Line $\mathrm{PO}_{0}$ is always shared with external interrupt INTO, a rising edge-triggered interrupt. If $\mathrm{PO}_{0} /$ INTO is unused, it should be connected to $\mathrm{V}_{\text {SS }}$. If $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}$, or $\mathrm{PO}_{2} / \mathrm{SI}$ are unused, connect them to $V_{S S}$ or $V_{D D}$.

## $\mathrm{P1}_{0}-\mathrm{P1} \mathbf{3}_{3}$ [Port 1]

4-bit input/three-state output port. Data output to port 1 is strobed in synchronization with a $\mathrm{P}_{2} / \overline{\text { PSTB }}$ pulse. Connect unused pins to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$.

## P2 $\mathbf{0}^{2} / \overline{\text { PSTB }}$, P2 $_{1} /$ PTOUT, $\mathbf{P 2}_{2}, \mathbf{P 2}_{3}$ [Port 2]

4-bit latched three-state output port. Line $\mathrm{P}_{2}$ is shared with PSTB, the port 1 output strobe pulse. Line $\mathrm{P} 2_{1}$ is shared with PTOUT, the timer out F/F signal. Leave unused pins open.

## $\mathrm{P3}_{0}-\mathrm{P}_{3}$ [Port 3]

4-bit latched three-state output port. Leave unused pins open.

## P4o-P43 [Port 4]

4-bit latched three-state output port. Can also perform 8 -bit parallel I/O with port 5 . In input mode, connect unused pins to $V_{D D}$ or GND. In output mode, leave unused pins open.

## $\mathrm{P5}_{3}-\mathrm{P} 5_{0}$ [Port 5]

4-bit input/latched three-state output port. This port also performs 8 -bit parallel $1 / \mathrm{O}$ with port 4 . In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## $\mathbf{P 6}_{3}$ - $\mathbf{P 6}_{0}$ [Port 6]

4-bit input/latched three-state output port. The port 6 mode select register configures individual lines as inputs or outputs. In input mode, connect unused pins to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. In output mode, leave unused pins open.

## $\mathrm{P7}_{\mathbf{0}}-\mathrm{P7}_{3}$ [Port 7]

4-bit input/latched three-state output port. In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## фOUT [Clock Out]

Outputs a square wave with frequency $f_{C C} / 12$.

## EVENT [External Event Input]

Pulses on this line are counted by the timer/event counter and an interrupt is generated when a predetermined count is reached.

## CL1, CL2 [System Clock Input]

The system clock can be generated by connecting a crystal or a ceramic resonator across CL1 and CL2 and capacitors from each side of the crystal to ground. Alternatively a clock signal can be input to CL1 and its invert to CL2. See figure 1.

## RESET [Reset]

A high level input to this pin initializes the $\mu \mathrm{PD} 7507 \mathrm{H} / 08 \mathrm{H}$ after power up.

## INT1 [Interrupt 1]

External rising edge-triggered interrupt. Connect to $V_{S S}$ if unused.

## VDD [Power Supply]

Positive power supply. Apply a single voltage in the range 2.7 to 6.0 V for proper operation.

Table 1. Features Comparison

|  | $\mu$ PD75CG08H | $\mu \mathrm{Pa7507H} / 7508 \mathrm{H}$ |
| :---: | :---: | :---: |
| Program memory | $2 \mathrm{~K} \times 8$ EPROM (2716) | $2 \mathrm{~K} \times 8$ masked ROM ( 7507 H ) |
|  | $4 \mathrm{~K} \times 8$ EPROM (2732) | $4 \mathrm{~K} \times 8$ masked ROM ( 7508 H ) |
| Data memory | $224 \times 4$ | $128 \times 4$ (7507H) |
|  |  | $224 \times 4$ (7508H) |
| Data retention mode | Use more current than 7507H, 7508 H | Yes |
| Power supply | $5 \mathrm{~V} \pm 10 \%$ | 2.7 to 6.0 V |
| Package types | 40-pin ceramic piggyback DIP | 40-pin plastic DIP 40-pin plastic shrink DIP 44-pin plastic miniflat |

## VSS [Ground]

## Ground.

## Block Diagram



Figure 1. System Clock Options


## Memory Map

Figure 2 shows the ROM program map of the $7507 \mathrm{H} / 7508 \mathrm{H}$.

## Clock Control Circuit

The clock control circuit consists of a 4-bit clock mode register (bits $\mathrm{CM}_{0}-\mathrm{CM}_{3}$ ), prescalers 1, 2, and 3, and a multiplexer. It takes the output of the system clock generator (CL) and external EVENT input. It also selects the clock source and divides the signal according to the setting in the clock mode register. It outputs the count pulse (CP) to the timer/event counter. Figure 3 shows the clock control circuit.

Table 2 lists the codes set in the clock mode register by the OP or OPL instruction to specify the count pulse frequency. Bit $\mathrm{CM}_{3}$ controls the timer out $\mathrm{F} / \mathrm{F}$; it is disabled when the bit is 0 and output when the bit is 1 .

Table 2. Selecting the Count Pulse Frequency

| $\mathbf{C M}_{2}$ | $\mathbf{C M}_{1}$ | $\mathbf{C M}_{0}$ | Frequency Selected |
| :--- | :---: | :--- | :--- |
| 0 | 0 | 0 | $\mathrm{f}_{\mathrm{CC}} / 1536(\mathrm{CL} / 256)$ |
| 0 | 0 | 1 | $\mathrm{f}_{\mathrm{CC}} / 512\left(\mathrm{f}_{\mathrm{CC}} / 8 \times 1 / 64\right)$ |
| 0 | 1 | 0 | EVENT input |
| 0 | 1 | 1 | Not used |
| 1 | 0 | 0 | $\mathrm{f}_{\mathrm{CC}} / 192(\mathrm{CL} / 32)$ |
| 1 | 0 | 1 | $\mathrm{f}_{\mathrm{CC}} / 64\left(\mathrm{f}_{\mathrm{CC}} / 8 \times 1 / 8\right)$ |
| 1 | 1 | 0 | Not used |
| 1 | 1 | 1 | Not used |

Figure 2. ROM Map


Figure 3. Clock Control Circuit


Instruction execution

## Timer/Event Counter

The timer/event counter consists of an 8-bit counter, an 8 -bit modulo register, an 8 -bit comparator, and a timer out flip flop as shown in figure 4.

The 8-bit count register is a binary 8-bit up counter, which is incremented each time a count pulse is input. The TIMER instruction, a RESET signal, or an INTT coincidence signal clears it to 00 H .

The 8-bit modulo register determines the number of counts the count register holds. The TAMMOD instruction loads the contents of the modulo register. RESET sets the modulo register to FFH.

The 8-bit comparator compares the contents of the count register and the modulo register and outputs an INTT one clock pulse after they are equal.

## Serial Interface

The 8-bit serial interface allows the $\mu \mathrm{PD} 7507 \mathrm{H} / 08 \mathrm{H}$ to communicate with peripheral devices such as the $\mu$ PD7001 A/D converter, the $\mu$ PD7227 dot matrix LCD controller/driver, and other microprocessors or microcomputers.

The serial interface consists of an 8-bit shift register, a 3-bit $\overline{\mathrm{SCK}}$ pulse counter, the SI input port, the SO output port, the $\overline{S C K}$ serial clock I/O port, and a 4-bit serial mode select register (MSR). The MSR selects serial I/O or port 0 operation.

## Interrupts

The $\mu$ PD7507H/08H has four vectored, prioritized interrupts. Two of these interrupts, INTT and INTS, are internally generated from the timer/event counter and serial interface, respectively. INTO and INT1 are externally generated. Table 3 is a summary of the four interrupts.

Table 3. $\mu$ PD7507H/08H Interrupts

| Source | Function | Location | Priority | ROM Vector Address |
| :--- | :--- | :--- | :--- | :---: |
| INTT | Coincidence in timer/event counter | Internal | 1 | 10H |
| INTS | Transfer complete signal from serial interface | Internal | 2 | 20H |
| INTO | INT0 pin | External | 2 | 20H |
| INT1 | INT1 pin | External | 3 | 30 H |

Figure 4. Timer/Event Counter


Figure 5. System Clock Circuitry


## System Clock and Timing Circuitry

There are four time bases available for the $\mu$ PD7507H/08H. Table 4 shows these bases and the frequencies generated.

The CPU clock is used by the CPU and serial interface. The system clock is used by the timer/event counter and the INT1 signal.

Table 4. $\mu$ PD7507H/08H Time Bases

| Base | Symbol | Frequency |
| :--- | :---: | :--- |
| System clock | CL | $1 / 6 \mathrm{fCC}(698 \mathrm{kHz} / 4.19 \mathrm{MHz})$ |
| CPU clock |  | $1 / 12 \mathrm{fCC}(349 \mathrm{kHz} / 4.19 \mathrm{MHz})$ |
| External clock | $\phi_{\text {OUT }}$ | $1 / 12 \mathrm{fCC}(349 \mathrm{kHz} / 4.19 \mathrm{MHz})$ |
| Timer/event <br> counter clock | - | $1 / 8 \mathrm{f} \mathrm{CC}(524 \mathrm{kHz} / 4.19 \mathrm{MHz})$ |

## 1/O Port Interfaces

Figure 6 shows the internal circuit configurations at the I/O ports.

FIgure 6. Interface at Input/Output Ports
(OO/INTO, INT1, PO3/SI, RESET, EVENT

## Absolute Maximum Ratings

| $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |
| :--- | ---: |
| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | -10 to $70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -65 to $150^{\circ} \mathrm{C}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 V |
| All input and output voltages | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current, high, $\mathrm{I}_{\mathrm{OH}}$ |  |
| One pin | -5 mA |
| All pins, total | -20 mA |
| Output current, low, $\mathrm{I}_{\mathrm{OL}}$ |  |
| One pin | 17 mA |
| Ports 6,7 | 20 mA |
| Total ports | 200 mA |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The
device is not meant to be operated under conditions outside the Absolute Maximum Ratings could cause permanent damage. The limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}$; |
| Output capacitance | $\mathrm{C}_{0}$ |  | 15 | pF | unmeasured pins returned to $V_{S S}$ |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  | 15 | pF |  |

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.7$ to $6.0 \mathrm{~V}(5 \mathrm{~V} \pm 10 \%$ for 75 CG 08 H$)$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, CL2 |
|  | $\mathrm{V}_{\mathrm{HH} 2}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V | CL1, CL2 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $V_{\text {DODR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {IL1 }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Except CL1, CL2 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.5 | V | CL1, CL2 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  |  | V | $\begin{aligned} & I_{O H}=-1.0 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 6.0 \mathrm{~V} \text {; except } \\ & \mathrm{A}_{11} / \mathrm{V}_{\mathrm{PP}} \end{aligned}$ |
|  |  | $\mathrm{V}_{\text {DD }}-0.5$ |  |  | V | $\mathrm{I}_{0 \mathrm{~L}}=-100 \mu \mathrm{~A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}-0.75$ |  |  | V | $\mathrm{A}_{11} / \mathrm{V}_{\mathrm{PP}} ; \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ ( $\mu$ PD75CG08H only) |
| Output voltage, low | $\mathrm{V}_{\text {OL }}$ |  | 0.5 | 1.5 | V | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V ; Ports 2-5 |
|  |  |  |  | 0.4 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V ; Ports 6-7 |
|  |  |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}$ |
| Input leakage current, high | LLIH1 |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, CL2; $V_{1}=V_{D D}$ |
|  | $\mathrm{ILIH2}^{\text {L }}$ |  |  | 20 | $\mu \mathrm{A}$ | CL1, CL2; $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, low | LliL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, CL2; $\mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | LLIL2 |  |  | -20 | $\mu \mathrm{A}$ | CL1, CL2; $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current, high | LOH |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
| Output leakage current, low | L LOL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $\mathrm{V}_{\text {DDDR }}$ | 2.0 |  | 6.0 | V | Data retention mode |
| Supply current | $\mathrm{I}_{\text {DD1 }}$ |  | $\begin{gathered} 900(1) \\ 1000(2) \end{gathered}$ | $\begin{aligned} & 3000 \text { (1) } \\ & 3000(2) \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | Normal operation, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V ; $\mathrm{f}=4.19 \mathrm{MHz}$ |
|  |  |  | 150 (2) | 700 (2) | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=2.7 \text { to } 3.3 \mathrm{~V} \text {; } \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
|  | IDD2 |  | $\begin{aligned} & 350 \text { (1) } \\ & 500 \text { (2) } \end{aligned}$ | $\begin{gathered} 800(1) \\ 1100(2) \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & \text { HALT mode, } \mathrm{XI}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 6.0 \mathrm{~V} \text {; } \\ & \mathrm{f}=4.19 \mathrm{MHz} \end{aligned}$ |
|  |  |  | 70 (2) | 180 (2) | $\mu \mathrm{A}$ | HALT mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V ; $\mathrm{f}=1 \mathrm{MHz}$ |
|  | IDD3 |  | 0.1 | 10 | $\mu \mathrm{A}$ | STOP mode |

## Note:

(1) Crystal oscillation; $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF}$.
(2) Ceramic oscillation; $\mathrm{C} 1=\mathrm{C} 2=30 \mathrm{pF}$.
$\mu$ PD7507H/08H

## AC Characteristics

$\underline{T_{A}=-10 \text { to }+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 6.0 \mathrm{~V}(5 \mathrm{~V} \pm 10 \% \text { for } 75 \mathrm{CGO8H})}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | $\mathrm{f}_{\mathrm{CY}}$ | 2.86 |  | 120 | kHz | $V_{\text {DD }}=4.5$ to 5.5 V |
|  |  | 6.7 |  | 120 | kHz |  |
| EVENT input frequency | $f_{E}$ | 0 |  | 700 | kHz | $V_{D D}=4.5$ to 6.0 V |
|  |  | 0 |  | 250 | kHz |  |
| EVENT input high | ${ }_{\text {teH }}$ | 0.7 |  |  | $\mu \mathrm{S}$ | $V_{D D}=4.5$ to 6.0 V |
| EVENT input low | $\mathrm{t}_{\mathrm{EL}}$ | 3.3 |  |  | $\mu \mathrm{S}$ |  |
| SCK cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 2.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 10 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 2.86 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 11 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\overline{S C K}}$ pulse width | $t_{K H}, t_{K L}$ | 1.1 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input; $V_{D D}=4.5$ to 6.0 V |
|  |  | 4.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 1.3 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 5.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| Sl setup time to $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {t }}^{\text {SIK }}$ | 300 |  |  | ns |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KSI}}$ | 450 |  |  | ns |  |
|  | $\mathrm{t}_{\mathrm{KSO}}$ |  |  | 850 | ns | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  |  |  | 1200 | ns |  |
| Port 1 output setup time to $\overline{\text { PSTB }} \uparrow$ | tPST | (Note 1) |  |  | ns | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | (Note 2) |  |  | ns |  |
| Port 1 output hold time after $\overline{\text { PSTB }} \uparrow$ | ${ }_{\text {t }}^{\text {STP }}$ | 80 |  |  | ns |  |
| $\overline{\text { PSTB pulse width }}$ | ${ }^{\text {t }}$ SWL | (Note 1) |  |  | ns | $V_{D D}=4.5$ to 6.0 V |
|  |  | (Note 2) |  |  | ns |  |
| INTO puise width | $\mathrm{t}_{10 \mathrm{H}} \mathrm{t}_{10 \mathrm{~L}}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $\mathrm{t}_{11 \mathrm{WH}}, \mathrm{t}_{11 \mathrm{WL}}$ | (Note 3) |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | ${ }^{\text {S SRS }}$ | 0 |  |  | ns |  |
| Clock stabilization time | $\mathrm{t}_{0 S}$ | 25 |  |  | ms | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |

## Note:

(1) $\left(3 \div f_{\mathrm{CC}}\right.$ or $\left.\mathrm{f}_{\mathrm{C}}\right)-350$.
(2) $\left(3 \div \mathrm{f}_{\mathrm{CC}}\right.$ or f C$)-1000$.
(3) $\mathrm{t}_{\mathrm{CY}}=12 \div \mathrm{fcc}$ or $\mathrm{f}_{\mathrm{C}}$.

## Timing Waveforms

## Clocks



83-003440A

## Timing Measurement Points



## Serial Interface



EVENT Input


## External Interrupts



Reset


STOP Mode


## Operating Characteristics (cont)

 $T_{A}=25^{\circ} \mathrm{C}$


3

Clock Frequency vs Supply Voltage


Supply Current vs Supply Voltage


Event Frequency vs Supply Voltage


Oscillator Frequency vs Supply Voltage


## Operating Characteristics (cont)

$$
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
$$





## Description

The $\mu$ PD7507S 4-bit, single-chip CMOS microcomputer has advanced fourth-generation architecture. It is a reduced version of the $\mu$ PD7507, with fewer I/O lines. The device can be operated as low as $\mathrm{V}_{\mathrm{DD}}=$ 2.2 V to minimize power consumption.

## Features

$\square$ Single-chip microcomputerCan operate on a single lithium batteryExecutes 91 instructions of $\mu$ PD7500 instruction set A$2048 \times 8$-bit program ROM$128 \times 4$-bit data RAMInterrupt capabilities

- Two external interrupts: INTO, INT1
- Two internal interrupts: INTT, INTS8 -bit timer/event counter8 -bit serial interfaceTwo standby modesData retention mode20 I/O linesInternal RC oscillation circuitryCrystal oscillation circuitry for count clockLow power consumptionSingle 2.2 to 6.0 V operating voltageCMOS technology


## Ordering Information

| Part No. | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7507SC | 28-pin plastic DIP | 410 kHz |
| $\mu$ PD7507SCT | 28-pin plastic shrink DIP | 410 kHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1, 25-27 | $\mathrm{P}_{4}-\mathrm{P}_{3}$ | $1 / 0$ port 4 |
| 2,3 | X2, X1 | Crystal clock/external event input |
| 4-7 | $\begin{aligned} & \mathrm{P}_{2}, \mathrm{P}_{1} / \text { PTOUT, } \\ & \mathrm{P}_{2}, \mathrm{P}_{3} \end{aligned}$ | Output port 2/timer out F/F signal |
| 8-11 | $\mathrm{P}_{3}-\mathrm{P} 3_{0}$ | Output port 3 |
| 12 | RESET | RESET input |
| 13, 15 | CL1, CL2 | System clock input |
| 14 | $V_{\text {DD }}$ | Positive power supply |
| 16 | INT1 | External interrupt |
| 17-20 | $\begin{aligned} & \mathrm{PO}_{0} / \mathrm{NTT0} \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{3} / \mathrm{SI} \\ & \hline \end{aligned}$ | Input port 0/external interrupt, serial $1 / 0$ interface |
| 21-24 | $\mathrm{P5}_{3}-\mathrm{P} 5_{0}$ | 1/0 port 5 |
| 28 | $\mathrm{V}_{\text {SS }}$ | Ground |

## Pin Functions

## $\mathrm{PO}_{0} / \mathbf{I N T O}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}$, [Port 0/External Interrupt, Serial Interface] $\mathrm{PO}_{2} / \mathbf{S O}, \mathrm{PO}_{3} / \mathbf{S I}$

4-bit input port/serial I/O interface. This port can be configured as a 4-bit parallel input port or as the 8-bit serial I/O interface under control of the serial mode select register. The serial input SI, serial output SO, and the serial clock $\overline{\text { SCK }}$ (active low) used for synchronizing data transfer make up the 8-bit serial I/O interface. Line $\mathrm{P} 0_{0}$ is always shared with external interrupt INTO, a rising-edge triggered interrupt. If $\mathrm{PO}_{0} /$ INT0 is unused, it should be connected to ground. If $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}$, or $\mathrm{PO}_{3} / \mathrm{SI}$ are unused, connect them to ground or $V_{D D}$.

## P2 ${ }_{\mathbf{0}}, \mathbf{P 2}_{\mathbf{1}} / \mathbf{P T O U T}, \mathbf{P 2}_{2}, \mathbf{P 2}_{\mathbf{3}}$ [Port 2]

4-bit latched three-state output port. Line $\mathrm{P} 2_{1}$ is shared with PTOUT, the timer out F/F signal. If any pins are unused, leave them open.

## $\mathbf{P 3}_{3}-\mathbf{P 3} \mathbf{3}_{\mathbf{0}}$ [Port 3]

4-bit latched three-state output port. Leave unused pins open.

## $\mathbf{P 4}_{3}-\mathbf{P 4} \mathbf{0}$ [Port 4]

4-bit input/latched three-state output port. This port, with port 5 , also performs 8 -bit parallel I/O. In input mode, connect unused pins to ground or $V_{D D}$. In output mode, leave unused pins open.

## $\mathrm{P5}_{3}$-P50 [Port 5]

4-bit input/latched three-state output port. This port, with port 4, also performs 8-bit parallel I/O. In input mode, connect unused pins to ground or $V_{D D}$. In output mode, leave unused pins open.

## X2, X1 [Crystal Clock/External Event Input]

Connect a crystal oscillator circuit to input X1 and output X2 for crystal clock operation. Alternatively, connect external event pulses to input X1 and leave output X2 open for external event counting. If X1 is not used, connect it to ground. If X2 is not used, leave it open.

## CL1, CL2 [System Clock Input]

Connect an $82-\mathrm{k} \Omega$ resistor across CL1 and CL2 and connect a 33-pF capacitor from CL1 to GND ( 200 kHz ). Alternatively, connect an external clock source to CL1 and leave CL2 open.

## INT1 [External Interrupt]

This is a rising edge-triggered interrupt.

## $\mathbf{V}_{\text {DD }}$ [Power Supply]

Positive power supply. Apply a single voltage in the range 2.2 to 6.0 V for proper operation.

## $\mathrm{V}_{\text {ss }}$ [Ground]

Ground.

## Block Diagram



## Memory Map

Figure 1 shows the program memory map of the $\mu$ PD7507S.

Figure 1. Program Memory Map


## Clock Control Circuit

The clock control circuit consists of a 4-bit clock mode register (bits $\mathrm{CM}_{0}-\mathrm{CM}_{3}$ ), prescalers 1, 2, and 3, and a multiplexer. It takes the output of the system clock generator (CL) and the count clock generator circuit (I). It also selects the clock source and divides the signal according to the setting in the clock mode register. It supplies the timer/event counter with the count pulse. Figure 2 shows the clock control circuit.

Table 1 lists the codes set in the clock mode register by the OP 12 and OPL instruction to specify the count pulse frequency. $\mathrm{CM}_{3}$ controls the timer out flip flop. When $\mathrm{CM}_{3}$ is 0 , the timer out $F / F$ is disabled; when $\mathrm{CM}_{3}$ is 1 , it is output. When you set the clock mode register with the OPL instruction, clear the high-order two bits of the accumulator.

Table 1. Selecting the Count Pulse Frequency

| $\mathrm{CM}_{\mathbf{2}}$ | $\mathrm{CM}_{\mathbf{1}}$ | $\mathbf{C M}_{\mathbf{0}}$ | Frequency Selected |
| :--- | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{CL} / 256$ |
| 0 | 0 | 1 | $\mathrm{X} / 64$ |
| 0 | 1 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | 0 | $\mathrm{CL} / 32$ |
| 1 | 0 | 1 | $\mathrm{X} / 8$ |
| 1 | 1 | 0 | Not used |
| 1 | 1 | 1 | Not used |


| $\mathrm{CM}_{\mathbf{3}}$ | Timer F/F Output |
| :--- | :--- |
| 0 | Disabied |
| 1 | Output |

Figure 2. Clock Control Circuit


## Timer/Event Counter

The timer/event counter consists of an 8-bit counter, an 8 -bit modulo register, an 8 -bit comparator, and a timer-out flip-flop as shown in figure 3.

The 8-bit counter is a binary up-counter which is incremented each time a count pulse is input. The TIMER instruction, an INTT coincidence signal, or a RESET signal clears it to 00 H . The 8-bit modulo register determines the number of counts the count register holds. The TAMMOD instruction loads the modulo register. RESET sets the modulo register to FFH.

The 8-bit comparator compares the contents of the count register to the modulo register and outputs a coincidence signal when these are equal.

Figure 3. Timer/Event Counter


## Serial Interface

The 8-bit serial interface allows the $\mu$ PD7507S to communicate with peripheral devices such as the $\mu$ PD7001 A/D convertor, the $\mu$ PD7227 dot matrix LCD controller/driver, and other microprocessors or microcomputers. Figure 4 shows the serial interface.

The serial interface consists of an 8-bit shift register, a 3-bit SCK pulse counter, the SI input port, the SO output port, the $\overline{\mathrm{SCK}}$ serial clock I/O port, and a 4-bit serial mode select register (MSR). The MSR selects serial I/O or port 0 operation.

Figure 4. Serial Interface


## Interrupts

The $\mu$ PD7507S has four vectored, prioritized interrupts. Two of these interrupts, INTT and INTS, are internally generated from the timer/event counter and serial interface, respectively. INT0 and INT1 are externally generated. Table 2 is a summary of the four interrupts. Figure 5 is the block diagram.

## System Clock and Timing Circuitry

Timing generation for the $\mu$ PD7507S is internally generated except for a frequency reference, which can be an RC circuit or an external clock source. Connect the frequency reference to the on-chip oscillator for the feedback and phase shift required for oscillation. Figures 6 to 9 show the connections for count clocks and system clocks.

Table 3 shows the operating status of the various logic blocks under the three power-down modes.

Table 2. $\mu$ PD7507S Interrupts

| Source | Function | Location | Priority | ROM Vector Address |
| :--- | :--- | :--- | :--- | :---: |
| INTT | Coincidence in timer/event counter | Internal | 1 | 10 H |
| INTS | Transfer complete signal from serial interface | Internal | 2 | 20 H |
| INT0 | INT0 pin | External | 2 | 20 H |
| INT1 | INT1 pin | External | 3 | 30 H |

Figure 5. Interrupt Block Diagram


Figure 6. Count Clock, Crystal Oscillator


Figure 7. Count Clock, External Source


Figure 8. System Clock, RC Oscillation


Figure 9. System Clock, External Source


Table 3. Power-Down Operating Status

|  | Power Down Mode |  |  |
| :--- | :--- | :--- | :--- |
| Logic Block | HALT | STOP | Data Retention |
| System clock | (1) | Disabled | Disabled |
| X2 | Normal | Normal | Disabled |
| CPU | Disabled | Disabled | Disabled |
| RAM | Data retained | Data retained | Data retained |
| Internal registers | Data retained | Data retained | Data retained |
| Timer/event counter | Normal | $(3)$ | Disabled |
| Serial interface | $(2)$ | $(2)$ | Disabled |
| INT0 | Normal | Normal | Disabled |
| INT1 | Normal | Disabled | Disabled |
| RESET | Normal | Normal | (4) |

## Note:

(1) Supplied to timer/event counter but not to CPU or serial interface.
(2) Can function normally if the MSR is set to get the $\overline{S C K}$ signal externally or from the TOUT signal.
(3) Can function normally if the clock MSR is set to use X 1 as the source for the count pulse.
(4) To enter the data retention mode, raise RESET while $V_{D D}$ is lowered. To end the data retention mode, raise RESET when $V_{D D}$ is raised, then lower it. INTT, INTO, INTS or RESET releases the STOP mode. RESET or any interrupt releases the HALT mode.

## 1/O Port Interfaces

Figure 10 shows the configurations at the I/O ports.
Figure 10. Input/Output Port Interfaces


Absolute Maximum Ratings

| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage temperature, TSTG | -6.5 to $+150^{\circ} \mathrm{C}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 V |
| Input voltage, $\mathrm{V}_{1}$ | -0.3 to $\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.3 to $\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}$ |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ |  |
| One pin | -17 mA |
| Total, all pins | -34 mA |
| Output current low, 10L |  |
| One pin | 17 mA |
| Total, all pins |  |
| Ports P2, P3, and P43 | 25 mA |
| Ports P5 and $\mathrm{P}_{40}-\mathrm{P} 42$ | 25 mA |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Typ Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}$; |
| Output capacitance | $\mathrm{C}_{0}$ | 15 | pF | unmeasured pins returned to $\mathrm{V}_{\mathrm{SS}}$ |
| 1/0 capacitance | $\mathrm{Cl}_{10}$ | 15 | pF |  |

## DC Characteristics

## For $V_{D D}=2.7$ to 6.0 V

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{HH} 2}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\mathrm{V}_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {IL } 1}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{IL} 2}$ | 0 |  | 0.5 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | $V_{D D}-0.5$ |  |  | V | $\mathrm{IOL}=-100 \mu \mathrm{~A}$ |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.4 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}$ |
| Input leakage current, high | ILH 1 |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, $\mathrm{X1}^{1} \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
|  | LILH2 |  |  | 10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X1} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{D}}$ |
| Input leakage current, low | LLIL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, $\mathrm{X} 1 ; \mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | lill2 |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{CL1}, \mathrm{X} 1 ; \mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current, high | $\mathrm{L}_{\mathrm{LOH}}$ |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | LoL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | ${ }^{\text {d D } 1}$ |  | 300 | 900 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}=5 \mathrm{~V} \pm 10 \% ; \mathrm{R}=82 \\ & \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  |  |  | 70 | 300 | $\mu \mathrm{A}$ | Normal operation, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% ; \mathrm{R}=160$ $\mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  | $\mathrm{I}_{\mathrm{DD2}}$ |  | 1 | 20 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, X1 $=0 \mathrm{~V}$ |
|  | IDDDR |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## DC Characteristics (cont)

$V_{D D}=2.2$ to 3.3 V
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $V_{D D}-0.1$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $V_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, Iow | $\mathrm{V}_{\text {IL1 }}$ | 0 |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V | Except CL1, X1 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.2 | V | CL1, X1 |
| Output voltage, high | $\mathrm{V}_{\text {OH }}$ | $V_{\text {DD }}-0.5$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-80 \mu \mathrm{~A}$ |
| Output voltage, Iow | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.5 | V | $\mathrm{I}_{0 \mathrm{~L}}=350 \mu \mathrm{~A}$ |
| Input leakage current, high | Lilit |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, X1; $V_{1}=V_{D D}$ |
|  | LIH2 |  |  | 10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X} 1 ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, low | LliL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, $\mathrm{X} 1 ; \mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | ILIL2 |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{CL1}, \mathrm{X} 1 ; \mathrm{V}_{1}=0 \mathrm{~V}$ |
| Output leakage current, high | LLOH |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current, low | ILOL |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$ |
| Supply voltage | $\mathrm{V}_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | $l_{\text {DD1 }}$ |  | 50 | 200 | $\mu \mathrm{A}$ | Normal operation, $\mathrm{R}=270 \mathrm{k} \Omega \pm 2 \%$, $\mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  |  |  | 30 | 100 | $\mu \mathrm{A}$ | Normal operation, $\mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$; $\mathrm{R}=270 \mathrm{k} \Omega \pm 2 \%, \mathrm{C}=33 \mathrm{pF} \pm 5 \%$ |
|  | IDD2 |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V}$ |
|  |  |  | 0.2 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{X} 1=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ |
|  | IDDDR |  | 0.2 | 10 | $\mu \mathrm{A}$ | Data retention mode, $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |

## AC Characteristics

For $V_{D D}=2.7$ to 6.0 Volts
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }_{f} \mathrm{CC}$ | 150 | 200 | 240 | kHz | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V} \pm 10 \% ; \mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 | 100 | 120 | kHz | $V_{D D}=3 \mathrm{~V} \pm 10 \% ; \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 75 |  | 135 | kHz | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | ${ }_{\text {f }}$ | 10 |  | 410 | kHz | CL1, external clock, $50 \%$ duty; $V_{D D}=4.5$ to 6.0 V |
|  |  | 10 |  | 125 | kHz | CL1, external clock, $50 \%$ duty; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| System clock rise and fall time | $t_{\text {cr }}, t_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }^{\text {CHH }}$, $\mathrm{t}_{\mathrm{CL}}$ | 1.2 |  | 50 | $\mu \mathrm{S}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  | 50 | $\mu \mathrm{S}$ | CL1, external clock; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| Counter clock frequency | ${ }^{\text {fx }}$ ( | 20 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | ${ }^{\text {f }}$ x | 0 |  | 410 | kHz | X1, external pulse input, $50 \%$ duty; $\mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 6.0 \mathrm{~V}$ |
|  |  | 0 |  | 125 | kHz | X 1 , external pulse input, $50 \%$ duty; $V_{D D}=2.7 \mathrm{~V}$ |
| Counter clock rise and fall time | ${ }_{\text {t }}^{\text {XR }}$, $\mathrm{t}_{\text {XF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | $\mathrm{X1}$, external pulse input |
| Counter clock pulse width | ${ }_{\text {thH }}, \mathrm{txL}^{\text {l }}$ | 1.2 |  |  | $\mu \mathrm{S}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  |  | $\mu \mathrm{s}$ | X 1 , external pulse input; $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| $\overline{\overline{\text { SCK}}}$ cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 3.0 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as input; $V_{D D}=4.5$ to 6.0 V |
|  |  | 4.9 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $V_{D D}=4.5$ to 6.0 V |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 16.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\overline{\text { SCK }}}$ pulse width | $\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}$ | 1.3 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input; $V_{D D}=4.5$ to 6.0 V |
|  |  | 2.2 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | $\overline{\overline{S C K}}$ as output |
| Sl setup time to $\overline{\mathrm{SCK}} \uparrow$ | ${ }_{\text {t }}$ IK | 300 |  |  | ns |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KSI}}$ | 450 |  |  | ns |  |
| S0 delay time after $\overline{\text { SCK }} \downarrow$ | $\mathrm{t}_{\mathrm{KSO}}$ |  |  | 850 | ns | $V_{\text {DD }}=4.5 \mathrm{~V}$ to 6.0 V |
|  |  |  |  | 1200 | ns |  |
| INT0 pulse width | $\mathrm{t}_{10 \mathrm{H}}, \mathrm{t}_{10 \mathrm{~L}}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $\mathrm{t}_{\text {ITH }}, \mathrm{t}_{\text {ITL }}$ | 2/f |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | ${ }_{\text {t }}^{\text {RRS }}$ | 0 |  |  | ns |  |
| RESET hold time | ${ }^{\text {thens }}$ | 0 |  |  | ns |  |

## Note:

(1) RC network at CL 1 and $\mathrm{CL} 2 ; \mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leqq 60 \mathrm{ppm}$.

## AC Characteristics (cont)

## For $V_{D D}=2.2$ to 3.3 V

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }^{\mathrm{f} C \mathrm{C}}$ | 40 | 60 | 70 | kHz | $\mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  |  | 43 | 55 | 65 | kHz | $\mathrm{V}_{\text {DD }}=2.2 \mathrm{~V} ; \mathrm{R}=240 \mathrm{k} \Omega \pm 2 \%$ (Note 1) |
|  | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 80 | kHz | CL1, external clock, $50 \%$ duty |
| System clock rise and fall time | $\mathrm{t}_{\text {CR }}, \mathrm{t}_{\text {CF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }_{\text {the }}, \mathrm{t}_{\mathrm{CL}}$ | 6.1 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock |
| Counter clock frequency | ${ }_{\text {fxx }}$ | 20 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | $f_{X}$ | 0 |  | 80 | kHz | X 1 , external pulse input, $50 \%$ duty |
| Counter clock rise and fall time | ${ }_{\text {txR }}$, txF |  |  | 0.2 | $\mu \mathrm{S}$ | X 1 , external pulse input |
| Counter clock pulse width | ${ }_{\text {thH }}, \mathrm{tXL}$ | 6.1 |  |  | $\mu \mathrm{s}$ | X1, external pulse input |
| $\overline{\overline{S C K}}$ cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 12.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 25 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\overline{S C K}}$ pulse width | $\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}$ | 6.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  |  | 11.5 |  |  | $\mu \mathrm{s}$ | $\overline{\text { SCK }}$ as output |
| SI setup time to $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\text {SIK }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KSI}}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| S0 delay time after $\overline{\text { SCK }}$. | $\mathrm{t}_{\mathrm{KSO}}$ |  |  | 2 | $\mu \mathrm{S}$ |  |
| INT0 pulse width | $\mathrm{t}_{10 \mathrm{H}, \mathrm{t}_{\text {IOL }}}$ | 30 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $\mathrm{t}_{11 \mathrm{H}}, \mathrm{t}_{11 \mathrm{~L}}$ | 2/f |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 30 |  |  | $\mu \mathrm{s}$ |  |
| RESET setup time | tSRS | 0 |  |  | ns |  |
| RESET hoid time | thrs | 0 |  |  | ns |  |

## Note:

(1) RC network at CL1 and CL2; C $=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Recommended R and C Values for System Clock Oscillation Circuit

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Supply <br> Voltage Range | Recommended <br> Values (Note 1) | Frequency Range |
| :--- | :--- | :--- |
| 4.5 to 0.0 V | $\mathrm{R}=82 \mathrm{k} \Omega \pm 2 \%$ | 150 to 250 kHz, <br> 200 kHz typical |
| 2.7 to 3.3 V | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ | 75 to 120 kHz, <br> 100 kHz typical |
| 2.7 to 6.0 V | $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$ | 75 to 135 kHz |
| 2.2 to 3.3 V | $\mathrm{R}=270 \mathrm{k} \Omega \pm 2 \%$ | 40 to 70 kHz |
| 2.2 V | $\mathrm{R}=270 \mathrm{k} \Omega \pm 2 \%$ | 43 to 65 kHz |

## Note:

(1) $\mathrm{C}=33 \mathrm{pF} \pm 5 \%,\left|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right| \leq 60 \mathrm{ppm}$.

## Timing Waveforms

## Timing Test Points



## Clocks



83-003315A

## Serial Interface



External Interrupts


RESET


Data Retention Mode


## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

fcc vs R

fcc vs TA


## Operating Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$




IOL vs Vol


## Description

The $\mu$ PD7508A 4-bit, single-chip CMOS microcomputer has advanced fourth-generation architecture. It is identical to the $\mu$ PD7508 except for a smaller RAM and 16 lines of vacuum fluorescent display FIP drive capability. It contains a $4096 \times 8$-bit ROM and a $208 \times 4$-bit RAM.

The $\mu$ PD7508A contains four 4-bit general purpose registers outside RAM. The subroutine stack is implemented in RAM for greater nesting depth and flexibility. The $\mu$ PD7508A executes 92 instructions of the $\mu$ PD7500 series instruction set A with a $10-\mu$ s cycle time.

The $\mu$ PD7508A has two external and two internal edgetriggered hardware vectored interrupts. It also contains an 8-bit timer/event counter and an 8-bit serial interface to reduce software requirements. Ports 3-6 can be pulled to -35 V to drive vacuum fluorescent displays. CMOS technology allows the use of a single 2.7 V to 6.0 V power supply with a maximum current consumption of $900 \mu \mathrm{~A}$. This is even lower in the HALT and STOP standby modes.

## Features

Single-chip microcomputerExecutes 92 instructions of $\mu$ PD7500 instruction set $A$Instruction cycle:- $10 \mu \mathrm{~s} / 200 \mathrm{kHz}$ (5 V internal)
$-5 \mu \mathrm{~s} / 400 \mathrm{kHz}$ (5 V external)$4096 \times 8$-bit program ROM$208 \times 4$-bit data RAMInterrupt capabilities
- Two external interrupts: INTO, INT1
- Two internal interrupts: INTT, INTS8-bit timer/event counter8-bit serial interfaceTwo standby modesData retention mode32 I/O linesFour high-voltage ( 40 V ) portsTwo high-current ( 8 mA ) portsInternal RC oscillation circuitryCrystal oscillation circuitry for count clockLow power consumptionSingle 2.7 to 6.0 V operating voltage
CMOS technology


## Ordering Information

| Part No. | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7508AC | 40 -pin plastic DIP | 400 kHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1,40 | X2, X1 | Crystal clock/external event input port |
| 2-5 | $\begin{aligned} & \mathrm{P}_{2} / \overline{\mathrm{PSTB}} \\ & \mathrm{P}_{1} / \mathrm{PTOUT}^{2} \\ & \mathrm{P}_{2}, \mathrm{P}_{3} \\ & \hline \end{aligned}$ | Output port 2/output strobe pulse, timer out F/F signal |
| 6-9 | $\mathrm{P1}_{0}-\mathrm{Pl}_{3}$ | 1/0 port 1 |
| 10-13 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | Output port 3 |
| 14-17 | $\mathrm{P7}_{0}-\mathrm{P7}_{3}$ | 1/0 port 7 |
| 18 " | RESET | RESET input |
| 19, 21 | CL1, CL2 | System clock inputs |
| 20 | $\mathrm{V}_{\mathrm{DD}}$ | Positive power supply |
| 22 | INT1 | External interrupt |
| 23-26 | $\begin{aligned} & \mathrm{PO}_{0} / \mathrm{INTO}, \\ & \mathrm{PO}_{1} / \mathrm{SCK}, \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{3} / \mathrm{SI} \\ & \hline \end{aligned}$ | Input port $0 /$ external interrupt, serial I/0 interface |
| 27-30 | $\mathrm{P}_{6}-\mathrm{P}_{3}$ | 1/0 port 6 |
| 31-34 | $\mathrm{P}_{50}-\mathrm{P}_{5}$ | 1/0 port 5 |
| 35-38 | $\mathrm{P4}_{3}-\mathrm{P}_{4}$ | 1/0 port 4 |
| 39 | $V_{S S}$ | Ground |

FIP is the registered trademark for NEC's fluorescent indicator panel (vacuum fluorescent display).

## Pin Functions

$\mathrm{PO}_{0} / \mathbf{I N T O}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}$, [Port 0/External Interrupt, Serial Interface] $\mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$

4-bit input port/serial I/O interface. This port can be configured as a 4-bit parallel input port or as the 8-bit serial I/O interface under control of the serial-mode select register. The serial input SI, serial output SO (active low), and the serial clock $\overline{\mathrm{SCK}}$ (active low) used for synchronizing data transfer make up the 8-bit serial $\mathrm{I} / \mathrm{O}$ interface. Line $\mathrm{PO}_{0}$ is always shared with external interrupt INTO, a rising edge-triggered interrupt. If $\mathrm{PO}_{0}$ /INT0 is unused, it should be connected to $\mathrm{V}_{\mathrm{SS}}$. If $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}$, or $\mathrm{PO}_{3} / \mathrm{SI}$ are unused, connect them to $V_{S S}$ or $V_{D D}$.

## $\mathrm{P}_{0}-\mathrm{P1}_{3}$ [Port 1]

4-bit input/three-state output port. Data output to port 1 is strobed in synchronization with a $\mathrm{P} 2_{0} / \overline{\mathrm{PSTB}}$ pulse. Connect unused pins to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$.

## P20/ $/ \overline{\text { PSTB }}, \mathrm{P}_{2} /$ /PTOUT, $\mathbf{P 2}_{2}, \mathrm{P}_{3}$ [Port 2]

4-bit latched three-state output port. Line $P 2_{0}$ is shared with $\overline{\mathrm{PSTB}}$, the port 1 output strobe pulse. Line $\mathrm{P} 2_{1}$ is shared with PTOUT, the timer out F/F signal. Leave unused pins open.

## $\mathrm{P3}_{0}-\mathrm{P}_{3}$ [Port 3]

4-bit latched three-state output port. Leave unused pins open.

## $\mathrm{P4}_{0}-\mathrm{P4}_{3}$ [Port 4]

4-bit latched three-state output port. Can also perform 8 -bit parallel I/O with port 5. In input mode, connect unused pins to $V_{D D}$ or GND. In output mode, leave unused pins open.

## P53-P50 [Port 5]

4-bit input/latched three-state output port. This port also performs 8 -bit parallel I/O with port 4 . In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## P63-P60 [Port 6]

4-bit input/latched three-state output port. The port 6 mode select register configures individual lines as inputs or outputs. In input mode, connect unused pins to $V_{S S}$ or $V_{D D}$. In output mode, leave unused pins open.

## P70-P73 ${ }_{3}$ [Port 7]

4-bit input/latched three-state output port. In input mode, connect unused pins to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. In output mode, leave unused pins open.

## X2, X1 [Crystal Clock/External Event Input]

For crystal clock operation, connect a crystal oscillator circuit to input X1 and output X2. For external event counting, input external event pulses to input $X 1$ while leaving output X 2 open. If X 1 is not used, leave it open. If $X 2$ is not used, connect it to ground.

## CL1, CL2 [System Clock Input]

Connect an $82 \mathrm{k} \Omega$ resistor across CL1 and CL2, and connect a 33 pF capacitor from CL1 to $\mathrm{V}_{\mathrm{SS}}(200 \mathrm{kHz})$. Alternatively, connect an external clock source to CL1 and leave CL2 open. If CL1 is not used, connect it to $V_{\text {SS }}$.

## RESET [Reset]

A high level input to this pin initializes the $\mu$ PD7508A after power up.

## INT1 [Interrupt 1]

External rising edge-triggered interrupt. Connect to $V_{S S}$ if unused.

## VDD [Power Supply]

Positive power supply. Apply a single voltage in the range 2.7 to 6.0 V for proper operation.

## VSS [Ground]

Ground.
$\mu$ PD7508A

## Block Diagram



## Functional Description

## Program Memory

Figure 1 is a map of the $4096 \times 8$-bit program ROM.

Figure 1. Program Memory Map


## Clock Control Circuit

The clock control circuit (figure 2) consists of a 4-bit clock mode register (bits $\mathrm{CM}_{1}$ and $\mathrm{CM}_{2}$ ), prescalers 1 , 2 , and 3 , and a multiplexer. It takes the output of the system clock generator (CL) and count clock generator circuit (I). It also selects the clock source and divides the signal according to the setting in the clock mode register. It outputs the count pulse (CP) to the timer/event counter.

Table 1 lists the codes set in the clock mode register by the OP or OPL instruction to specify the count pulse frequency. Bit CM3 controls the timer out $F / F$; it is disabled when the bit is 0 and output when the bit is 1. When you set the clock mode register with the OP or OPL instruction, clear the high-order two bits of the accumulator.

Table 1. Selecting the Count Pulse Frequency

| $\mathbf{C M}_{\mathbf{2}}$ | $\mathbf{C M}_{\mathbf{1}}$ | $\mathbf{C M}_{\mathbf{0}}$ | Frequency Selected |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathrm{CL} / 256$ |
| 0 | 0 | 1 | $\mathrm{X} / 64$ |
| 0 | 1 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | 0 | $\mathrm{CL} / 32$ |
| 1 | 0 | 1 | $\mathrm{X} / 8$ |
| 1 | 1 | 0 | Not used |
| 1 | 1 | 1 | Not used |


| $\mathrm{CM}_{3}$ | Timer F/F Signal |
| :---: | :---: |
| 0 | Enabled |
| 1 | Disabled |

Figure 2. Clock Control Circuit


## Timer/Event Counter

The timer/event counter consists of an 8-bit counter, an 8-bit modulo register, an 8-bit comparator, and a timer out flip flop, as shown in figure 3.

The 8-bit count register is a binary 8-bit up counter which is incremented each time a count pulse is input. The TIMER instruction, a RESET signal, or an INTT coincidence signal clears it to 00 H .

The 8-bit modulo register determines the number of counts the count register holds. The TAMMOD instruction loads the contents of the modulo register. RESET sets the modulo register to FFH.

The 8-bit comparator compares the contents of the count register and those of the modulo register and outputs an INTT when they are equal.

Figure 3. Timer/Event Counter


## Serial Interface

The 8-bit serial interface allows the $\mu$ PD7508A to communicate with peripheral devices such as the $\mu$ PD7001 A/D converter, the $\mu$ PD7227 dot matrix LCD controller/driver, and other microprocessors or microcomputers. Figure 4 shows the serial interface.
The serial interface consists of an 8 -bit shift register, a 3 -bit $\overline{\text { SCK }}$ pulse counter, the SI input port, the SO output port, the $\overline{\text { SCK }}$ serial clock I/O port, and a 4 -bit serial mode select register (MSR). The MSR selects serial I/O or port 0 operation.

Figure 4. Serial Interface


## Interrupts

The $\mu$ PD7508A has four vectored, prioritized interrupts. Two of these interrupts, INTT and INTS, are internally generated from the timer/event counter and serial interface, respectively. INTO and INT1 are externally generated. Table 2 is a summary of the four interrupts. Figure 5 is a block diagram of the interrupts.

Table 2. $\mu$ PD7508A Interrupts

| Source | Function | Location | Priority | ROM Vector <br> Address |
| :--- | :--- | :--- | :---: | :---: |
| INTT | Coincidence in <br> timer/event counter | Internal | 1 | 10 H |
| INTS | Transfer complete <br> signal from serial <br> interface | Internal | 2 | 20 H |
| INT0 | INT0 pin | External | 2 | 20H |
| INT1 | INT1 pin | External | 3 | 30 H |

Figure 5. Interrupt Block Diagram


## System Clock and Timing Circuitry

Timing for the $\mu$ PD7508A is internally generated except for a frequency reference, which can be an RC circuit or an external clock source. Connect the frequency reference to the on-chip oscillator for the feedback phase shift required for oscillation. Figure 6 shows the connection for an RC circuit. Figures 6 and 7 show the connection for the frequency reference.

The internal oscillator generates a frequency in the range 60 kHz to 300 kHz depending on the frequency reference. For example, at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, an $83 \mathrm{k} \Omega$ resistor and a 33 pF capacitor generate a frequency of 200 kHz . The oscillation frequency is fed to the clock control circuit. It is divided by two and the resulting signal is fed to the CPU and serial interface as shown in figure 8.

Table 3 shows the operating status of the various logic blocks under the three power down modes.

Figure 6. RC Circuit Frequency Reference


FIgure 7. External Clock Frequency Reference


Figure 8. System Clock Circuitry


Table 3. Power Down Operating Status

| Power Down Mode <br> Logic Block | HaLT | STOP | Data Retention |
| :--- | :--- | :--- | :--- |
| System clock | $(1)$ | Disabled | Disabled |
| X2 | Normal | Normal | Disabled |
| CPU | Disabled | Disabled | Disabled |
| RAM | Data retained | Data retained | Data retained |
| Internal registers | Data retained | Data retained | Data retained |
| Timer/event <br> counter | Normal | $(3)$ | Disabled |
| Serial interface | $(2)$ | $(2)$ | Disabled |
| INT0 | Normal | Normal | Disabled |
| INT1 | Normal | Disabled | Disabled |
| RESET | Normal | Normal | (4) |

Note:
(1) Supplied to timer/event counter but not to CPU or serial interface.
(2) Can function normally if the serial MSR is set to get the $\overline{\mathrm{SCK}}$ signal externally or from the TOUT signal.
(3) Can function normally if the clock MSR is set to use X 1 as the source for the count pulse.
(4) You must raise RESET while $V_{D D}$ is lowered to enter data retention mode. Raise RESET when $V_{D D}$ is raised, then lower it to end the data retention mode. INTT, INTO, INTS or RESET releases STOP mode. RESET or any interrupt releases HALT mode.

## Absolute Maximum Ratings

| $T_{A}=25^{\circ} \mathrm{C}$ | -10 to $70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | -65 to $150^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -0.3 to +7.0 V |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ |  |
| Input voltage, $\mathrm{V}_{\mathrm{V}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Except ports 4-6 | $\mathrm{V}_{\mathrm{DD}}-40$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Ports 4-6 | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | $\mathrm{~V}_{\mathrm{DD}}-40$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Except ports 3-6 |  |
| Ports 3-6 | -17 mA |
| Output current, high, IOH <br> Single port, one pin except ports 3-6 <br> Single port, one pin ports 3-6 <br> All port pins | -30 mA |
| Output current, low, IOL | -150 mA |
| One pin |  |
| All port pins | 17 mA |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

|  |  | Limits |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Test <br> Parameter | Symbol | Min | Typ | Max | Unit |
|  |  |  |  |  |  |,

## DC Characteristics

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1, X1, ports 4-6 |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V | CL1, X1 |
|  | $\mathrm{V}_{\text {IH3 }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Ports 4-6; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |
|  | $\mathrm{V}_{\text {H3 }}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $V_{D D}$ | V | Ports 4-6; $\mathrm{V}_{\mathrm{DD}}=3$ to 4.5 V |
|  | $\mathrm{V}_{\text {IH3 }}$ | 2.5 |  | $V_{D D}$ | V | Ports 4-6; $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3 V |
|  | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\mathrm{V}_{\text {DDDR }}+0.2$ | V | RESET, data retention mode |
| Input voltage, low | $\mathrm{V}_{\text {IL, }}$ | 0 |  | $\underbrace{0.3} \mathrm{~V}_{\mathrm{DD}}$ | V | Except CL1, X1, ports 4-6 |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.5 | V | CL1, X1 |
|  | $V_{\text {IL3 }}$ | $V_{D D}-35$ |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Ports 4-6 |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  |  | V | $\begin{aligned} & \text { Except ports } 3,6 ; I_{O H}=1.0 \mathrm{~mA}, \\ & V_{D D}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-2.0$ |  |  | V | Ports 3, 6; $\mathrm{I}_{\mathrm{OH}}=-8.0 \mathrm{~mA}$; $V_{D D}=4.5 \text { to } 5.5 \mathrm{~V}$ |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.5$ |  |  | V | $\begin{aligned} & \mathrm{I}_{O H}=-100 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.4 | V | $\begin{aligned} & \text { Except ports } 3 ; 6 ; \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |
|  | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.5 | V | $\begin{aligned} & \text { Except ports } 3,6 ; l_{0 L}=400 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |
| input leakage current, high | lilit |  |  | 3 | $\mu \mathrm{A}$ | Except CL1, X1, ports 4-6; $V_{1}=V_{D D}$ |
|  | ILIH2 |  |  | 10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X1} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |
|  | $\mathrm{ILIH3}^{\text {l }}$ |  |  | 60 | $\mu \mathrm{A}$ | Ports 4-6; $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, low | LLIL1 |  |  | -3 | $\mu \mathrm{A}$ | Except CL1, X1, ports 4-6; $V_{1}=0 \mathrm{~V}$ |
|  | ILIL2 |  |  | -10 | $\mu \mathrm{A}$ | CL1, $\mathrm{X1} ; \mathrm{V}_{1}=0 \mathrm{~V}$ |
|  | ILIL |  |  | -30 | $\mu \mathrm{A}$ | Ports 4-6; $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ |
| Output leakage current, high | $\mathrm{l}_{\mathrm{LOH}}$ |  |  | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}==V_{D D} \\ & \text { Except ports 4-6 } \end{aligned}$ |
|  | $\mathrm{I}_{\text {LOH2 }}$ |  |  | 30 | $\mu \mathrm{A}$ | Ports 4-6; $V_{0}=V_{D D}$ |
| Output leakage current, low | LoL1 |  |  | -3 | $\mu \mathrm{A}$ | $V_{0}=0 \mathrm{~V}$ |
|  | LLOL2 |  |  | -30 | $\mu \mathrm{A}$ | Ports 3-6; $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$ |
| Supply voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | Data retention mode |
| Supply current | IDD1 |  | 300 | 900 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}= \\ & 5 \mathrm{~V} \pm 10 \% ; R=82 \mathrm{k} \Omega \pm 2 \%, \\ & \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | loD1 |  | 70 | 300 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Normal operation, } V_{D D}= \\ & 3 V \pm 10 \% ; R=160 \mathrm{k} \Omega \pm 2 \%, \\ & C=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | IDD2 |  | 1 | 20 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ (1) |
|  | IDD2 |  | 0.3 | 10 | $\mu \mathrm{A}$ | Stop mode, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ (1) |
|  | IDDDR |  | 0.3 | 10 | $\mu \mathrm{A}$ | Data retention mode $V_{D D D R}=2.0 \mathrm{~V}$ |

## Note:

(1) $\mathrm{X} 1=0 \mathrm{~V}$; ports 4-6 output disabled or low level input.

## AC Characteristics

$T_{A}=-10$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=2.7$ to 5.5 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock frequency | ${ }^{\text {f CC }}$ | 150 | 200 | 240 | kHz | $\begin{aligned} & \mathrm{CL1} 1, \mathrm{CL} 2, \mathrm{RC} \text { clock, } \mathrm{R}=82 \mathrm{k} \Omega \pm 2 \% \text {; } \\ & \mathrm{C}=33 \mathrm{pF} \pm 5 \% \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \\ & \Delta \mathrm{C} /{ }^{\circ} \mathrm{C} \mid \leq 60 \mathrm{ppm} \end{aligned}$ |
|  | $\mathrm{f}_{\mathrm{CC}}$ | 75 | 100 | 120 | kHz | CL1, CL2, RC clock, $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \% ; \mathrm{C}=$ $33 \mathrm{pF} \pm 5 \% \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \mathrm{I} \Delta \mathrm{C} /{ }^{\circ} \mathrm{Cl} \leq$ 60 ppm |
|  | ${ }_{\text {f CC }}$ | 75 |  | 135 | kHz | CL1, CL2, RC clock, $\mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%$; $\mathrm{C}=33 \mathrm{pF} \pm 5 \% \mid \Delta \mathrm{C} /{ }^{\circ} \mathrm{C} \mathrm{I} \leq 60 \mathrm{ppm}$ |
|  | ${ }_{f}$ | 10 |  | 410 | kHz | CL1, external clock, $50 \%$ duty, $V_{D D}=4.5$ to 5.5 V |
|  | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 125 | kHz | CL1, external clock, $50 \%$ duty, $V_{D D}=2.7 \mathrm{~V}$ |
| System clock rise and fall times | $\mathrm{t}_{\mathrm{CR}}, \mathrm{t}_{\mathrm{CF}}$ |  |  | 0.2 | $\mu \mathrm{S}$ | CL1, external clock |
| System clock pulse width | ${ }^{\text {cher }}$, $\mathrm{t}_{\mathrm{CL}}$ | 1.1 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |
|  | $\mathrm{t}_{\mathrm{CH}}, \mathrm{t}_{\mathrm{CL}}$ | 3.5 |  | 50 | $\mu \mathrm{s}$ | CL1, external clock, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| Counter clock frequency | ${ }_{\text {fxx }}$ | 25 | 32 | 50 | kHz | X1, X2, crystal oscillator |
|  | ${ }^{\text {f }} \mathrm{X}$ | 0 |  | 410 | kHz | X 1 , external pulse input $50 \%$ duty, $V_{D D}=4.5$ to 6.0 V |
|  | ${ }^{\text {f }}$ ( | 0 |  | 135 | kHz | X1, external pulse input $50 \%$ duty, $V_{D D}=2.7 \mathrm{~V}$ |
| Counter clock rise and fall times | ${ }^{\text {XR }}$, $\mathrm{t}_{\mathrm{XF}}$ |  |  | 0.2 | $\mu \mathrm{S}$ | $\mathrm{X1}$, external pulse input |
| Counter clock pulse width |  | 1.1 |  |  | $\mu \mathrm{s}$ | X 1 , external pulse input, $\mathrm{V}_{\text {DD }}=4.5$ to 5.5 V |
|  | ${ }_{\text {t }}^{\text {XH }}$, $\mathrm{t}_{\text {XL }}$ | 3.5 |  |  | $\mu \mathrm{S}$ | X 1 , external pulse input, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| Port 1 output setup time to $\overline{\text { PSTB }} \uparrow$ | tPST | (1) |  |  | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |
|  | tpSt | (2) |  |  | $\mu \mathrm{S}$ |  |
| Port 1 output hold time from $\overline{\text { STTB }}$ high | ${ }_{\text {t }}^{\text {STP }}$ | 0.1 |  |  | $\mu \mathrm{S}$ | $V_{D D}=4.5$ to 5.5 V |
|  | $\mathrm{t}_{\text {STP }}$ | 0.1 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{P S T B}}$ low pulse width | ${ }_{\text {t }}^{\text {STL }}$ | (1) |  |  | $\mu \mathrm{S}$ | $V_{D D}=4.5$ to 5.5 V |
|  | ${ }_{\text {t }}^{\text {STL }}$ | (2) |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\bar{S}} \mathrm{CK}$ cycle time | ${ }^{\text {t }}$ KY | 3.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input, $\mathrm{V}_{\text {DD }}=4.5$ to 5.5 V |
|  | ${ }_{\text {t }}^{\text {KCY }}$ | 5.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |
|  | ${ }_{\text {t }}^{\text {KCY }}$ | 7.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  | $\mathrm{t}_{\mathrm{KCY}}$ | 14.0 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |
| $\overline{\text { SCK }}$ pulse width | $\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}$ | 1.3 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |
|  | $\mathrm{t}_{\mathrm{KH}, \mathrm{t}_{\mathrm{KL}}}$ | 2.2 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |
|  | $\mathrm{t}_{\text {KH, }} \mathrm{t}_{\mathrm{KL}}$ | 3.3 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as input |
|  | $\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}$ | 6.5 |  |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ as output |

## AC Characteristics (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| SI setup time to $\overline{\mathrm{SCK}}$ high | $\mathrm{t}_{\text {SiK }}$ | 0.3 |  |  | $\mu \mathrm{S}$ |  |
| SI hold time after SCK high | tKSI | 0.45 |  |  | $\mu \mathrm{S}$ |  |
| SO delay time after SCK low | $\mathrm{t}_{\text {SKO }}$ |  |  | 0.85 | $\mu \mathrm{s}$ | $V_{D D}=4.5$ to 6.0 V |
|  | $\mathrm{t}_{\text {SKO }}$ |  |  | 1.2 | $\mu \mathrm{S}$ |  |
| INT0 pulse width | ${ }^{1} 10 \mathrm{H}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
|  | $\mathrm{t}_{10 \mathrm{~L}}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width | $\mathrm{t}_{11 \mathrm{H}}$ | (3) |  |  | $\mu \mathrm{S}$ |  |
|  | $t_{112}$ | (3) |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width | $\mathrm{t}_{\text {RSH }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
|  | $\mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET high set up time | tSRS | 0 |  |  | ns |  |
| RESET high hold time | thRS | 0 |  |  | ns |  |

Note:
(1) $\mathrm{f}_{\mathrm{CC}} / 2-0.8$ or $\mathrm{f}_{\mathrm{C}} / 2-0.8$
(2) $\mathrm{f}_{\mathrm{CC}} / 2-0.3$ or $\mathrm{f}_{\mathrm{C}} / 2-0.2$
(3) $2 / f_{C C}$ or $2 / f_{C}$

## Timing Waveforms

## Timing Test Points

|  |
| :--- | :--- |

## Clocks



## Serial Interface



## Output Strobe



83-003414A

## External Interrupts



83-003317A

RESET


Data Retention Mode


## Operating Characteristics






## Description

The $\mu$ PD7514 is a 4-bit single-chip microcomputer with a 4 -bit ALU, a $4 \mathrm{~K} \times 8$-bit program memory (ROM), a $256 \times 4$-bit data memory (RAM), an 8 -bit serial interface, a programmable 8 -bit timer/event counter, an LCD controller/driver, and 31 general purpose $/ / O$ lines.
The LCD controller/driver supervises all of the timing required by 32 segment drivers and 4 common drivers, for biplexed/triplexed LCD ( $1 / 2$ bias method) or triplexed/ quadriplexed LCD ( $1 / 3$ bias method).
The instruction set includes transfer and increment/ decrement instructions to directly address memory, memory bit manipulation instructions, test instructions for bit test and data comparison, memory reference instructions with automatic register increment/ decrement functions, table look-up instructions, load instructions with a string effect, and multi-branch instructions.
The $\mu$ PD7514 allows the organization of any system with the least additional circuitry. It is suited for the following applications:

- Telephones
- Personal radio equipment
- Automobile equipment (electric)
- High-grade electronic calculators
- Electronic games
- VCRs


## Features

92 powerful instructions
$\square$ Instruction cycle $5 \mu$ s at $400 \mathrm{kHz}, 5 \mathrm{~V}$
$\square$ Interrupts

- 2 external: INTO, INT1
- 2 internal: INTT (timer/event counter) INTS (serial interface)
Programmable 8-bit timer/event counter
- Time base count operation
- External event count operation

8 -bit serial interface (three serial clocks)
LCD controller/driver

- Static method
- Biplexed/triplexed LCD ( $1 / 2$ bias method)
- Triplexed/quadriplexed LCD ( $1 / 3$ bias method)
- Common outputs (strobe): 4 lines ( $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ )
- Segment outputs (data): 32 lines ( $\mathrm{S}_{0}-\mathrm{S}_{31}$ )

Standby operation

- Stop and halt modes

I/O ports

- 4-bit input port ( $\mathrm{PO} 0_{0} / \mathrm{INTO}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}$, $\mathrm{PO}_{3} / \mathrm{SI}$ )
- Strobed 4-bit I/O port ( $\mathrm{P1}_{0}-\mathrm{P}_{1}$ )
- 3 -bit output port (P2 $/$ / $\overline{\mathrm{PSTB}}, \mathrm{P} 2_{1} / \mathrm{PTOUT}, \mathrm{P} 2_{2}$ )
- 4-bit output port $\left(\mathrm{P}_{3}-\mathrm{P}_{3}\right)$
- 4-bit I/O ports ( $\mathrm{P}_{0}-\mathrm{P} 4_{3}, \mathrm{P5}_{0}-\mathrm{P5}_{3}, \mathrm{P}_{0}-\mathrm{P} 6_{3}$, P70-P73)On-chip RC oscillator for system clock
Crystal oscillator input pins
CMOS technology
Low power consumption
Single power supply ( 2.7 V to 6.0 V )


## Ordering Information

| Part No. | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7514G-12 | 80 -pin plastic miniflat | 500 kHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1,2, 79, 80 | $\mathrm{P}_{4}-\mathrm{P4}_{3}$ | 1/0 port 4 |
| 3, 4 | $\mathrm{X} 1, \mathrm{X} 2$ | Crystal clock |
| 5-7 | $\mathrm{V}_{\text {LC1 }} \mathrm{V}_{\text {LC3 }}$ | LCD bias voltage input |
| 8-11 | $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ | LCD common output |
| $\begin{aligned} & 12-22,24-32, \\ & 34-41,43-46 \end{aligned}$ | $\mathrm{S}_{0}-\mathrm{S}_{31}$ | LCD segment output |
| 33 | $V_{D D}$ | Power supply positive |
| 47 | INT1 | External interrupt input |
| 48 | RESET | Reset input |
| 49,50 | CL1, CL2 | System clock |
| 51-54 | $\mathrm{P7}_{0}-\mathrm{P7}_{3}$ | 1/0 port 7 . |
| $\begin{aligned} & 55 \\ & 56 \\ & 57 \end{aligned}$ | $\begin{aligned} & \mathrm{P} 22^{2} \\ & \mathrm{P} 21^{1} / \mathrm{PTOUT} \\ & \mathrm{P} 2_{0} / \mathrm{PSTB} \end{aligned}$ | 3-bit output port 2. PTOUT is the timer F/F output. $\overline{\text { PSTB }}$ is the strobe output. |
| 58-61 | $\mathrm{P1}_{0}-\mathrm{Pl}_{3}$ | $1 / 0$ port 1 |
| 62, 63, 65, 66 | $\mathrm{P3}_{3}-\mathrm{P}_{3}$ | 1/0 port 3 |
| 64 | VSS | Ground |
| $\begin{aligned} & 67 \\ & 68 \\ & 69 \\ & 70 \end{aligned}$ | $\begin{aligned} & \mathrm{PO}_{3} / \mathrm{SI} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{1} / \mathrm{SCK} \\ & \mathrm{PO}_{0} / \mathrm{INTO} \end{aligned}$ | 4 -bit input port 0 . Serial input. Serial output. Serial clock I/ 0 . Interrupt request input. |
| 71-74 | $\mathrm{P}_{6}-\mathrm{P}_{6}$ | 1/0 port 6 |
| 75-78 | $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ | 1/0 port 5 |

## Status of Unused Pins

| Name | Pin Connection |
| :---: | :---: |
| CL2 | Open |
| X1 | $\mathrm{V}_{S S}$ |
| X2 | Open |
| $\begin{aligned} & \mathrm{INT1} \\ & \mathrm{PO}_{0} / \text { INTO } \end{aligned}$ | $\mathrm{V}_{\text {SS }}$ |
| $\begin{aligned} & \hline \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{3} / \mathrm{SI} \\ & \mathrm{P}_{0}-\mathrm{Pl}_{3} \end{aligned}$ | $V_{S S}$ or $V_{D D}$ |
| $\begin{aligned} & \mathrm{P} 2_{0} / \overline{\mathrm{PSTB}} \\ & \mathrm{P}_{1} / \mathrm{PTOUT} \\ & \mathrm{P}_{2} \\ & \mathrm{P}_{3}-\mathrm{P}_{3} \\ & \hline \end{aligned}$ | Open |
| $\begin{aligned} & \mathrm{P}_{4}-\mathrm{P} 4_{3} \\ & \mathrm{P5}_{0}-\mathrm{P5} \\ & \mathrm{P} 6_{0}-\mathrm{P} 6_{3} \\ & \mathrm{P} 7_{0}-\mathrm{P} 7_{3} \end{aligned}$ | Input mode: $V_{S S}$ or $V_{D D}$ <br> Output mode: Open |
| $\begin{aligned} & \mathrm{S}_{0}-\mathrm{S}_{31} \\ & \mathrm{COM}_{0}-\mathrm{COM}_{3} \\ & \mathrm{~V}_{\mathrm{LCT}}-\mathrm{V}_{\mathrm{LC}} \\ & \hline \end{aligned}$ | Open |

## Pin Functions

$\mathrm{PO}_{0}-\mathrm{PO}_{3}$ (Port 0)
This is the 4-bit input port 0 . The pins also operate as the interrupt input (INTO/PO $0_{0}$ ), serial clock $\mathrm{I} / \mathrm{O}\left(\overline{\mathrm{SCK}} / \mathrm{PO}_{1}\right)$, and serial data output ( $\mathrm{SO} / \mathrm{PO}_{2}$ ) and input ( $\mathrm{S} / / \mathrm{PO}_{3}$ ).

## $\mathrm{P1}_{0}-\mathrm{P1}_{3}$ (Port 1)

This is the 4 -bit I/O port 1. Data on these lines is loaded into the accumulator by execution of a port input instruction (IP, IP1, IPL). The contents of the accumulator are output by the execution of a port output instruction (OP, OPL). Port 1 does not have an output latch. When a port output instruction is executed, the strobe signal, which is used for latching output data externally, is automatically output from $\overline{\text { PSTB. The }} \overline{\text { PSTB }}$ signal is suitable for data output to memory or peripheral circuits requiring write strobe signals. Port 1 is usually held high impedance, and is driven for output with a port output instruction.

## P20-P22 (Port 2)

This is the three-state 3-bit latched output port 2. Following RESET, these pins become high impedance.
When port 1 is outputting data, $\mathrm{P} 2_{0}$ operates as the write strobe output ( $\mathrm{P} 2_{0} / \mathrm{PSTB}$ ). $\mathrm{P}_{1}$ is the output ( $\mathrm{P}_{1} / \mathrm{PTOUT}$ ) for the timer flip-flop signal (TOUT).

## $\mathrm{P}_{3}-\mathrm{P}_{3}$ (Port 3)

This is the 4 -bit latched output port 3. On RESET, the contents of the output latches become undefined and the output goes high impedance.

## $\mathrm{P4}_{0}-\mathrm{P4}_{3}$ (Port 4), $\mathrm{P}_{5}-\mathrm{P}_{3}$ (Port 5)

Ports 4 and 5 are both 4-bit latched I/O ports. Ports 5 and 4 can be treated as a pair, and can input or output 8-bit data (by an IP54 or OP54 instruction) between the accumulator and memory (addressed by the HL register).
A RESET or input instruction will place these ports in input mode (high impedance). On RESET, the output latch contents become undefined.
If data is input to an I/O port just after changing it from output to input mode, data on the line at the execution of the first input instruction may be unstable. Accordingly, the first input data just after the modification should be ignored. Executing the input instruction again will insure the data is stable.

## P60-P63 (Port 6)

This is the 4-bit latched I/O port 6. Each line can be set as an input or output using the port 6 mode register ( $\mathrm{PM}_{3}-\mathrm{PM}_{0}$ ). Port 6 performs data $\mathrm{I} / \mathrm{O}$ to and from the accumulator in 4-bit units. An output instruction will cause the output latches to latch the contents of the accumulator. Then the contents of the output latch at the bit position that the PMR designates as being in the output mode are output from the pins via the output buffers. The other pins are high impedance (input).

## P70-P73 (Port 7)

This is the 4-bit latched I/O port 7. An input instruction reads port data into the accumulator. An output instruction latches and outputs the accumulator contents. A RESET or input instruction will place port 7 in input mode (high impedance).

## INTO (Interrupt 0)

This input is the rising-edge-triggered external interrupt. It has a Schmidt-trigger input in order to decrease noise. Setting bit 3 of the shift mode register ( $\mathrm{SM}_{3}$ ) low level selects INTS; setting it high selects INTO. INTO can be used in both stop and halt modes.

## INT1 (Interrupt 1)

INT1 is the rising-edge-triggered external interrupt input.

## X1, X2 (Crystal Clock)

X1 and X2 are the crystal connection pins for the count clock generator. An external clock may be input to X1 directly, in which case X2 must be open.

## CL1, CL2 (System Clock)

CL1 and CL2 are the resistor and capacitor connection pins for the system clock generator. An external clock may be input to CL1 directly, in which case CL2 must be open.

## $\mathrm{S}_{0}-\mathrm{S}_{31}$ (Segment)

These segment signal outputs directly drive the LCD segment lines. They are used for biplexed/triplexed LCD ( $1 / 2$ bias method) and triplexed/quadriplexed LCD ( $1 / 3$ bias method).

## $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ (Common)

These outputs directly drive common (backplane) LCD lines via the following strobe signals:

- $1 / 2$ bias method: biplexed $\left(\mathrm{COM}_{0}, \mathrm{COM}_{1}\right)$, triplexed $\left(\mathrm{COM}_{0}-\mathrm{COM}_{2}\right)$
- $1 / 3$ bias method: triplexed $\left(\mathrm{COM}_{0}-\mathrm{COM}_{2}\right)$, quadriplexed $\left(\mathrm{COM}_{0}-\mathrm{COM}_{3}\right)$


## $\mathbf{V}_{\text {LC }}, \mathbf{V}_{\text {LC } 2}, \mathbf{V}_{\text {LC3 }}$ (LCD Power Supply)

These pins are the LCD bias voltage supply. Based on applied voltages to these pins, the on-chip LCD controller/driver generates segment and common signals to the LCD. The bias voltage configuration for the $1 / 2$ bias method is different from that for the $1 / 3$ bias method.

RESET
A high level input to this pin resets the $\mu$ PD7514.

## VDD

Positive power supply.

## VSS

Ground.

Block Diagram


## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +7 V |
| :---: | :---: |
| input voltage, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ Per pin | -5mA |
| Total, all output ports | -50mA |
| Output current low, loi Per pin | 15 mA |
| Total, Ports 0, 4, 5, 6, $\mathrm{P}_{0}, \mathrm{P3}_{1}$ | 40 mA |
| Total, Ports 1, 2, 7, P3 ${ }_{2}, \mathrm{P}_{3}$ | 40 mA |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 6 V

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{iH} 1}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $V_{D D}$ | V | $\begin{aligned} & \text { Except X1, CL1, } \\ & \text { RES, INT0, INT1, } \\ & \text { SI, SCK } \end{aligned}$ |
|  | $\mathrm{V}_{\text {H2 }}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | $V_{D D}$ | V | $\begin{aligned} & \text { RES, INTO, INT1, } \\ & \text { SI, SCK } \end{aligned}$ |
|  | $\mathrm{V}_{\text {H3 }}$ | $\mathrm{V}_{\mathrm{DD}-0.5}$ | $V_{D D}$ | $V$ | X1, CLT |
| Input voltage low | $\mathrm{V}_{\text {IL }}$. | 0 | $0.3 \mathrm{~V}_{\text {DD }}$ | V | $\begin{aligned} & \text { Except X1, CL1, } \\ & \text { RES, INTO, INT1, } \\ & \text { SI, } \overline{\text { SCK }} \end{aligned}$ |
|  | $\mathrm{v}_{\text {IL2 }}$ | 0 | $0.2 \mathrm{~V}_{\text {DD }}$ | V | $\begin{aligned} & \text { RES, INT0, INT1, } \\ & \text { SI, SCK } \end{aligned}$ |
|  | $\mathrm{V}_{\text {IL3 }}$ | 0 | 0.5 | V | X1, CL1 |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 6.0 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \\ & \hline \end{aligned}$ |
|  |  | $V_{D D}-0.5$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Output voltage low | $\mathrm{V}_{0}$ |  | 0.4 | V | $\begin{aligned} & V_{D D}=4.5 \text { to } 6.0 \mathrm{~V} ; \\ & \mathrm{I}_{0 L}=1.6 \mathrm{~mA} \end{aligned}$ |
|  |  |  | 0.5 | V | $10 \mathrm{~L}=400 \mu \mathrm{~A}$ |
| Input leakage current high | ${ }_{\text {LIH1 }}$ |  | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{1}=V_{D D} \operatorname{except} \times 1, \\ & C L 1 \end{aligned}$ |
|  | $\mathrm{I}_{\text {LIH2 }}$ |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{X1}, \mathrm{CL} 1$ |
| Input leakage current low | LliL1 |  | -3 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{1}=0 \mathrm{~V} \text { except } \mathrm{X} 1, \\ & \mathrm{CL1} \end{aligned}$ |
|  | ILIL2 |  | -10 | $\mu \mathrm{A}$ | X1, CL1 |
| Output leakage current high/ low | LOH |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
|  | LoL |  | -3 | $\mu \mathrm{A}$ | $V_{0}=0 \mathrm{~V}$ |

DC Characteristics (cont)
$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 6 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Common output impedance | $\mathrm{R}_{\mathrm{COM}}$ |  | 3 | 5 | k $\Omega$ | $V_{D D}=4.5$ to 6.0 V |
|  |  |  | 5 | 15 | k $\Omega$ |  |
| Segment output impedance | $\mathrm{R}_{S}$ |  | 15 | 20 | k $\Omega$ | $V_{D D}=4.5$ to 6.0 V |
|  |  |  | 20 | 60 | K $\Omega$ |  |
| Supply current | ${ }^{\prime}$ DD1 |  | 600 | 1800 | $\mu \mathrm{A}$ | Operating mode $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 10 \% ; \\ & \mathrm{R}=39 \mathrm{kS} \pm 2 \% ; \\ & \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  |  |  | 70 | 210 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Operating mode } \\ & V_{D D}=3 \mathrm{~V} \pm 10 \% ; \\ & \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \% ; \\ & \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | ${ }^{\text {DD2 }}$ |  | 300 | 900 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Halt mode } \\ & X 1=0 \mathrm{~V} ; \\ & V_{D D}=5 \mathrm{~V} \pm 10 \% ; \\ & R=39 \mathrm{k} \Omega \pm 2 \% ; \\ & C=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  |  |  | 35 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Halt mode } \\ & \mathrm{X} 1=0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% ; \\ & \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \% ; \\ & \mathrm{C}=33 \mathrm{pF} \pm 5 \% \end{aligned}$ |
|  | $I_{\text {DD3 }}$ |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Stop mode } \\ & X 1=0 \mathrm{~V} ; \\ & V_{D D}=5 \mathrm{~V} \pm 10 \% \end{aligned}$ |
|  |  |  | 0.3 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Stop mode } \\ & \mathrm{X} 1=0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% \end{aligned}$ |

## Capacitance

$T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $C_{1}$ |  |  | 15 | pF | (Note 1) |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 15 | pF | (Note 1) |
| 1/0 capacita | $\mathrm{C}_{10}$ |  |  | 15 | pF | (Note 1) |

## Note:

(1) $f_{C}=1 \mathrm{MHz}$. Return unmeasured pins to 0 V .

## AC Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=3 \mathrm{~V}$ to 6 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock oscillation (CL1, CL2) | $\mathrm{f}_{\mathrm{cc}}$ | 300 | 400 | 500 | kHz | $\begin{aligned} & \mathrm{C}=33 \mathrm{pF} \pm 5 \%, \\ & \left\|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right\| \leqslant 60 \mathrm{ppm} \\ & \mathrm{R}=39 \mathrm{k} \Omega \pm 2 \%, \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% \end{aligned}$ |
|  |  | 75 | 100 | 120 | kHz | $\begin{aligned} & \mathrm{C}=33 \mathrm{pF} \pm 5 \%, \\ & \left\|\Delta \mathrm{C} /{ }^{\circ} \mathrm{C}\right\| \leqslant 60 \mathrm{ppm} \\ & \mathrm{R}=160 \mathrm{k} \Omega \pm 2 \%, \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% \end{aligned}$ |
| System clock input frequency (CL1) | $t_{c}$ | 10 |  | 510 | kHz | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V}, \text { Duty }=50 \% \end{aligned}$ |
|  |  | 10 |  | 150 | kHz | Duty $=50 \%$ |
| CL1 input rise time | ${ }^{\text {t }}$ CR |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| CL1 input fall time | $t_{\text {cF }}$ |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| CL1 input pulse width high | ${ }^{\text {t }} \mathrm{CH}$ | 0.9 |  | 50 | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}-4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 3.2 |  | 50 | $\mu \mathrm{s}$ |  |
| CL1 input pulse width low | ${ }^{\text {ctL }}$ | 0.9 |  | 50 | $\mu \mathrm{s}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 3.2 |  | 50 | $\mu \mathrm{s}$ |  |
| Count clock oscillation frequency ( X 1 , X2) | $\mathrm{f}_{\mathrm{xx}}$ | 25 | 32 | 50 | kHz | $\begin{aligned} & \mathrm{C} 1=20 \mathrm{pF} \\ & \mathrm{C} 2=30 \mathrm{pF} \\ & \mathrm{R}=220 \mathrm{k} \Omega \\ & \text { (Note 1) } \end{aligned}$ |
| Count clock input frequency (X1) | $f_{x}$ | 0 |  | 500 | kHz | $\begin{aligned} & V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}, \\ & \text { Duty }=50 \% \end{aligned}$ |
|  |  | 0 |  | 150 | kHz |  |
| X 1 input rise time | ${ }_{\text {tXR }}$ |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| X1 input fall time |  |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| X 1 input pulse width high | $\mathrm{t}_{\mathrm{X}}$ | 0.9 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 3.2 |  |  | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| X1 input pulse width low | ${ }_{\text {txL }}$ | 0.9 |  |  | $\mu \mathrm{s}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 3.2 |  |  | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
| Port 1output set- tpST up time to PSTB $\uparrow$ |  | (2) |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | (3) |  |  | $\mu \mathrm{s}$ |  |
| Port 10utput hold after PSTB | tsTP | 0.1 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 0.1 |  |  | $\mu \mathrm{s}$ |  |


| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\text { PSTB }}$ pulse width low | ${ }_{\text {t }}^{\text {STL }}$ | (2) |  |  | ns | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | (3) |  |  | $\mu \mathrm{S}$ |  |
| SCK cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 3.0 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } V_{D D}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | Output |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 13.0 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\text { SCK pulse width }}$ high | $\mathrm{h} \mathrm{t}_{\mathrm{KH}}$ | 1.3 |  |  | $\mu \mathrm{s}$ | $\begin{aligned} & \text { Input } V_{D D}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 1.8 |  |  | $\mu \mathrm{s}$ | Output |
|  |  | 3.8 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 6.3 |  |  | $\mu \mathrm{S}$ | Output |
| SCK pulse width low | $\mathrm{h} \mathrm{t}_{\mathrm{KL}}$ | 1.3 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } V_{D D}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 1.8 |  |  | $\mu \mathrm{S}$ | Output |
|  |  | 3.8 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 6.3 |  |  | $\mu \mathrm{s}$ | Output |
| SI set-up time (to SCK $\uparrow$ ) | ${ }_{\text {t }}$ IK | 300 |  |  | ns. |  |
| SI hold time (after SCK $\uparrow$ ) | $\mathrm{t}_{\mathrm{KSI}}$ | 450 |  |  | ns |  |
| $\begin{aligned} & \text { SO output delay } \\ & \text { time (after } \\ & \text { SCK } \downarrow \text { ) } \end{aligned}$ | $t_{k S O}$ |  |  | 850 | ns | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 1200 | ns |  |
| INTO pulse width high | $\mathrm{t}_{\mathrm{O}} \mathrm{H}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| inTo pulse width low | tiol | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width $t_{11 H}$ high |  | (4) |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width $\mathrm{t}_{\text {/LL }}$ low |  | (4) |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width high | ${ }_{\text {trSH }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width low | $\mathrm{t}_{\text {RSL }}$ | 10 |  |  | $\mu \mathrm{s}$ |  |

## Note:

(1) See recommended clock circuit on next page.
(2) $1 / 2 f_{c c}-0.8$ or $1 / 2 f_{c}-0.8$
(3) $1 / 2 \mathrm{f}_{\mathrm{cc}}-2.0$ or $1 / 2 \mathrm{f}_{\mathrm{c}}-2.0$
(4) $2 / f_{c c}$ or $2 / f_{c}$

## Recommended Clock Circuit



## AC Timing Test Points

|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Timing Waveforms

Data Retention Mode Timing


## Clock Timing



## Serial Transfer Timing



## Timing Waveforms (cont)

## Strobe OutputTiming



## Interrupt Input Timing



## RESET Input Timing



## Functional Description

## Program Counter (PC)

This 12-bit binary counter, shown in figure 1, holds the address of the current instruction in program memory. When an instruction executes, the PC increments by the number of bytes in the instruction. RESET clears the PC to 0 .

Figure 1. Program Counter Structure

| $\mathrm{PC}_{11}$ | $\mathrm{PC}_{10}$ | $\mathrm{PC}_{9}$ | $\mathrm{PC}_{8}$ | $\mathrm{PC}_{7}$ | $\mathrm{PC}_{6}$ | $\mathrm{PC}_{5}$ | $\mathrm{PC}_{4}$ | $\mathrm{PC}_{3}$ | $\mathrm{PC}_{2}$ | $\mathrm{PC}_{1}$ | $\mathrm{PC}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Stack Pointer (SP)

This 8-bit register $\left(\mathrm{SP}_{7}-\mathrm{SP}_{0}\right)$ stores the top address of the data memory area used as a LIFO stack. The SP decrements when a call (CALL, CALT) or a push (PSHDE, PSHHL) instruction executes, and at an interrupt generation. It increments when a return (RT, RTS, RTPSW) or POP (POPDE, POPHL) instruction executes.

## Program Memory (ROM)

This 4,096-word $\times 8$-bit mask-programmable ROM stores programs and table data and is addressed by the PC. ROM address locations are from 000 H to FFFH. Fixed locations are allocated to the RESET and interrupt start addresses, and table areas of the LHLT and CALT instructions. See figure 2.

Figure 2. Program Memory Map


83-003591A

## General Purpose Registers

Registers D, E, H, and Loperate in units of 4 bits, or they form the 8 -bit pair registers DE, DL, and HL for use as a data pointer ( D or H is the upper-order 4 bits). See figure 3.
Pair register HL can perform the functions of automatic increment ( +1 ) and automatic decrement ( -1 ) for the $L$ register only. The $L$ register is also used to specify I/O ports and mode registers when the I/O instruction (OPL, IPL) is executed.

Figure 3. General-Purpose Register Configuration


## Data Memory (RAM)

This 256 -word $\times 4$-bit static RAM stores processing data and display data. It also operates with the accumulator to process data in 8-bit units. There are three types of data memory addressing:

- Direct addressing is made by the second byte of the instruction.
- Register indirect addressing is made indirectly by the contents of the register pair designated by an instruction.
- Stack indirect addressing is made by the contents of the SP.

RAM resides at addresses $00 \mathrm{H}-\mathrm{FFH}$. Thirty-two of these locations $(00 \mathrm{H}-1 \mathrm{FH})$ are allocated for the LCD display data area. When display data is written to $00 \mathrm{H}-1 \mathrm{FH}$, the LCD controller/driver reads it and generates an LCD drive signal. Address locations $00 \mathrm{H}-1 \mathrm{FH}$ cannot be used as stack area. See figure 4.

Figure 4. Data Memory Map


Addresses $20 \mathrm{H}-\mathrm{FFH}$ in data memory can be used as a stack area at execution of a call or return instruction (CALL, CALT, RT, RTS, RTPSW), a push/pop instruction (PSHDE, PSHHL, POPDE, POPHL), or at an interrupt occurrence.

At the execution of a call instruction or an interrupt occurrence, the contents of the PC and PSW are stored in the stack. At the execution of a push instruction, the contents of DE or HL are stored in the stack. The data is stored in the stack as shown in figure 5.

Figure 5. Stack Contents after Call, Interrupt, or Push


## Accumulator (A)

The accumulator is a 4-bit register. (See figure 6.) Various arithmetic/logical operations are done mainly by the accumulator. Operating with the data memory addressed by the pair register HL, data processing may be done in 8-bit units (higher-order bits in the accumulator and lower-order bits in the data memory).

Figure 6. Accumulator Configuration

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |  |

## Arithmetic Logic Unit (ALU)

The ALU is a 4-bit arithmetic logic circuit that performs such processes as binary addition, arithmetic/logical operation, comparison, and rotation.

## Program Status Word (PSW)

The program status word consists of two skip flags ( $\mathrm{SK}_{1}, \mathrm{SK}_{0}$ ) and a carry flag (C). (See figure 7.) These are stored in the stack area upon execution of a call instruction (CALL, CALT) or at an interrupt occurrence; they are restored by an RTPSW instruction. At RESET, $\mathrm{SK}_{1}$ and $\mathrm{SK}_{0}$ are cleared to 0 , and C is undefined.

Figure 7. Structure of Program Status Word


## System Clock Generator Circuit

This circuit consists of an RC oscillator circuit and a half-frequency divider circuit, as shown in figure 8 . The RC oscillator circuit is controlled by an external resistor (R) and capacitor (C) connected to CL1 and CL2.

An external clock can be input to CL1 without using an RC circuit. CL2 should be left open, in which case the RC oscillator circuit merely operates as an inverted buffer.
In stop mode, the RC oscillator circuit and the halffrequency divider circuit stop, thereby stopping the output of CL and $\phi$, respectively. In halt mode, the half-frequency divider circuit stops ( $\phi$ ), but CL continues to be supplied.

With an external clock, when the device is in standby mode, the CL1 input clock becomes CL via an inverted buffer; CL continues to be supplied. In this case, both standby modes stop only the half-frequency divider ( $\phi$ ).

Figure 8. System Clock Generator Circuits


## Count Clock Generator Circuit

This crystal oscillator circuit is fed either by the crystal connected to X1 and X2 or by an external clock from X1, in which case it operates as an inverted buffer. Output from this circuit $(X)$ is sent to the clock control circuit to become a count pulse (CP) for the timer/event counter either directly, or after being frequency-divided. The frequency of $X$ equals the crystal oscillation frequency of the X1 external clock. This circuit is unaffected by standby mode. See figure 9 .

## Clock Control Circuit

The clock control circuit consists of a 4-bit clock mode register ( $\mathrm{CM}_{3}-\mathrm{CM}_{0}$ ), prescalers $1,2,3$, and multiplexers. (See figure 10.) The circuit accepts both the system clock generator circuit output (CL) and the count clock generator circuit output ( X ). The clock mode register selects a clock source and prescaler designation. By so doing, the clock control circuit supplies a count pulse (CP) to the timer/event counter, and the LCD clock source (LCD CL) to the LCD controller/driver.

Figure 9. Count Clock Generator Circuits


Figure 10. Clock Control Circuit

83.003599 B

A code is sent to the clock mode register by transferring the contents of the accumulator with an OP or OPL instruction.

Bits $\mathrm{CM}_{2}-\mathrm{CM}_{0}$ specify a clock source and frequency of the timer-out signal. When $\mathrm{CM}_{3}$ is high, TOUT is output via PTOUT. CM 0 selects a clock source of LCD CL' and a frequency. See table 1.

Table 1. Clock Mode Register

| $\mathbf{C M}_{\mathbf{2}}$ | $\mathbf{C M}_{\mathbf{1}}$ | $\mathbf{C M}_{\mathbf{0}}$ | Count Pulse Selection |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $\mathrm{CL} \times 1 / 256$ |
| 0 | 0 | 1 | $\mathrm{X} \times{ }^{1 / 64}$ |
| 0 | 1 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | 0 | $\mathrm{CL} \times 1 / 32$ |
| 1 | 0 | 1 | $\mathrm{X} \times{ }^{1 / 8}$ |
| 1 | 1 | 0 | Prohibited |
| 1 | 1 | 1 | Prohibited |


| $\mathbf{C M}_{3}$ | Output Control of TOUT |
| :---: | :--- |
| 0 | Output Prohibited |
| 1 | TOUT $\rightarrow \mathrm{P}_{1} /$ PTOUT |
|  |  |
| $\mathbf{C M}$ | LCD CL' |
| 0 | $\mathrm{CL} \times 1 / 256$ |
| 1 | $\mathrm{X} \times 1 / 64$ |

## Timer/Event Counter

This counter consists of an 8-bit count register, an 8-bit modulo register, an 8 -bit comparator, and a timer flip flop (F/F), as shown in figure 12.

The 8-bit register, a binary upcounter that increments at every input of the counter pulse (CP), is cleared to 0 by the execution of a TIMER instruction, RESET input, or a coincidence signal from the comparator.
The 8 -bit modulo register determines the count register's maximum count. Its contents are set by the TAMMOD instruction. It is initialized to FFH by RESET.

The 8 -bit comparator compares the contents of the count and modulo registers; it outputs the timer interrupt signal ( $\mathbb{N T T}$ ) one CP after they are found to be coincident.

Figure 11. Timer/Event Counter Configuration


## Serial Interface

The serial interface consists of an 8 -bit shift register, a 4bit shift mode register (figure 12) and a 3 -bit octal counter, as shown in figure 13. This interface performs serial data $1 / 0$, which is controlled by the serial clock ( $\overline{\text { SCK }}$ ). At the falling edge of $\overline{\text { SCK }}$, the MSB of the shift register (bit 7 ) is output via the SO line. At the next rising edge of SCK, the register's contents shift one bit and the data on SI is loaded into the LSB. The 3-bit counter counts each SCK, generates an internal interrupt (INTS) at every count of 8 clocks (at the end of a 1-byte serial data transfer), and sets the interrupt request flag (INTO/ S RQF).

Figure 12. Format of Shift Mode Register


Figure 13. Serial Interface Block Diagram


## LCD Controller/Driver

This controller/driver directly drives an LCD with static, $1 / 2$ bias voltage (biplexed, triplexed) and $1 / 3$ bias voltage (triplexed, quadriplexed) configurations. Thirty-two segment lines $\left(\mathrm{S}_{0}-\mathrm{S}_{31}\right)$ and 4 common lines $\left(\mathrm{COM}_{0}-\mathrm{COM}_{3}\right)$ serve as the LCD driver outputs. See tables 2 and 3, and figure 14.
To supply the proper voltage to the segment and common lines, supply the voltages listed in table 4 to pins $\mathrm{V}_{\mathrm{LC} 1}, \mathrm{~V}_{\mathrm{LC}}$, and $\mathrm{V}_{\mathrm{LC}}$. See also figure 15.

Table 2. Maximum Segment Number

| Blas | Multiplexing | COM Lines | Maximum Segment Number |
| :---: | :---: | :---: | :---: |
| $1 / 2$ | biplexed | COM0, 1 | 64 (32 Segments $\times 2$ Commons) |
| $1 / 2$ | triplexed | COM0,1,2 | $96(32$ Segments $\times 3$ Commons) |
| $1 / 3$ | triplexed | COM0, 1, 2 | $96(32$ Segments $\times 3$ Commons) |
| $1 / 3$ | quadriplexed | COM0, 1, 2,3 | $128(32$ Segments $\times 4$ Commons) |

Note:
In the following cases, LCD driving waveform stops operation and DC potential is applied between LCD electrodes. This will considerably reduce the life span of the LCD.

| LCD Clock Source | Primary Causes |
| :--- | :--- |
| CL Channel | 1. STOP instruction is executed. |
| 0 (System Clock) | 2. External clock is stopped. |
| XChannel | 1. External clock is stopped. |

Table 3. Display Mode Register

| $\mathrm{DH}_{3}$ | DM ${ }_{2}$ | DM0 | Multiplexing | Blas Voltage | CWO $=0$ |  | MCO $=1$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | LCDCL | Frame Frequency | LCD CL | Frame Frequency |
| 0 | 0 | 0 | Quadriplexed | 1/3 | CL/256 | CL/1024 | X/164 | X256 |
|  |  | 1 | Triplexed |  |  | CL/768 |  | X192 |
|  | 1 | 0 | Biplexed | 1/2 | CL/512 | CL/1024 | X/128 | X256 |
|  |  | 1 | Triplexed |  |  | CL/1536 |  | X384 |
| 0 | 0 | 0 | Quadriplexed | 1/3 | CL/512 | CL/2048 | X/128 | X512 |
|  |  | 1 | Triplexed |  |  | CL/1536 |  | X584 |
|  | 1 | 0 | Biplexed | 1/2 | CL/1024 | CL/2048 | X/256 | X1512 |
|  |  | 1 | Triplexed |  |  | CL/3072 |  | X768 |
| $\overline{\mathrm{DM}} \mathrm{M}_{1}$ | Display output control |  |  |  | D | utput control |  |  |
| 0 | TO deselect all segments signal |  |  |  |  | display outs |  |  |

Table 4. LCD Supply Voltage

| Pin Name | 1/2 Blas | 1/3 Bias |
| :---: | :---: | :---: |
| $V_{L C 1}$ | $V_{D D}-(1 / 2) V_{L C D}$ | $V_{D D}-{ }^{(1 / 3)} V_{L C D}$ |
| $V_{L C 2}$ | $V_{D D}-(1 / 2) V_{L C D}$ | $V_{D D}-(2 / 3) V_{L C D}$ |
| $V_{L C 3}$ | $V_{D D}-V_{L C D}$ | $V_{D D}-V_{L C D}$ |

Figure 14. LCD Controller/DriverBlock Diagram


Note: *indicates instruction execution

Figure 15. Configuration of LCD Power Supply by Voltage Dividing Method


## Interrupt Function

There are two external (INTO, INT1) and two internal (INTT, INTS) interrupts. Interrupt INTO and pin $\mathrm{PO}_{0}$ share one line; figure 12 shows how to select between these. When INTO is selected, either INTO or INTS may be specified. The interrupt process (interrupt address and priority) for INTO and INTS is the same. See table 5 and figure 16.

Interrupt Enable Register $\left(\mathrm{IE}_{2}-\mathrm{IE}_{0}\right)$. This register permits or inhibits individual interrupt requests of INTT, INTO/S and INT1; it allows the interrupt if the respective bit of each interrupt is set to 1 , and inhibits the interrupt if 0 . See figure 17.

Figure 16. Interrupt Controller Block Diagram


Table 5. Source of Interrupts

| Intorrupt | Int/Ext | Priorty | Interrupt Address |
| :--- | :---: | :---: | :---: |
| INTT <br> (coincidence signal <br> from timer / event counter) | Int | 1 | 10 H (16) |
| INT0 <br> (interrupt signal <br> from PO 0 pin) | Ext | 2 | $20 \mathrm{H}(32)$ |
| INTS <br> (transfer end signal <br> from serial interface) | Int | 2 | $20 \mathrm{H}(32)$ |
| INT1 <br> (interrupt signal <br> from INT1 pin) | Ext | 3 | $30 \mathrm{H}(48)$ |

Figure 17. Format of Interrupt Enable Register


Interrupt Master Enable F/F (IME). This F/F permits or inhibits the acceptance of all interrupts (INTT, INTO, INTS, and INT1); after accepting an interrupt, it is reset to inhibit subsequent interrupts. The F/F is set by the El 0 instruction to permit all interrupts not individually disabled, or it is reset by the DI 0 instruction to inhibit all interrupts. In either case, the interrupt enable register is unaffected.

Typical Interrupts. Figure 18 is an example of the interrupt process for the INT1 interrupt.

Figure 18. Typical Interrupt Process Flow


## Standby Function

Two standby modes, stop and halt, are provided to reduce power consumption during a program standby state. The STOP and HALT instructions select these modes.

In standby mode, program execution ceases and the contents of data memory and all internal registers are held. The shift register and timer/event counter still operate.

A RESET or interrupt generation releases standby mode; if an interrupt request flag is set, stop/halt mode cannot be set in spite of the STOP/HALT instruction execution. Consequently, when setting standby mode when there is a possibility of a request flag being set, it is necessary to have the interrupt request flag reset either by processing the interrupt in advance or by executing a SKI instruction.
Differences between stop and halt modes are shown in table 6. The main difference lies in that RC oscillation output (CL) either stops (stop mode), or does not stop (halt mode), when the system clock is being supplied by RC oscillation.

Table 6. Comparing Stop and Halt Modes

| Mode | Instruction | CL | 0 | $\mathbf{X}$ | CPU | sIO | Interrupt used <br> CNT release |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :--- | :--- | :--- |
| Stop | STOP | $X$ | $X$ | 0 | $X$ | $*$ | $*$ | INTT, INTO / S |
| Halt | HALT | 0 | $X$ | 0 | $X$ | $*$ | 0 | INTT, INTO $/ S$, <br> INT1 |

## Note:

0 Operation possible

* Operation possible with a mode selected

X Operation disabled

## Reset Function

A high level RESET input initializes the $\mu$ PD7514. The sequence of events is as follows:
(1) The PC is cleared to 0.
(2) PSW flags $\mathrm{SK}_{1}$ and $\mathrm{SK}_{0}$ are cleared to 0 .
(3) The timer/event counter as reset as follows:

Count register $=00 \mathrm{H}$
Modulo register $=\mathrm{FFH}$
Timer out $F / F=0$
(4) The clock control circuit is reset as follows: Clock mode register $\left(\mathrm{CM}_{3}-\mathrm{CM}_{0}\right)$ is cleared to 0 $C P=L C D C L \prime=C L \times 1 / 256$
TOUT is disabled.
Prescalers 1,2,3 $=0$
(5) Shift mode register $\left(\mathrm{SM}_{3}-\mathrm{SM}_{0}\right)$ is cleared to 0 . Serial interface shift operation stops.
Port 0 is placed in input mode (high impedance). INTS is selected for the interrupt source of INTO/S.
(6) Display mode register ( $\mathrm{DM}_{3}-\mathrm{DM}_{0}$ ) is cleared to 0 . $1 / 3$ bias, quadriplexed
Frame frequency = CL/1024, LCD drive deselected
(7) Interrupt control circuit becomes as follows:

Interrupt request flags = 0
Interrupt master enable F/F $=0$
Interrupt enable register $=0$
All pending interrupts cancelled.
All interrupts disabled.
(8) Port 6 mode register $\left(\mathrm{PM}_{3}-\mathrm{PM}_{0}\right)$ is cleared to 0 .

## Operating Characteristics

(9) All output buffers of ports 0-7 are turned off, and become high impedance, I/O ports are set to input mode.
(10) The contents of data memory and the following registers are undefined:
Stack pointer (SP)
Accumulator (A)
Carry flag (C)
General-purpose registers (D, E, H, L)
Output latch of each port
Shift register
After RESET, program execution starts from address 00 H . The contents of each register must be initialized as needed.

Power-On-Reset Circuit. The simplest example is shown in figure 19.

Figure 19. Power-On-Reset Circuit


## Operating Characteristics (cont)



$f_{c}$ vs $V_{D D}$


Iddvs VDD


IDD1 vs $T_{A}$


## Operating Characteristics (cont)



Differences Between the $\mu$ PD7514, $\mu$ PD7508, and $\mu$ PD7503

The $\mu$ PD7514 integrates the features of the $\mu$ PD7508 and the strengthened LCD controller/driver of the $\mu$ PD7503. Differences are shown in table 7.

Table 7. Difference Between $\mu$ PD7514, $\mu$ PD7508, and $\mu$ PD7503

|  | $\mu$ PD7514 | ${ }_{\mu \text { PD }}$ 7508C/G | $\mu \mathrm{PD75030}$ |
| :---: | :---: | :---: | :---: |
| On-chip RAM | $256 \times 4$ | $226 \times 4$ | $224 \times 4$ |
| Input ports | Port $0\left(\mathrm{PO}_{0}-\mathrm{PO}_{3}\right)$ | Port $0\left(\mathrm{PO}_{1}-\mathrm{PO}_{3}\right)$ <br> Port $1\left(\mathrm{Pl}_{1}-\mathrm{Pl}_{3}\right)$ | Port 0 ( $\mathrm{PO}_{1}-\mathrm{PO}_{3}$ ) Port 1 $\left(\mathrm{P1}_{1}-\mathrm{P1}_{3}\right)$ |
| Output ports | Port 2 ( $\mathrm{P}_{0}-\mathrm{P}_{2}$ ) | Port 2 ( $\mathrm{P}_{2}-\mathrm{P}_{3}$ ) | - |
| 1/0 ports | Port $1\left(\mathrm{P1}_{0}-\mathrm{Pl}_{3}\right)$ <br> Port 7 ( $\mathrm{P7}_{0}-\mathrm{P} 7_{3}$ ) | Port $1\left(\mathrm{P1}_{0}-\mathrm{Pl}_{3}\right)$ <br> Port 7 ( $\mathrm{P7}_{0}-\mathrm{P7}_{3}$ ) | - |
| Number of ports | 31 | 32 | 23 |
| LCD controller/ driver Multiplexing | Biplexed Triplexed Quadriplexed | - | Triplexed Quadriplexed |
| LCD controller/ driver Segments | 32 |  | 24 |
| Package | 80-pin flat | 40-pin DIP/ 52-pin flat <br> 52-pin flat | 64-pin flat |

VOL vs IOL


## Description

The $\mu$ PD7516H and 75CG16H are 4-bit, single-chip CMOS microcomputers with the $\mu$ PD7500 series architecture and a FIP controller/driver. On-board peripheral functions include an 8 -bit timer/event counter, an 8 -bit serial interface, a 14 -bit programmable pulse generator, and a display controller/driver that supervises all of the timing requirements by the 24 -port $S$ segment drivers either for a 16 -character, 7 -segment FIP, or an 8 -character, 14 -segment FIP. The $\mu$ PD7516H is functionally equivalent to the $\mu$ PD7519H except for ROM size.

Twenty-eight I/O lines are organized into seven 4-bit ports: the input/serial interface port 0 , output ports 2 and 3 , and $I / O$ ports $1,4,5$, and 6 .
The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values.
The $\mu \mathrm{PD} 7516 \mathrm{H} / 75 \mathrm{CG} 16 \mathrm{H}$ has a $2.44 \mu \mathrm{~s}$ instruction cycle time at $\mathrm{f}_{\mathrm{xx}}=6.55 \mathrm{MHz}$.
For the $\mu \mathrm{PD} 7516 \mathrm{H}$, current consumption is less than 6 mA for normal operation ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{f}_{\mathrm{xx}}$ $=6.55 \mathrm{MHz}$, high speed mode).
The $\mu$ PD75CG16H, a piggyback EPROM version, is available for prototyping and program development. It is pincompatible and functionally equivalent to the masked version.

## Features

$\square 6144 \times 8$-bit program memory (ROM)
$\square 256 \times 4$-bit data memory (RAM)
$\square 28 \mathrm{I} / \mathrm{O}$ lines
$\square$ Programmable FIP controller/driver

- 24 high-voltage output lines
$\square$ 8-bit serial interface
$\square 8$-bit timer/event counter
$\square$ Programmable pulse generator (PPG)
- Variable duty port (D/A converter)
- Signal generator port
- 1-bit output port

[^2]$\square$ Vectored, prioritized interrupts

- Two external: INT0, INT1
- Two internal: timer (INTT) and serial (INTS)
$\square$ Four 4-bit general purpose registers
$\square 107$ instructions; subset of $\mu$ PD7500 series instruction set A
- Look-up-table capability
- Indirect indexed addressing
$\square$ Instruction cycle
$-\mu$ PD7516H low speed mode: $15.26 \mu \mathrm{~s} / 4.19 \mathrm{MHz}$
$-\mu$ PD7516H low speed mode: $9.77 \mu \mathrm{~s} / 6.55 \mathrm{MHz}$
$-\mu$ PD7516H high speed mode: $3.81 \mu$ s $/ 4.19 \mathrm{MHz}$
$-\mu$ PD7516H high speed mode: $2.44 \mu \mathrm{~s} / 6.55 \mathrm{MHz}$
$\square$ Two power-down modesSingle power supply ( 2.5 V to 6 V )


## Applications

The $\mu$ PD7516H has a variety of flexible powerful functions and is best suited for the following applications:

- Video tape recorders
- Plain paper copiers
- Electronic cash registers
- Telephone sets
- Electronic scales
- Automobiles

Figures 1-4 show how to apply the device to a digital tuning system, a telephone, an ECR, and automotive equipment.

## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD7516HG-12 | 64 -pin plastic miniflat | 6.55 MHz |
| $\mu$ PD7516HG-36 | 64 -pin plastic QUIP | 6.55 MHz |
| $\mu$ PD7516HCW | 64 -pin plastic shrink DIP | 6.55 MHz |
| $\mu$ PD75CG16HE | 64-pin ceramic piggyback <br> QUIP | 6.55 MHz |

## Pin Configurations

## 64-Pin Plastic Miniflat



## Pin Identification

Plastic Miniflat, QUIP, and Shrink DIP

| Flat | QUIP(1) | Symbol | Function |
| :---: | :---: | :---: | :---: |
| 1 | 7,24 | NC | No connection |
| 2 | 8 | $\mathrm{PO}_{0} / \mathrm{INTO}$ | Port 0, or external interrupt INTO and the serial I/0 interface |
| 3 | 9 | $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$ |  |
| 4 | 10 | $\mathrm{PO}_{2} / \mathrm{SO}$ |  |
| 5 | 11 | $\mathrm{PO}_{3} / \mathrm{Sl}$ |  |
| 6-9 | 12-15 | $\mathrm{P6}_{0}-\mathrm{P} 6_{3}$ | Port 6 |
| 10-13 | 16-19 | $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ | Port 5 |
| 14-17 | 20-23 | $\mathrm{P1}_{0}-\mathrm{P1}_{3}$ | Port 1 |
| 18-21 | 25-28 | $\mathrm{P4}_{0}-\mathrm{P4}_{3}$ | Port 4 |
| 22 | 29 | EVENT | Timer / event counter input |
| 23, 24 | 30, 31 | X2, X1 | Crystal clock input |
| 25 | 32 | $V_{S S}$ | Ground |
| 26, 58 | 64 | $V_{\text {DD }}$ | Power supply positive |
| 27-34 | 33-40 | $\mathrm{S}_{0}-\mathrm{S}_{7}$ | Segment outputs |
| 35-42 | 41-48 | $\begin{aligned} & T_{8} / S_{8-} \\ & T_{15} / S_{15} \end{aligned}$ | Timing / segment outputs |
| 43-50 | 49-56 | $\mathrm{T}_{0}-\mathrm{T}_{7}$ | Timing outputs |

64-Pin Plastic QUIP, and Shrink DIP


83002980 A

| Flat | QUIP(1) | Symbol | Function |
| :---: | :---: | :---: | :---: |
| 51 | 57 | $V_{\text {LOAD }}$ | High voltage option resistor supply negative. This pin is not used (NC) in the $\mu$ PD75CG16H. |
| 52 | 58 | $V_{\text {PRE }}$ | High voltage predriver supply negative |
| 53-56 | 59-62 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | Port 3 |
| 57 | 63 | INT1 | External interrupt |
| 59 | 1 | $\mathrm{P} 20^{0} / \overline{\text { PSTB }}$ | Port 2, or port 1 STB signal, timer F/F output, internal CL output, and general purpose output |
| 60 | 2 | P2 $/$ /PTOUT |  |
| 61 | 3 | $\mathrm{P}_{2} / \mathrm{PCL}$ |  |
| 62 | 4 | $\mathrm{P}_{2}$ |  |
| 63 | 5 | RESET | RESET input |
| 64 | 6 | PPO | PPG output |

## Note:

(1) This QUIP pin identification is also true for the shrink DIP and piggyback packages.

## Pin Configurations (cont)

## 64-Pin Ceramic Piggyback QUIP

| P20/PSTB | 1 |  |  | 64 | $V_{D D}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2 $1_{1} / \mathrm{PTOUT}$ | 2 |  |  | 63 | INT1 |  |
| $\mathrm{Pr}_{2} / \mathrm{PCL}$ | 3 | $\mu$ PD75CG16H |  | 62 | $\mathrm{P}_{3}$ |  |
| $\mathrm{P2}_{3}$ | 4 |  |  | 61 | $\mathrm{P}_{3}$ |  |
| RESET | 5 |  |  | 60 | $\mathrm{P}_{3}$ |  |
| PPO | 6 |  |  | 59 | $\mathrm{P}_{3}$ |  |
| NC | 7 |  |  | 58 | VPRE |  |
| POOINTO | 8 |  |  | 57 | NC |  |
| $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$ | 9 |  |  | 56 | $\mathrm{T}_{0}$ |  |
| $\mathrm{PO}_{2} / \mathrm{SO}$ | 10 | $\mathrm{V}_{\mathrm{DD}} \square_{1}$ | $\square \mathrm{V}_{\mathrm{DD}}$ | 55 | $\mathrm{T}_{1}$ |  |
| $\mathrm{PO}_{3} / \mathrm{SI}$ | 11 | $A_{12} \square_{2} 227$ | $\square v_{D D}$ | 54 | $\mathrm{T}_{2}$ |  |
| P6\% | 12 | $\mathrm{A}_{7} \mathrm{C}^{3} \quad 26$ | $v_{D D}$ | 53 | $\mathrm{T}_{3}$ |  |
| P6 ${ }_{1}$ | 13 | $\mathrm{A}_{6}-4 \quad 25$ | $\square A_{8}$ | 52 | $\mathrm{T}_{4}$ |  |
| $\mathrm{P6}_{2}$ | 14 | $\mathrm{A}_{5}-5 \quad 24$ | $\square A_{9}$ | 51 | $T_{5}$ |  |
| $\mathrm{P}_{6}{ }_{3}$ | 15 | $A_{4} \square^{-1} 23$ | $\square A_{11}$ | 50 | $\mathrm{T}_{6}$ |  |
| P50 | 16 | $\mathrm{A}_{3}$ - $^{7} \quad 22$ | $\mathrm{v}_{\text {ss }}$ | 49 | $\mathrm{T}_{7}$ |  |
| P5 ${ }_{1}$ | 17 | $\mathrm{A}_{2} \mathrm{C}^{8} 821$ | $\square \mathrm{A}_{10}$ | 48 | $\mathrm{T}_{8} / \mathrm{S}_{8}$ |  |
| $\mathrm{P5}_{2}$ | 18 | $A_{1} \square^{4} \quad 20$ | $\square \overline{C E}$ | 47 | $\mathrm{T}_{9} / \mathrm{S}_{9}$ |  |
| $\mathrm{P5}_{3}$ | 19 | $A_{0} \square_{10} 19$ | $\mathrm{I}_{7}$ | 46 | $\mathrm{T}_{10} / \mathrm{S}_{10}$ |  |
| P1 ${ }_{0}$ | 20 | 10 11 18 | $\mathrm{I}_{6}$ | 45 | $\mathrm{T}_{11} / \mathrm{S}_{11}$ |  |
| P1 $1_{1}$ | 21 | $\mathrm{I}_{1} 1_{12} \quad 17$ | $\square_{5}$ | 44 | $\mathrm{T}_{12} / \mathrm{S}_{12}$ |  |
| $\mathrm{P1}_{2}$ | 22 | $\mathrm{I}_{2} 1316$ | $\mathrm{l}_{4}$ | 43 | $\mathrm{T}_{13} / \mathrm{S}_{13}$ |  |
| $\mathrm{P1}_{3}$ | 23 | $v_{5 s}[14415$ | $\square \mathrm{I}_{3}$ | 42 | $\mathrm{T}_{14} / \mathrm{S}_{14}$ |  |
| NC | 24 |  |  | 41 | $\mathrm{T}_{15} / \mathrm{S}_{15}$ |  |
| $\mathrm{P4}_{0}$ | 25 |  |  | 40 | $\mathrm{S}_{0}$ |  |
| $\mathrm{P4}_{1}$ | 26 |  |  | 39 | $\mathrm{s}_{1}$ |  |
| $\mathrm{P4}_{2}$ | 27 |  |  | 38 | $\mathrm{S}_{2}$ |  |
| $\mathrm{P4}_{3}$ | 28 |  |  | 37 | $\mathrm{S}_{3}$ |  |
| EVENT | 29 |  |  | 36 | $\mathrm{S}_{4}$ |  |
| X2 | 30 |  |  | 35 | $\mathrm{S}_{5}$ |  |
| X1 | 31 |  |  | 34 | $\mathrm{S}_{6}$ |  |
| $v_{\text {Ss }}$ | 32 |  |  | 33 | $\mathrm{S}_{7}$ |  |
|  |  |  |  |  |  | 83-002881A |

## Pin Identification (cont)

رPD75CG16H, Piggyback EPROM

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD}}$ | Unused |
| $2-10,21$, $\mathrm{A}_{0}-\mathrm{A}_{12}$ Program counter output <br> $23-25$   | Data input from the 2764 |  |
| $11-13,15-19$ | $\mathrm{I}_{0}-\mathrm{I}_{7}$ | Same as bottom pin 32; connected to <br> 2764 GND pin |
| 14 | $\mathrm{~V}_{\mathrm{SS}}$ | Chip enable output |
| 20 | $\overline{\mathrm{CE}}$ | Same as bottom pin 32; supplies 0E <br> signal to the 2764 |
| 22 | $\mathrm{~V}_{\mathrm{SS}}$ | Same as bottom pin 64; supplies $\mathrm{V}_{\mathrm{CC}}$ <br> to the 2764 |
| 26 | $\mathrm{~V}_{\mathrm{DD}}$ | Unused |
| 27,28 | $\mathrm{~V}_{\mathrm{DD}}$ |  |

## Pin Functions

## (Except EPROM)

## $\mathrm{PO}_{0} / \mathrm{INTO}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$ (Port 0)

This port can be configured as the 4-bit, parallel input port 0 , or as the 8 -bit serial I/O interface under control of the serial mode select register. The 8 -bit serial $1 / O$ interface consists of the serial input (SI), the serial output (SO), and a serial clock (SCK) used for synchronizing data transfer. Line $\mathrm{PO}_{0}$ is shared with external interrupt INTO, which is a rising edge-triggered interrupt.

## $\mathrm{Pl}_{10}-\mathrm{Pl}_{3}$ (Port 1)

Individual lines can be configured as a 4-bit input or as a latched, three-state output under control of the port 1 mode select register.

## P2 $2_{0} / \overline{\mathrm{PSTB}}, \mathrm{P}_{1} / \mathrm{PTOUT}, \mathrm{P} 2_{2} / \mathrm{PCL}, \mathrm{P}_{3}$

$\mathrm{P}_{2}{ }_{0}-\mathrm{P}_{3}$ are the 4-bit latched output port 2. $\overline{\mathrm{PSTB}}$ is the port 1 output strobe pulse. PTOUT is the timer-out F/F signal. PCL is the internal system clock output. $\mathrm{P}_{3}$ is a general purpose output.

## $\mathrm{P}_{3}-\mathrm{P}_{3}$ (Port 3)

4-bit, latched three-state output port 3.

## P40-P43 (Port 4)

4-bit latched three-state I/O port. Can perform 8-bit parallel I/O in conjunction with port 5.

## $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ (Port 5)

4-bit latched three-state I/O port. Can perform 8-bit parallel I/O in conjunction with port 4.

## P60-P63 (Port 6)

Individual lines can be configured as a 4-bit input or as a latched, three-state output under control of the port 6 mode select register.

## EVENT

1-bit external event input for the timer/event counter.

## $\mathrm{S}_{\mathbf{0}}-\mathrm{S}_{7}, \mathrm{~T}_{\mathbf{8}} / \mathrm{S}_{\mathbf{8}}-\mathrm{T}_{15} / \mathrm{S}_{\mathbf{1 5}}, \mathrm{T}_{\mathbf{0}}-\mathrm{T}_{\mathbf{7}}$

High voltage outputs. $\mathrm{S}_{0}-\mathrm{S}_{7}$ are segment driver outputs, and $\mathrm{T}_{0}-\mathrm{T}_{7}$ are digit driver outputs. $\mathrm{T}_{8} / \mathrm{S}_{8}-\mathrm{T}_{15} / \mathrm{S}_{15}$ can be configured as either segment or digit driver outputs under control of the display mode select register.

## INT1

External, rising edge triggered interrupt.

## PPO

1-bit programmable pulse generator output. PPO can operate as the pulse width modulation output, signal generator port, or 1 -bit output port, as dictated by the PPG mode select register.

## RESET

RESET input. R/C circuit or pulse initializes $\mu$ PD7516H and also releases stop or halt mode.

## X1, X2

Crystal clock connection. A crystal oscillator circuit is connected to X1 and X2 for system clock operation, or an external clock may be connected to X1 and an inverted clock to X2.

## VPRE

High voltage predriver supply. Apply single voltage from $V_{D D}-12 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ for proper display operation.

## VLOAD

High voltage option resistor supply negative. Apply single voltage from $V_{D D}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ for proper display operation. This pin is not used (NC) in the $\mu$ PD75CG16H.

## VDD

Power supply positive. Apply single voltage ranging from 2.5 V to 6.0 V for proper operation.

## Vss

Ground.

## EPROM Pin Functions

## Piggyback EPROM

## $\mathrm{A}_{0}-\mathrm{A}_{12}$ (Address)

Output the 13 bits of the program counter ( $\mathrm{PC}_{0}-\mathrm{PC}_{11}$ ), which are the address signals of EPROM 2764.

## $\mathbf{I}_{0}-\mathbf{I}_{7}$ (Data Input)

Input data from the 2764.

## $\overline{\mathrm{CE}}$ (Chip Enable)

Outputs the chip enable signal to the 2764.

## VDD (Pin 1)

Electrically equivalent to $V_{D D}$ of the bottom pins. Provided for future devices. Use in the open condition.

## VDD(Pin 26)

Electrically equivalent to $V_{D D}$ of the bottom pins. Supplies VCC to 2764.

## VDD (Pins 27, 28)

Electrically equivalent to $V_{D D}$ of the bottom pins. Do not use these pins.

## VSS (Pin 22)

Electrically equivalent to VSS of the bottom pins. Supplies $\overline{\mathrm{OE}}$ signal to the 2764 .

## VSS (Pin 14)

Electrically equivalent to $V_{S S}$ of the bottom pins. Connected to 2764 GND pin.

## Block Diagrams

$\mu$ PD7516H


3

## Block Diagrams (cont)

$\mu$ PD75CG16H

$\mu$ PD7516H

## Absolute Maximum Ratings <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Supply voitages |  |
| :---: | :---: |
| $V_{\text {DD }}$ | -0.3 V to +7 V |
| $\mathrm{V}_{\text {LOAD }}(\mu \mathrm{PD} 7516 \mathrm{H})$ | $V_{D D}-40 \mathrm{~V}$ to $+\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $V_{\text {PRE }}$ | $\mathrm{V}_{D D}-12 \mathrm{~V}$ to $+\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input voltage, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ |  |
| Display outputs, $\mathrm{V}_{0}$ | $V_{D D}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Other outputs, $\mathrm{V}_{0 D}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ |  |
| Per pin, other than display outputs | -15 mA |
| Per pin, $\mathrm{S}_{0}-\mathrm{S}_{7}$ | -15 mA |
| Per pin, $\mathrm{T}_{0}-\mathrm{T}_{7}, \mathrm{~T}_{8} / \mathrm{S}_{8}-\mathrm{T}_{15} / \mathrm{S}_{15}$ | $-30 \mathrm{~mA}$ |
| Total, display outputs, $\mu$ PD7516H | -120 mA |
| display outputs, $\mu$ PD75CG16H | -90mA |
| Total, other than display outputs | $-20 \mathrm{~mA}$ |
| Output current low, 10L |  |
| Total, all output ports | 60 mA |
| Total power consumption (Note 1), PT |  |
| Plastic flat package ( $\mu \mathrm{PD} 7516 \mathrm{H}$ ) | 400 mW |
| Plastic QUIP, ( $\mu$ PD7516H) | 600 mW |
| Operating temperature, TOPT $^{\text {a }}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note:
(1) Calculation of PT: there are three kinds of power consumption, the total of which should be less than the total power consumption (PT) in this specification. Use of less than $80 \%$ of PT is recommended. The three different power consumptions are as follows:

1. CPU power consumption. $\mathrm{V}_{\mathrm{DD}}$ (max) $\times \mathrm{I}_{\mathrm{DD1}}($ max $)$
2. Power consumption of output pins. This includes both normal output and display output. Calculate the total consumption of each output pin to which the maximum current flows.
3. Power consumption of on-chip pull-down resistors (mask option).

## Example

Configuration:
9 segments $\times 11$ digits, 4 LED outpuis
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, 4.19 \mathrm{MHz}$ oscillation
Segment pin $=5 \mathrm{~mA}$ (max)
Timing pin $=15 \mathrm{~mA}$ (max)
LED output pin $=10 \mathrm{~mA}$ (max)
Vacuum fluorescent display (VLOAD) $=-30 \mathrm{~V}$

Consumption:
(1) CPU
$5.5 \mathrm{~V} \times 2.0 \mathrm{~mA}=11 \mathrm{~mW}$
(2) Output pins

Segment pins: $(5 / 7 \times 2 \mathrm{~V}) \times 5 \mathrm{~mA} \times 9=64 \mathrm{~mW}$
Timing pins: $2 \mathrm{~V} \times 15 \mathrm{~mA}=30 \mathrm{~mW}$
LED output pins: $(10 / 15 \times 2 \mathrm{~V}) \times 10 \mathrm{~mA} \times 4=53 \mathrm{~mW}$
(3) Pull-down resistors
$(30+5.5 \mathrm{~V})^{2 / 80} \mathrm{k} \Omega \times 10=158 \mathrm{~mW}$
Therefore, $\mathrm{PT}=(1)+(2)+(3)=316 \mathrm{~mW}$

## DC Characteristics

$\mu$ PD7516H: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 6 V $\mu$ PD75CG16H: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parametor | Symbol | Limits |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | $V_{D D}$ | V | Other than $\mathrm{X1}, \mathrm{X} 2$ |
|  | $\mathrm{V}_{\mathrm{HH} 2}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | $\mathrm{V}_{\mathrm{DD}}$ | V | X1, X2 (Note 1) |
| Input voltage low | $\mathrm{V}_{\text {IL1 }}$ | 0 | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Other than $\mathrm{X1}, \mathrm{X} 2$ |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 | 0.4 | V | X1, X2 (Note 1) |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{-1.0}$ |  | V | $\begin{aligned} & V_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ |
|  |  | $V_{D D}-0.5$ |  | V | $\mu$ PD7516H only, $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Output voltage low | $V_{0 L}$ |  | 0.4 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} \end{aligned}$ |
|  |  |  | 0.5 | V | $\mu$ PD7516H only, $\mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}$ |
| Input leakage current high | $\mathrm{ILIH1}$ |  | 3 | $\mu \mathrm{A}$ | $V_{1}=V_{D D} ; \text { other }$ than $\mathrm{X} 1, \mathrm{X} 2$ |
|  | LiH2 |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{X1}, \mathrm{X} 2$ |
| Input leakage current iow | Llici |  | -3 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{1}=0 \mathrm{~V} \text {; other than } \\ & \mathrm{X} 1, \mathrm{X} 2 \end{aligned}$ |
|  | LILL2 |  | -20 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V} ; \mathrm{X} 1, \mathrm{X} 2$ |
| Input leakage current | IIL |  | -200 | $\mu \mathrm{A}$ | $\mu$ PD75CG16H only; $V_{1}=0 \mathrm{~V}, \mathrm{I}_{0}-\mathrm{I}_{7}$ |
| Output leakage current high | ${ }_{\text {L }}^{2} \mathrm{OH}$ |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
| Output leakage current low | ${ }_{\text {LOLI }}$ |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$; other than display outputs |
|  | LOL2 |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{0}=\mathrm{V}_{\mathrm{LOAD}}= \\ & \mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V} \text {; display } \\ & \text { outputs } \end{aligned}$ |

DC Characteristics (cont)
$\mu$ PD7516H: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 6 V $\mu$ PD75CG16H: $T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Display output current | 100 | -7 |  |  | mA | $\begin{aligned} & \mathrm{S}_{0}-\mathrm{S}_{7} ; \\ & \text { (Notes } 2 \& 3 \text { ) } \end{aligned}$ |
|  |  | -4 |  |  | mA | $\mu$ PD75CG16H; <br> (Notes 2 \& 3) |
|  |  | -15 |  |  | mA | $\begin{aligned} & \mathrm{T}_{0}-\mathrm{T}_{15} \\ & \text { (Notes } 2 \& 3 \text { ) } \\ & \hline \end{aligned}$ |
|  |  | -10 |  |  | mA | $\mu$ PD75CG16H; <br> (Notes $2 \& 3$ ) |
|  |  | -3 |  |  | mA | $\mathrm{S}_{0}-\mathrm{S}_{7} ;$ ( ( ( ${ }^{\text {dete 4) }}$ |
|  |  | -2 |  |  | mA | ${ }_{\mu}$ PD75CG16H; <br> (Note 4) |
|  |  | -7 |  |  | mA | $\mathrm{T}_{0}{ }^{-} \mathrm{T}_{15}$ (Note 4) |
|  |  | $-5$ |  |  | mA | $\mu$ PD75CG16H; <br> (Note 4) |
| On-chip pull-down resistance | $\mathrm{R}_{\mathrm{L}}$ | 40 | 70 | 120 | k $\Omega$ | $\mathrm{V}_{0 \mathrm{D}}-\mathrm{V}_{\text {LOAD }}=35 \mathrm{~V}$ |
| Supply current, $\mu$ PD7516H | ID 1 |  | 3.0 | 9.0 | mA | High speed $V_{D D}=5 V \pm 10 \% ;$ <br> (Note 5) |
|  | ${ }^{\text {DD2 }}$ |  | 0.6 | 1.9 | mA | Low speed halt mode $V_{D D}=5 V \pm 10 \% ;$ (Note 5) |
|  | ${ }^{\text {DD1 }}$ |  | 2.0 | 6.0 | mA | High speed $V_{D D}=5 \mathrm{~V} \pm 10 \%$; (Note 6) |
|  |  |  | 400 | 1200 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=3 V \pm 10 \% ; \\ & \text { (Note 6) } \end{aligned}$ |
|  | $\overline{\mathrm{I}_{\mathrm{DO}}}$ |  | 450 | 1500 | $\mu \mathrm{A}$ | Halt mode $V_{D D}=5 \mathrm{~V} \pm 10 \%$; (Note 6) |
|  |  |  | 150 | 400 | $\mu \mathrm{A}$ | Halt mode $V_{D D}=3 V \pm 10 \% ;$ <br> (Note 6) |
|  | $1{ }^{\text {D } 3}$ |  | 0.1 | 20 | $\mu \mathrm{A}$ | Stop mode $V_{D D}=5 \mathrm{~V} \pm 10 \%$; (Note 6) |
|  |  |  | 0.1 | 10 | $\mu \mathrm{A}$ | Stop mode $V_{D D}=3 V \pm 10 \%$; (Note 6) |


| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply current, $\mu$ PD75CG16H | IDD1 |  | 1.2 | 3.6 | mA | High speed <br> $V_{D D}=4.75 \mathrm{~V}$ to <br> 5.5 V; (Note 5) |
|  |  |  | 1.0 | 3.0 | mA | High speed; (Note 6) |
|  | $l_{\text {DD2 }}$ |  | 350 | 1000 | $\mu \mathrm{A}$ | Halt mode $V_{D D}=5 \mathrm{~V} \pm 10 \% ;$ <br> (Note 6) |
|  | $l_{\text {DD3 }}$ |  |  | 20 | $\mu \mathrm{A}$ | Stop mode; (Note 6) |

## Note:

(1) The circuits in figures 19 and 20 are recommended.
(2) The external circuit in figure 21 is recommended.
(3) $\mathrm{V}_{\text {PRE }}=\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OD}}=\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$
(4) $V_{P R E}=O V, V_{O D}=V_{D D}-2 V$
(5) 6.55 MHz crystal, $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF}$
(6) 4.19 MHz crystal, $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF}$

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

|  |  | Limits |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit | | Conditions |
| :---: |,

(1) $f_{c}=1 \mathrm{MHz}$, Unmeasured pins are connected to 0 V .

## AC Characteristics

## Clock Operation

$\mu$ PD7516H: $T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 6 V
$\mu$ PD75GC16H: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock oscillation | $f_{x x}$ | 3.5 | 4.19 | 4.2 | MHz | (Notes 1, 2 \& 3) |
|  |  | 4.2 | 6.55 | 6.6 | MHz | $V_{D D}=4.5 \mathrm{~V} \text { to }$ <br> 6.0 V <br> (Notes 1, 2 \& 3) |
| System clock input frequency | $f_{x}$ | 0.1 |  | 4.2 | MHz | (Notes 1\&4) |
|  |  | 4.2 |  | 6.6 | MHz | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \\ & \text { (Notes } 1 \& 4 \text { ) } \end{aligned}$ |
| X1, X2 input pulse width high, low | ${ }^{\text {tx }}$ | 100 |  |  | ns | (Notes 1 \& 4) |
|  | ${ }_{\text {tXL }}$ | 75 |  |  |  | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} ; \\ & \text { (Notes } 1 \& 4 \text { ) } \end{aligned}$ |
| EVENT input frequency | $\mathrm{f}_{\mathrm{E}}$ |  |  | 410 | kHz | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.0 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 80 | kHz | $\mu \mathrm{PD7516H}$ only |
| EVENT input pulse width high, low | ${ }_{\text {tel }}$ | 1.2 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=4.0 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  | $\overline{t_{E H}}$ | 6.25 |  |  | $\mu \mathrm{S}$ | $\mu$ PD7516H only |

## Note:

(1) The circuits in figures 19 and 20 are recommended.
(2) Refer to the Operating Supply Voltage table.
(3) Crystal oscillation.
(4) External clock.

## Port $11 / O$ Operation

$\mu \mathrm{PD} 7516 \mathrm{H}: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 6 V $\mu$ PD75CG16H: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ $0.1 \mathrm{MHz} \leqslant f_{x}, f_{x x} \leqslant 4.2 \mathrm{MHz}$

| Parameter Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Wax |  |  |
| Port 1 output set- $t_{\text {PST }}$ up time (to PSTB $\uparrow$ ) | 250 |  |  | ns | (Note 1) |
| Port 1 output $\mathrm{t}_{\text {STP }}$ hold time (after $\overline{\mathrm{PSTB}} \uparrow)$ | 100 |  |  | ns | (Note 1) |
|  | 450 |  |  | ns | (Note 1) |
| Output data set- $t_{\text {DST }}$ up time (to $\overline{\mathrm{PSTB}} \uparrow$ ) | 200 |  |  | ns | (Note 2) |
| Output data hold tsTD time (after $\overline{\mathrm{PSTB}} \uparrow$ ) | 100 |  |  | ns | (Note 2) |

## Port $11 / 0$ Operation (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input data valid <br> time (atter <br> $\overline{\text { PSTB }} \downarrow$ ) | tstov |  |  | 700 | ns | (Note 2) |
| Input data floating time (atter $\overline{\text { PSTB }} \uparrow$ ) | ${ }^{\text {t }}$ STD | 0 |  |  | ns | (Note 2) |
| Control set-up <br> time (to $\widehat{\text { PSTB }} \downarrow$ | $\mathrm{t}_{\mathrm{CST}}$ | 100 |  |  | ns | (Note 2) |
| Control hold tim Output command | tstc | 100 |  |  | ns | (Note 2) |
| Input command |  | 0 |  | 80 | ns | (Note 2) |
| $\overline{\text { PSTB }}$ pulse width low | tstL2 | 750 |  |  | ns | (Note 2) |

## Note:

4
(1) Port output mode.
(2) I/O expander mode $V_{D D}=4 \mathrm{~V}$ to 6 V .

## Port 1 I/O Operation

$\mu \mathrm{PD} 7516 \mathrm{H}: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V
$\mu$ PD75CG16H: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to 5.5 V
4.2 MHz $\leqslant f_{x}, f_{x x} \leqslant 6.6 \mathrm{MHz}$

Low Speed Mode(1) $\left(\mathrm{EM}_{2}=0\right)$

| Parameter S | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| Port 1 output set- tPST up time (to PSTB $\uparrow$ ) | 400 |  |  | ns | (Note 2) |
| Port 1 output ISTP hold time (after $\overline{\text { PSTB }} \uparrow$ ) | 100 |  |  | ns | (Note 2) |
| $\begin{array}{ll} \hline \overline{\text { PSTB pulse }} \\ \text { width low } \end{array} \quad \text { tSTL1 }$ | 600 |  |  | ns | (Note 2) |
| Output data set- $t_{D S T}$ up time (to $\overline{\text { PSTB }} \uparrow$ ) | 400 |  |  | ns | (Note 3) |
| Output data hold ISTD time (after $\overline{\mathrm{PSTB}} \uparrow$ ) | 100 |  |  | ns | (Note 3) |
| Input data valid ${ }^{\text {STDV }}$ time (after $\overline{\text { PSTB }} \downarrow)$ |  |  | 850 | ns | (Note 3) |
| Input data floating time TSTDF (after PSTB $\uparrow$ ) | 0 |  |  | ns | (Note 3) |
| $\begin{aligned} & \text { Control set-up } \\ & \text { time (to PSTB } \downarrow \text { ) }{ }^{\text {tCST }} \end{aligned}$ | 400 |  |  | ns | (Note 3) |

## AC Characteristics (cont)

## Port 1 I/O Operation (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Control hold time $\mathrm{t}_{\text {STC }}$ |  |  |  |  |  |  |
| Output command |  | 100 |  |  | ns | (Note 3) |
| Input command |  | 0 |  | 80 | ns | (Note 3) |
| $\overline{\overline{P S T B}}$ pulse width low | ${ }_{\text {t }}^{\text {TLL2 }}$ | 1200 |  |  | ns | (Note 3) |

## Note:

(1) The $\mu \mathrm{PD} 82 \mathrm{C} 43 / 8243 \mathrm{H}$, etc, cannot interface with the $\mu \mathrm{PD} 7516 \mathrm{H}$ in high speed mode ( $\mathrm{EM}_{2}=1$ ).
(2) Port output mode.
(3) $\mathrm{I} / \mathrm{O}$ expander mode $\mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 6 V .

## Serial Interface Operation

$\mu$ PD7516H: $T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=2.5 \mathrm{~V}$ to 6 V
$\mu$ PD75CG16H: $T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\text { SCK cycle time }}$ | $\mathrm{t}_{\mathrm{KCY}}$ | 2.1 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \text {; } \\ & \text { Input } \end{aligned}$ |
|  |  | 12.5 |  |  | $\mu \mathrm{s}$ | $\mu \mathrm{PD7516H}$ only; Input |
|  |  | (1) |  |  | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V} \text { to } 6 \mathrm{~V} ; \\ & \text { Output } \end{aligned}$ |
|  |  | (2) |  |  | $\mu \mathrm{S}$ | $\mu$ PD7516H only; Output |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ high, low | ${ }^{\text {t }} \mathrm{KH}$ | 0.7 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \text {; } \\ & \text { Input } \end{aligned}$ |
|  | ${ }^{\text {K }}$ L | 6.5 |  |  | $\mu \mathrm{S}$ | $\mu$ PD7516H only; Input |
|  |  | (3) |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \text {; } \\ & \text { Output } \end{aligned}$ |
|  |  | (4) |  |  | $\mu \mathrm{S}$ | $\mu \mathrm{PD7516H}$ only; Output |
| $\begin{aligned} & \text { SI set-up time } \\ & \text { (to } \overline{\text { SCK } \uparrow)} \end{aligned}$ | ${ }_{\text {SIIK }}$ | 300 |  |  | ns | $V_{D D}=4 \mathrm{~V}$ to 6 V |
|  |  | 1000 |  |  | ns | $\mu \mathrm{PD7516H}$ only |
| SI hold time (atter $\overline{\mathrm{SCK}} \uparrow$ ) | ${ }_{\text {tKSI }}$ | 450 |  |  | ns | $\mathrm{V}_{\mathrm{DD}}=4 \mathrm{~V}$ to 6 V |
|  |  | 1000 |  |  | ns | $\mu \mathrm{PD} 7516 \mathrm{H}$ only |
| SO output delay time (atter $\overline{\text { SCK }} \downarrow)$ | $t_{k S 0}$ |  |  | 500 | ns | $\begin{aligned} & V_{D D}=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \text { for } \\ & 7516 \mathrm{H} \end{aligned}$ |
|  |  |  |  | 2000 | ns | $\mu \mathrm{PD} 7516 \mathrm{H}$ only |

## Note:

(1) High speed mode: $16 / f_{x}$ or $16 / f_{x x}$ Low speed mode: $64 / \mathrm{f}_{\mathrm{x}}$ or $64 / \mathrm{f}_{\mathrm{xx}}$
(2) $64 / f_{x x}$ or $64 / f_{x x}$
(3) High speed mode: $8 / \mathrm{f}_{x}$ or $8 / \mathrm{f}_{\mathrm{xx}}$ Low speed mode: $32 / f_{x}$ or $32 / f_{x x}$
(4) $32 / \mathrm{f}_{\mathrm{xx}}-2.0 \mu \mathrm{~s}$, or $32 / \mathrm{f}_{\mathrm{xx}}-2.0 \mu \mathrm{~s}$

## Other Operations

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| INTO pulse width high, low | $\begin{aligned} & \mathrm{I}_{\mathrm{IOH}}, \\ & \mathrm{t}_{\mathrm{OL}} \end{aligned}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| INT1 pulse width high, low | $\mathrm{t}_{\mathrm{ILH}}$, $\mathrm{t}_{1 \mathrm{LL}}$ | (1) |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width high, low | $\begin{aligned} & \mathrm{t}_{\text {RSH }}, \\ & \mathrm{t}_{\text {RSL }} \end{aligned}$ | 10 |  |  | $\mu \mathrm{s}$ |  |

## Note:

(1) $26 / f_{x}$ or $26 / f_{x x}$

## $\mu$ PD75CG16H EPROM Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

|  |  | Limits |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit |
| Conditions |  |  |  |  |  |

## Operating Supply Voltages

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Condiftions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| CPU (Note 1) |  | 4.5 |  | 6.0 | V | $f_{x}, f_{x}=4.2 \mathrm{MHz} \text { to }$ $6.6 \mathrm{MHz} \text {, (Note 3) }$ |
|  |  | 4.0 |  | 6.0 | V | $\begin{aligned} & f_{\mathrm{x}}=0.1 \mathrm{MHz} \text { to } \\ & 4.2 \mathrm{MHz}, \\ & f_{x x}=3.5 \mathrm{MHz} \text { to } \\ & 4.2 \mathrm{MHz}, \text { (Note } 3 \text { ) } \end{aligned}$ |
|  |  | 4.5 |  | 6.0 | V | $\mathrm{f}_{\mathrm{x}}, \mathrm{f}_{\mathrm{xx}}=4.2 \mathrm{MHz}$ to 6.6 MHz , (Note 4) |
|  |  | 2.5 |  | 6.0 | V | $\begin{aligned} & \mathrm{f}_{\mathrm{x}}=0.1 \mathrm{MHz} \text { to } \\ & 4.2 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{x}}=3.5 \mathrm{MHz} \text { to } \\ & 4.2 \mathrm{MHz} \text {, (Note 4) } \end{aligned}$ |

## AC Characteristics (cont)

Operating Supply Voltages (cont)

| Parametor | Symbol | LImits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Crystal oscillation circuit (Note 2) |  | 4.5 |  | 6.0 | V | $\begin{aligned} & \mathrm{f}_{\mathrm{xx}}=4.2 \mathrm{MHz} \text { to } \\ & 6.6 \mathrm{MHz}, \\ & \mathrm{C} 1=10 \mathrm{pF}, \mathrm{C2} \\ & 10 \mathrm{pF} \text {, (Note } 5 \text { ) } \end{aligned}$ |
|  |  | 2.7 |  | 6.0 | V | $\begin{aligned} & \mathrm{C} 1=10 \mathrm{pF}, \mathrm{C} 2 \leqslant \\ & 10 \mathrm{pF}, \\ & \mathrm{f}_{\mathrm{xx}}=3.5 \mathrm{MHz} \text { to } \\ & 4.2 \mathrm{MHz} \text {, (Note } 5 \text { ) } \end{aligned}$ |
|  |  | 2.85 |  | 6.0 | V | $\begin{aligned} & \mathrm{C} 1=10 \mathrm{pF}, \mathrm{C} 2 \leqslant \\ & 22 \mathrm{pF}, \\ & \mathrm{f}_{\mathrm{xx}}=3.5 \mathrm{MHz} \text { to } \\ & 4.2 \mathrm{MHz} \text {, (Note } 5 \text { ) } \end{aligned}$ |
|  |  | 2.5 |  | 6.0 | V | External clock |
| Display controller |  | 4.0 |  | 6.0 | V |  |
| PPG |  | 4.0 |  | 6.0 | V |  |
| Port 1 |  | 2.5 |  | 6.0 | V | Port output mode |
|  |  | 4.0 |  | 6.0 | V | 1/0 expander mode |

## Note:

(1) Except the crystal oscillation circuit, display controller, PPG, and port 1.
(2) The circuits in figure 19 and 20 are recommended.
(3) High speed mode, $\mathrm{EM}_{2}=1$.
(4) Low speed mode, $\mathrm{EM}_{2}=0$.
(5) Crystal Oscillator.

AC Waveform Measurement Points (Except X1, X2)


## Timing Waveforms

## Data Retention Timing



## Clock Timing



## EVENT Timing



## EPROM Timing



## Strobe Output Timing



## Timing Waveforms (cont)

## Port I/O Expander I/O Timing



## Serial Transfer Timing



83-002965A

Interrupt Input Timing


## RESET Input Timing



Figure 1. Digital Tuning System Application


Figure 2. Telephone Application


Figure 3. ECR Application


Figure 4. Automotive Equipment Application


## Functional Description

## Program Memory (ROM), 6144 Words $\times 8$ Bits

This mask-programmable memory is addressed by the bank flag (BNK) and the program counter (PC), and is used to store programs and table data. See figure 5.

Figure 5. Program Memory Map


## General Purpose Registers

Four 4-bit general purpose registers (D, E, H, L) may be paired as follows for 8 -bit operations: DE, HL, and DL. These 8 -bit register pairs are commonly used as pointers to memory locations. When using the HL register pair as a data pointer, auto-increment and autodecrement of the L register may be specified.

## Data Memory (RAM), 256 Words $\times 4$ Bits

This static RAM used to store display and operation data. It may also function with the accumulator $(A)$ for 8 bit data processing.
There are three types of data memory addressing:

- Direct. Address designation is made on the second byte of the instruction.
- Register indirect. Address designation is made by the contents of a register pair designated by the instruction.
- Stack. Indirect address designation is made by the contents of the stack pointer (SP).
Data memory addresses are from 00 H to 0 FFH . The first 64 locations are pre-assigned as display data for the FIP display ( 00 H to 03 BH ) and the programmable pulse generator (PPG) modulo section ( 03 CH to 03 FH ). When display data is written in $00 \mathrm{H}-03 \mathrm{BH}$, the FIP controller/driver automatically reads it and generates drive signals for the FIP. See figure 6.

Addresses 00H-03FH cannot be accessed by stack operations. RAM locations $40 \mathrm{H}-0 \mathrm{FFH}$ can be used as a stack area addressed by the SP. This data memory area is used when executing call or return instructions (CALL, CALT, RT, RTS, RTSPW), push/pop instructions (PSHDE, PSHHL, POPDE, POPHL), and when answering an interrupt.
When executing a call instruction or interrupt occurence with interrupts enabled, the contents of the PC and program status word (PSW) are stored in the stack area. A push instruction stores the contents of DE or HL in the stack area. See figure 7.

Figure 6. Data Memory Map


Figure 7. Push, Call, Interrupt

| Push Instruction |  | Call instruction/Interrupt |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SP. } 2 \\ \text { SP. } 1 \end{gathered}$ | Stack | $\begin{gathered} \mathrm{SP} .4 \\ \mathrm{SP} .3 \\ \mathrm{SP} .2 \\ \mathrm{SP} .1 \end{gathered}$ | Stack |  |
|  |  |  | $\mathrm{PC}_{11} \cdot \mathrm{PC}_{8}$ |  |
|  |  |  | PSW |  |
|  | E or L |  | $\mathrm{PC}_{3} \cdot \mathrm{PC}_{0}$ |  |
|  | D or H |  | $\mathrm{PC}_{7} \cdot \mathrm{PC}_{4}$ |  |
|  |  |  |  |  |
|  |  |  |  | 83-002940A |

## Clock Generator

The system clock generator consists of a crystal oscillator, a frequency divider, and a standby (stop/halt) mode control circuit, as shown in figure 8 . When an external crystal is connected to X 1 and X 2 , the crystal oscillator generates the $f_{x x}$. (The notation ' $f_{x x}$ ' is used when referring to crystal oscillation; ' $f x$ ' is used when an external clock is input.) It is also possible to obtain a clock by inputting an external clock into X1 and an inverted clock to X2.

The frequency divider divides the output of the crystal oscillator into four frequencies, as follows:

- $1 / 2$ (pulse generator clock, PPG)
- $1 / 8$ (system clock, CLH)
- $1 / 32$ (system clock, CLL; and FOP controller clock, FIP)
- $1 / 128$ (timer/event counter clock)

The system clock (CL) may be $1 / 8$ or $1 / 32$ frequencydivided, depending on the state of expansion mode register bit $2\left(\mathrm{EM}_{2}\right)$. $\mathrm{EM}_{2}=1$ selects $1 / 8$, and $\mathrm{EM}_{2}=0$ selects $1 / 32$. CL is supplied to all circuits except the FIP controller and PPG, which use the $f_{x x} \times 1 / 32$ and $f_{x x} \times 1 / 2$, respectively. CL is $1 / 2$ frequency divided to supply the CPU ( $\phi$ ) clock. CL is an input to the clock control circuitry used to generate the count pulse (CP) used by the timer/ event counter.

The standby mode control circuit consists mainly of the stop and halt flip-flops. The stop flip-flop, when set, stops the crystal oscillator. There is no input to the frequency divider, so no clocks are output to the $\mu$ PD7516H circuitry. The STOP instruction sets the stop flip-flop; RESET clears it. The halt flip-flop, when set, inhibits the input to the $1 / 2$ frequency divider that generates $\phi$, thereby stopping $\phi$. A HALT or STOP sets this flip-flop; it is reset by the RELEASE signal (generated when an interrupt flag is set) or at the falling edge of the internal reset (IRESET) signal. (IRESET is released after a waiting time following the release of the external RESET input.)

Figure 8. Clock Generator Circuit


Figure 9. Clock Control Circuit


## Clock Control Circuit

This circuit consists of a 4-bit clock mode register ( $\mathrm{CM}_{0}-\mathrm{CM}_{3}$ ), three prescalers, and a multiplexer, as shown in figure 9. The circuit generates the clock pulse (CP) input to the timer/event counter from the following inputs:

- System clock (CL)
- $1 / 128$ divided clock from the crystal oscillator ( $\mathrm{f}_{\mathrm{xx}} / 128$ )
- External EVENT pulse

Bit $\mathrm{CM}_{0}-\mathrm{CM}_{2}$ determine the clock input selection and divide ratio. $\mathrm{CM}_{3}$ gates the output of a timer out signal from the PTOUT $\left(\mathrm{P}_{1}\right)$ pin. When $\mathrm{CM}_{3}=1$, output from the timer out flop-flop (TOUT) is output to ${ }_{2}{ }_{1}$. Executing an OP or OPL instruction loads the clock mode register. The format of the clock mode register is shown in figure 10.

## Timer/Event Counter

This counter consists of an 8-bit counter register, an 8bit modulo register, an 8 -bit comparator, and a timer-out flip-flop, as shown in figure 11.

The 8-bit count increments at every rising edge of the clock pulse (CP). It is cleared to 0 when executing the TIMER instruction, a RESET input, or a coincidence signal from the comparator.

Figure 10. Clock Mode Register


The modulo register determines the INTT signal interval. The contents of this register are set via the TAMMOD instruction. RESET sets the contents to OFFH.

The timer-out flip-flop inverts with every INTT signal output from the comparator. Its output, TOUT, can by sent to the PTOUT pin when bit $3\left(\mathrm{CM}_{3}\right)$ of the clock mode register is set. TOUT may also be used as a serial clock source to the serial interface.

Figure 11. Structure of the Timer/Event Counter


## Serial Interface

The serial interface is used for serial data I/O. It consists of an 8-bit shift register, a 4-bit shift mode register, and a 3-bit counter, as shown in figure 12. Figure 13 shows the serial shift timing.
The serial clock ( $\overline{\mathrm{SCK}}$ ) controls the serial data communication rate. An 8 -bit byte clocks into the serial input (SI) port or out of the serial output (SO) port starting with the MSB. Data transmission occurs synchronously with the falling edge of SCK. Data reception occurs synchronously with the rising edge of SCK.

The 3-bit counter counts the number of serial clock pulses. When a byte of serial data is transferred, an internal interrupt signal (INTS) is generated. Selecting INTS (setting $\mathrm{SM}_{3}$ of the shift mode register to 0 ) sets the interrupt request flag, INTO/S RQF.

The end of transfer of each byte can also be verified by testing INTS RQF with the SKI instruction instead of interrupt processing.

Figure 12. Serial Interface Block Diagram


## CPU Clock ( $\$$ )

When the SIO instruction executes, eight CPU clock pulses $(\phi)$ are supplied to the serial interface for the serial clock and output from $\overline{\text { SCK. After the eighth clock, }}$ $\overline{\text { SCK }}$ is fixed high level, automatically stopping serial data 1/O after one byte has transferred.
$\overline{\text { SCK }}$ does not have to be software controlled. Its transfer rate is determined by the frequency of $\phi$. See table 1 .

Table 1. $\overline{S C K}$ Frequencies

| $\mathbf{f}_{\mathbf{x x}}$ | Low Speed Mode | High Speed Mode |
| :---: | :---: | :---: |
| 6.55 MHz | 102.4 kHz | 409.6 kHz |
| 4.19 MHz | 65.5 kHz | 262 kHz |

Figure 13. Serial Shift Timing


## Interrupt Function

There are two external and two internal interrupts, with the specifications listed in table 2. The external interrupt INTO uses the $\mathrm{PO} 0_{0}$ port pin as the interrupt signal input, and has the same interrupt process as the internal serial interrupt INTS. Selection of the interrupt is programmable and depends on the application.

Table 2. Interrupt Specifications

| Source | Intl <br> Ext | Priority | Voctor <br> Address |
| :--- | :---: | :---: | :---: |
| INTT (coincidence signal from timer/event <br> counter) | int | 1 | 10H(16) |
| INT0 (interrupt signal from $\mathrm{PO}_{0}$ terminal) | ext | 2 | $20 \mathrm{H}(32)$ |
| INTS (end of transfer signal from serial <br> interface) | int | 2 | $20 \mathrm{H}(32)$ |
| INT1 (interrupt signal from INT1 terminal) | ext | 3 | $30 \mathrm{H}(48)$ |

## Interrupt Sequence

When an interrupt goes active, the following occur:

- A corresponding interrupt request flag is set.
- The interrupt master enable flip-flop is reset.
- The contents of the PC and PSW are saved in the stack.
- An interrupt start address is generated and jumped to.
- The interrupt request flag set by the interrupt is reset.

Two machine cycles are required for interrupt execution, one for saving the return address and one for jumping to the interrupt start address. If several interrupts occur simultaneously, all respective request flags are set, and the interrupt with the highest priority is processed. The remaining interrupts are pending until serviced by
reenabling the master interrupt flip-flop or until their interrupt request flags are reset by executing a SKI instruction.
Figure 14 is a block diagram of the interrupt control circuit.

## FIP Controller/Driver

The FIP controller/driver consists of 60 4-bit nibbles of display memory ( $000-03 \mathrm{BH}$ of data RAM), a 4-bit display mode register ( $\mathrm{DM}_{3}-\mathrm{DM}_{0}$ ), a 4-bit timing mode register ( $\mathrm{TM}_{3}-\mathrm{TM}_{0}$ ), a 4 -bit blanking mode register ( $\mathrm{BM}_{3}-\mathrm{BM}_{0}$ ), an output selector, and a high voltage output driver. See figure 15.

The FIP controller/driver has 24 outputs for directly driving a high voltage vacuum fluorescent display:

- 8 segment signal outputs $\left(\mathrm{S}_{0}-\mathrm{S}_{7}\right)$
- 8 timing signal (grid) outputs ( $\mathrm{T}_{0}-\mathrm{T}_{7}$ )
- 8 timing or segment outputs ( $\mathrm{T}_{8} / \mathrm{S}_{8}-\mathrm{T}_{15} / \mathrm{S}_{15}$ )

The contents of the display mode register determines which of the five display modes is available to the user. The modes are as follows:

## - Static mode

## - 24 static output

- Dynamic mode
- 8 segment mode
- 12 segment mode I
- 12 segment mode II
-16 segment mode
The contents of the timing mode register determine the number of display digits (1-16) and control the number of timing signals $\left(T_{0}-T_{15}\right)$ output. Timing signals drive the grids of vacuum fluorescent display tubes. The voltage on the grid will determine the brightness of a digit (made up of one or more segments) or if the digit will be turned on or off.
The width of the timing signal pulse can be adjusted at eight independent steps by the value loaded into the blanking mode register. This function is useful for dimming control and for preventing display cross-talk of adjacent digits.
The active level of the timing signal can be designated high or low by bit $\mathrm{DM}_{3}$.

Figure 14. Interrupt Control Circuit Block Diagram


Figure 15. FIP Controller/Driver Block Diagram


## Display Mode Register (DM)

This 4-bit write-only register ( $\mathrm{DM}_{3}-\mathrm{DM}_{0}$ ) determines the display mode (dynamic, static, and off) of the FIP controller/driver. It also determines the active level of the display timing signals. This is shown in figure 16.
The DM register has an output address of OBH and is accessed by the output instructions OP and OPL when bit EM3 of the expansion mode register is set. The DM register is cleared by a RESET.

Figure 17 showns a display example in 12 -segment mode I.

Figure 16. Display Mode Register Format


Figure 17. Display Example in 12-Segment Mode I


## Standby Function

Two standby modes, stop and halt, hold device power consumption to a minimum. Stop mode is entered via the STOP instruction, and halt mode is entered via the HALT instruction. In stop mode, all clocks are stopped. In halt mode, only the CPU clock ( $\phi$ ) is stopped.
Stop mode can only be released by a RESET. Halt mode may be released either by a RESET or by the setting of an interrupt request flag.

## Stop Mode

In stop mode, the contents of memory are retained, and all other functions are stopped. RESET releases stop mode.

In stop mode, the X1 input is internally shorted to $\mathrm{V}_{\text {SS }}$ in order to hold the crystal oscillator leakage to a minimum. A system using stop mode cannot use an external clock.

## Halt Mode

When no interrupt flags are set, the HALT instruction causes the device to enter halt mode. In this mode, only $\phi$ stops; all other clocks continue to operate. The following functions continue to operate:

- Clock oscillation
- Frequency division and output of clocks other than $\phi$
- Event input
- Timer/event counter
- Serial interface (except when $\phi$ is used as SCK)
- FIP controller/driver
- PPG
- interrupts (INTO, INTS, INTT, INT1)
- RESET

Since a set interrupt flag releases the device from halt mode, this mode cannot be entered if an interrupt request flag is set. It is therefore necessary to reset the request flag(s) either by answering the interrupt(s) (setting the interrupt master enable F/F and process interrupt) or by executing the SKI instruction.

In halt mode, CPU power consumption is eliminated. To hold power consumption to a minimum, all unnecessary circuits should be inactive and the steps below should be taken:

- Set the system clock (CL) to low speed
- Set the FIP controller/driver to the off mode
- Set the PPG for static operation
- Stop SCK input


## Low Supply Voltage Data Retention ( $\mu$ PD7516H only)

Data retention is possible with $V_{D D}$ as low as $2 \mathrm{~V} . \mathrm{V}_{\mathrm{DD}}$ should be lowered after the device is put in stop mode and while RESET is inactive. Stop mode cannot be released in low voltage data retention mode; $V_{D D}$ should first be raised to normal operation.

## Release of Stop Mode

RESET releases stop mode. On RESET's rising edge, the device mode changes to halt mode, starting clock oscillation. At the falling edge of RESET, a waiting time (about $62.5 \mathrm{~ms} / 4.19 \mathrm{MHz}, 40 \mathrm{~ms} / 6.55 \mathrm{MHz}$ ) elapses, allowing for stabilization of crystal operation; following this the halt mode is released. After normal RESET operation, the CPU begins program execution from address 0000 H .

In the release operation, the contents of data memory are retained while the contents of other registers become undefined.

## Power-on Reset Circuit

An example of the simplest power-on reset circuit using a resistor and capacitor is shown in figure 18.

Figure 18. Power-on Reset Circuit


Figure 19. Crystal


Figure 20. External Clock


Figure 21. External Circuit



IOL vs. VOL


## Operating Characteristics (cont)



IDD vs. $\boldsymbol{f}_{\mathrm{Xx}}$


IDD vs. VDD


3
IDD vs. $\mathrm{f}_{\mathrm{X}}$


## Description

The $\mu$ PD7519, 7519H, 75CG19, and 75CG19H are CMOS 4-bit, single-chip microcomputers with the $\mu$ PD7500 series architecture and a FIP controller/driver. Onboard peripheral functions include and 8 -bit timer/event counter, an 8 -bit serial interface, a 14 -bit programmable pulse generator, and a display controller/driver that supervises all of the timing requirements of the 24 port $S$ segment drivers either for a 16 -character, 7 -segment FIP, or an 8 -character, 14-segment FIP.

Twenty-eight I/O lines are organized into seven 4-bit ports: the input serial interface port 0 , output ports 2 and 3 , and $I / O$ ports $1,4,5$, and 6.

The subroutine stack is implemented in RAM for greater nesting depth and flexibility, providing such operations as the pushing and popping of register values.

The $\mu$ PD7519 has a $7.63 \mu$ s instruction cycle time at $\mathrm{f}_{\mathrm{xx}}=4.19 \mathrm{MHz}$. The $\mu$ PD7519H/75CG19H has a $2.44 \mu \mathrm{~s}$ instruction cycle time at $\mathrm{f}_{\mathrm{xx}}=6.55 \mathrm{MHz}$.
Current consumption for the $\mu$ PD7519 is less than 2 mA in normal operation ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{f}_{\mathrm{xx}}=4.19$ MHz , high speed mode) and is further reduced in the halt and stop power-down modes. For the $\mu \mathrm{PD} 7519 \mathrm{H}$, current consumption is less than 6 mA for normal operation $\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{f}_{\mathrm{xx}}=6.55 \mathrm{MHz}\right.$, high speed mode).

The $\mu$ PD75CG19/75CG19H piggyback EPROM version, is available for prototyping and program development. It is pin-compatible and functionally equivalent to the masked version.

Note: FIP is the registered trademark for NEC's fluorescent indicator panel (vacuum fluorescent display).

## Features

$\square 4096 \times 8$-bit program memory (ROM)$256 \times 4$-bit data memory (RAM)
28 I/O linesProgrammable FIP controller/driver

- 24 high-voltage output lines

8-bit serial interface
8 -bit timer/event counter
Programmable pulse generator (PPG)

- Variable duty port (D/A converter)
- Signal generator port
- 1-bit output port

Vectored, prioritized interrupts

- Two external: INT0, INT1
- Two internal: timer (INTT) and serial (INTS)

Four 4-bit general purpose registers106 instructions; subset of $\mu$ PD7500 series instructions set A

- Look-up-table capability
- Indirect indexed addressing

Instruction cycle

- $\mu$ PD7519 low speed mode: $15.26 \mu \mathrm{~s} / 4.19 \mathrm{MHz}$
- $\mu$ PD7519 high speed mode: $7.63 \mu \mathrm{~s} / 4.19 \mathrm{MHz}$
- $\mu$ PD7519H low speed mode: $15.26 \mu \mathrm{~s} / 4.19 \mathrm{MHz}$
- $\mu$ PD7519H low speed mode: $9.77 \mu \mathrm{~S} / 6.55 \mathrm{MHz}$
$-\mu$ PD7519H high speed mode: $3.81 \mu \mathrm{~s} / 4.19 \mathrm{MHz}$
$-\mu$ PD7519H high speed mode: $2.44 \mu \mathrm{~s} / 6.55 \mathrm{MHz}$
Two power-down modes
Single power supply ( 2.5 V to 6.0 V )


## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :--- |
| $\mu$ PD7519G-12 | 64-pin plastic miniflat | 4.19 MHz |
| $\mu$ PD7519G-36 | 64-pin plastic QUIP | 4.19 MHz |
| $\mu$ PD7519CW | 64-pin plastic shrink DIP | 4.19 MHz |
| $\mu$ PD75CG19E | 64-pin ceramic piggyback QUIP | 4.19 MHz |
| $\mu$ PD7519HG-12 | 64-pin plastic miniflat | 6.55 MHz |
| $\mu$ PD7519HG-36 | 64-pin plastic QUIP | 6.55 MHz |
| $\mu$ PD7519HCW | 64-pin plastic shrink DIP | 6.55 MHz |
| $\mu$ PD75CG19HE | 64-pin ceramic piggyback QUIP | 6.55 MHz |

## Pin Configurations



64-Pin Plastic QUIP and Shrink DIP


## Pin Configurations (cont)

## 64-Pin Ceramic Piggyback QUIP



## Pin Identification

Flatpack, Shrink DIP, and QUIP Packages

| Flat | QUIP(1) | Name | Function |
| :---: | :---: | :---: | :---: |
| 1 | 7, 24 | NC | No connection |
| 2 | 8 | $\mathrm{PO}_{0} /$ /NT0 | Port 0 or external interrupt INTO and the serial I/O interface |
| 3 | 9 | $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$ |  |
| 4 | 10 | $\mathrm{PO}_{2} / \mathrm{SO}$ |  |
| 5 | 11 | $\mathrm{PO}_{3} / \mathrm{SI}$ |  |
| 6-9 | 12-15 | $\mathrm{P6}_{6}-\mathrm{Pb}_{3}$ | Port 6 |
| 10-13 | 16-19 | $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ | Port 5 |
| 14-17 | 20-23 | $\mathrm{P}_{10}-\mathrm{P1}_{3}$ | Port 1 |
| 18-21 | 25-28 | $\mathrm{P}_{4}-\mathrm{P4}_{3}$ | Port 4 |
| 22 | 29 | EVENT | Timer/event counter input |
| 23-24 | 30-31 | X2, X1 | Crystal clock input |
| 25 | 32 | $\mathrm{V}_{S S}$ | Ground |
| 26, 58 | 64 | $V_{\text {DD }}$ | Power supply positive |
| 27-34 | 33-40 | $\mathrm{S}_{0}-\mathrm{S}_{7}$ | Segment outputs |
| 35-42 | 41-48 | $\begin{aligned} & \mathrm{T}_{8} / \mathrm{S}_{8} \\ & \mathrm{~T}_{15} / \mathrm{S}_{15} \end{aligned}$ | Timing/segment outputs |
| 43-50 | 49-56 | $\mathrm{T}_{0} \mathrm{~T}_{7}$ | Timing outputs |
| 51 | 57 | $V_{\text {LOAD }}$ | High voltage option resistor supply negative. This pin is not used (NC) in the $\mu$ PD75CG19/75CG19H. |
| 52 | 58 | $V_{\text {PRE }}$ | High voltage predriver supply negative |
| 53-56 | 59-62 | $\mathrm{P3}_{0}-\mathrm{P3}_{3}$ | Port 3 |
| 57 | 63 | INT1 | External interrupt |
| 59 | 1 | $\mathrm{P} 2^{2} / \overline{\text { PSTB }}$ | Port 2, or port 1 STB signal, timer F/F output, internal CL output, and general purpose output |
| 60 | 2 | P2 ${ }_{1}$ /PTOUT |  |
| 61 | 3 | $\mathrm{P}_{2} / \mathrm{PCL}$ |  |
| 62 | 4 | $\mathrm{P}_{2}$ |  |
| 63 | 5 | RESET | RESET input |
| 64 | 6 | PP0 | PPG output |

## Note:

(1) This QUIP pin identification is also true for the shrink DIP and piggyback packages.

## Pin Identification (cont)

## EPROM Socket on Piggyback QUIP

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | $V_{\text {DD }}$ | Unused |
| 2 | MSEL | Unused |
| $\begin{aligned} & \begin{array}{l} 3-10,21, \\ 23-25 \end{array} \end{aligned}$ | $\mathrm{A}_{0}-\mathrm{A}_{11}$. | Program counter output |
| $\begin{aligned} & 11-13, \\ & 15-19 \end{aligned}$ | ${ }^{1}-17$ | Data input from the 2732 |
| 14 | $\mathrm{V}_{\text {SS }}$ | Same as bottom pin 32; connected to 2732 GND pin |
| 20 | $\overline{\mathrm{CE}}$ | Chip enable output |
| 22 | $V_{S S}$ | Same as bottom pin 32; supplies $\overline{\mathrm{OE}}$ signal to the 2732 |
| 26 | $V_{\text {DD }}$ | Same as bottom pin 64; supplies VCC to the 2732 |
| 27, 28 | $V_{\text {DD }}$ | Unused |

## Pin Functions

## $\mathrm{PO}_{0}$ INTO, $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$ (Port 0)

This port can be configured as the 4-bit, parallel input port 0 , or as the 8 -bit serial $1 / O$ interface under control of the serial mode select register. The serial interface consists of the serial input (SI), serial output (SO), and serial clock (SCK) used for synchronizing data transfer. Line $\mathrm{PO}_{0}$ is shared with external interrupt INTO, which is a rising edge-triggered interrupt.

## $\mathrm{P1}_{0} \cdot \mathrm{P1}_{3}$ (Port 1)

Individual lines can be configured as a 4-bit input or as a latched, three-state output under control of the port 1 mode select register.

## P2 $2_{0} / \overline{\text { PSTB }}, \mathrm{P}_{1} /$ PTOUT, $\mathrm{P}_{2} / \mathrm{PCL}, \mathrm{P2}_{3}$ (Port 2)

$\mathrm{P}_{2}-\mathrm{P}_{3}$ are the 4 -bit latched output port 2. $\overline{\mathrm{PSTB}}$ is the port 1 output strobe pulse. PTOUT is the timer-out F/F signal. PCL is the internal system clock output. $\mathrm{P}_{3}$ is a general purpose output.

## $\mathrm{P}_{0}-\mathrm{P}_{3}$ (Port 3)

4-bit, latched three-state output port 3.

## P40-P43 (Port 4)

4-bit latched three-state I/O port. Can perform 8-bit parallel I/O in conjunction with port 5.

## $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ (Port 5)

4-bit latched three-state $1 / \mathrm{O}$ port. Can perform 8 -bit parallel I/O in conjunction with port 4.

## P60-P63 (Port 6)

Individual lines can be configured as a 4-bit input or as a latched, three-state output under control of the port 6 mode select register.

## EVENT

1-bit external event input for the timer/event counter.

## $\mathbf{S}_{0}-\mathrm{S}_{7}, \mathrm{~T}_{\mathbf{8}} / \mathbf{S}_{\mathbf{8}}-\mathrm{T}_{15} / \mathrm{S}_{15}, \mathrm{~T}_{0}-\mathrm{T}_{7}$

High voltage outputs. $\mathrm{S}_{0}-\mathrm{S}_{7}$ are segment driver outputs, and $T_{0}-T_{7}$ are digit driver outputs. $T_{8} / \mathrm{S}_{8}-\mathrm{T}_{15} / \mathrm{S}_{15}$ can be configured as either segment or digit driver outputs under control of the display mode select register.

## INT1

External, rising edge triggered interrupt.

## PPO

1-bit programmable pulse generator output. PPO can operate as the pulse width modulation output, the signal generator port, or as a 1-bit output port, as dictated by the PPG mode select register.

## RESET

RESET input. R/C circuit or pulse initializes $\mu$ PD7519/7519H and also releases stop or halt mode.

## X2, X1

Crystal clock connection. A crystal oscillator circuit is connected to X1 and X2 for system clock operation. Or, an external clock may be connected to X1 and an inverted clock to X2.

## VPRE

High voltage predriver supply. Apply single voltage from $V_{D D}-12 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ for proper display operation.

## VLOAD

High voltage option resistor supply negative. Apply single voltage from $\mathrm{V}_{\mathrm{DD}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ for proper display operation. This pin is not used (NC) in the $\mu$ PD75CG19/75CG19H.

## $V_{D D}$

Power supply positive. Apply single voltage ranging from 2.5 V to 6.0 V for proper operation.

## $V_{\text {SS }}$

Ground.

## Pin Functions, EPROM Socket

## $\mathrm{A}_{0} \cdot \mathrm{~A}_{11}$ (Address)

Output the 12 bits of the program counter ( $\mathrm{PC}_{0}-\mathrm{PC}_{11}$ ), which are the address signals of EPROM 2732.

## $I_{0} \cdot I_{7}$ (Data Input)

Input data from the 2732.

## $\overline{C E}$ (Chip Enable)

Outputs the chip enable signal to the 2732 .

## VDD (Pin 1)

Electrically equivalent to $V_{D D}$ of the bottom pins. Provided for future devices. Use in the open condition.

## $V_{\text {DD }}$ (Pins 27, 28)

Electrically equivalent to $V_{D D}$ of the bottom pins. Do not use these pins.

## $\mathbf{V}_{\text {SS }}$ (Pin 22)

Electrically equivalent to $\mathrm{V}_{\mathrm{SS}}$ of the bottom pins. Supplies $\overline{\mathrm{OE}}$ signal to the 2732 .

## $V_{\text {Ss }}$ (Pin 14)

Electrically equivalent to $\mathrm{V}_{\mathrm{SS}}$ of the bottom pins. Connected to 2732 GND pin.

## MSEL

Provided for future devices. Use in the open condition.

## VDD (Pin 26)

Electrically equivalent to $V_{D D}$ of the bottom pins. Supplies $V_{C C}$ to the 2732.

## Block Diagram, $\mu$ PD $7519 / 7519 H$



Block Diagram, $\mu$ PD75CG19175CG19H

$\mu$ PD7519/19H

## Functional Description

## Program Memory (ROM), 4096 Words $\times 8$ Bits

This mask programmable memory is addressed by the program counter $(\mathrm{PC})$, and is used to store programs and table data. See figure 1.

## General Purpose Registers

Four 4-bit general purpose registers ( $D, E, H, L$ ) may be paired as follows for 8 -bit operations: DE, HL, and DL. These 8 -bit register pairs are commonly used as pointers to memory locations. When using the HL register pair as a data pointer, auto-increment and -decrement of the $L$ register may be specified.

## Data Memory (RAM), 256 Words $\times 4$ Bits

This static RAM is used to store display and operation data. It may also function with the accumulator (A) for 8 -bit data processing.

There are three types of data memory addressing:

- Direct. Address designation is made on the second byte of the instruction.
- Register indirect. Address designation is made by the contents of a register pair designated by the instruction.
- Stack. Indirect address designation is made by the contents of the stack pointer (SP).

Figure 1. Program Memory Map


Data memory addresses are from 00H to 0FFH. The first 64 locations are pre-assigned as display data for the FIP display ( 00 H to 03 BH ) and the programmable pulse generator (PPG) modulo section (03CH to 03FH). When display data is written in $00 \mathrm{H}-03 \mathrm{BH}$, the FIP controller/driver automatically reads it and generates drive signals for the FIP. See figure 2.
Addresses $00 \mathrm{H}-03 \mathrm{FH}$ cannot be accessed by stack operations. RAM locations $40 \mathrm{H}-0 \mathrm{FFH}$ can be used as a stack area addressed by the SP. This data memory area is used when executing call or return instructions (CALL, CALT, RT, RTS, RTSPW), push/pop instructions (PSHDE, PSHHL, POPDE, POPHL), and when answering an interrupt.
When executing a call instruction or interrupt occurrence with interrupts enabled, the contents of the PC and program status word (PSW) are stored in the stack area. A push instruction stores the contents of DE or HL in the stack area. See figure 3.

Figure 2. Data Memory Map


Figure 3. Push, Call, Interrupt


## Clock Generator

The system clock generator consists of a crystal oscillator, a frequency divider, and a standby (stop/halt) mode control circuit, as shown in figure 4. When an external crystal is connected to X1 and X2, the crystal oscillator generates the $f_{x x}$. (The notation ' $\mathrm{f}_{\mathrm{xx}}$ ' is used when referring to crystal oscillation; ' $\mathrm{f}_{\mathrm{x}}$ ' is used when an external clock is input.) It is also possible to obtain a clock by inputting an external clock into X1 and an inverted clock to X2.

The frequency divider divides the output of the crystal oscillator into four frequencies, as follows:

- $1 / 2$ (pulse generator clock, PPG)
- 1/8 (system clock, CLH) $\mu$ PD7519H only
- 1/16 (system clock, CLH) $\mu$ PD7519 only
- 1/32 (system clock, CLL; and FIP controller clock, FIP)
- 1/128 (timer/event counter clock)

The system clock (CL) may be $1 / 8$ ( $\mu$ PD7519H), 1/16 ( $\mu$ PD7519) or $1 / 32$ frequency-divided, depending on the state of expansion mode register bit $2\left(\mathrm{EM}_{2}\right) . \mathrm{EM}_{2}=$ 1 selects $1 / 8$ ( $\mu$ PD7519H) and $1 / 16$ ( $\mu$ PD7519), and EM ${ }_{2}$ $=0$ selects $1 / 32$. CL is supplied to all circuits except
the FIP controller and PPG, which use the $f_{x x} \times 1 / 32$ and $f_{x x} \times 1 / 2$, respectively. $C L$ is $1 / 2$ frequency divided to supply the CPU ( $\phi$ ) clock. CL is an input to the clock control circuitry used to generate the clock pulse (CP) used by the timer/event counter.
The standby mode control circuit consists mainly of the stop and halt flip-flops. The stop flip-flop, when set, stops the crystal oscillator. There is no input to the frequency divider, so no clocks are output to the $\mu$ PD7519/7519H circuitry. The STOP instruction sets the stop flip-flop, and RESET clears it. The halt flipflop, when set, inhibits the input to the $1 / 2$ frequency divider that generates $\phi$, thereby stopping $\phi$, A HALT or STOP sets this flip-flop; it is reset by the RELEASE signal (generated when an interrupt flag is set) or at the falling edge of the internal reset (IRESET) signal. (IRESET is released after a waiting time following the release of the external RESET input.)

Figure 4. Clock Generator Circuit


## Clock Control Circuit

This circuit consists of a 4-bit clock mode register ( $\mathrm{CM}_{0}-\mathrm{CM}_{3}$ ), three prescalers, and a multiplexer, as shown in figure 5. The circuit generates the clock pulse (CP) input to the timer/event counter from the following inputs:

- System clock (CL)
- 1/128 divided clock from the crystal oscillator ( $\mathrm{f}_{\mathrm{x}} / 128$ )
- External EVENT pulse

Bits $\mathrm{CM}_{0}-\mathrm{CM}_{2}$ determine the clock input selection and divide ratio. $\mathrm{CM}_{3}$ gates the output of a timer out signal from the PTOUT ( $\mathrm{P}_{1}$ ) pin. When $\mathrm{CM}_{3}=1$, output from the timer out flip-flop (TOUT) is output to $\mathrm{P}_{2}$. Executing an OP or OPL instruction loads the clock mode register.

The format of the clock mode register is shown in figure 6.

Figure 6. Clock Mode Register


Figure 5. Clock Control Circuit


## Timer/Event Counter

This counter consists of an 8 -bit count register, an 8 -bit modulo register, an 8 -bit comparator, and a timerout flip-flop, as shown in figure 7.

The 8-bit count increments at every rising edge of the clock pulse (CP). Executing the TIMER instruction, a RESET input, or a coincidence signal from the comparator clears it to 0 .

The modulo register determines the INTT signal interval. The contents of this register are set via the TAMMOD instruction. RESET sets the contents to OFFH.

The timer-out flip-flop inverts with every INTT signal output from the comparator. Its output, TOUT, can be sent to the PTOUT pin when bit $3\left(\mathrm{CM}_{3}\right)$ of the clock mode register is set. TOUT may also be used as a serial clock source to the serial interface.

Figure 7. Structure of the Timer/Event Counter


## Serial Interface

The serial interface, used for serial data I/O, consists of an 8 -bit shift register, a 4-bit shift mode register, and a 3 -bit counter, as shown in figure 8 . Figure 9 shows the serial shift timing.
The serial clock ( $\overline{\mathrm{SCK}}$ ) controls the serial data communication rate. An 8-bit byte clocks into the serial input (SI) port or out of the serial output (SO) port starting with the MSB. Data transmission occurs synchronously with the falling edge of SCK. Data reception occurs synchronously with the rising edge of SCK.
The 3-bit counter counts the number of serial clock pulses. When a byte of serial data is transferred, an internal interrupt signal (INTS) is generated. Selecting INTS (setting $\mathrm{SM}_{3}$ of the shift mode register to 0 ) sets the interrupt request flag, INTO/S RQF.

The end of transfer of each byte can also be verified by testing INTS RQF with the SKI instruction instead of interrupt processing.

Figure 8. Serial Interface Block Diagram


Figure 9. Serial Shift Timing


## CPU Clock ( $\phi$ )

When the SIO instruction executes, eight CPU clock pulses ( $\phi$ ) are supplied to the serial interface for the serial clock and output from SCK. After the eighth clock, SCK is fixed high level, automatically stopping serial data I/O after one byte has transferred.
$\overline{\text { SCK }}$ does not have to be software controlled. Its transfer rate is determined by the frequency of $\phi$. See table 1.

## Interrupt Function

There are two external and two internal interrupts, with the specifications listed in table 2. The external interrupt INTO uses the $\mathrm{PO}_{0}$ port pin as the interrupt signal input, and has the same interrupt process as
the internal serial interrupt INTS. Selection of the interrupt is programmable and depends on the application.

Table 1. SCK Frequencies

| $\mathbf{f}_{\mathbf{X X}}$ | Low Speed Mode | High Speed Mode |
| :--- | :--- | :--- |
| 6.55 MHz | 102.4 kHz | $409.6 \mathrm{kHz}(\mu \mathrm{PD7519H})$ |
| 4.19 MHz | 65.5 kHz | $262 \mathrm{kHz}(\mu \mathrm{PD7519H})$ |
| 4.19 MHz | 65.6 kHz | $131 \mathrm{kHz}(\mu \mathrm{PD} 7519)$ |

Table 2. Interrupt Specifications

| Source | Int/Ext | Priority | Vector Address |
| :--- | :---: | :---: | :---: |
| INTT (coincidence signal <br> from timer/event counter) | int | 1 | $10 \mathrm{H}(16)$ |
| INT0 (interrupt signal from <br> $\mathrm{PO}_{0}$ terminal) | ext | 2 | $20 \mathrm{H}(32)$ |
| INTS (end of transfer <br> signal from serial interface) | int | 2 | $20 \mathrm{H}(32)$ |
| INT1 (interrupt signal from <br> INT1 terminal) | ext | 3 | $30 \mathrm{H}(48)$ |

## Interrupt Sequence

When an interrupt goes active, the following occur:

- A corresponding interrupt request flag is set.
- The interrupt master enable flip-flop is reset.
- The contents of the PC and PSW are saved in the stack.
- An interrupt start address is generated and jumped to.
- The interrupt request flag set by the interrupt is reset.

Two machine cycles are required for interrupt execution, one for saving the return address and one for jumping to the interrupt start address. If several interrupts occur simultaneously, all respective request flags are set, and the interrupt with the highest priority is processed. The remaining interrupts are pending until serviced by reenabling the master interrupt flipflop or until their interrupt request flags are reset by executing a SKI instruction.
Figure 10 is a block diagram of the interrupt control circuit.

Figure 10. Interrupt Control Circuit Block Diagram


## FIP Controller/Driver

The FIP controller/driver consists of 604 -bit nibbles of display memory ( $000-03 \mathrm{BH}$ of data RAM), a 4 -bit display mode register ( $\mathrm{DM}_{3}$ - $\mathrm{DM}_{0}$ ), a 4-bit timing mode register ( $\mathrm{TM}_{3}-\mathrm{TM}_{0}$ ), a 4 -bit blanking mode register $\left(\mathrm{BM}_{3}-\mathrm{BM}_{0}\right)$, an output selector, and a high voltage output driver. See figure 11.
The FIP controller/driver has 24 outputs for directly driving a high voltage vacuum fluorescent display:

- 8 segment signal outputs $\left(\mathrm{S}_{0}-\mathrm{S}_{7}\right)$
- 8 timing signal (grid) outputs ( $\mathrm{T}_{0}-\mathrm{T}_{7}$ )
- 8 timing or segment outputs $\left(\mathrm{T}_{8} / \mathrm{S}_{8} \cdot \mathrm{~T}_{15} / \mathrm{S}_{15}\right.$

The content of the display mode register determines which of five display modes is available to the user. The modes are as follows:

The content of the timing mode register determines the number of display digits ( $1-16$ ), and controls the number of timing signals ( $\mathrm{T}_{0} \cdot \mathrm{~T}_{15}$ ) output. Timing signals drive the grids of vacuum fluorescent display tubes. The voltage on the grid will determine the brightness of a digit (made up of one or more segments) or if the digit will be turned on or off.

The width of the timing signal pulse can be adjusted at eight independent steps by the value loaded into the blanking mode register. This function is useful for dimming control and for preventing display cross-talk of adjacent digits.

The active level of the timing signal can be designated high or low by bit $\mathrm{DM}_{3}$.

## - Static mode

- 24 static output
- Dynamic mode
- 8 segment mode
- 12 segment mode I
- 12 segment mode II
- 16 segment mode

Figure 11. FIP Controller/Driver Block Diagram


## Display Mode Register (DM)

This 4-bit write-only register ( $\mathrm{DM}_{3}-\mathrm{DM}_{0}$ ) determines the display mode (dynamic, static, and off) of the FIP controller/driver. It also determines the active level of the display timing signals. This is shown in figure 12.

Figure 12. Display Mode Register Format


The DM register has an output address of OBH and is accessed by the output instructions OP and OPL when bit $E M_{3}$ of the expansion mode register is set. The DM register is cleared by a RESET.
Figure 13 shows a display example in 12 segment mode 1 .

Figure 13. Display Example in 12 Segment Mode I


## Standby Function

Two standby modes, stop and halt, hold device power consumption to a minimum. Stop mode is entered via the STOP instruction, and halt mode is entered via the HALT instruction. In stop mode, all clocks are stopped. In halt mode, only the CPU clock ( $\phi$ ) is stopped.
Stop mode can only be released by a RESET. Halt mode may be released either by a RESET or by the setting of an interrupt request flag.

## Stop Mode

In stop mode, the contents of memory are retained, and all other functions are stopped. RESET releases stop mode.
In stop mode, the X 1 input is internally shorted to $\mathrm{V}_{\mathrm{SS}}$ in order to hold the crystal oscillator leakage to a minimum. A system using stop mode cannot use an external clock.

## Halt Mode

When no interrupt flags are set, the HALT instruction causes the device to enter halt mode. In this mode, only $\phi$ stops; all other clocks continue to operate. The following functions continue to operate:

- Clock oscillation
- Frequency division and output of clocks other than $\phi$
- Event input
- Timer/event counter
- Serial interface (except when $\phi$ is used as SCK)
- FIP controller/driver
- PPG
- Interrupts (INTO, INTS, INTT, INT1)
- RESET

Since a set interrupt flag releases the device from halt mode, this mode cannot be entered if an interrupt request flag is set. It is therefore necessary to reset the request flag(s) either by answering the interrupt(s) (setting the interrupt master enable F/F and process interrupt) or by executing the SKI instruction.

In halt mode, CPU power consumption is eliminated. To hold power consumption to a minimum, all unnecessary circuits should be inactive and the steps below should be taken:

- Set the system clock (CL) to low speed
- Set the FIP controller/driver to the off mode
- Set the PPG for static operation
- Stop $\overline{\text { SCK }}$ input


## Low Supply Voltage Data Retention ( $\mu$ PD7519/7519H only)

Data retention is possible with $V_{D D}$ as low as $2 \mathrm{~V} . \mathrm{V}_{\mathrm{DD}}$ should be lowered after the device is put in stop mode, and while RESET is inactive. Stop mode cannot be released in low voltage data retention mode; $V_{D D}$ should first be raised to normal operation.

## Release of Stop Mode

RESET releases stop mode. On RESET's rising edge, the device mode changes to halt mode, starting clock oscillation. At the falling edge of RESET, a waiting time (about $62.5 \mathrm{~ms} / 4.19 \mathrm{MHz}, 40 \mathrm{~ms} / 6.55 \mathrm{MHz}$ ) elapses, allowing for stabilization of crystal operation, following which halt mode is released. After normal RESET operation, the CPU begins program execution from address 0000 H .

In the release operation, the contents of data memory are retained while the contents of other registers become undefined.

## Power-on Reset Circuit

An example of the simplest power-on reset circuit using a resistor and capacitor is show in figure 14.

Figure 14. Power-on Reset Circuit


## Application

The $\mu$ PD7519/7519H has a variety of flexible powerful functions and is best suited for the following applications:

- Video tape recorders
- Plain paper copiers
- Electronic cash registers
- Telephone sets
- Electronic scales
- Automobiles

Figures $15-18$ show how to apply the device to a digital tuning system, a telephone, an ECR, and automotive equipment.

Figure 15. Digital Tuning System Application


Figure 16. Telephone Application


Figure 17. ECR Application


Figure 18. Automotive Equipment Application


## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Supply voltages, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +7 V |
| :---: | ---: |
| $\mathrm{~V}_{\text {LOAD }}(\mu \mathrm{PDD} 7519 / 7519 \mathrm{H})$ | $\left(\mathrm{V}_{\mathrm{DD}}-40\right)$ to $\left(\mathrm{V}_{\mathrm{DD}}+0.3\right)$ |
| $\mathrm{V}_{\text {PRE }}$ | $\left(\mathrm{V}_{\mathrm{DD}}-12\right)$ to $\left(\mathrm{V}_{\mathrm{DD}}+0.3\right)$ |
| Input voltage, $\mathrm{V}_{1}$ | -0.3 V to $\left(\mathrm{V}_{\mathrm{DD}}+0.3\right)$ |
| Output voltage, Display outputs, $\mathrm{V}_{0}$ | $\left(\mathrm{~V}_{\mathrm{DD}}-40\right)$ to $\left(\mathrm{V}_{\mathrm{DD}}+0.3\right)$ |
|  | Other outputs, $\mathrm{V}_{0 D}$ |


| Output current high, $\mathrm{I}_{\mathrm{OH}}$ |  |
| :---: | :---: |
| Per pin, other than display outputs | -15 mA |
| Per pin, $\mathrm{S}_{0}-\mathrm{S}_{7}$ | -15 mA |
| Per pin, $\mathrm{T}_{0}-\mathrm{T}_{7}, \mathrm{~T}_{8} / \mathrm{S}_{8}-\mathrm{T}_{15} / \mathrm{S}_{15}$ | -30 mA |
| Total, display outputs, $\mu$ PD7519/7519H | - 120 mA |
| Display outputs, $\mu$ PD75CG19/75CG19H | -90 mA |
| Total, other than display outputs | -20 mA |
| Output current low, $\mathrm{l}_{0 \mathrm{~L}}$ |  |
| Per pin | 17 mA |
| Total, all output ports | 60 mA |
| Total power consumption (1), PT Plastic fiat package ( $\mu$ PD7519/7519H) |  |
| Plastic QUIP, ( $\mu$ PD7519/7519H) | 600 mW |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG | + $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Note:

(1) Calculation of PT: There are three kinds of power consumption, the total of which should be less than the total power consumption (PT) in this specification. Use of less than $80 \%$ of PT is recommended. The three different power consumptions are as follows:

1. CPU power consumption. $\mathrm{V}_{\mathrm{DD}}(\max ) \times \mathrm{I}_{\mathrm{DD} 1}(\max )$
2. Power consumption of output pins. This includes both normal output and display output. Calculate the total consumption of each output pin to which the maximum current flows.
3. Power consumption of on-chip pull-down resistors (mask option).

## Example

Configuration:
9 segments $\times 11$ digits, 4 LED outputs
$V_{D D}=5 \mathrm{~V} \pm 10 \%$, 4.19 MHz oscillation
Segment pin $=5 \mathrm{~mA}(\max )$
Timing pin $=15 \mathrm{~mA}($ max $)$
LED output pin $=10 \mathrm{~mA}(\max )$
Vacuum fluorescent display ( $\mathrm{V}_{\text {LOAD }}$ ) $=-30 \mathrm{~V}$

## Consumption:

(1) CPU
$5.5 \mathrm{~V} \times 2.0 \mathrm{~mA}=11 \mathrm{~mW}$
(2) Output pins

Segment pins: $(5 / 7 \times 2 \mathrm{~V}) \times 5 \mathrm{~mA} \times 9=64 \mathrm{~mW}$
Timing pins: $2 \mathrm{~V} \times 15 \mathrm{~mA}=30 \mathrm{~mW}$
LED output pins: $(10 / 15 \times 2 \mathrm{~V}) \times 10 \mathrm{~mA} \times 4=53 \mathrm{~mW}$
(3) Pull-down resistors
$(30+5.5 \mathrm{~V})^{2} / 80 \mathrm{k} \Omega \times 10=158 \mathrm{~mW}$
Therefore, $\mathrm{PT}=(1)+(2)+(3)=316 \mathrm{~mW}$

## Capacitance

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 15 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
|  | $\mathrm{C}_{0}$ |  |  |  |  | Unmeasured pins are con- |
| Other outputs |  |  |  | 35 | pf | nected to 0 V |
| I/O capacitance | $\mathrm{C}_{10}$ |  |  | 15 | pF |  |

Operating Supply Voltages
$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$


| Crystal oscillation circuit (2) $\mu$ PD7519/ 75CG19 | 2.76 | 6.0 | $V$ | $\begin{aligned} & C_{1}=10 \mathrm{pF} \\ & C_{2} \leq 10 \mathrm{pF} \end{aligned}$ | Crystal Oscillator |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2.856 | 6.0 | V | $\begin{aligned} & C_{1}=10 \mathrm{pF} \\ & C_{2} \leq 22 \mathrm{pF} \end{aligned}$ |  |
|  | 2.56 | 6.0 | V |  | External clock |
| Crystal oscillation circuit (2) $\mu$ PD7519H/ 75CG19H | 4.56 | 6.0 | $V$ | $\begin{aligned} & \mathrm{f}_{\mathrm{xx}}=4.2 \mathrm{MHz} \text { to } 6.6 \mathrm{MHz} \\ & \mathrm{C}_{1}=10 \mathrm{pF}, \mathrm{C}_{2} \leq 10 \mathrm{pF} \end{aligned}$ | Crystal Oscillator |
|  | 2.76 | 6.0 | $V$ | $\begin{aligned} & \mathrm{C}_{1}=10 \mathrm{pF}, \mathrm{C}_{2} \leq 10 \mathrm{pF} \\ & \mathrm{f}_{\mathrm{xx}}=3.5 \mathrm{MHz} \text { to } 4.2 \mathrm{MHz} \end{aligned}$ |  |
|  | 2.856 | 6.0 | V | $\begin{aligned} & \mathrm{C}_{1}=10 \mathrm{pF}, \mathrm{C}_{2} \leq 22 \mathrm{pF} \\ & \mathrm{f}_{\mathrm{XX}}=3.5 \mathrm{MHz} \text { to } 4.2 \mathrm{MHz} \end{aligned}$ |  |
|  | 2.66 | 6.0 | V |  | External clock |
| Display controller | 4.06 | 6.0 | V |  |  |
| PPG | 4.06 | 6.0 | $V$ |  |  |
| Port 1 | 2.56 | 6.0 | $V$ | Port output mode |  |
|  | 4.06 | 6.0 | V | 1/0 expander mode |  |

## Note:

(1) Except the crystal oscillation circuit, display controller, PPG, and port 1.
(2) The circuits in figures 19 and 20 are recommended.

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mu$ PD7519/7519H: $V_{D D}=2.5 \mathrm{~V}$ to $6 \mathrm{~V} ; \mu$ PD75CG19/75CG19H: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V | Other than $\mathrm{X} 1, \mathrm{X} 2$ |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V | X1, X2 (1) |
| Input voltage low | $\mathrm{V}_{\text {IL1 }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Other than $\mathrm{X}_{1}, \mathrm{X}_{2}$ |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.4 | V | $\mathrm{X} 1, \mathrm{X} 2$ (1) |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $\underline{V_{D D}-1.0}$ |  |  | V | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  |  | V | $\mu \mathrm{PD} 7519 / 19 \mathrm{H}$ only, $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Output voltage low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} ; \\ & \mu \mathrm{PD} 7519 / 19 \mathrm{H} \text { only, } \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ |
| Input leakage current high | $\mathrm{ILIH1}$ |  |  | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$; other than $\mathrm{X} 1, \mathrm{X} 2$ |
|  | LIIH2 |  |  | 20 | $\mu \mathrm{A}$ | $V_{1}=V_{D D} ; X_{1}, X_{2}$ |
| Input leakage current low | ILIL1 |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$; other than $\mathrm{X} 1, \mathrm{X} 2$ |
|  | ILIL2 |  |  | -20 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V} ; \mathrm{X} 1, \mathrm{X} 2$ |
| Input leakage current | ILL |  |  | -200 | $\mu \mathrm{A}$ | $\mu$ PD75CG19H only $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{I}_{0}-\mathrm{I}_{7}$ |
| Output leakage current high | $\mathrm{I}_{\mathrm{LOH}}$ |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
| Output leakage current low | LOL1 |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V}$; other than display outputs |
|  | LOL2 |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=\mathrm{V}_{\text {LOAD }}=\mathrm{V}_{\mathrm{DD}}-35 \mathrm{~V}$; display outputs |
| Display output current | $\mathrm{I}_{0 \mathrm{D}}$ | -7 |  |  | mA | $\mathrm{S}_{0}-\mathrm{S}_{7} \quad \mathrm{~V}_{\text {PRE }}=\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} \pm 1 \mathrm{~V}(2)$ |
|  |  | -4 |  |  | mA | $\begin{aligned} & \mu \text { PD75CG19/75CG19H } V_{0 D}=V_{D D}-2 \mathrm{~V} \\ & V_{D D}=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | -15 |  |  | mA | $\mathrm{T}_{0}{ }^{-T_{15}}$ |
|  |  | -10 |  |  | mA | $\mu$ PD75CG19/75CG19H |
|  |  | -3 |  |  | mA | $\mathrm{S}_{0}-\mathrm{S}_{7} \mathrm{~V}_{\text {PRE }}=0 \mathrm{~V}$ |
|  |  | -2 |  |  | mA | $\begin{aligned} & \mu \text { PDD75CG19/75CG19H } V_{D D}=V_{D D}-2 \mathrm{~V} \\ & V_{D D}=4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | -7 |  |  | mA | $\mathrm{T}_{0}-\mathrm{T}_{15}$ |
|  |  | -5 |  |  | mA | $\mu$ PD75CG19/75CG19H |
| On-chip pull-down resistance, $\mu$ PD7519 | $\mathrm{R}_{\mathrm{L}}$ | 80 | 140 | 220 | k $\Omega$ | $\mathrm{V}_{0 \mathrm{D}}-\mathrm{V}_{\text {LOAD }}=35 \mathrm{~V}$ |
| On-chip pull-down resistance, $\mu$ PD7519H | $\mathrm{R}_{\mathrm{L}}$ | 40 | 70 | 120 | k | $V_{O D}-V_{L O A D}=35 \mathrm{~V}$ |

## DC Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mu$ PD7519/7519H: $V_{D D}=2.5 \mathrm{~V}$ to $6 \mathrm{~V} ; \mu$ PD75CG19/75CG19H: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply current, $\mu$ PD7519 (3) | ${ }^{\text {DD1 }}$ |  | 600 | 2000 | $\mu \mathrm{A}$ | High speed $\mathrm{V}_{D D}=5 \mathrm{~V} \pm 10 \% 4.19 \mathrm{MHz}$ crystal $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF}$ |
|  |  |  | 200 | 700 | $\mu \mathrm{A}$ | Low speed $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |
|  | $\mathrm{I}_{\text {D } 22}$ |  | 260 | 800 | $\mu \mathrm{A}$ | Low speed halt mode $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 120 | 400 | $\mu \mathrm{A}$ | Low speed halt mode $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  | $I_{\text {DD3 }}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ | Stop mode |
| Supply current, $\mu$ PD75CG19 (3) | $\begin{aligned} & I_{D D 1} \\ & I_{D D 2} \end{aligned}$ |  | 700 | 2000 | $\mu \mathrm{A}$ | High speed 4.19 MHz crystal C1 $=\mathrm{C} 2=10 \mathrm{pF}$ |
|  |  |  | 350 | 800 | $\mu \mathrm{A}$ | Low speed halt mode $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
| Supply current, $\mu$ PD7519H (3) | $\begin{aligned} & I_{D D 1} \\ & I_{D D 2} \end{aligned}$ |  | 2.0 | 6.0 | mA | High speed 6.55 MHz crystal |
|  |  |  | 0.6 | 1.9 | mA | Halt mode $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10$ |
|  | $\mathrm{I}_{001}$ |  | 1.3 | 4.0 | mA | High speed 4.19 MHz crystal $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF}$ |
|  |  |  | 250 | 800 | $\mu \mathrm{A}$ | Low speed $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 450 | 1500 | $\mu \mathrm{A}$ | Low speed halt mode $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  |  |  | 150 | 400 | $\mu \mathrm{A}$ | Low speed halt mode $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |
|  | $\mathrm{I}_{\text {D }}$ |  | 0.1 | 20 | $\mu \mathrm{A}$ | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ Stop mode |
|  |  |  | 0.1 | 10 | $\mu \mathrm{A}$ | $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |
| Supply current, $\mu$ PD75CG19H (3) | ${ }_{\text {l01 }}$ |  | 1.2 | 3.6 | mA | High speed $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ <br> 6.55 MHz crystal C1 $=\mathrm{C} 2=10 \mathrm{pF}$ |
|  |  |  | 1.0 | 3.0 | mA | High speed halt mode $\mathrm{V}_{\mathrm{DD}}=4.75$ to 5.5 V 4.19 MHz crystal $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF}$ |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 350 | 1000 | $\mu \mathrm{A}$ | Low speed halt mode $V_{D D}=5 \mathrm{~V} \pm 10 \%$ 4.19 MHz crystal C1 $=\mathrm{C} 2=10 \mathrm{pF}$ |
|  | $\mathrm{I}_{\mathrm{DD} 3}$ |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ Stop mode |

## Note:

(1) The circuits in figures 19 and 20 are recommended.
(2) The external circuit in figure 21 is recommended.
(3) The display controller and PPG are not operated.

Figure 19. Crystal


Figure 20. External Clock


Figure 21. External Circuit


## AC Characteristics

| $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Operation, $\mu$ PD7519/75CG19 $\mu$ PD7519: $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 6 V $\mu$ PD75CG19: $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |  |  |  |  |  |  |
| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
|  |  | Min | Typ | Max |  |  |
| System clock oscillation frequency | $\mathrm{f}_{\mathrm{xx}}$ | 3.5 | 4.19 | 4.2 | MHz | Crystal oscillation (1), (2) |
| System clock input frequency | $f_{x}$ | 0.1 |  | 5 | MHz | External clock <br> (1) |
| X1, X2 input pulse width high and low | ${ }^{\text {t }} \mathrm{XH}$ | 100 |  |  | ns | External clock (1) |
|  | ${ }_{\text {txL }}$ | 100 |  |  | ns |  |
| EVENT input frequency | $\mathrm{f}_{\mathrm{E}}$ |  |  | 410 | kHz | $\begin{aligned} & V_{D D}=4.0 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 80 | kHz | $\mu \mathrm{PD} 7519$ only |
| EVENT input pulse width high, low | $t_{\text {EL }}$ | 1.2 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}=4.0 \mathrm{~V} \mathrm{to} \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  | $t_{\text {EH }}$ | 6.25 |  |  | $\mu \mathrm{S}$ | $\mu \mathrm{PD} 7519$ only |

Note:
(1) The circuits in figures 19 and 20 are recommended.
(2) Refer to the Operating Supply Voltages tables.

Clock Operation, $\mu$ PD7519H/75CG19H
$\mu$ PD7519H: $V_{D D}=2.5 \mathrm{~V}$ to 6 V $\mu$ PD75CG19H: $V_{D D}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Unit |  |
| System clock oscillation frequency | $f_{\text {xx }}$ | 3.5 | 4.19 | 4.2 | MHz | Crystal oscillation (1), (2) |
|  |  | 4.2 | 6.55 | 6.6 | MHz | $\begin{aligned} & V_{D D}= \\ & 4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
| System clock input frequency | $f_{x}$ | 0.1 |  | 4.2 | MHz | External clock (1) |
|  |  | 4.2 |  | 6.6 | MHz | $\begin{aligned} & V_{D D}= \\ & 4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
| X1, X2 input pulse width high, low | ${ }_{\text {t }} \mathrm{H}$ | 100 |  |  | ns | External clock (1) |
|  | $\mathrm{t}_{\mathrm{XL}}$ | 75 |  |  | ns | $\mathrm{V}_{\text {DD }}=4.5 \mathrm{~V}$ to 6.0 V |
| EVENT input frequency | $f_{E}$ |  |  | 410 | kHz | $V_{\text {DD }}=4.0 \mathrm{~V}$ to 6.0 V |
|  |  |  |  | 80 | kHz | $\mu$ PD7519H only |
| EVENT Input pulse width high, low | $\mathrm{t}_{\mathrm{EL} \text {. }}$ | 6.25 |  |  | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{DD}}=4.0 \mathrm{~V}$ to 6.0 V |
|  |  |  |  |  |  | $\mu \mathrm{PD7519H}$ only |

## Note:

(1) The circuits in figures 19 and 20 are recommended.
(2) Refer to the Operating Supply Voltages table.

## AC Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Port 1 I/O Operation, $\mu$ PD7519/75CG19
$\mu$ PD7519: $V_{D D}=2.5 \mathrm{~V}$ to 6 V
$\mu$ PD75CG19: $V_{D D}=5 \mathrm{~V} \pm 10 \%$
$0.1 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{x}}, \mathrm{f}_{\mathrm{xx}} \leq 4.2 \mathrm{MHz}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Port 1 output setup time (to $\overline{\text { PSTB }} \uparrow$ ) | tpSt | 400 |  | ns | Port output mode |
| Port 1 output hold time (after $\overline{\text { PSTB }} \uparrow$ ) | ${ }_{\text {tstp }}$ | 100 |  | ns |  |
| $\overline{\overline{P S T B}}$ pulse width low | $\mathrm{t}_{\text {STL }} 1$ | 600 |  | ns |  |
| Output data set-up time (to $\overline{\text { PSTB }}$ ) | ${ }_{\text {tSST }}$ | 400 |  | ns | 1/0 expander mode $V_{D D}=$ |
| Output data hold time (after $\overline{\mathrm{PSTB}} \uparrow$ ) | ${ }_{\text {t }}^{\text {StD }}$ | 100 |  | ns | to 6 |
| Input data valid time (after $\overline{\mathrm{PS}} \overline{\mathrm{TB}} \downarrow$ ) | tstid |  | 850 | ns |  |
| Input data floating time (after PSTB $\uparrow$ ) | tstof | 0 |  | ns |  |
| Control set-up time (to PSTB $\downarrow$ ) | ${ }^{\text {CSST }}$ | 400 |  | ns |  |
| Control hold time Output command Input command | ${ }^{\text {t }}$ STC | $\begin{gathered} 100 \\ 0 \end{gathered}$ | 80 | ns |  |
| PSTB pulse width low | $\mathrm{t}_{\text {STL2 }}$ | 1200 |  | ns |  |

Port 1 I/O Operation, $\mu$ PD7519H/75CG19H
$\mu \mathrm{PD} 7519 \mathrm{H}: \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 6 V
$\mu$ PD75CG19H: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$
$0.1 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{x}}, \mathrm{f}_{\mathrm{xx}} \leq 4.2 \mathrm{MHz}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Port 1 output setup time (to PSTB $\uparrow$ ) | tpSt | 250 |  | ns | Port output mode |
| Port 1 output hold time (after $\overline{\text { PSTB }} \uparrow$ ) | ${ }_{\text {tstp }}$ | 100 |  | ns |  |
| $\overline{\text { PSTB }}$ pulse width low | ${ }_{\text {t }}$ TL1 | 450 |  | ns |  |
| Output data set-up time (to $\overline{\mathrm{PSTB}} \uparrow$ ) | ${ }_{\text {DST }}$ | 200 |  | ns | 1/0 expander mode $V_{D D}=$ |
| Output data hold time (after $\overline{\mathrm{PSTB}} \uparrow$ ) | ${ }^{\text {t }}$ StD | 100 |  | ns | 4 V to 6 V |
| Input data valid time (after $\overline{\text { PSTB }} \downarrow$ ) | tstov |  | 700 | ns |  |
| Input data floating time (atter $\overline{\mathrm{PSTB}} \uparrow$ ) | tstdF | 0 |  | ns |  |
| Control set-up time (to $\overline{\text { PSTB }} \downarrow$ ) | ${ }^{\text {t CST }}$ | 100 |  | ns |  |
| Control hold time Output command Input command | ${ }^{\text {t }}$ TTC | $\begin{gathered} 100 \\ 0 \end{gathered}$ | 80 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |  |
| $\overline{\text { PSTB }}$ pulse width low | ${ }_{\text {tstL2 }}$ | 750 |  | ns |  |

## AC Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Port 1 I/O Operation, $\mu$ PD7519H/75CG19H
$\mu$ PD7519H: $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6 V
$\mu$ PD75CG19H: $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to 5.5 V
4.2 MHz $\leq f_{x}, f_{x x} \leq 6.6 \mathrm{MHz}$, Low Speed Mode(1) $\left(E M_{2}=0\right)$

| Parameter | Symbol | Limits |  |  | Test <br> Tin |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Max |  |  |  |  |  |$\quad$ Unit | Conditions |
| :---: |,

## Note:

(1) The $\mu$ PD82C43/8243H, etc, cannot interface with the $\mu$ PD7519H in high speed mode ( $\mathrm{EM}_{2}=1$ ).

AC Characteristics (cont)
$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Serial Interface Operation, $\mu$ PD7519/75CG19
$\mu$ PD7519: $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 6 V
$\mu$ PD75CG19: $V_{D D}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{\overline{S C K}}$ cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 3.0 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } V_{D D}= \\ & 4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | 12.5 |  | $\mu \mathrm{S}$ | $\mu$ PD7519 only |
|  |  | 4.9 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Output } V_{D D}= \\ & 4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | 10 |  | $\mu \mathrm{s}$ | $\mu$ PD7519 only |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ high, low | $\mathrm{t}_{\mathrm{KH}}$ | 1.3 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } V_{D D}= \\ & 4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  | $\mathrm{t}_{\mathrm{KL}}$ | 65 |  | $\mu \mathrm{S}$ | $\mu$ PD7519 only |
|  |  | 2.2 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Output } V_{D D}= \\ & 4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | 4.5 |  | $\mu \mathrm{s}$ | $\mu$ PD7519 only |
| SI set-up time (to $\overline{S C K} \uparrow$ ) | ${ }^{\text {t }}$ IK | 300 |  | ns | $\begin{aligned} & V_{D D}=4 V \\ & t 06 V \end{aligned}$ |
|  |  | 1000 |  | ns | $\mu$ PD7519 only |
| St hold time (after $\overline{\mathrm{SCK}} \uparrow$ ) | ${ }_{\text {t }}^{\text {SSI }}$ | 450 |  | ns | $\begin{aligned} & V_{D D}=4 \mathrm{~V} \\ & \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | 1000 |  | ns | $\mu$ PD7519 only |
| S0 output delay time (after SCK $\downarrow$ ) | $t_{\text {KSO }}$ |  | 850 | ns | $\begin{aligned} & V_{D D}=4 \mathrm{~V} \\ & \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  |  | 2000 | ns | $\mu$ PD7519 only |

## AC Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Serial Interface Operation, $\mu$ PD7519H/75CG19H
$\mu$ PD7519: $V_{D D}=2.5 \mathrm{~V}$ to 6 V
$\mu$ PD75CG19: $V_{D D}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{\text { SCK }}$ cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 2.1 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } V_{D D}= \\ & 4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | 12.5 |  | $\mu \mathrm{s}$ | $\mu \mathrm{PD} 7519 \mathrm{H}$ only |
|  |  | (1) |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Output } V_{D D}= \\ & 4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | (2) |  | $\mu$ | $\mu$ PD7519H only |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ high, low | $t_{\text {KH }}$ | 0.7 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } V_{D D}= \\ & 4 \mathrm{~V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  | $t_{\text {KL }}$ | 6.5 |  | $\mu \mathrm{S}$ | $\mu \mathrm{PD7519H}$ only |
|  |  | (3) |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Output } V_{D D}= \\ & 4 . \mathrm{V} \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | (4) |  | $\mu \mathrm{s}$ | $\mu$ PD7519H only |
| SI set-up time (to $\overline{\mathrm{SCK}} \uparrow$ ) | ${ }^{\text {t }}$ IIK | 300 |  | ns | $\begin{aligned} & V_{D D}=4 V \\ & \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | 1000 |  | ns | $\mu$ PD7519H only |
| SI hold time (after $\overline{\mathrm{SCK}} \uparrow$ ) | ${ }_{\text {t }}^{\text {KSI }}$ | 450 |  | ns | $\begin{aligned} & V_{D D}=4 . V \\ & \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  | 1000 |  | ns | $\mu$ PD7519H only |
| SO output delay time (after SCK $\downarrow$ ) | $t_{\text {KSO }}$ |  | 500 | ns | $\begin{aligned} & V_{D D}=4 . V \\ & \text { to } 6 \mathrm{~V} \end{aligned}$ |
|  |  |  | 2000 | ns | $\mu \mathrm{PD7519H}$ only |

## Note:

(1) High speed mode: $16 / f_{x}$ or $16 / f_{x x}$

Low speed mode: $64 / f_{x}$ or $64 / f_{x x}$
(2) $64 / f_{x}$ or $64 / f_{x x}$
(3) High speed mode: $8 / \mathrm{f}_{x}-0.8 \mu \mathrm{~s}$, or $8 / \mathrm{f}_{\mathrm{xx}}-0.8 \mu \mathrm{~s}$ Low speed mode: $32 / f_{x}-0.8 \mu \mathrm{~s}$, or $32 / \mathrm{f}_{\mathrm{xx}}-0.8 \mu \mathrm{~s}$
(4) $32 / f_{x}-2.0 \mu \mathrm{~s}$, or $32 / \mathrm{f}_{\mathrm{xx}}-2.0 \mu \mathrm{~s}$

## AC Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## Other Operations

$\mu$ PD7519/7519H: $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V $\mu$ PD75CG19/75CG19H: $V_{D D}=4.75 \mathrm{~V}$ to 5.5 V

| Parameter | Symbol | Min Max | Unit | Test <br>  <br> Conditions |
| :--- | :---: | :---: | :---: | :---: |
| INT0 pulse width <br> high, low | $t_{1 O H}, t_{10 \mathrm{~L}}$ | 10 | $\mu \mathrm{~S}$ |  |
| INT1 pulse width <br> high, low | $\mathrm{t}_{11 \mathrm{H}}, \mathrm{t}_{11 \mathrm{~L}}$ | $(1)$ | $\mu \mathrm{S}$ |  |
| RESET pulse width <br> high, low | $\mathrm{t}_{\mathrm{RSH}}, \mathrm{t}_{\mathrm{RSL}}$ | 10 | $\mu \mathrm{~S}$ |  |

## Note:

(1) $26 / f_{\mathrm{x}}$ or $26 / \mathrm{f}_{\mathrm{xx}}$
$\mu$ PD75CG19/75CG19H EPROM Characteristics
$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Access time | $t_{\text {ACC }}$ |  |  | 700 | ns |  |
| $\overline{\overline{C E}}$ low set-up time to data valid | $t_{\text {CE }}$ |  |  | 700 | ns |  |
| Data valid hold time to $\overline{\mathrm{CE}}$ rising edge | $\mathrm{t}_{\text {H }}$ | 0 |  |  | ns |  |

Stop Mode Low Voltage Data
Retention Characteristics, $\mu$ PD7519/7519H
$\dagger_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

|  |  | Limits |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min | Typ | Max | Unit | Test <br> Conditions |
| Data retention <br> supply voltage | $\mathrm{V}_{\text {DDDR }}$ | 2.0 |  | 6.0 | V |  |
| Data retention <br> supply current | $\mathrm{I}_{\text {DDDR }}$ |  | 0.1 | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {DDDR }}=2 \mathrm{~V}$ |
| RESET set-up <br> time | $\mathrm{t}_{\text {SRS }}$ | 0 |  |  | $\mu \mathrm{~S}$ |  |

## Timing Waveforms

AC Waveform Measurement Points (Except X1, X2)


## Data Retention Timing



## Clock Timing



## EVENT Timing



## EPROM Timing



## Timing Waveforms (cont)

## Strobe Output Timing



83-002963A
Port 1 I/O Expander I/O Timing


## Serial Transfer Timing



## Operating Characteristics, $\mu$ PD7519/7519H

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


IOD vs (VDD - $V_{O D}$ ( $V_{D D}=4$ to 6 V )


lol vs Vol


## Operating Characteristics, $\mu$ PD7519H only

 $T_{A}=25^{\circ} \mathrm{C}$

IDD vs $\mathbf{f x}^{\prime}$


IDD vs $f_{x x}$


## Operating Characteristics, $\mu$ PD7519 only

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


IDD vs VDD


IDD vs $f_{x x}$


IDD vs $\mathrm{f}_{\mathrm{X}}$


## Description

The $\mu$ PD7527A, $\mu$ PD7528A, and $\mu$ PD75CG28 are 4-bit, single-chip CMOS microcomputers with the $\mu$ PD7500 architecture and FIP direct-drive capability.

Note: This data sheet pertains to $\mu$ PD7527A, $\mu$ PD7528A, and $\mu$ PD75CG28. For simplification, the revision letter (A) usually is omitted from the part numbers within the data sheet.
The $\mu$ PD7527 contains a $2048 \times 8$-bit ROM and a $128 \times 4$-bit RAM. The $\mu$ PD7528 contains a $4096 \times 8$-bit ROM and a $160 \times 4$-bit RAM.

The $\mu$ PD7527/28 contains two 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater depth and flexibility. The $\mu$ PD7527/28 typically executes 67 instructions with a $5 \mu \mathrm{~s}$ instruction cycle time.
The $\mu \mathrm{PD} 7527 / 28$ has one external and two internal edge-triggered hardware-vectored interrupts. It also contains an 8 -bit timer/event counter and an 8 -bit serial interface to help reduce software requirements.

Thirty-one high-voltage lines are organized into the 3 -bit output port 2 , the 4 -bit output ports 3,8 , and 9 , and the 4 bit $1 / O$ ports $4,5,10$, and 11 .
The low power consumption CMOS process allows the use of a power supply between 2.7 and 6.0 V . Current consumption is less than 3.0 mA maximum, and can be further reduced in the halt and stop power-down modes.
The $\mu$ PD75CG28 is a piggyback EPROM version of the $\mu$ PD7527/28. Pin-compatible and function-compatible with the final, masked versions of the $\mu$ PD7527/28, the $\mu$ PD75CG28 is used for prototyping and for aiding in program development.

## Features

$\square 67$ instructions
$\square$ Instruction cycle:
-Internal clock: $5 \mu \mathrm{~s} / 400 \mathrm{kHz}, 5 \mathrm{~V}$
-External clock: $4 \mu \mathrm{~S} / 500 \mathrm{kHz}, 5 \mathrm{~V}$
$\square$ Upwardly compatible with the $\mu$ PD7500 series product family
$\square$ 4,096 $\times 8$-bit ROM ( $\mu$ PD7528/75CG28)
$2,048 \times 8$-bit ROM ( $\mu$ PD7527)
$\square 160 \times 4$-bit RAM ( $\mu$ PD7528/75CG28)
$128 \times 4$-bit RAM ( $\mu$ PD7527)
$\square 351 / 0$ lines
$\square 31$ high-voltage output lines that can directly drive a vacuum fluorescent display (FIP)
$\square$ Can select either a pull-down resistor or open-drain output per 31 high-voltage outputs (mask optional)
FIP is the registered trademark for NEC's fluorèscent indicator panel (vacuum fluorescent display).
$\square$ Vectored interrupts: one external, two internal8-bit timer/event counter8-bit serial interface
$\square$ Standby function (HALT, STOP)Data retention mode
$\square$ Zero-cross detector on POO/INTO input (mask optional)
$\square$ System clock ( $\mu$ PD7527/7528/75CG28): on-chip RC oscillator
CMOS technology
Low power consumption
Single power supply
$-\mu$ PD7527/7528: 2.7 to 6.0 V

- $\mu$ PD75CG28: 5.0V


## Ordering Information

| Part <br> Number | Package Type | Max'Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PDD7527AC / 28AC | . 42-pin plastic DIP | 610 kHz |
| $\mu$ PD7527ACU / 28ACU | 42-pin plastic shrink DIP | 610 kHz |
| $\mu$ PDD75CG28E | 42-pin ceramic piggyback DIP | 500 kHz |

## Pin Configurations

$\mu$ PD7527/28, 42-Pin Plastic DIP or Shrink DIP

$$
\begin{aligned}
\text { RESET } \\
\text { CL1 } \\
\text { CL2 }
\end{aligned}
$$

49-001078A

## Pin Configurations (cont)

## $\mu$ PD75CG28, 42-Pin Ceramic Piggyback DIP



## Pin Identification

$\mu$ PD7527/28 and $\mu$ PD75CG28

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | RESET | Reset input |
| 2, 3 | CL1, CL2 | Clock pins |
| 4 | $V_{\text {PRE }}$ | High-voltage predriver supply |
| 5 | $V_{\text {LOAD }}$ | High-voltage option resistor supply |
| 6-9 | $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ | High-voltage 1/ 0 port 5 |
| 10, 12 | $\begin{aligned} & \mathrm{P}_{2}, \mathrm{P} 2_{2} \\ & \mathrm{P}_{1} / \mathrm{PTOUT} \end{aligned}$ | High-voltage output port 2, and output port from timer / event counter (PTOUT) |
| 13-16 | $\mathrm{P} 10^{0}-\mathrm{P} 10_{3}$ | High-current, high-voltage / / 0 port 10 |
| 17-20 | $\mathrm{Pl10}_{0}-\mathrm{P11}_{3}$ | High-voltage, high-current 1/0 port 11 |
| 21 | $V_{D D}$ | Positive power supply |
| 22-25 | $\mathrm{P9}_{0}-\mathrm{P9}_{3}$ | High-voltage, high-current output port 9 |
| 26-29 | $\mathrm{P}_{0}-\mathrm{Pr}_{3}$ | High-voltage, high-current output port 8 |
| 30-33 | $\mathrm{P4}_{0}-\mathrm{P4}_{3}$ | High-voltage I/ 0 port 4 |
| 34-37 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | High-voltage output port 3 |
| 38 | $\mathrm{PO}_{3} / \mathrm{SI}$ | 4 -bit input of port 0; or serial data input |
| 39 | $\mathrm{PO}_{2} / \mathrm{SO}$ | (SI), serial data output (SO), serial clock |
| 40 | $\mathrm{PO}_{1} / \overline{\text { SCK }}$ | 1/0 ( $\overline{\text { SCK }}$ ), and external interrupt input |
| 41 | $\mathrm{PO}_{0} /$ INTO | (INTO) or zero-cross detect input ( $\mathrm{PO}_{0}$ ). |
| 42 | $\mathrm{V}_{S S}$ | Ground |

$\mu$ PD75CG28 EPROM

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD}}$ | Connection to pin 21 of $\mu$ PD75CG28 |
| 2 | NC | No connection |
| 3-10, 21, <br> 24,25 | $\mathrm{~A}_{0}-\mathrm{A}_{10}$ | EPROM address output |
| $11-13,15-19$ | $\mathrm{I}_{0}-\mathrm{I}_{7}$ | Data read input from the EPROM |
| 14 | $\mathrm{~V}_{\mathrm{SS}}$ | Connection to EPROM GND pin |
| 20 | $\overline{\mathrm{CE}}$ | Chip enable output |
| 22 | $\mathrm{~V}_{\mathrm{SS}}$ | Supplies EPROM $\overline{\mathrm{OE}}$ signal |
| 23 | $\mathrm{~A}_{11}$ | Program counter MSB output |
| 26 | $\mathrm{~V}_{\mathrm{DD}}$ | Supplies $\mathrm{V}_{\mathrm{CC}}$ to the EPROM |
| 27 | MSEL | Mode select input |
| 28 | $\mathrm{~V}_{\mathrm{DD}}$ | Supplies high-level signal to MSEL |

## Note:

(1) Output drivers on ports 2-5 and 8-11 are mask-optional. Accordingly, either an open-drain output or a pull-down resistor can be selected. $V_{\text {LOAD }}$ is suitable for an output driver with a pull-down resistor.
(2) Ports 2-5 are suitable as FIP segment signal outputs, and ports 8-11 are suitable for FIP digit signal outputs.
(3) Ports 8-11 have high-current drive capability and can drive an LED directly.

## Pin Functions, $\mu$ PD7527 I 28 and $\mu$ PD75CG28 <br> RESET <br> System reset (input).

## CL1, CL2

Connection to the RC oscillator. CL1 is the external clock input.

## $V_{\text {PRE }}$

Negative power supply for high-voltage output predrivers (for ports 2-5, 8-11).

## VLOAD

Negative power supply for optional load resistors (pulldown resistors) of high-voltage output drivers (for ports $2-5,8-11)$. This pin is only on the $\mu$ PD7527/28.

P53-P50
4-bit, high-voltage $/ / O$ port 5.

## P21-P23

3-bit, high-voltage output port 2.

## PTOUT

Output port from the timer/event counter.

## P103-P100

4-bit, high-voltage, high-current I/O port 10. Capable of bit set/reset by SPBL/RPBL instructions.

## $\mathrm{P}_{11}-\mathrm{P} 110$

4-bit, high-voltage, high-current I/O port 11. Capable of bit set/reset by SPBL/RPBL instructions.

## VD

Positive power supply.

## $\mathrm{P9}_{3}-\mathrm{P9}_{0}$

4-bit, high-voltage, high-current output port 9. Capable of bit set/reset by SPBL/RPBL instructions.

## P83-P80

4-bit, high-voltage, high-current output port 8. Capable of bit set/reset by SPBL/RPBL instructions.

## P43-P40

4-bit, high-voltage I/O port 4.

## $\mathrm{P}_{3}-\mathrm{P} 3_{0}$

4-bit, high-voltage output port 3.
$\mathrm{PO}_{0}-\mathrm{PO}_{3}$
4-bit input port $0 . \mathrm{PO}_{0}$ is also used as the zero-cross detection input.

## SI

Serial data input.

## so

Serial data output.

## $\overline{\mathbf{S C K}}$

I/O serial clock.

## INTO

External interrupt input.

## Vss

Ground.

## Pin Functions, $\mu$ PD75CG28 EPROM

## MSEL

Changes the addressing area of the external EPROM and the on-chip RAM (with a pull-down resistor). Connecting a jumper between socket pins 27 (MSEL) and 28 $\left(V_{D D}\right)$ selects $\mu$ PD7527 mode ( 2 -Kbyte EPROM, $128 \times 4$ bit RAM). Leaving MSEL open selects $\mu$ PD7528 mode (4Kbyte EPROM, $160 \times 4$-bit RAM).

## $\mathrm{A}_{0}-\mathrm{A}_{10}$

Output the low-order 11 bits of the program counter ( $\mathrm{PC}_{0}-\mathrm{PC}_{10}$ ). Used as EPROM address signals.

## $\mathbf{A}_{11}$

When MSEL is high level, $\mathrm{A}_{11}$ outputs high-level signals. When MSEL is open, $A_{11}$ outputs the MSB of the PC, which is used as the most significant address signal of the 4-Kbyte EPROM 2732.
$\mathrm{I}_{0}-\mathrm{I}_{7}$
Input data read from the EPROM.

## $\overline{C E}$

Outputs the chip enable signal to the EPROM.

## VD

Pin 26 is electrically equivalent to the bottom $V_{D D}$ pin and is used to supply $\mathrm{V}_{\mathrm{Cc}}$ to the EPROM. Pin 28 is electrically equivalent to the bottom $V_{D D}$ pin and is used to supply the high level signal to MSEL. Pin 1 connects to pin 21 of $\mu$ PD75CG28.

## Vss

Pin 14 is electrically equivalent to the bottom $V_{\text {SS }}$ pin in voltage, and is connected to the EPROM GND pin. Pin 22 is electrically equivalent to the bottom $\mathrm{V}_{S S}$ pin and is used to supply the $\overline{O E}$ signal to the EPROM.

## Instruction Set

Refer to the User's Manual. The instruction set appears also as subset A4 in the data sheet for the $\mu$ PD7500 series of single-chip microcomputers.

Block Diagram, $\mu$ PD7527/28


## Block Diagram, $\mu$ PD75CG28



## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7 V |
| :--- | ---: |
| Power supply voltage, $\mathrm{V}_{\mathrm{LOAD}}(\mu \mathrm{PD} 7527 / 28)$ | $\mathrm{V}_{\mathrm{DD}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{PRE}}$ | $\mathrm{V}_{\mathrm{DD}}-12 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input voltage, except ports 4,5,10, 11, $\mathrm{V}_{\mathrm{IN}}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input voltage, ports 4, 5, 10, 11, $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, except ports 2-5, 8-11, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, ports 2-5, 8-11, $\mathrm{V}_{0}$ | $\mathrm{~V}_{\mathrm{DD}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current high, per pin: $\mathrm{PO}_{1}, \mathrm{PO}_{2} ; \mathrm{I}_{\mathrm{OH}}$ | -15 mA |
| Output current high, per pin: ports 2-5, 8-11; $\mathrm{I}_{\mathrm{OH}}$ | -30 mA |

## DC Characteristics

## $\mu$ PD7527/28

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to 6.0 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage, low | $\mathrm{V}_{\text {IL1 }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Port 0, RESET |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.5 | V | CL1 |
|  | $\mathrm{V}_{\text {IL3 }}$ | $\mathrm{V}_{\mathrm{DD}}-35$ |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Ports 4, 5, 10, 11 |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Port 0, RESET |
|  | $\mathrm{V}^{\text {lH2 }}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $V_{D D}$ | V | CL1 |
|  | $\mathrm{V}_{\text {IH3 }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Ports 4, 5, 10, 11; | $4.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant$ 6.0 V


|  |  | $\overline{V_{D D}-0.5}$ | $V_{D D}$ | V | $\begin{aligned} & \text { Ports } 4,5,10,11 ; \\ & 2.7 \mathrm{~V} \leqslant \mathrm{~V}_{D D} \leqslant \\ & 4.5 \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, low | $V_{O L}$ |  | 0.4 | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; 4.5 \mathrm{~V} \leqslant \\ & \mathrm{~V}_{\mathrm{DD}} \leqslant 6.0 \mathrm{~V} ; \\ & \mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} \\ & \hline \end{aligned}$ |
|  |  |  | 0.5 | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{I}_{\mathrm{LL}}=400 \mu \mathrm{~A} \end{aligned}$ |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-2.0$ |  | V | $\begin{aligned} & \text { Ports 2-5, } \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} \\ & \text { (Note 1) } \end{aligned}$ |
|  |  | $V_{D D}-2.0$ |  | V | $\begin{aligned} & \text { Ports 8-11, } \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} \\ & \text { (Note 1) } \end{aligned}$ |
|  |  | $\overline{V_{D D}-2.0}$ |  | V | $\begin{aligned} & \text { Ports 2-5 } \\ & \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA} \\ & \text { (Note 2) } \\ & \hline \end{aligned}$ |
|  |  | $V_{D D}-2.0$ |  | V | $\begin{aligned} & \text { Ports 8-11, } \\ & \mathrm{l}_{\mathrm{OH}}=-5 \mathrm{~mA} \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | $V_{D D}-1.0$ |  | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{IOH}_{\mathrm{H}}=-1 \mathrm{~mA} \\ & (\text { Note 3) } \end{aligned}$ |
|  |  | $V_{D D}-0.5$ |  | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \end{aligned}$ |
| Input leakage current, low | LliL1 |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ; \mathrm{PO}_{0}-\mathrm{PO}_{3}$ |
|  | LIL2 |  | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V} ; \mathrm{PO}_{0} \\ & \text { (Note 5) } \end{aligned}$ |
|  | LliL3 |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 N}=0 \mathrm{~V}$; CL1 |
|  | LiLL4 |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D}-35 \mathrm{~V} ; \\ & \text { ports } 4,5,10,11 \end{aligned}$ |
| Input leakage current, high | ${ }_{\text {LIH1 }}$ |  | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{1 N}=V_{\mathrm{DD}} ; \\ & \mathrm{PO}_{0}-\mathrm{PO}_{3} \text { (Note 4) } \end{aligned}$ |
|  | LiH2 |  | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{PO}_{0} \\ & \text { (Note 5) } \end{aligned}$ |
|  | LLIH3 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{CL1}$ |
|  | LIIH4 |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |


| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Output leakage current, low | LOL1 |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V} ; \mathrm{PO}_{1}, \mathrm{PO}_{2}$ |
|  | 'LOL2 |  |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D}-35 \mathrm{~V} ; \\ & \text { ports 2-5, 8-11 } \end{aligned}$ |
| Output leakage current, high | ${ }^{\text {LOH1 }}$ |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D} ; \text { except }$ $\text { ports } 4,5,10,11$ |
|  | LLOH2 |  |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |
| Supply current, lol ${ }^{\text {DD1 }}$ normal operation |  |  | 1.0 | 3.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{R}=39 \mathrm{k} \Omega \end{aligned}$ |
|  |  |  | 0.4 | 1.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \\ & \mathrm{R}=82 \mathrm{k} \Omega \end{aligned}$ |
| Supply current, HALT mode (Note 6) | $I_{D D 2}$ |  | 200 | 600 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 10 \%, \\ & R=39 \mathrm{k} \Omega \text { (Note 4) } \end{aligned}$ |
|  |  |  | 60 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline V_{D D}=3 \mathrm{~V}, \\ & R=82 \mathrm{k} \Omega \text { (Note 4) } \end{aligned}$ |
|  |  |  | 210 | 640 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{R}=39 \mathrm{k} \Omega \text { (Note } 5 \text { ) } \end{aligned}$ |
|  |  |  | 67 | 230 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=3 \mathrm{~V}, \\ & R=82 \mathrm{k} \Omega \text { (Note 5) } \end{aligned}$ |
| Supply current, STOP mode (Note 6) |  |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DD }}=3 \mathrm{~V}$ (Note 4) |
|  |  |  | 10 | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 10 \% \\ & \text { (Note 5) } \end{aligned}$ |
|  |  |  | 7 | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (Note 5) |
| On-chip pulldown resistance | $\overline{R_{L}}$ |  | 140 | 220 | k $\Omega$ | $V_{D D}-V_{L O A D}=35 \mathrm{~V}$ |
|  |  |  |  |  |  |  |
| (2) $\mathrm{V}_{\mathrm{PRE}}=0 \mathrm{~V} . \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V . |  |  |  |  |  |  |
| (3) $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V . |  |  |  |  |  |  |
| (4) Without zero-cross detector. |  |  |  |  |  |  |
| (5) With zero-cross detector. |  |  |  |  |  |  |
| (6) Ports $4,5,10,11$ are low level output or low level input. |  |  |  |  |  |  |

## DC Characteristics (cont)

| $\mu \text { PD75CG28 }$$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C} \text { to }+$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Limits |  | Unit | Test Conditions |
|  |  | Min Typ | Max |  |  |
| Input voltage, low | $\mathrm{V}_{\text {IL1 }}$ | 0 | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V | Port 0, RESET |
|  | $\mathrm{V}_{\mathrm{IL} 2}$ | 0 | 0.5 | V | CL1 |
|  | $\mathrm{V}_{\text {IL3 }}$ | $V_{D D}-35$ | $0.3 \mathrm{~V}_{\text {DD }}$ | $V$ | Ports 4, 5, 10, 11 |
| Input voltage, high | $\mathrm{V}_{1 \mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | $V_{D D}$ | V | Port 0, RESET |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $V_{D D}-0.5$ | $V_{D D}$ | V | CL1 |
|  | $\mathrm{V}_{\text {H3 }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | $V_{D D}$ | V | Ports 4, 5, 10, 11 |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  | 0.4 | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} \end{aligned}$ |
|  |  |  | 0.5 | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{I}_{\mathrm{L}}=400 \mu \mathrm{~A} \end{aligned}$ |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-2.0$ |  | V | Ports 2-5, $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}(1)$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}{ }^{-2.0}$ |  | V | Ports 8-11, $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}(1)$ |
|  |  | $V_{D D}-2.0$ |  | V | Ports 2-5, $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}(2)$ |
|  |  | $V_{D D}-2.0$ |  | V | Ports 8-11, $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}(2)$ |
|  |  | $\overline{V_{D D}-1.0}$ |  | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{IOH}^{2}=-1 \mathrm{~mA} \end{aligned}$ |
| Input current, low $\left(1_{0}-17\right)$ | ILL |  | -200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| Input current, high (MSEL) | $\mathrm{I}_{1}$ |  | 300 | $\mu \mathrm{A}$ | $V_{I N}=V_{D D}$ |


| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input leakage current, low | ILLL1 |  |  | -3 | $\mu \mathrm{A}$. | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V} ; \mathrm{PO}_{0}-\mathrm{PO}_{3}$ |
|  | LIL2 |  |  | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V} ; \mathrm{PO}_{0}$ |
|  | ILIL3 |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V} ; \mathrm{CL} 1$ |
|  | ILIL4 |  |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D}-35 \mathrm{~V} \\ & \text { ports } 4,5,10,11 \end{aligned}$ |
| Input leakage current, high | ILIH1 |  |  | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{I N}=\mathrm{V}_{\mathrm{DD}} ; \\ & \mathrm{PO}_{0}-\mathrm{PO}_{3} \end{aligned}$ |
|  | إІІН2 |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{I N}=\mathrm{V}_{\text {DD }} ; \mathrm{PO}_{0}$ |
|  | ІІІн3 |  |  | 10 | $\mu \mathrm{A}$ | $V_{I N}=V_{D D} ; C L 1$ |
|  | ILIH4 |  |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |
| Output leakage current, low | loll |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V} ; \mathrm{PO}_{1}, \mathrm{PO}_{2}$ |
|  | LOL2 |  |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D}-35 \mathrm{~V} ; \\ & \text { ports 2-5, 8-11 } \end{aligned}$ |
| Output leakage current, high | LLOH1 |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$; except ports 4, 5, 10, 11 |
|  | ${ }_{\text {LOH2 }}$ |  |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |
| Supply current, normal operation |  |  | 1.0 | 3.0 | mA | $\mathrm{R}=39 \mathrm{k} \Omega$ |
| Supply current, HALT mode(3) | $\mathrm{I}_{\text {DD2 }}$ |  | 210 | 630 | $\mu \mathrm{A}$ | $\mathrm{R}=39 \mathrm{k} \Omega$ |
| Supply current, STOP mode(3) | $I_{\text {dD3 }}$ |  | 10 | 50 | $\mu \mathrm{A}$ |  |

## Note:

(1) $\mathrm{V}_{\text {PRE }}=\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V}+1 \mathrm{~V}$. The circuit in figure 6 is recommended.
(2) $V_{\text {PRE }}=0 V$
(3) Ports 4, 5, 10, 11 are output off or low input.

Figure 2. Recommended Circuit, ${ }^{\mu}$ PD75CG28


Zero-Cross Detection Characteristics
$\mu$ PD7527/28: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V $\mu$ PD75CG28: $T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Zero-cross detection input voltage | $\mathrm{V}_{\mathrm{zx}}(\mathrm{P}-\mathrm{P})$ | 1 |  | 3 | VP-p | AC coupled, $\mathrm{C}=0.1 \mu \mathrm{~F}$ |
| Zero-cross accuracy | $V_{\text {AZX }}$ |  |  | $\pm 100$ | mV | 50 Hz to 60 Hz sine wave |
| Zero-cross detection input frequency | $\mathrm{f}_{\mathrm{ZX}}$ | 45 |  | 1000 | Hz |  |

## Zero-Cross Detection Waveform



## Capacitance

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$, Unmeasured pins returned to GND

| Paramoter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 15 | pF | $\mathrm{PO}_{0}, \mathrm{PO}_{3}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 15 | pF | Port 2 |
|  |  |  |  | 35 | pF | Ports 3, 8, 9 |
| $1 / 0$ <br> capacitance | $\mathrm{C}_{10}$ |  |  | 15 | pF | $\mathrm{PO}_{1}, \mathrm{PO}_{2}$ |
|  |  |  |  | 35 | pF | Ports 4, 5, 10, 11 |

## AC Characteristics

| $\mu$ PD7527/28 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
|  |  | Min | Typ | Max |  |  |
| Cycle time (Note 1) | ${ }_{\text {ter }}$ | 3.3 |  | 200 | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 6.9 |  | 200 | $\mu \mathrm{S}$ |  |
| $\mathrm{P}_{0}$ event input frequency | ffO | 0 |  | 610 | kHz | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 0 |  | 290 | kHz |  |
| $\mathrm{PO}_{0}$ input rise time | ${ }_{\text {tPOR }}$ |  |  | 0.1 | $\mu \mathrm{S}$ |  |
| $\mathrm{PO}_{0}$ input fall time | tpor |  |  | 0.1 | $\mu \mathrm{S}$ |  |
| $\mathrm{PO}_{0}$ input pulse width, low | ${ }_{\text {tpoL }}$ | 1.63 |  |  | $\mu \mathrm{S}$ |  |
| $\mathrm{PO}_{0}$ input pulse width, high | tpOH | 0.72 |  |  | $\mu \mathrm{s}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
| $\overline{\overline{S C K}}$ cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 3.0 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input; } V_{D D}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 3.3 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Output; } \\ & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 6.9 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{S C K}}$ pulse width, low | $t_{\text {KL }}$ | 3.9 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 3.35 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{\text { SCK }} \text { pulse }}$ width, high | ${ }_{\text {t }}^{\text {K }}$ | 1.4 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input; } V_{D D}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 1.55 |  |  | $\mu \mathrm{s}$ | $\begin{aligned} & \text { Output; } \\ & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
| SI set-up time (to rising-edge of $\overline{\text { SCK }})$ | ${ }_{\text {tsik }}$ | 300 |  |  | ns |  |
| SI hold time (after risingedge of SCK) | $\mathrm{t}_{\text {KSI }}$ | 450 |  |  | ns |  |
| SO output delay time (after falling-edge of SCK) | $\mathrm{t}_{\text {KSO }}$ |  |  | 850 | ns | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 1200 | ns |  |
| INTO pulse width, high, low | $\mathrm{t}_{10 \mathrm{H}}$, <br> tiol | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width, high, low | $\mathrm{t}_{\text {RSH }}$, $\mathrm{t}_{\mathrm{RSL}}$ | 10 |  |  | $\mu \mathrm{S}$ |  |

## AC Characteristics (cont)

## $\mu$ PD75CG28

| $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$ |  |  |  |  |  |  |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- |
|  |  | Limits |  |  |  | $\begin{array}{c}\text { Test } \\ \text { Parameter }\end{array}$ |
|  | Symbol | Min | Typ | Max | Unit | Conditions |
| Cycle time | $\mathrm{t}_{\mathrm{CY}}$ | 4.0 |  | 200 | $\mu \mathrm{~S}$ |  |

 frequency

| $\mathrm{P} 0_{0}$ input rise <br> time | tPOR | 0.2 | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- |
| $\mathrm{P} 0_{0}$ input fall <br> time | tPOF | 0.2 | $\mu \mathrm{~s}$ |


|  |  |  |
| :--- | :--- | :--- |
| $\mathrm{PO}_{0}$ input pulse tPOH, |  |  |
| width, high, low tPOL |  |  |


| $\overline{\overline{S C K}}$ cycle time | $\mathrm{t}_{\mathrm{KCY}}$ | 3.0 | $\mu \mathrm{S}$ | Input |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 4.0 | $\mu \mathrm{s}$ | Output |
| $\overline{\overline{S C K}}$ pulse width, low | $\mathrm{t}_{\mathrm{KL}}$ | 1.8 | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{S C K}}$ pulse width, high | $\mathrm{t}_{\mathrm{KH}}$ | 1.3 | $\mu \mathrm{S}$ | Input |
| SI set-up time (to rising-edge of $\overline{\mathrm{SCK}}$ ) | ${ }_{\text {tsIK }}$ | 300 | ns | - |


| SI hold time (after risingedge of SCK) | $\mathrm{t}_{\text {KSI }}$ | 450 |  | ns |
| :---: | :---: | :---: | :---: | :---: |
| S0 output delay time (atter falling-edge of SCK) | $\mathrm{t}_{\mathrm{KSO}}$ |  | 850 | ns |
| iNTO pulse width, high, low | $\begin{aligned} & \mathrm{t}_{\mathrm{IOH}} \\ & \mathrm{t}_{\mathrm{IOL}} \end{aligned}$ | 10 |  | $\mu \mathrm{s}$ |
| RESET pulse width, high, low | $\mathrm{t}_{\mathrm{RSH}},$ $t_{\mathrm{RSL}}$ | 10 |  | $\mu \mathrm{s}$ |
| Data input delay time from address | $\mathrm{t}_{\text {AcC }}$ |  | 700 | ns |
| Data input delay time from $\overline{C E}$ | tce |  | 700 | ns |
| Input hold time after address | $\mathrm{t}_{\mathrm{H}}$ | 0 |  | ns |

## Note:

(1) $\mathrm{t}_{\mathrm{CY}}=2 / \mathrm{f} \mathrm{CC}$ or $2 / \mathrm{f} \mathrm{C}$

## Oscillation Characteristics

$\mu$ PD7527/28

| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock oscillation frequency (Note 1) | ${ }^{\text {f }} \mathrm{C}$ | 300 | 400 | 500 | kHz | $\begin{aligned} & R=39 \mathrm{k} \Omega \pm 2 \% ; \\ & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 110 | 150 | 190 | kHz | $\mathrm{R}=110 \mathrm{k} \Omega \pm 2 \%$ |
| System clock CL1 input frequency (Note 2) | ${ }^{\text {f }}$ c | 10 |  | 500 | kHz | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 10 |  | 210 | kHz |  |
| CL1 input rise time (Note 2) | ${ }_{\text {t }}^{\text {cR }}$ |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| CL1 input fall time (Note 2) | ${ }_{\text {t }}^{\text {cF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| CL1 input pulse width, low (Note 2) | ${ }^{\text {ctL }}$ | 2.0 |  | 50 | $\mu \mathrm{S}$ |  |
| CL1 input pulse width, high (Note 2) | ${ }^{\text {t }}$ CH | 0.8 |  | 50 | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |

$\mu$ PD75CG28
$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$


## AC Waveform Measurement Points (Except CL1)

|  |
| :---: |
|  |  |
|  |  |
|  |  |

Figure 3. Recommended RC Oscillator Circuit

|  |  |  |
| :---: | :---: | :---: |
|  |  | 49-001059A |

## Stop Mode Low Voltage Data Retention Characteristics

$\mu$ PD7527/28
$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention supply voltage | $V_{\text {DDDR }}$ | 2.0 |  | 6.0 | V |  |
| Data retention supply current | ldDDR |  | 0.3 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D D R}=2 V \\ & (\text { Note } 1) \end{aligned}$ |
|  |  |  | 7 | 30 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {DDDR }}=2 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ |
| Data retention RESET input voltage high | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\begin{gathered} V_{D D D R} \\ +0.2 \end{gathered}$ | V |  |
| $\begin{aligned} & \text { RESET set-up } \\ & \text { time } \end{aligned}$ | ${ }^{\text {ts }}$ S | 0 |  |  | $\mu \mathrm{s}$ |  |
| RESET hold time tHRS |  | 0 |  |  | $\mu \mathrm{s}$ |  |

$\mu$ PD75CG28
$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Parametor | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention supply voltage | $V_{\text {DDDR }}$ | 2.0 |  | 5.5 | V |  |
| Data retention supply current | IDDDR |  | 7 | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DDDR }}=2 \mathrm{~V}$ |
| Data retention RESET input voltage high | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\begin{aligned} & V_{D D D R} \\ & +0.2 \end{aligned}$ | V |  |
| $\begin{aligned} & \text { RESET set-up } \\ & \text { time } \end{aligned}$ | ${ }^{\text {t }}$ SRS | 0 |  |  | $\mu \mathrm{S}$ |  |
| RESET hold time | $t_{\text {HRS }}$ | 0 |  |  | $\mu \mathrm{S}$ |  |

## Note:

(1) Without zero-cross detector
(2) With zero-cross detector

Figure 4. Recommended External Clock Circuit


## Data Retention Mode Timing

49-001077A

## $\mu$ PD75CG28 EPROM Interface

A 4-Kbyte EPROM (2732) plugs into socket pins on top of the $\mu$ PD75CG28. A high input to MSEL selects $\mu$ PD7527 mode and fixes the $\mathrm{A}_{11}$ output high level in order to access the upper 2-Kbytes of the 4 -Kbyte EPROM. When MSEL is open, $\mu$ PD7528 mode is selected. All EPROM addresses can be accessed because $A_{11}$ functions as the MSB of the address. Figure 5 shows the address control unit. Figures 6 and 7 show the $\mu$ PD75CG28 connected with the 2732.

Figure 8 shows the EPROM read timing. Data is read into the instruction buffer at the end of the T4 state. The chip enable ( $\overline{\mathrm{CE}}$ ) signal is made active during 2 states (T3, T4) in order to decrease the power consumption of the EPROM.

Figure 5. Address Control Unit


Figure 6. Connection with the 2732 ( $\mu$ PD7527 Mode)


Figure 7. Connection with the 2732 ( $\mu$ PD7528 Mode)


Figure 8. EPROM Read Timing


## Timing Waveforms



## Clock


$\mathrm{PO}_{0}$ Input


## Serial Interface



Interrupt Input


49-001169A

## Reset Input



## Operating Characteristics







## Operating Characteristics (cont)



Differences Among the $\mu$ PD7527/28/CG28

|  | $\mu$ PD75Ca28 | $\mu$ PD7527 | $\mu$ PD7528 |
| :---: | :---: | :---: | :---: |
| Program memory | 4 Kbyte EPROM (2732) connectable on top | On-chip 2 Kbyte ROM | On-chip 4 Kbyte ROM |
| Data memory (RAM) | $160 \times 4$ | $128 \times 4$ | $160 \times 4$ |
| High-voltage output lines | All open-drain outputs | On-chip load capacitor or open drain output (bit by bit, mask optional) |  |
| $\mathrm{V}_{\text {LOAD }} \mathrm{pin}$ | No |  |  |
| Zero-cross detection | Yes |  | optional |
| Package | 42-pin ceramic piggyback DIP bottom pin compatible with $\mu$ PD7527 / 28 | $\begin{array}{r} 42-\mathrm{pir} \\ 42-1 \\ \text { sh } \end{array}$ | plastic DIP <br> n plastic nk DIP |
| Power supply | 5 V |  | to 6.0 V |

## PRELIMINARY INFORMATION

## Description

The $\mu$ PD7533 is a 4-bit, single-chip CMOS microcomputer with a 4-channel, 8-bit A/D converter, 8-bit timer/event counter, and an 8 -bit serial interface. The $\mu$ PD7533 has 30 I/O lines, 8 of which can be used to directly drive LEDs. The $\mu$ PD7533 executes 67 instructions of the $\mu$ PD7500 series " $A$ " instruction set.
The A/D converter has various temperature monitoring applications that can be used with household electrical appliances, such as air conditioners and electric ovens. Other applications include health monitoring equipment and cameras.
The $\mu$ PD75CG33 consists of a 28 -pin socket "piggybacked" on the lower 42-pin ceramic DIP. This socket is configured to hold either a 2732A or 2764 EPROM. For engineering purposes, programs can be tried and debugged before ROM code submission.

## Features

4-bit single chip microcomputer67 instructions (subset of $\mu$ PD7500 series set A) Instruction cycle$-5 \mu \mathrm{~s}$ at $5 \mathrm{~V}, 400-\mathrm{kHz}$ clock at ceramic oscillation, DIVSEL $=$ high

- $10 \mu \mathrm{~s}$ at $5 \mathrm{~V}, 400-\mathrm{kHz}$ clock at ceramic oscillation, DIVSEL $=$ lowProgram memory (ROM): 4096 words $\times 8$ bits
- External in the $\mu$ PD75CG33Data memory (RAM): 160 words $\times 4$ bits8 high current output lines for LED direct driveInput/output ports
- Two 4-bit input ports
- One 2-bit output port
- One 4-bit output port
- Three 4-bit input/output ports (two of which can function in 8-bit units)
- One 4-bit input/output port usable at bit levelInterrupts: two internal and one external8-bit serial interfaceStandby operation
- STOP mode
- HALT mode

On-chip system clock oscillator

- Ceramic resonator
- Full or $1 / 2$ oscillation frequency

CMOS technologyLow power consumption
Single power supply

## Ordering Information

| Part <br> Number | Package <br> Type | Maximum <br> Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD7533C | 42-pin plastic DIP | 500 kHz |
| $\mu$ PD7533CU | 42 -pin plastic shrink DIP | 500 kHz |
| $\mu$ PD7533G-22 | 44 -pin plastic miniflat | 500 kHz |
| $\mu$ PD75CG33E | 42-pin ceramic piggyback DIP | 500 kHz |

## Pin Configurations

42-Pin Plastic DIP or Plastic Shrink DIP


## Pin Configurations (cont)

## 42-Pin Ceramic Piggyback DIP



## 44-Pin Plastic Miniflat



## Pin Identification

42-Pin DIP, Shrink DIP, and PIggyback DIP

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1-4 | $\mathrm{P4}_{3}-\mathrm{P}_{4}$ | 1/0 port 4 |
| 5,6 | $\mathrm{P}_{2}{ }_{2} \mathrm{P}_{1} /$ /PTOUT | Port 2 output |
| 7-10 | $\mathrm{P7}_{3}-\mathrm{P7}_{0}$ | 1/0 port 7 |
| 11-14 | $\mathrm{P}_{3}-\mathrm{P}_{3}$ | Port 3 output |
| 15 | Avss | A/D converter ground |
| 16-19 | AN3-ANO | Analog input |
| 20 | $V_{\text {AREF }}$ | A/D reference voltage input |
| 21 | $V_{D D}$ | Positive power supply |
| 22-25 | $\mathrm{P}_{6} \mathrm{P}^{-1}{ }_{0}$ | 1/0 port 6 |
| 26-29 | $\mathrm{P1}_{3}-\mathrm{P1}_{0}$ | Port 1 input |
| 30 | $\mathrm{PO}_{3} / \mathrm{SI}$ | Port 0 input/Serial input |
| 31 | $\mathrm{PO}_{2} / \mathrm{SO}$ | Port 0 input/Serial output |
| 32 | $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$ | Port 0 input/(1/0) Serial clock |
| 33 | $\mathrm{PO}_{0} /$ INTO/EVENT | Port 0 input/Interrupt 0/Event input |
| 34 | RESET | RESET input |
| 35 | DIVSEL | System clock selection input |
| 36, 37 | CL1, CL2 | External clock input/System clock terminal |
| 38-41 | $\mathrm{P5}_{3}-\mathrm{P}_{5}$ | 1/0 port 5 |
| 42 | $\mathrm{V}_{\text {SS }}$ | Ground |

## Pin Identification (cont)

## 44-Pin Miniflat

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1, 44 | P2 $1_{1}$ PTOUT, $\mathrm{P}_{2}$ | Port 2 output |
| 2-5 | $\mathrm{P7}_{3}-\mathrm{P7} 0_{0}$ | 1/0 port 7 |
| 6-9 | $\mathrm{P3}_{3}-\mathrm{P}_{3}$ | Port 3 output |
| 10 | AvSS | A/D converter ground |
| 11-14 | AN3-AN0 | Analog input |
| 15 | $V_{\text {AREF }}$ | A/D reference voltage input |
| 17 | $V_{D D}$ | Positive power supply |
| 18-21 | $\mathrm{P}_{6}-\mathrm{P} 6_{0}$ | 1/0 port 6 |
| 21-25 | $\mathrm{P1}_{3}-\mathrm{Pt}_{0}$ | Port 1 input |
| 26 | $\mathrm{P}_{3} / \mathrm{SI}$ | Port 0 input/Serial input |
| 27 | $\mathrm{PO}_{2} / \mathrm{SO}$ | Port 0 input/Serial output |
| 28 | $\mathrm{PO}_{1} / \overline{\text { SCK }}$ | Port 0 input/(I/0) Serial clock |
| 29 | $\mathrm{PO}_{0} /$ INTO/EVENT | Port 0 input/Interrupt 0/Event input |
| 30 | RESET | RESET input |
| 31 | DIVSEL | System clock selection input |
| 32, 34 | CL1, CL2 | External clock input/System clock |
| 35-38 | $\mathrm{P5}_{3}-\mathrm{P5}_{0}$ | 1/0 port 5 |
| 39 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 40-43 | $\mathrm{P4}_{3}-\mathrm{P} 4_{0}$ | 1/0 port 4 |

28-Pin EPROM Socket on 42-pin Piggyback DIP

| No. | Symbol | Function |
| :--- | :--- | :--- |
| $1,26-28$ | $V_{D D}$ | Positive power supply |
| $2,14,22$ | $V_{S S}$ | Ground |
| 20 | $\overline{\mathrm{CE}}$ | Chip enable output |
| $3-10,21$, $A_{0}-A_{11}$ Address bus <br> $23-25$   |  |  |
| $11-13$, | $\mathrm{I}_{0}-17$ | Data bus |

## Pin Functions

## $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ [Port 0]

$\mathrm{PO}_{0}-\mathrm{PO}_{3}$ function as port $0 . \mathrm{PO}_{0}$ also functions as a count pulse input pin for the timer/event counter (EVENT) or as interrupt 0 (INTO). $\mathrm{PO}_{1}$ also functions as a serial clock input/output pin ( $\overline{\mathrm{SCK}}$ ) for the serial interface. $\mathrm{PO}_{2}$ functions as a serial data output pin (SO) and pins $\mathrm{PO}_{3}$ as a serial data input pin (SI). The $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$ and $\mathrm{PO}_{2} / \mathrm{SO}$ pins are three-state input/output.

The shift mode register $\left(\mathrm{SM}_{0}-\mathrm{SM}_{3}\right)$ determines the operation mode of the port 0 input/output pins; however, the data on $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ can be loaded into the accumulator at any time by executing a port input instruction (IP/IPL). This is possible even when $\mathrm{PO}_{1}$ $\mathrm{PO}_{3}$ are functioning as the serial interface.

After a RESET, $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ become input ports (high impedance).

## $\mathrm{P1}_{0}-\mathrm{P1}_{3}$ [Port 1]

$\mathrm{P}_{0}-\mathrm{P} 1_{3}$ function as port 1 . Execution of an IP or IPL instruction reads data present on $\mathrm{P1}_{0}-\mathrm{P1}_{3}$ into the accumulator. Tie any unused lines of $\mathrm{P}_{10}-\mathrm{P} 1_{3}$ to $\mathrm{V}_{D D}$ or $V_{\text {Ss }}$.

## P21-P22 [Port 2]

$\mathrm{P} 2_{1}-\mathrm{P} 2_{2}$ function as port 2 with an output latch. When an output instruction (OP/OPL) to port 2 is executed, the middle 2 bits ( $A_{1}$ and $A_{2}$ ) of the accumulator are latched by the output latch and, at the same time, output to $\mathrm{P} 2_{1}-\mathrm{P} 2_{2}$.

After being written once, the output latch contents remain until they are rewritten by an output instruction or a reset. The status of the corresponding output signal also remains. After a reset, the output latch contents become undefined, all output signals are disabled, and the output drivers are turned off.
$\mathrm{P} 2_{1}$ is also used as an output pin (PTOUT) for the timer-out. $\mathrm{F} / \mathrm{F}$ signal (PTOUT). Bit $3\left(\mathrm{CM}_{3}\right)$ of the clock mode register controls the PTOUT output. When $\mathrm{CM}_{3}$ is 1 , TOUT is ORed with the $\mathrm{P} 2_{1}$ output latch contents and sent to the output driver. Therefore, to output the $\mathrm{P} 2{ }_{1}$ output latch contents, reset $\mathrm{CM}_{3}$ to 0 to inhibit the TOUT signal.
Note that soon after the RESET signal is asserted, $\mathrm{CM}_{3}$ is reset and TOUT is inhibited. However, since the output latch contents are undefined after a reset, to output the TOUT signal, first write 0 in the $\mathrm{P} 2_{1}$ output latch and then set $\mathrm{CM}_{3}$ to 1 to output TOUT.

## P30-P33 [Port 3]

$\mathrm{P}_{3}-\mathrm{P}_{3}$ function as port 3 with an output latch. When an output instruction to port 3 is executed, the accumulator contents are latched and output.

Once data is written in the output latch, the data is held until the next output instruction to port 3 is executed or RESET is asserted. After a reset, the output latch contents become undefined and the output driver is turned off.

## P40-P43 [Port 4]

P50-P53 [Port 5]
$\mathrm{P} 4_{0}-\mathrm{P} 4_{3}$ function as port 4 and $\mathrm{P} 5_{0}-\mathrm{P} 5_{3}$ function as port 5. When an input instruction is executed, the data on these pins is read into the accumulator. When an output instruction is executed, the accumulator contents are latched and output. After the data is written into the latch, it is held until the next output instruction to ports 4 or 5 is executed, or RESET is asserted.

Ports 4 and 5 can work as a pair enabling data (input with the IP54 instruction and output with the OP54 instruction) in 8-bit units. The high four bits of data are from the accumulator and the low four bits are from memory (addressed by HL).
Ports 4 and 5 automatically set in the input mode (high impedance output) after a reset or when the input instructions to these ports are executed. After a reset, the output latch contents become undefined. Both ports 4 and 5 can drive LEDs directly.
Note that after the port changes from output mode to input mode, the data on the line is unstable when the input instruction that changes the mode is first executed. It is strongly recommended that you re-execute the input instruction considering the input/output mode switching time. This will insure reading stable data.

The bit manipulation instruction affects the specified bit only. So when the output latch contents are undefined, (immediately after a reset), initialize the output latch contents with an output instruction before the bit manipulation instruction is executed.

## P60-P63 [Port 6]

$P 6_{0}-P 6_{3}$ function as the 4-bit input latched, three-state output port. The individual lines can be programmed as either inputs or outputs.

In input mode, data present at this port is read into the accumulator by the execution of an IP or IPL instruction. Accumulator data written to this port by the execution of an OP, OPL, ANP, or ORP instruction is statically latched, and remains unchanged until rewritten. This data, however, is not output since the output buffer is disabled and placed in the high impedance state.

In output mode, accumulator data written to the specified port line by the execution of the OP, OPL, ANP, or ORP instruction is statically latched and output to the $P 6_{n}$ pin. Data present at $P 6_{n}$ is read into the accumulator by the execution of the IP or IPL instruction, making it possible to read the contents of the $P 6_{n}$ output latch.

All lines of port 6 are initialized to the high impedance state at Reset. Leave any unused lines open (if outputs) or tied to $V_{D D}$ or $V_{S S}$ (if inputs).

The port 6 mode select register (MSR) controls the function of the individual port 6 lines. The execution of the OP or OPL instruction loads the port 6 MSR with the accumulator contents. The 4-bit immediate data operand or the contents of the $L$ register must be set to $0 E H$. Figure 1 shows the format of the port 6 MSR.

Figure 1. Port 6 MSR Format


## P70-P73 [Port 7]

Port 7 is a 4-bit input or latched three-state output port. The execution of an IP or IPL instruction execution reads data present at this port into the accumulator. Accumulator data written to this port by the execution of an OP, OPL, ANP, or ORP instruction is statically latched and remains unchanged until rewritten.

Upon reset, all lines are initialized to the highimpedance state. Leave any unused lines open (if outputs) or tied to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ (if inputs).

## ANO-AN3 [A/D input Terminal]

ANO-AN3 are the 4-channel A/D converter input terminals. The A/D converter uses a successive approximation method.

## Varef [A/D Converter Positive Reference]

The voltage on $V_{\text {AREF }}$ determines the full scale analog voltage.

## Avss [A/D Converter Ground]

Avss is the ground for the A/D circuit.

## CL1, CL2 [Clock]

CL1 and CL2 connect external oscillator elements to the system clock. Connect a ceramic resonator to these pins. If an external clock is used, place a buffer between the clock source and the CL1 and CL2 pins.

When connecting the oscillation parts to the CL1 and CL2 pins, use the shortest wiring possible. Ground the capacitor as close to the $\mathrm{V}_{\mathrm{SS}}$ pin as possible.

## DIVSEL [System Clock Divider Selection Input]

DIVSEL selects whether the system clock runs at ceramic oscillation frequency, or at one-half the ceramic oscillation frequency. If a logic $0\left(V_{\mathrm{SS}}\right)$ is connected to DIVSEL, the system clock is one-fourth the ceramic oscillation. If DIVSEL is high, then the system clock will be one-half of the ceramic oscillation.

## RESET [Reset]

A high on RESET activates this input.

## $V_{D D}$ [Power Supply]

$V_{D D}$ is the positive power supply pin.

## $\mathbf{V}_{\text {SS }}$ [Ground]

$V_{S S}$ is the ground pin.

## Pin Functions, $\mu$ PD75CG33 EPROM

## Ao-A11 [EPROM Address]

$A_{0}-A_{11}$ output the contents of the EPROM program address counter. $A$ reset leaves $A_{0}-A_{11}$ undefined.

## $\mathbf{I O}_{0}-\mathrm{I}_{7}$ [Data Bus]

$I_{0}-I_{7}$ input the contents of the EPROM data bus.

## $\overline{C E}$ [Chip Enable]

$\overline{C E}$ outputs the EPROM chip enable signal. (Active low.)

## $\mathbf{V}_{\mathrm{DD}}$ [Power Supply], $\mathbf{V}_{\mathbf{S s}}$ [Ground]

$V_{D D}$ is the positive power supply pin with the same voltage as the lower portion pin $21 . \mathrm{V}_{\text {SS }}$ is the ground pin with the same voltage as the lower portion pin 42. The following voltages are supplied to the 2764 or 2732A pins from $V_{\text {DD }}$ or $V_{\text {SS }}$.

| Pin Number |  |  |  |
| :--- | :---: | :---: | :---: |
| 2764 | 2732 A |  |  |
| 1 | 20 | Symbol | Voltage |
| 28 | 24 | $V_{\mathrm{PP}}$ | $V_{\mathrm{DD}} \operatorname{pin} 21=+5 \mathrm{~V}$ |
| 22 | 20 | $\overline{0 E}$ | $\mathrm{~V}_{\mathrm{DD}} \operatorname{pin} 21=+5 \mathrm{~V}$ |
| 2 | - | $\mathrm{A}_{12}$ | $V_{\mathrm{SS}} \operatorname{pin} 42=0 \mathrm{~V}$ |
| 14 | 12 | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}} \operatorname{pin} 42=+5 \mathrm{~V}$ |

Block Diagram


83-002635

## Absolute Maximum Ratings

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 V |
| :---: | :---: |
| Input voltage, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| High level output current, $\mathrm{I}_{\mathrm{OH}}$ | -10 mA (1 pin) |
|  | -20 mA (all output ports) |
| Low level output current, loL | $10 \mathrm{~mA} \mathrm{(1} \mathrm{pin)}$ |
|  | 45 mA ports 2,3,4,7 (total pins) |
|  | 45 mA ports 0,5,6 |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG | -65 to $+150^{\circ} \mathrm{C}$ |
| A/D $\mathrm{V}_{\text {SS }}$, Avss | -0.3 to +0.3 V |
| A/D reference, $\mathrm{V}_{\text {AREF }}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Input capacitance | $\mathrm{CIN}^{\text {N }}$ |  | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}$ <br> Unmeasured |
| Output capacitance | COUT |  | 15 | pF | pins are 0 V |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  | 15 | pF |  |

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0$ to 6.0 V , DIVSEL $=1$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| High level input voltage (other than CL1, CL2) | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {D }}$ | $V_{D D}$ | V | Conditions specified by oscillation characteristics |
| High level input voltage (CL1, CL2) | $\mathrm{V}_{\mathrm{H} 2}$ | $V_{D D}-0.5$ | $V_{D D}$ | V |  |
| Low level input voltage (other than CL1, CL2) | $V_{\text {ILI }}$ | 0 | $0.3 \mathrm{~V}_{\text {DD }}$ | V |  |
| Low level input voltage (CL1, CL2) | $\mathrm{V}_{\text {IL2 }}$ | 0 | 0.5 | V |  |
| High level output voltage | $\mathrm{V}_{\text {OH }}$ | $V_{D D}-1.0$ |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5-6.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Low level output voltage | $\mathrm{V}_{0 \mathrm{~L}}$ | 0.5 (typ) | 2.0 | V | $\begin{aligned} & V_{D D}=4.5-6.0 \mathrm{~V} \\ & \mathrm{I}_{0 \mathrm{~L}}=10 \mathrm{~mA} \end{aligned}$ |
|  |  |  | 0.4 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA}$ |
|  |  |  | 0.5 | V | $\mathrm{l}_{0 \mathrm{~L}}=400 \mu \mathrm{~A}$ |
| High level input leakage current (other than CL1, CL2) | ${ }_{\text {LIH1 }}$ |  | 3 | $\mu \mathrm{A}$ | $V_{I N}=V_{D D}$ |
| High level input leakage current (CL1, CL2) | ${ }_{\text {IIH2 }}$ |  | 20 | $\mu \mathrm{A}$ | $V_{I N}=V_{D D}$ |
| Low level input leakage current (other than CL1, CL2) | ILIL1 |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| Low level input leakage current (CL1, CL2) | LILL2 |  | -20 | $\mu \mathrm{A}$ |  |
| High level output leakage current | ${ }_{\text {LOH }}$ |  | 3 | $\mu \mathrm{A}$ | $V_{O U T}=V_{D D}$ |
| Low level output leakage current | ${ }_{\text {LOL }}$ |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| Supply current | IDD1 | 1.0 (typ) | 3.0 | mA | Operating mode: $\mathrm{V}_{\mathrm{DD}}=$ 4.5-6.0 V; ${ }^{\mathrm{f} C \mathrm{C}}=400 \mathrm{~Hz}$ |
|  | $\mathrm{I}_{\text {DD2 }}$ | 450 (typ) | 1200 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { HALT mode: } \\ & V_{D D}=4.5-6.0 \mathrm{~V} ; \\ & \mathrm{f}_{\mathrm{CC}}=400 \mathrm{HZ} \end{aligned}$ |
|  | IDD3 | 0.1 (typ) | 10 | $\mu \mathrm{A}$ | STOP mode |

## AC Characteristics

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Cycle time | $\mathrm{t}_{\mathrm{CY}}$ | 4.0 | 200 | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{DD}}=4.5-6.0 \mathrm{~V}$ |
|  |  | 9.5 | 200 | $\mu \mathrm{S}$ |  |
| EVENT input frequency | $f_{E}$ | 0 | 500 | kHz | $\mathrm{V}_{\mathrm{DD}}=4.5-6.0 \mathrm{~V}$ |
|  |  | 0 | 210 | kHz |  |
| EVENT input high duration | ${ }_{\text {teH }}$ | 0.8 |  | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{DD}}=4.5-6.0 \mathrm{~V}$ |
| EVENT input low duration | $\mathrm{t}_{\mathrm{EL}}$ | 2.3 |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\text { SCK }} \text { cycle }}$ time | ${ }_{\text {t }}^{\text {KCY }}$ | 3.0 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } \\ & V_{D D}=4.5-6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 4.0 |  | $\mu \mathrm{S}$ | Output |
|  |  | 8.0 |  | $\mu \mathrm{S}$ | Input |
|  |  | 9.5 |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{S C K}}$ high, low level duration | $\begin{aligned} & \mathrm{t}_{\mathrm{KH}}, \\ & \mathrm{t}_{\mathrm{KL}} \end{aligned}$ | 1.3 |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input } \\ & V_{D D}=4.5-6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 1.8 |  | $\mu \mathrm{S}$ | Output |
|  |  | 4.0 |  | $\mu \mathrm{S}$ | Input |
|  |  | 4.7 |  | $\mu \mathrm{S}$ | Output |
| $\begin{aligned} & \text { SI setup } \\ & \text { time (SCK high) } \end{aligned}$ | ${ }_{\text {tSIK }}$ | 300 |  | ns |  |
| $\begin{aligned} & \text { SI hold } \\ & \text { time (SCK high) } \end{aligned}$ | $t_{\text {KSI }}$ | 450 |  | ns |  |
| 今 $\overline{\bar{S} C K}$ low to S0 output delay time | $\mathrm{t}_{\mathrm{KSO}}$ |  | 850 | ns | $\mathrm{V}_{\mathrm{DD}}=4.5-6.0 \mathrm{~V}$ |
| INTO high, low level duration | $\begin{aligned} & { }^{10 \mathrm{OH}}, \\ & { }_{10 \mathrm{~L}} \end{aligned}$ | 10 |  | $\mu \mathrm{S}$ |  |
| RESET high, low level duration | $\mathrm{t}_{\mathrm{RSH}},$ $t_{\text {RSL }}$ | 10 |  | $\mu \mathrm{S}$ |  |

## Data Memory, STOP Mode Data Retention Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention supply voitage | $V_{\text {DDDR }}$ | 2.0 |  | 6.0 | V |  |
| Data retention supply current | IDDDR |  | 0.1 | 10 | $\mu \mathrm{A}$ | $V_{\text {DDDR }}=2.0 \mathrm{~V}$ |
| RESET setup time | ${ }_{\text {tSRS }}$ | 0 |  |  | $\mu \mathrm{S}$ |  |
| Oscillation stabilizing time | $\mathrm{t}_{0}$ | 20 |  |  | ms | Ceramic resonator: when $V_{D D}$ greater than 4.5 V |
|  |  | 25 |  |  | ms | Crystal: when $V_{D D}$ greater than 4.5 V |

## Data Retention Timing



## A/D Converter Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V} \pm 5 \%$,
$\mathrm{V}_{\mathrm{SS}}=\mathrm{A}_{\mathrm{VSS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{AREF}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Resolution |  | 8 |  |  | Bits |  |
| Absolute accuracy |  |  |  | $\begin{gathered} 0.6 \\ \pm 1 / 2 \end{gathered}$ | LSB |  |
| Conversion time | ${ }^{\text {t CONV }}$ |  | 9 |  | ${ }^{\text {tarc* }}$ |  |
| Sampling time | tsamp |  | 1 |  | $\mathrm{t}_{\mathrm{CYC}}{ }^{\text {* }}$ |  |
| Analog input voltage | $V_{\text {IAM }}$ | 0 |  | $V_{\text {AREF }}$ | V |  |
| Analog input impedance | $\mathrm{R}_{\text {AN }}$ |  | 1000 |  | M $\Omega$ |  |
| $\mathrm{V}_{\text {AREF }}$ current | $l_{\text {AREF }}$ | 0.4 | 1 | 2 | mA |  |

${ }^{t_{C Y Y C}}=\frac{2}{{ }^{f_{C C}}}($ DIVSEL $=1)$

## Oscillator Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0$ to 6.0 V , DIVSEL $=1$

| Oscillation | Configuration | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Ceramic | See figure 3 | 0scillation frequency ( ${ }^{\text {c }} \mathrm{CC}$ ) | 390 | 400 | 410 | kHz | $V_{D D}=4.5$ to 6.0 V |
|  |  | Stabilization time | 20 |  |  | ms | $V_{\text {DD }}$ greaser than 4.5 V |
| External clock | See figure 3 | CL1 input frequency | 10 |  | 410 | kHz | $V_{D D}=4.5$ to 6.0 V |
|  |  |  | 10 |  | 210 | kHz |  |
|  |  |  | 1.0 |  | 50 | $\mu \mathrm{S}$ | $V_{D D}=4.5$ to 6.0 V |
|  |  |  | 2.0 |  | 50 | $\mu \mathrm{S}$ |  |

## Timing Waveforms

## AC Timing Measuring Points (Except CL1)



Clock Timing


## EVENT Timing



## Serial Transfer Timing



Interrupt Input Timing


3

RESET Input Timing


## Functional Description

## System Clock Generator

The ceramic oscillator circuit generates the system clock for the $\mu$ PD7533. Figure 2 shows that the oscillator circuit for the $\mu$ PD7533 includes a ceramic oscillator, two divide-by-two circuits, the DIVSEL input, and control circuitry for the standby modes, HALT and STOP.
Figure 3 shows that the ceramic oscillator requires that a ceramic resonator be connected to the CL1 and CL2 pins. An external clock can also be input at CL1. In this case, the oscillator operates as an inverted buffer.

Figure 2 shows that the output frequency from the ceramic oscillator connects either directly to the clock selector or via a divide-by-two circuit. The selector is controlled by the DIVSEL line. If DIVSEL is low, the divide-by-two frequency is selected. This option is used during a low power operating mode. If DIVSEL is high, then the direct frequency is chosen. The output of the selector is used as system clock (CL), and is also divided by two to supply the CPU clock ( $\phi$ ).
Table 1 shows how DIVSEL selects the system and CPU clocks, and machine cycle timing.

Table 1. Clock Selection

| DIVSEL | System Clock <br> $[C L]$ | CPU Clock <br> $[\phi]$ | Machine Cycle |
| :--- | :---: | :---: | :---: |
| Low | 200 kHz | 100 kHz | $10 \mu \mathrm{~s}$ |
| High | 400 kHz | 200 kHz | $5 \mu \mathrm{~s}$ |

## Standby Control

The HALT F/F and the STOP F/F comprise the control circuitry for standby mode (figure 2). The STOP F/F is set by the STOP instruction. When the STOP F/F is set, the ceramic oscillator stops. The rising edge of the RESET input resets the STOP F/F.

The HALT instruction sets the HALT F/F and inhibits the input of the half-frequency divider which generates the CPU clock. As a result, only the CPU clock is stopped in HALT mode. The RELEASE signal resets the HALT F/F. RELEASE becomes active when any interrupt request flag is set, or at the falling edge of the RESET input.

While RESET is active, the HALT F/F is set, and the chip goes into the HALT mode. At a power-on Reset, the ceramic oscillation is driven when the RESET input signal becomes high.

Figure 3. Clock Driver Configuration


Figure 2. System Clock Generator


It takes a short period of time for the oscillator output to become stable. To prevent errors due to an unstable clock, the HALT F/F is set to inhibit the CPU clock while the RESET input is high. Therefore, the highlevel pulse width for the RESET input should be wide enough to cover the required time for the ceramic resonator oscillation to stabilize.

## Clock Control

Figure 4 shows that the clock controller contains a 4-bit clock mode register (CM0-CM3), prescalers 1-3, and multiplexers. The clock controller selects the clock sources and prescalers, and supplies the count pulses (CP) to the timer/event counter. The clock sources are the system clock generator output (CL) or the EVENT pulse.

The OP 12 or OPL $(L=12)$ instruction sets codes in the clock mode register. CM3 designates the output of the timer-out signals. If $\mathrm{CM} 3=1$, the output of the timerout F/F (TOUT) is available at the PTOUT (P21) pin.
Figure 5 shows the format of the clock mode register.

Figure 5. Format of Clock Mode Register


Figure 4. Clock Controller Block Diagram


## Timer/Event Counter

Figure 6 shows the timer/event counter has an 8-bit count register, 8 -bit modulo register, an 8 -bit comparator, and a timer-out flip flop.

## Timer Operation

After the TAMMOD instruction sets a count value in the modulo register and the TIMER instruction clears the contents of the count register, the timer starts counting count pulses (CP). If an external clock is used, the count pulses are synchronized with the rising edge of CL1 or the $\mathrm{PO}_{0}$ input.
When the value of the modulo register equals the value of the count register, the comparator generates a coincidence signal (INTT) to set an interrupt request flag. Then it clears the count register to repeat the counting. In this manner, the timer functions as an interval timer whose interval is set by the modulo register.

Regardless of any instructions, the count pulses are always input into the count register, updating the count value. If the contents of the count register are equal to those of the modulo register, the INTT request flag is then set. For this reason, inhibit INTT interrupts when not using the timer.

## Event Counter Operation

To use the timer/event counter as an event counter, input the external event pulse into the $\mathrm{PO}_{0}$ pin, and select $\mathrm{PO}_{0}{ }^{\prime}$ as the count pulse (CP) for the clock controller. The count register counts the external event pulses input at the $\mathrm{PO}_{0}$ pin, either as they are, or frequency divided.

As a result, the timer/event counter operates as an event counter that generates interrupts after observing the number of counts (events) specified by the modulo register. The TCNTAM instruction can read the current count at any time.

Set the modulo register with the number of count pulses minus one. If set to 0 , no counting will occur because the counter register is held at 0 (both the detection of coincidence and zero-clearing are simultaneously made).

Figure 6. Block Diagram of Timer/Event Counter


## Serial Interface

As figure 7 shows, the serial interface includes an 8 -bit shift register, a 4 -bit shift mode register, and a 3-bit counter.
The serial clock controls serial data I/O. At the falling edge of the serial clock (डCK), the SO line outputs the most significant bit (7) of the shift register. The contents of the shift register are shifted by one bit at the rising edge of the next serial clock ( $n \leftarrow 0 \mathrm{n}+1$ ). At the same time, the data on the SI line is loaded into the least significant bit ( 0 ) of the shift register.
The 3-bit counter (octal counter) counts up the serial clocks and generates an internal interrupt signal INTS at every count of 8 clocks (at the end of a 1-byte serial data transfer). It then sets the interrupt request flag (INTO/S RQF). The TAMSIO instruction sets data in the shift register during the transmission of serial data, then starts transmission. At the end of the transmission of each byte ( 8 bits) an internal interrupt (INTS) is generated.
The SIO instruction also starts the reception of serial data. The received data is taken from the shift register by executing the TSIOAM instruction after an interrupt (INTS) is generated by the reception of one byte of data.

The end of a 1-byte transfer can be confirmed by testing the INTS RQF with the SKI instruction instead of interrupt processing.
The following three types of serial clock sources ăre available: system clock $\phi$, external clock ( $\overline{\text { SCK }}$ input), and timer-out $\mathrm{F} / \mathrm{F}$ output signal (TOUT). Bits $\mathrm{SM}_{2}-\mathrm{SM}_{0}$ of the shift mode register select the clock source.
If the system clock $\phi$ is chosen, execute the SIO instruction to supply the clock to the serial interface, controlling the input/output of serial data while $\phi$ is output from the SCK pin.
After eight $\phi$ pulses, the clock is automatically discontinued by holding the $\overline{\text { SCK }}$ output at a high level. Therefore, the input/output of serial data automatically stops after each byte has been transferred. Consequently, the software does not need to control the serial clock and the transfer rate is determined by the system clock frequency.
In this mode, after six machine cycles from the execution of the SIO, the TSIOAM instruction can read out the received data from the shift register or can write in the next transmit data.

Figure 8 shows the shift mode register format.

Figure 7. Serial Interface Block Diagram


Flgure 8. Format of Shift Mode Register

| SM ${ }_{2}$ | SM ${ }_{1}$ | SM ${ }_{0}$ | $\mathrm{PO}_{3} / \mathrm{SI}$ | $\mathrm{PO}_{2} / \mathrm{so}$ | $\mathrm{PO}_{1} / \overline{\text { SCK }}$ | Serial Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Port input | Port input | Port input | Stops |
| 0 | 1 | 0 |  |  | Outputs $\phi$ continuously |  |
| 0 | 1 | 1 |  |  | Outputs TOUT continuously |  |
| 1 | 0 | 0 | SI input | S0 output | $\overline{\text { SCK }}$ input | Operates with external clock |
| 1 | 1 | 0 | * |  | $\overline{\text { SCK }}$ output ( $\phi \times 8$ ) | Operates with $\phi$ |
| 1 | 1 | 1 |  |  | $\overline{\text { SCK }}$ output (TOUT) | Operates with TOUT |

Bit $\mathrm{SM}_{3}$ selects the interrupt source in the following manner:

| $\mathrm{SM}_{3}$ |  | Interrupt Source |
| :---: | :---: | :---: |
|  |  |  |
| 1 | INTS |  |
| INTO |  |  |

If the external clock ( $\overline{\mathrm{SCK}}$ input) is selected, the serial clocks are input from SCK. When the eighth external serial clock is input, an internal interrupt (INTS) is generated, signalling the end of a 1-byte data transfer.
Since the serial clocks are not internally inhibited, the external clock must hold the signal high after eight clocks. The external serial clock determines the transfer rate. The serial interface can be operated from DC to the maximum rate in the electrical specifications.

If TOUT is selected, the half-frequency divided coincidence signal of the timer/event counter is the serial clock. This serial clock controls the input/output of the serial data and is output from the $\overline{S C K}$ pin.

The count pulse supplied to the timer/event counter and the value set in the modulo register determine the transfer rate. The end of a 1-byte data transfer is signalled by INTS. TOUT is not inhibited automatically, therefore the program should stop TOUT at intervals of 16.

To use the external clock or the TOUT signal, execute the SIO, TAMSIO or TSIOAM instructions while the serial clock (डCK) is held high. Operation cannot be guaranteed if these intructions are executed over the rising or falling edge of $\overline{S C K}$, or at the low level.
In a system that does not require serial data transfer, the 8 -bit shift register can be ued as a register with the serial operation stopped. The TSIOAM or TAMSIO instruction can read or write data.

## Analog to Digital Converter

The $\mu$ PD7533 integrates a 4-channel 8-bit A/D converter with separate positive reference and ground from the device power supply. Figure 9 shows that the A/D converter includes an A/D converter mode register, successive approximation (SA) register, and end of conversion (EOC) control circuitry.

## A/D Converter Mode Register

The A/D converter mode register is a 4-bit internal port that controls the A/D circuitry. The lower two bits, ANIO and ANI1, select which analog signal (ANO-AN3) is input to the A/D converter. The most significant bit, ADS, initiates the A/D conversion. If ADS is set to a logic 1 , the analog signal selected by ANI1 and ANIO is converted to 8 -bit digital data. Upon completion of the data conversion, ADS is cleared to 0 .

Figure 10 shows the format for the $A / D$ conversion mode register.

Figure 10. A/D Conversion Mode Register Format


Figure 9. A/D Converter Block Diagram


## Successive Approximation [SA]

The 8-bit data converted from the analog signal using the successive approximation method is stored in the SA register. When ADS is set to a logic 1, the contents of the SA register are undetermined. The SA register is set to 7FH after a reset.

## End of Conversion [EOC] Flag

The EOC flag specifies the completion of an A/D conversion. When ADS is set to 1 , the EOC flag is set to a logic 0 and an A/D conversion starts. When the 8-bit A/D conversion is complete, the EOC flag is set to a logic 1. The EOC flag resides in bit 2 of internal Port $A$. The IP OAH or IPL instruction can read the contents of Port A when the L register is set to OAH. The contents of Port A (other than bit 2) will be read as a logic 0 . The EOC flag is set to 1 after a reset.

## A/D Converter Operation

An OP OAH or OPL instruction selects one of four analog signals and starts a conversion when the $L$ register is set to 0 AH . The lower two bits of the accumulator specify which analog signal will be converted. Bit 3 of the accumulator sets to 1 to initiate the A/D conversion. The A/D conversion requires 9 machine cycles for completion. When the conversion is complete, the EOC flag is set.
In order to assure an accurate data conversion, do not execute an output instruction when EOC is a logic 0.
Figure 11 shows how the analog input voltage corresponds to the converted digital data.

Figure 11. A/D Conversion Graph


## Reading Converted Data

Internal port 9 specifies the upper four bits of the SA register. Therefore, execute an IP 9 or IPL $(L=9)$ instruction to read the data in the accumulator.

Internal port 8 specifies the lower four bits of the SA register. Therefore, execute an IP 8 or IPL $(L=8)$ instruction to read the data in the accumulator. Do not read the SA register until EOC is set to 1.

Figure 12 shows the configuration for the A/D converter reference voltage during standby mode.

## Interrupt Function

The $\mu$ PD7533 provides one external interrupt and two types of internal interrupts. The $\mathrm{PO}_{0}$ pin is used as the input pin for external interrupt INTO. INTO shares priority and vectored addresses with internal interrupt INTS. Figure 13 shows the interrupt controller block diagram.

Figure 12. Configuration of $V_{\text {AREF }}$ for Standby Mode Operation


83-002652A

Figure 13. Interrupt Controller Block Diagram


## Standby Function

The $\mu$ PD7533 has two types of standby modes (STOP and HALT) to minimize power consumption during a program standby state. STOP mode is set by the STOP instruction and HALT mode by the HALT instruction.
When standby mode is set, program execution is stopped, and the contents of all internal registers and data memory are held. However, it is possible to operate the shift register and the timer/event counter. An interrupt or reset releases standby mode. Since an interrupt releases standby mode, neither STOP nor HALT modes can be set if an interrupt request flag is set. Therefore, when setting standby mode when there is a possibility of a request flag being set, first reset the interrupt request flag by processing the interrupt in advance or by executing the SKI instruction.

The major difference in the two modes is that crystal oscillation (CL) stops in STOP mode but does not stop in HALT mode.

In STOP mode, it is possible to go into data retention mode by lowering the power supply voltage. During data retention mode, all operation stops and only the data RAM stays intact.

Table 2 shows the differences between STOP and HALT modes.

Table 2. Differences Between STOP and HALT Modes

|  | Mode |  |
| :--- | :---: | :---: |
|  | STOP Mode | HALT Mode |
| Ceration | $\mathrm{X}(1)$ | $0(2)$ |
| Ceramic Oscillation | X | X |
| CPU Ceramic Oscillation | X | X |
| Serial I/O | $(3)$ |  |
| Timer/Event Counter | X | 0 |
| A/D Converter | X | 0 |
| Release of Standby | RESET | INTO/S ROF |
| Mode |  | NTT RQF |
|  | RESET Input |  |

## Note:

(1) Not possible
(2) Possible
(3) Possible depending on clock source selected

## STOP Mode

In STOP mode, ceramic oscillation and the halffrequency divider stop. The CPU stops and the operations requiring the system clock ( $\mathrm{CL}, 0$ ) stop.

Release from STOP mode is with the RESET input only. All other functions cease to operate.
In order to minimize power consumption, the current flowing through the resistor ladder of the A/D converter must be minimized. To minimize power consumption, turn off the power to the $V_{\text {AREF }}$ pin.
Note that ceramic oscillation stops and disables the system clock during STOP mode by bringing CL2 to ground. Therefore, if the external clock is connected to CL1 and a STOP instruction is executed, the CPU will enter HALT mode instead.

## HALT Mode

In HALT mode, only the half-frequency divider circuit stops in the clock generator circuit (CL operates, $\phi$ stops). Therefore, the CPU and the operation of the serial interface (when using $\phi$ as a serial clock) stop.

However, since the clock control circuit is still in operation, it can select the CL signal from the clock generator or the EVENT input and supply the count pulse (CP) to the timer/event counter.
Consequently, the timer/event counter can be operated in HALT mode. The serial interface operates if a serial clock other than $\phi$ (such as the external clock, TOUT signal) is selected. The HALT mode is released by the RESET input or an interrupt, even if the interrupt is disabled.

## Release from Standby Mode by Interrupt

The standby mode is released when the interrupt request flag is set by an interrupt source, whether interrupts are disabled or enabled. However, the operations after release differ in each case.

If the interrupt master enable $F / F$ is enabled, and if the interrupt is enabled, the corresponding interrupt routine is initiated after execution of one instruction after the STOP/HALT instruction. Then, the result flag is reset. If the corresponding bit of the interrupt enable register has been reset, execution of instructions starts after the STOP/HALT instruction, and the interrupt routine is not initiated. In this case, the request flag for release remains set. If necessary, reset the request flag with the SKI instruction.

If the interrupt master enable $F / F$ is disabled, the instruction following the STOP/HALT instruction is executed regardless of the state of the interrupt enable register (interrupt routine is not initiated). In this case, the interrupt request flag is left set. If necessary, it can be reset by the SKI instruction.

After any release, operation resumes with the same register contents as before standby mode.

## Release From Standby Mode with RESET

Both STOP and HALT modes are released unconditionally by the RESET input. Figure 14 shows the release timing.
If the device is reset during STOP mode, the low to high transition of the RESET pin will take the processor from STOP mode to HALT mode. When RESET goes high to low, the HALT mode is abandoned, and after a normal reset operation, the PC is initialized to 0 . Only the data memory will stay intact during the HALT mode, but all registers become undefined.
If the device is reset during HALT mode, the high to low transition of RESET will release the device from standby mode. After a normal reset operation, the PC is initialized to 0 . Only the data memory will stay intact during the STOP mode, but all registers become undefined.

Figure 15 shows the release from HALT mode by RESET.

Figure 14. Release from STOP mode by RESET


Figure 15. Release from HALT Mode by RESET


## Reset Function

The $\mu$ PD7533 is reset and initialized by the input of the RESET signal (active high).

A RESET causes the CPU to initialize in the following manner:

- Program counter (PC) is cleared to 0
- Skip flags (SK1, SK0) and program status word (PSW) are reset to 0
- Timer/event counter:
- Count register $=00 \mathrm{H}$
- Modulo register $=\mathrm{FFH}$
- Timer-out F/F = 0
- Clock control circuitry:
- Clock mode register $\left(\mathrm{CM}_{3}-\mathrm{CM}_{0}\right)=0$
$-C P=\frac{C L}{256}$
- Timer-out FF signal not output to PTOUT
- Prescalers 1-3=0
- Shift Mode Register $\left(\mathrm{SM}_{3}-\mathrm{SM}_{0}\right)$ is cleared to 0 .
- Shift operation stops
- Port 0 is in input mode (high impedance)
- INTS is selected interrupt source of INTO/S
- A/D converter circuit:
- ADM register is set to 0
- AN0 is selected
- SA register is set to 7 FH
- EOC flag is set to logic 1
- Interrupt control circuit:
- Interrupt request flags $=0$
- Interrupt master enable $F / F=0$
- Interrupt enable register $=0$
- All pending interrupts are cancelled
- All interrupts are disabled
- All Port 2-7 output buffers are turned off
- Contents of data memory and the following registers are undefined:
- Stack pointer (SP)
- Accumulator (A)
- Carry flag (C)
- General purpose registers (H,L)
- All port output latches
- Shift register


## Power-on Reset Circuit

Figure 16 shows an example of the simplest power-on reset circuit using a resistor and a capacitor.

Figure 16. Power-on Reset Circuit


## Description

The $\mu$ PD7537A, $\mu$ PD7538A, and $\mu$ PD75CG38 are 4-bit, single-chip CMOS microcomputers with the $\mu$ PD7500 architecture and FIP direct-drive capability.

Note: This data sheet pertains to $\mu$ PD7537A, $\mu$ PD7538A, and $\mu$ PD75CG38. For simplification, the revision letter (A) usually is omitted from the part numbers within the data sheet.

The $\mu$ PD7537 contains a $2048 \times 8$-bit ROM and a $128 \times 4$-bit RAM. The $\mu$ PD7538 contains a $4096 \times 8$-bit ROM and a $160 \times 4$-bit RAM.

The $\mu$ PD7537/38 contains two 4-bit general purpose registers located outside RAM. The subroutine stack is implemented in RAM for greater depth and flexibility. The $\mu$ PD7537/38 typically executes 67 instructions with a $5 \mu \mathrm{~s}$ instruction cycle time.
The $\mu$ PD7537/38 has one external and two internal edge-triggered hardware-vectored interrupts. An 8 -bit timer/event counter and an 8 -bit serial interface help to reduce software requirements.

Thirty-one high-voltage lines are organized into the 3-bit output port 2 , the 4 -bit output ports 3,8 , and 9 , and the 4 bit I/O ports 4, 5, 10, and 11.
The low power consumption CMOS process allows the use of a power supply between 2.7 V and 6.0 V . Current consumption is less than 3.0 mA maximum, and can be further reduced in the halt and stop power-down modes.

The $\mu$ PD75CG38 is a piggyback EPROM version of the $\mu$ PD7537/38. Pin-compatible and function-compatible with the final, masked versions of the $\mu$ PD7537/38, the $\mu$ PD75CG38 is used for prototyping and for aiding in program development.

## Features

$\square 67$ instructions
$\square$ Instruction cycle:
-Internal clock: $5 \mu \mathrm{~s} / 400 \mathrm{kHz}, 5 \mathrm{~V}$
—External clock: $4 \mu \mathrm{~s} / 500 \mathrm{kHz}, 5 \mathrm{~V}$
$\square$ Upwardly compatible with the $\mu$ PD7500 series product family
$\square 4,096 \times 8$-bit ROM ( $\mu$ PD7538/75CG38)
$2,048 \times 8$-bit ROM ( $\mu$ PD7537)
$\square 160 \times 4$-bit RAM ( $\mu$ PD7538/75CG38) $128 \times 4$-bit RAM ( $\mu$ PD7537)
$\square 351 / O$ lines
$\square 31$ high-voltage output lines that can directly drive a vacuum fluorescent diplay (FIP)
FIP is the registered trademark for NEC's fluorescent indicator panel (vacuum fluorescent display).

Can select either a pull-down resistor or open-drain output per 31 high-voltage outputs (mask optional)Vectored interrupts: one external, two internal
8 -bit timer/event counter8-bit serial interfaceStandby function (HALT, STOP)Data retention modeZero-cross detector on $\mathrm{PO}_{0}$ /INTO input (mask optional)
$\square$ System clock ( $\mu$ PD7537/7538/75CG38): on-chip ceramic oscillator
$\square$ CMOS technology
Low power consumption
Single power supply
$-\mu$ PD7537/7538: 2.7V to 6.0 V
$-\mu$ PD75CG38: $5.0 \mathrm{~V} \pm 10 \%$

## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD7537AC / 38AC | 42-pin plastic DIP | 610 kHz |
| $\mu$ PDD7537ACU / 38ACU | 42-pin plastic shrink DIP | 610 kHz |
| $\mu$ PD75CG38E | 42-pin ceramic piggyback DIP | 500 kHz |

## Pin Configurations

$\mu$ PD7537/38 42-Pin Plastic DIP or Shrink DIP

$$
\begin{aligned}
\text { RESET } \\
\text { CL1 }
\end{aligned}
$$

## Pin Configurations (cont)

$\mu$ PD75G38 42-Pin Ceramic Piggyback DIP


## Pin Identification

$\mu$ PD7537/38 and $\mu$ PD75CG38

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | RESET | Reset input |
| 2, 3 | CL1, CL2 | Clock pins |
| 4 | $V_{\text {PRE }}$ | High-voltage output predriver supply |
| 5 | $V_{\text {LOAD }}$ | High-voltage output option resistor supply |
| 6-9 | $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ | High-voltage I/ 0 port 5 |
| 10, 12 | $\begin{aligned} & \mathrm{P} 23^{3}, \mathrm{P} 2_{2} \\ & \mathrm{P}_{1} / \mathrm{PTOUT} \end{aligned}$ | High-voltage output port 2, and output port from timer / event counter (PTOUT) |
| 13-16 | $\mathrm{P} 10^{-}-\mathrm{Pr} 0_{3}$ | High-current, high-voltage / / 0 port 10 |
| 17-20 | $\mathrm{Pr10}_{0}-\mathrm{P11} 3$ | High-voltage, high-current 1/0 port 11 |
| 21 | $V_{\text {DD }}$ | Positive power supply |
| 22-25 | $\mathrm{P9}_{0}-\mathrm{P9}_{3}$ | High-voltage, high-current output port 9 |
| 26-29 | $\mathrm{P}_{8}-\mathrm{P}_{8}$ | High-voltage, high-current output port 8 |
| 30-33 | $\mathrm{P4}_{4}-\mathrm{P4}_{3}$ | High-voltage I/ 0 port 4 |
| 34-37 | $\mathrm{P3}_{0}-\mathrm{P3}_{3}$ | High-voltage output port 3 |
| $\begin{aligned} & 38 \\ & 39 \\ & 40 \\ & 41 \end{aligned}$ | $\begin{aligned} & \mathrm{PO}_{3} / \mathrm{SI} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{1} / \mathrm{SCK} \\ & \mathrm{PO}_{0} / \text { INTO } \end{aligned}$ | 4-bit input of port 0; or serial data input (SI), serial data output (S0), serial clock I/0 (SCK), and external interrupt input (INTO) or zero-cross detect input ( $\mathrm{PO}_{0}$ ). |
| 42 | $V_{S S}$ | Ground |

यPD75CG38 EPROM

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | $V_{D D}$ | Connection to pin 21 of $\mu$ PD75CG38 |
| 2 | NC | No connection |
| $3-10,21,24,25$ | $A_{0}-A_{10}$ | EPROM address output |
| $11-13,15-19$ | $I_{0}-I_{7}$ | Data read input from the EPROM |
| 14 | $V_{S S}$ | Connection to EPROM GND pin |
| 20 | CE | Chip enable output |
| 22 | $V_{S S}$ | Supplies EPROM OE signal |
| 23 | $A_{11}$ | Program counter MSB output |
| 26 | $V_{D D}$ | Supplies $V_{C C}$ to the EPROM |
| 27 | MSEL | Mode select input |
| 28 | $V_{D D}$ | Supplies high-level signal to MSEL |

Note:
(1) Output drivers on ports 2-5 and 8-11 are mask-optional. Accordingly, either an open-drain output or a pull-down resistor can be selected. $V_{\text {LOAD }}$ is suitable for an output driver with a pull-down resistor.
(2) Ports 2-5 are suitable as FIP segment signal outputs, and ports 8-11 are suitable for FIP digit signal outputs.
(3) Ports 8-11 have high-current drive capability and can drive an LED directly.

## Pin Functions, $\mu$ PD7537/38 and $\mu$ PD75CG38 <br> RESET <br> System reset (input).

## CL1, CL2

Connection to the ceramic oscillator. CL1 is the external clock input.

## VPRE

Negative power supply for high-voltage output predrivers (for ports 2-5, 8-11).

## VLOAD

Negative power supply for optional load resistors (pulldown resistors) of high-voltage output drivers (for ports $2-5,8-11)$. This pin is only on the $\mu$ PD7537/38.

## P53-P50

4-bit, high-voltage I/O port 5.
$\mathbf{P 2}_{1}-\mathbf{P 2}_{3}$
3-bit, high-voltage output port 2.

## PTOUT

Output port for the timer/event counter.
$\mathrm{P}_{10} 0_{3}-\mathrm{P} 100$
4-bit, high-voltage, high-current I/O port 10. Capable of bit set/reset by SPBL/RPBL instructions.

## P113-P110

4-bit, high-voltage, high-current I/O port 11. Capable of bit set/reset by SPBL/RPBL instructions.

## VD

Positive power supply.
P93-P90
4-bit, high-voltage, high-current output port 9. Capable of bit set/reset by SPBL/RPBL instructions.

## P83-P80

4 -bit, high-voltage, high-current output port 8. Capable of bit set/reset by SPBL/RPBL instructions.

## $\mathrm{P}_{3}-\mathrm{P}_{0}$

4-bit, high-voltage I/O port 4.
$\mathrm{P}_{3}-\mathrm{P} 3_{0}$
4-bit, high-voltage output port 3.
$\mathrm{PO}_{0}-\mathrm{PO}_{3}$
4 -bit input port $0 . \mathrm{PO}_{0}$ is also used as the zero-cross detection input.

## SI

Serial data input.

## SO

Serial data output.

## $\overline{\text { SCK }}$

Serial I/O clock.
INTO
External interrupt input.

## $V_{S S}$

Ground.

## Pin Functions, $\mu$ PD75CG38 EPROM MSEL

Changes the addressing area of the external EPROM and the on-chip RAM (with a pull-down resistor). Connecting a jumper between socket pins 27 (MSEL) and 28 (VDD) selects $\mu$ PD7537 mode (2-Kbyte EPROM, $128 \times 4$ bit RAM). Leaving MSEL open selects $\mu$ PD7538 mode (4Kbyte EPROM, $160 \times 4$-bit RAM).

## $\mathrm{A}_{0}-\mathrm{A}_{10}$

Output the low-order 11 bits of the program counter ( $\mathrm{PC}_{0}-\mathrm{PC}_{10}$ ). Used as EPROM address signals.

## $\mathrm{A}_{11}$

When MSEL is high level, $\mathrm{A}_{11}$ outputs high-level signals. When MSEL is open, $A_{11}$ outputs the MSB of the PC, which is used as the most significant address signal of the 4-Kbyte EPROM 2732.

## $\mathrm{I}_{0}-\mathrm{I}_{7}$

Input data read from the EPROM.

## $\overline{C E}$

Outputs the chip enable signal to the EPROM.

## $V_{D D}$

Pin 26 is electrically equivalent to the bottom $V_{D D}$ pin and is used to supply $V_{C C}$ to the EPROM. Pin 28 is electrically equivalent to the bottom $V_{D D}$ pin and is used to supply the high level signal to MSEL. Pin 1 connects to pin 21 of $\mu$ PD75CG38.

## VSS

Pin 14 is electrically equivalent to the bottom $\mathrm{V}_{\text {SS }}$ pin in voltage, and is connected to the EPROM GND pin. Pin 22 is electrically equivalent to the bottom $V_{S S}$ pin and is used to supply the OE signal to the EPROM.

## Instruction Set

Refer to the User's Manual. The instruction set appears also as subset A4 in the data sheet for the $\mu$ PD7500 series of single-chip microcomputers.

## Block Diagram, $\mu$ PD7537/38



## Block Diagram, $\mu$ PD75CG38



## Absolute Maximum Ratings

$T_{A}=25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | $-0.3 V$ to $+7 . \mathrm{V}$ |
| :---: | :---: |
| Power supply voltage, $\mathrm{V}_{\text {LOAD }}(\mu$ PD7537/38) | $\mathrm{V}_{\mathrm{DD}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Power supply voltage, $\mathrm{V}_{\text {PRE }}$ | $\mathrm{V}_{\mathrm{DD}}-12 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input voltage, except ports 4, 5, 10, 11, $\mathrm{V}_{\text {IN }}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input voltage, ports 4, 5, 10, 11, $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, except ports 2-5, 8-11, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, ports 2-5, 8-11, $\mathrm{V}_{0}$ | $\mathrm{V}_{\mathrm{DD}}-40 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output current high, per pin: $\mathrm{PO}_{1}, \mathrm{PO}_{2} ; \mathrm{IOH}_{\mathrm{OH}}$ | -15mA |
| Output current high, per pin: ports 2-5, 8-11; $\mathrm{l}_{\mathrm{OH}}$ | $-30 \mathrm{~mA}$ |
| Output current high, ports 3, 4, 8, 9 total, $\mathrm{I}_{\mathrm{OH}}$ | -55mA |
| Output current high, ports 2, 5, 10, 11 total, $\mathrm{I}_{\mathrm{OH}}$ | $-55 \mathrm{~mA}$ |
| Output current low, per pin, 10L | 15 mA |
| Output current low, all ports total, $\mathrm{IOL}^{\text {L }}$ | 15 mA |
| Operating temperature, $\mathrm{T}_{0 \mathrm{PT}}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$, Unmeasured pins returned to GND

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 15 | pF | $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ |
| Output | $\mathrm{C}_{0}$ |  |  | 15 | pF | Port 2 |
| capacitance |  |  |  | 35 | pF | Ports 3, 8, 9 |
| 1/0 | $\mathrm{C}_{10}$ |  |  | 15 | pF | $\mathrm{PO}_{1}, \mathrm{PO}_{2}$ |
| capacitance |  |  |  | 35 | pF | Ports 4, 5, 10, 11 |

## DC Characteristics

$\mu$ PD7537/38
$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to 6.0 V

| Parametor | Symbol | LImits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max |  |  |
| Input voltage, low | $\mathrm{V}_{\text {IL, }}$ | 0 | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Port 0, RESET |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 | 0.5 | V | CL1 |
|  | $V_{\text {IL3 }}$ | $V_{D D}-35$ | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Ports 4, 5, 10, 11 |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | $V_{D D}$ | V | Port 0, RESET |
|  | $\mathrm{V}_{\text {H2 }}$ | $V_{\text {DD }}-0.5$ | $V_{D D}$ | $V$ | CL1 |
|  | $\mathrm{V}_{\text {H3 }}$ | 0.7 $\mathrm{V}_{\text {DD }}$ | $V_{D D}$ | V | Ports 4, 5, 10, 11; $4.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 6.0 \mathrm{~V}$ |
|  |  | $\overline{V_{D D}-0.5}$ | $V_{D D}$ | V | $\begin{aligned} & \text { Ports } 4,5,10,11 ; \\ & 2.7 \mathrm{~V} \leqslant \mathrm{~V}_{D D}<4.5 \mathrm{~V} \end{aligned}$ |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  | 0.4 | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & 4.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 6.0 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \hline \end{aligned}$ |
|  |  |  | 0.5 |  | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{COL}=400 \mu \mathrm{~A} \end{aligned}$ |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {DD }}-2.0$ |  | V | $\begin{aligned} & \text { Ports 2-5, } \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} \\ & \text { (Note 1) } \end{aligned}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}-2.0$ |  | V | Ports 8-11, <br> $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ <br> (Note 1) |
|  |  | $V_{D D}-2.0$ |  | V | Ports 2-5, $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ <br> (Note 2) |
|  |  | $\mathrm{V}_{\mathrm{DD}}-2.0$ |  | V | Ports 8-11, $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ (Note 2) |
|  |  | $V_{\text {DD }}-1.0$ |  | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{IOH}_{2}=-1 \mathrm{~mA} \\ & \text { (Note 3) } \end{aligned}$ |
|  |  | $V_{D D}-0.5$ |  | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{IOH}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \end{aligned}$ |
| Input leakage current, low | ILIL1 |  | -3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VIN}_{1 \mathrm{O}}=\mathrm{V} ; \\ & \mathrm{PO}_{0} \text { (Note 4) }-\mathrm{PO}_{3} \end{aligned}$ |
|  | lıIL2 |  | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=0 \mathrm{~V} ; \mathrm{PO}_{0} \\ & \text { (Note 5) } \end{aligned}$ |
|  | lıLL3 |  | -20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V} ; \mathrm{CL1}$ |
|  | lill4 |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D}-35 \mathrm{~V} \\ & \text { ports } 4,5,10,11 \end{aligned}$ |
| Input leakage current, high | ${ }_{\text {LIH1 }}$ |  | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathbb{N}}=V_{D D} ; P O_{0} \\ & \text { (Note 4) }-P O_{3} \end{aligned}$ |
|  | LIH2 |  | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{V_{N}}=V_{D D} ; P O_{0} \\ & \text { (Note 5) } \end{aligned}$ |
|  | lilh3 |  | 20 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {DD }} ; ~ C L 1$ |
|  | ILH4 |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |
| Output leakage current, low | LeLt |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V} ; \mathrm{PO}_{1}, \mathrm{PO}_{2}$ |
|  | loL2 |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D}-35 \mathrm{~V} ; \\ & \text { ports 2-5, 8-11 } \end{aligned}$ |

$\mu$ PD7537/38
$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to 6.0 V

| Parameter | Symbol | Limits |  |  | Unit | Test Condifions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Output leakage current, high | ${ }_{\text {LOH }}$ |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$; except ports 4, 5, 10, 11 |
|  | LOH2 |  |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |
| Supply current, normal operation |  |  | 1.5 | 4.0 | mA | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 10 \% \\ & f_{C C}=600 \mathrm{kHz} \end{aligned}$ |
| Supply current, HALT mode (Note 6) | IDD2 |  | 700 | 1800 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{CC}}=600 \mathrm{kHz} \\ & \text { (Note 4) } \end{aligned}$ |
|  |  |  | 230 | 700 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{CC}}=600 \mathrm{kHz} \\ & \text { (Note 4) } \end{aligned}$ |
|  |  |  | 710 | 1840 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{CC}}=600 \mathrm{kHz} \\ & \text { (Note 5) } \end{aligned}$ |
|  |  |  | 237 | 730 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{CC}}=600 \mathrm{kHz} \\ & \text { (Note 5) } \end{aligned}$ |
| Supply current, STOP mode (Note 6) | $\mathrm{I}_{\text {D }} 3$ |  | 0.1 | 10 | $\mu \mathrm{A}$ | (Notes 4, 6) |
|  |  |  | 10 | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% \\ & \text { (Note 5) } \end{aligned}$ |
|  |  |  | 7 | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (Note 5) |

Note:
(1) $\mathrm{V}_{\text {PRE }}=\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} \pm 1 \mathrm{~V}$. The circuit in figure 5 is recommended.
(2) $\mathrm{V}_{\mathrm{PRE}}=0 \mathrm{~V} . \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V .
(3) $V_{D D}=4.5 \mathrm{~V}$ to 6.0 V .
(4) Without zero-cross detector.
(5) With zero-cross detector.

Figure 1. Recommended Circuit, $\mu$ PD7537/7538


## DC Characteristics (cont)

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max |  |  |
| Input voltage, low | VIL1 | 0 | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V | Port 0, RESET |
|  | $\mathrm{V}_{\mathrm{IL} 2}$ | 0 | 0.5 | V | CL1 |
|  | $\mathrm{V}_{\text {IL3 }}$ | $V_{\text {DD }}-35$ | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Ports 4, 5, 10, 11 |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\text {D }}$ | $V_{D D}$ | V | Port 0, RESET |
|  | $\mathrm{V}^{\text {H2 }}$ | $V_{D D}-0.5$ | $V_{D D}$ | V | CL1 |
|  | $\mathrm{V}_{1 \mathrm{H} 3}$ | $0.7 \mathrm{~V}_{\text {D }}$ | $V_{D D}$ | V | Ports 4, 5, 10, 11 |
| Output voltage, low | $\mathrm{V}_{0 \mathrm{~L}}$ |  | 0.4 | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{IOL}_{\mathrm{L}}=1.6 \mathrm{~mA} \end{aligned}$ |
|  |  |  | 0.5 | V | $\begin{aligned} & \mathrm{PO}_{1}, \mathrm{PO}_{2} ; \\ & \mathrm{I}_{0 \mathrm{~L}}=400 \mu \mathrm{~A} \end{aligned}$ |
| Output voltage, high | $V_{O H}$ | $V_{D D}-2.0$ |  | V | $\begin{aligned} & \text { Ports 2-5, } \\ & \mathrm{I}_{\mathrm{H}}=-4 \mathrm{~mA} \\ & \text { (Note 1) } \end{aligned}$ |
|  |  | $V_{D D}-2.0$ |  | V | $\begin{aligned} & \text { Ports 8-11, } \\ & \mathrm{I}_{\mathrm{H}}=-10 \mathrm{~mA} \\ & \text { (Note 1) } \end{aligned}$ |
|  |  | $V_{D D}-2.0$ |  | V | $\begin{aligned} & \text { Ports 2-5, } \\ & \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA} \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | $\overline{V_{D D}-2.0}$ |  | V | $\begin{aligned} & \text { Ports 8-11, } \\ & \mathrm{l}_{\mathrm{OH}}=-5 \mathrm{~mA} \\ & \text { (Note 2) } \end{aligned}$ |
|  |  | $\overline{V_{D D}-1.0}$ |  | V | $\begin{aligned} & \mathrm{PO}_{3}, \mathrm{PO}_{2} ; \\ & \mathrm{I}_{\mathrm{H}}=-1 \mathrm{~mA} \\ & \text { (Note 2) } \end{aligned}$ |
| Input current, low $\left(1_{0}-17\right)$ | $\mathrm{I}_{\text {IL }}$ |  | -200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| Input current, high (MSEL) | $\mathrm{I}_{\mathrm{iH}}$ |  | 300 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 N}=\mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current, low | $\mathrm{ILLL}_{1}$ |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V} ; \mathrm{PO}_{1}-\mathrm{PO}_{3}$ |
|  | LILL2 |  | -40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ; \mathrm{PO}_{0}$ |
|  | LliL3 |  | -20 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$; CL1 |
|  | $\mathrm{l}_{\text {LIL } 4}$ |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D}-35 V \\ & \text { ports } 4,5,10,11 \end{aligned}$ |
| Input leakage current, high | ${ }_{\text {LIH1 }}$ |  | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} ; \\ & \mathrm{PO}_{1}-\mathrm{PO}_{3} \end{aligned}$ |
|  | $\underline{\text { LIH2 }}$ |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 N}=\mathrm{V}_{\text {DD }} ; \mathrm{PO}_{0}$ |
|  | $\underline{\text { LIIH3 }}$ |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} ; C \mathrm{Cl}$ |
|  | ILHH |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{V_{N}}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |
| Output leakage current, low | $\underline{\text { LOL1 }}$ |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=0 \mathrm{~V} ; \mathrm{PO}_{1}, \mathrm{PO}_{2}$ |
|  | LOL2 |  | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D}-35 V_{i} \\ & \text { ports 2-5, 8-11 } \end{aligned}$ |

$\mu$ PD75CG38
$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Output leakage current, high | $\mathrm{l}_{\text {LOH1 }}$ |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{D D} ;$ except ports 4, 5, 10, 11 |
|  | ${ }_{\text {LOH2 }}$ |  |  | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{0}=V_{D D} ; \text { ports } 4, \\ & 5,10,11 \end{aligned}$ |
| Supply current, normal operation |  |  | 1.0 | 3.0 | mA | $\mathrm{f}_{\mathrm{CCC}}=400 \mathrm{kHz}$ |
| Supply current, HALT mode (Note 3) |  |  | 460 | 1230 | $\mu \mathrm{A}$ | $\mathrm{f}_{\mathrm{CC}}=400 \mathrm{kHz}$ |
| Supply current, STOP mode <br> (Note 3) |  |  | 10 | 40 | $\mu \mathrm{A}$ |  |

Note:
(1) $\mathrm{V}_{\text {PRE }}=\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} \pm 1 \mathrm{~V}$. The circuit in figure 6 is recommended.
(2) $V_{\text {PRE }}=0 \mathrm{~V}$
(3) Ports 4, 5, 10, 11 are output off or low input.

Figure 2. Recommended Circuit, $\mu$ PD75CG38


Zero-Cross Detection Characteristics
$\mu$ PD7537/38: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 6.0 V $\mu$ PD75CG38: $T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

| Parametor | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Zero-cross detection input voltage | $\mathrm{V}_{2 x}(\mathrm{P}-\mathrm{P})$ | 1.0 |  | 3.0 | Vp-P | AC coupled, $\mathrm{C}=0.1 \mu \mathrm{~F}$ |
| Zero-cross accuracy | $V_{\text {AZX }}$ |  |  | $\pm 100$ | mV | 50 Hz to 60 Hz sine wave |
| Zero-cross detection input frequency | $\mathrm{f}_{\mathrm{zx}}$ | 45 |  | 1000 | Hz |  |

## Zero-Cross Detection Waveform



Note: In the above waveforms, both 0 -to-1 and 1-to-0 transitions of the zero-cross detection signal delay from the low-to-high and high-to-low transitions of the AC input signal, respectively. However, it is possible that the zero-cross detection leads low-to-high and/or high-to-low transition(s) of the AC input signal.
49.001055A

## AC Characteristics

$\mu$ PD7537/38
$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, V_{D D}=+2.7 \mathrm{~V}$ to 6.0 V

| Parametor | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Cycle time (Note 1) | ${ }_{\text {t }}^{\text {c }}$ | 3.3 |  | 200 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 9.5 |  | 200 | $\mu \mathrm{s}$ |  |
| $\mathrm{PO}_{0}$ event input frequency | $\mathrm{f}_{\mathrm{P}}$ | 0 |  | 610 | kHz | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 0 |  | 210 | kHz |  |
| $\mathrm{PO}_{0}$ input rise time | $\mathrm{t}_{\text {POR }}$ |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| $\mathrm{PO}_{0}$ input fall time | $\mathrm{t}_{\text {POF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| $\mathrm{PO}_{0}$ input pulse width, low | ${ }_{\text {tpOL }}$ | 2.3 |  |  | $\mu \mathrm{S}$ |  |
| $\mathrm{PO}_{0}$ input pulse width, high | tpOH | 0.62 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
| $\overline{\text { SCK }}$ cycle time | ${ }_{\text {t }}^{\text {ch }}$ Y | 3.0 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input; } V_{D D}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 3.3 |  |  | $\mu \mathrm{S}$ | Output; $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 8.0 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 9.5 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{S C K}}$ pulse width, low | $\mathrm{t}_{\mathrm{KL}}$ | 4.0 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 4.7 |  |  | $\mu \mathrm{S}$ | Output |
| SCK pulse width, high | $t_{\text {KH }}$ | 1.3 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Input; } V_{D D}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V} \end{aligned}$ |
|  | - | 1.45 |  |  | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Output; } \\ & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |


| SI set-up time (to rising-edge of $\overline{\mathrm{SCK}}$ ) | ${ }_{\text {t }}$ IK | 300 |  | ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SI hold time (after rising-edge of SCK) | $t_{\text {KSI }}$ | 450 |  | ns |  |
| SO output delay time (after falling-edge of SCK) | $\mathrm{t}_{\mathrm{KSO}}$ |  | 850 | ns | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  |  | 1200 | ns |  |
| INTO pulse width, high, low | $\mathrm{t}_{1 \mathrm{OH}},$ $\mathrm{t}_{\mathrm{IOL}}$ | 10 |  | $\mu \mathrm{S}$ |  |
| RESET pulse width, high, low | $\mathrm{t}_{\text {RSH }}$, trSL | 10 |  | $\mu \mathrm{S}$ |  |

(1) $\mathrm{t}_{\mathrm{CY}}=2 / \mathrm{f}_{\mathrm{CC}}$ or $2 / \mathrm{f}_{\mathrm{C}}$
$\mu$ PD7537A/38A

## AC Characteristics (cont)

## 4PD75CG38

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Condifions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Cycle time (Note 1) | ${ }^{\text {t }} \mathrm{CY}$ | 4.0 |  | 200 | $\mu \mathrm{s}$ |  |
| $\mathrm{PO}_{0}$ event input frequency | ${ }_{\text {fpo }}$ | 0 |  | 500 | kHz |  |
| $\mathrm{PO}_{0}$ input rise time | $t_{\text {POR }}$ |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| $\mathrm{PO}_{0}$ input fall time | $\mathrm{t}_{\text {POF }}$ |  |  | 0.2 | $\mu \mathrm{S}$ |  |
| $\mathrm{P}_{0}$ input pulse width, high, low | $\mathrm{t}_{\mathrm{POH}}$, tpol | 0.8 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\text { SCK }} \text { cycle time }}$ | $\mathrm{t}_{\text {Kcy }}$ | 3.0 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 4.0 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{S C K}}$ pulse width, low | $\mathrm{t}_{\mathrm{KL}}$ | 1.8 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\text { SCK pulse }}$ width, high | . $\mathrm{K}_{\mathrm{KH}}$ | 1.3 |  |  | $\mu \mathrm{S}$ | Input |
| SI set-up time (tor rising-edge of $\overline{\mathrm{SCK}}$ ) | ${ }^{\text {t }}$ SK | 300 |  |  | ns |  |
| SI hold time (after rising-edge of SCK) | ${ }_{\text {t }}^{\text {SSI }}$ | 450 |  |  | ns | $\cdots$ |
| SO output delay time (after falling-edge of SCK) | $\mathrm{t}_{\mathrm{KSO}}$ |  |  | 850 | ns |  |
| INTO pulse width, high, low | $\begin{aligned} & \mathrm{t}_{\mathrm{IOH}}, \\ & \mathrm{t}_{10 \mathrm{~L}} \end{aligned}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET pulse width, high, low | $\begin{aligned} & \hline \mathrm{t}_{\text {RSH }}, \\ & \mathrm{t}_{\text {RSL }} \end{aligned}$ | 10 |  |  | $\mu \mathrm{S}$ |  |
| Data input delay time from address | $t_{\text {ACC }}$ |  |  | 700 | ns |  |
| Data input delay time from $\overline{C E}$ | $t_{\text {ce }}$ |  |  | 700 | ns |  |
| Input hoid time after address | $\mathrm{t}_{\mathrm{H}}$ | 0 |  |  | ns |  |

## Note:

(1) $\mathrm{t}_{\mathrm{CY}}=2 / \mathrm{f}_{\mathrm{CC}}$ or $2 / \mathrm{f}_{\mathrm{C}}$

## AC Waveform Measurement Points (Except CL1)



## Oscillation Characteristics

## यPD7537/38

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 6.0 V

| Paramoter | Symbol | Limits |  |  | Unlt | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M/n | Typ | Max |  |  |
| System clock oscillation frequency (Note 1) | ${ }^{\text {f C }}$ c | 390 | 400 | 410 | kHz | (Note 2) $V_{D D}=4.5 \text { to } 6.0 \mathrm{~V}$ |
| Oscillation stable $\mathrm{t}_{0 \mathrm{~S}}$ time (Note 1) |  | 20 |  |  | ms | (Note 3) |
| System clock CL1 input frequency (Note 4) | ${ }_{c}$ | 10 |  | 500 | kHz | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  |  | 10 |  | 210 | kHz |  |
| CL1 input rise time | ${ }_{\text {t }}^{\text {cR }}$ |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| CL1 input fall time | ${ }^{\text {che }}$ |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| CL1 input pulse width, low | ${ }_{\text {t }}^{\text {CL }}$ | 2.0 |  | 50 | $\mu \mathrm{S}$ |  |
| CL1 input pulse width, high | ${ }_{\text {t }}^{\text {ch }}$ | 0.8 |  | 50 | $\mu \mathrm{S}$ | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |

## Note:

(1) Ceramic resonator: CSB400P (MURATA) or KBR-400B (KYO-CERA) is recommended (see figure 3).
(2) Oscillation is only guaranteed at $3 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 4.5 \mathrm{~V}$.
(3) After $\mathrm{V}_{\mathrm{DD}}$ reaches 4.5 V .
(4) External clock (see figure 4).

## uPD75CG38

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| System clock oscillation frequency (Note 1) | ${ }^{\text {f C C }}$ | 390 | 400 | 410 | kHz |  |
| Oscillation stable time (Note 1) |  | 20 |  |  | ms | After $V_{D D}$ reaches 4.5 V |
| System clock CL1 input frequency (Note 2) | ${ }^{\text {f }} \mathrm{C}$ | 10 | , | 500 | kHz |  |
| CL1 input rise time | ${ }^{\text {t }}$ CR |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| CL1 input fall time | ${ }^{\text {t }}$ CF |  |  | 0.2 | $\mu \mathrm{s}$ |  |
| CL1 input pulse width high, low | $\mathrm{t}_{\mathrm{CH}},$ $\mathrm{I}_{\mathrm{CL}}$ | 0.8 |  | 50 | $\mu \mathrm{s}$ |  |

## Note:

(1) Ceramic resonator: CSB400P (MURATA) is recommended; $\mathrm{C}=300 \mathrm{pF}$ (see figure 3).
(2) External clock (see figure 4).

Figure 3. Recommended Circuit, $\mu$ PD7537/7538


49-001057A
Figure 4. Recommended Circuit, $\mu$ PD75CG38
$\square$
49.001058A

## Stop Mode Low Voltage Data Retention Characteristics

## $\mu$ PD7537/38

| Parameter | Symbol | Limits |  |  | Unit | Test Condilions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention supply voltage | $V_{\text {DDDR }}$ | 2.0 |  | 6.0 | V |  |
| Data retention supply current | IDDDR |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D D R}=2 V \\ & \text { (Note 1) } \end{aligned}$ |
|  |  |  | 7 | 30 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D D R}=2 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ |
| RESET set-up time | ${ }_{\text {t }}$ RS | 0 |  |  | $\mu \mathrm{s}$ | \% |
| Oscillation stable $\mathrm{t}_{0 \mathrm{~S}}$ time |  | 20 |  |  | ms | $\begin{aligned} & \text { After } V_{D D} \text { reaches } \\ & 4.5 \mathrm{~V} \end{aligned}$ |

## uPD75CG38

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention supply voltage | $V_{\text {DDDR }}$ | 2.0 |  | 5.5 | V |  |
| Data retention supply current | IDDDR |  | 7 | 30 | $\mu \mathrm{A}$ | $V_{\text {DDDR }}=2 \mathrm{~V}$ |
| RESET set-up time | ${ }_{\text {t }}^{\text {SRS }}$ | 0 |  |  | $\mu \mathrm{s}$ |  |
| Oscillation stab time | tos | 20 |  |  | ms | $\begin{aligned} & \text { After } V_{D D} \text { reaches } \\ & 4.5 \mathrm{~V} \end{aligned}$ |

## Note:

(1) Without zero-cross detector.
(2) With zero-cross detector.

Data Retention Mode Timing


## $\mu$ PD75CG38 EPROM Interface

A 4-Kbyte EPROM (2732) plugs into socket pins on top of the $\mu$ PD75CG38. A high input to MSEL selects the $\mu$ PD7537 mode and fixes the $\mathrm{A}_{11}$ output high level in order to access the upper 2-Kbytes of the 4-Kbyte EPROM. When MSEL is open, $\mu$ PD7538 mode is selected. All EPROM addresses can be accessed because $A_{11}$ functions as the MSB of the address. Figure 5 shows the address control unit. Figures 6 and 7 show the $\mu$ PD75CG38 connected with the 2732.

Figure 8 shows the EPROM read timing. Data is read into the instruction buffer at the end of the T4 state. The chip enable ( $\overline{\mathrm{CE}}$ ) signal is made active during 2 states (T3, T4) in order to decrease the power consumption of the EPROM.

Figure 5. Address Control Unit


Figure 6. Connection with the $\mathbf{2 7 3 2}$ ( $\mu$ PD7537 Mode)


Figure 7. Connection with the 2732 ( $\mu$ PD7538 Mode)

Figure 8. EPROM Read Timing


## Timing Waveforms

EPROM ( $\mu$ PD75CG38 only)


## Clock



Serial Interface


Interrupt Input


Reset Input


## Operating Characteristics



IDD vs. VDD (Typical)


VOH vs. IOH (Ports 8-11) (Typical)

fPo vs. VDD



VOH vs. IOH (Ports 2-5) (Typical)


## Differences Among the $\mu$ PD7537/38/CG38

|  | ${ }^{\prime}$ PD75CO38 | ${ }_{\mu \text { PD7537 }}$ | $\mu$ PD7538 |
| :---: | :---: | :---: | :---: |
| Program memory | 4 Kbyte EPROM (2732) connectable on top | On-chip 2 Kbyte ROM | $\begin{aligned} & \text { On-chip } 4 \text { Kbyte } \\ & \text { ROM } \end{aligned}$ |
| Data memory (RAM) | $160 \times 4$ | $128 \times 4$ | $160 \times 4$ |
| High-voltage output lines | All open-drain outputs | On-chip load capacitor or open drain output (bit by bit, mask optional) |  |
| $\mathrm{V}_{\text {LOAD }}$ Pin | No | Yes |  |
| Zero-cross detection | Yes | Mask optional |  |
| Package | 42-pin ceramic piggyback DIP bottom pin compatible with нPD7537/38 | 42-pin plastic DIP 42-pin plastic shrink DIP |  |
| Power supply | 5 V | 2.7 V to 6.0 V |  |

## PRELIMINARY INFORMATION

## Description

The $\mu$ PD7554 and $\mu$ PD7564 are low-end versions of $\mu$ PD7500 series products. These microcomputers incorporate a serial interface and are useful as slave CPUs to high-end $\mu$ PD7500 series or 8 -bit $\mu$ COM- 87 series products.
The $\mu$ PD7554/7564 has output ports that can directly drive triacs and LEDs. Also, various mask-optional I/O circuits can be configured for a wide selection of outputs allowing a reduction of external circuitry in your design.
The $\mu$ PD7554 and $\mu$ PD7564 differ only in their clock circuitry. The $\mu$ PD7554 uses an external resistor with an internal capacitor for an RC oscillator clock, where the $\mu$ PD7564 uses an external ceramic oscillator as a clock. These microcomputers are ideally suited to control devices such as plain paper copiers (PPCs), printers, VCRs, and audio equipment.

## Features

$\square 47$ instructions (subset of $\mu$ PD7500 set B)
$\square$ Instruction cycle:
External clock:
$2.86 \mu \mathrm{~s} / 700 \mathrm{kHz}, 5 \mathrm{~V}$
RC oscillator ( $\mu$ PD7554): $\quad 4 \mu \mathrm{~s} / 500 \mathrm{kHz}, 5 \mathrm{~V}$
Ceramic oscillator ( $\mu$ PD7564): $3 \mu \mathrm{~s} / 660 \mathrm{kHz}, 5 \mathrm{~V}$
Program memory (ROM) of $1024 \times 8$-bits
Data memory (RAM) of $64 \times 4$-bits
$\square 8$-bit timer/event counter
$\square 8$-bit serial interface
$\square 16$ I/O lines
$\square$ Data memory retention at low supply voltage
$\square$ CMOS technology
$\square$ Low power consumption
$\square$ Single power supply ( 2.5 V to 6.0 V ) $\mu$ PD7554
(2.7 V to 6.0 V ) $\mu \mathrm{PD} 7564$

## Ordering Information

| Part Number | Package Type |
| :--- | :---: |
| $\mu$ PD7554CS | 20 -pin plastic shrink DIP |
| $\mu$ PD7564CS | 20-pin plastic shrink DIP |
| $\mu$ PD7554G | 20-pin plastic S0 |
| $\mu$ PD7564G | 20 -pin plastic S0 |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1-4 | $\begin{aligned} & \mathrm{PO}_{0} / \text { INTO } \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{3} / \mathrm{SI} \\ & \hline \end{aligned}$ | 4-bit input port $0 /$ count clock input/serial interface |
| 5-8 | $\begin{aligned} & \mathrm{P}_{8}-\mathrm{PB}_{2} \\ & \mathrm{P}_{3} / \mathrm{CL}_{2} \\ & \hline \end{aligned}$ | 4 -bit output port 8 <br> Connection for ceramic resonator or RC. |
| 9 | CL1 | Connection for ceramic resonator or RC |
| 10 | $\mathrm{V}_{\text {DD }}$ | +5 V power supply |
| 11 | RESET | Reset input pin |
| 12-15 | $\mathrm{P10}_{1}-\mathrm{P} 10_{3}$ | 4-bit I/O port 10 |
| 16-19 | $\mathrm{P} 110^{-} \mathrm{P} 11_{3}$ | 4-bit I/0 port 11 |
| $\underline{20}$ | GND | Ground |

## Pin Functions

## $\mathrm{PO}_{0}$ INTO, $\mathrm{PO}_{1} / \overline{\mathrm{SCK}}$ <br> $\mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$ <br> (Port 0/count clock input/serial interface)

4-bit input port 0/count clock input/serial I/O interface. This port can be configured as a 4-bit parallel input port or as the 8 -bit serial I/O interface, under control of the serial mode select register. The serial input SI ( $\overline{\text { active high }}$ ), serial output SO ( $\overline{\text { active low }}$ ), and the serial clock SCK (active low-synchronizes data transfer) comprise the 8 -bit serial I/O interface. If $\mathrm{PO}_{0}$ INTO is unused, connect it to ground. If any of $\mathrm{PO}_{1}-\mathrm{PO}_{3}$ are unused, connect them to ground or $\mathrm{V}_{\mathrm{DD}}$. The port is in the input state at reset.

## P80-P8 ${ }_{2}$

## P83/CL2

## (Port 8/clock input 2)

4-bit output port 8 . This port can sink 15 mA and interface 12 V . On the $\mu$ PD7554, the port function of $\mathrm{P} 8{ }_{3} / \mathrm{CL} 2$ is specified by mask option. $\mathrm{P8}_{3}$ is a normal output port on the $\mu$ PD7564. On the $\mu$ PD7554, CL2 is one of the pins to which a resistor for RC oscillation is connected. On the $\mu$ PD7564, CL2 is one of the pins to which a ceramic resonator is connected. If any of $\mathrm{P} 8_{0}-\mathrm{P} 8_{2}$ pins are unused, leave them open. The port is in the high impedance state at reset.

## CL1 (Clock input 1)

On the $\mu$ PD7554, CL1 is one of the two pins to which a resistor for RC oscillation is connected. On the $\mu$ PD7564, CL1 is one of the two pins to which a ceramic resonator is connected.

## VDD (Power supply)

Positive power supply.

## RESET (Reset)

System reset input pin (active high). This pin can be internally connected to a pull-down resistor if specified by mask option.

## $\mathrm{P1O}_{0}-\mathrm{P1O}_{3}$ (Port 10)

4-bit l/O port. This port can sink 10 mA and interface 12 V . If any of these pins are unused, connect them to ground or $V_{D D}$ in the input state, or leave open in the output state. The port is in the high impedance or high-level output state at reset.

## $\mathrm{Pl1}_{0}-\mathrm{P1}_{3}$ (Port 11)

4-bit I/O port. This port can sink 10 mA and interface 12 V . If any of these pins are unused, connect them to ground or $V_{D D}$ in the input state, or leave open in the output state. The port is in the high impedance or high-level output state at reset.

## GND (Ground)

Ground.

## Pin Mask Options

Table 1 shows the mask options for all the port pins and the RESET pin. You may select these options in bit units.

Table 1. Pin Mask Options

| Pin | Options |
| :---: | :---: |
| $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ | 1 No connection to internal resistor <br> 2 Connected to internal pull-up resistor <br> 3 Connected to internal pull-down resistor |
| $\mathrm{P} 8_{0}-\mathrm{P} 8_{2}$ | 1 CMOS (push-pull) output <br> 2 N -channel open-drain output |
| P83 $/$ CL2* | 1 Use as $\mathrm{P}_{3}$ <br> 2 Use as CL2 |
|  | 1 CMOS (push-pull) output <br> 2 N -channel open-drain output <br> Used as $\mathrm{P}_{3}$ |
| $\begin{aligned} & {\mathrm{P} 10_{0}}^{-} \mathrm{P} 10_{3} \\ & \mathrm{P} 11_{0}-\mathrm{P} 11_{3} \end{aligned}$ | 1 N-channel open-drain input/output <br> 2 CMOS (push-pull) input/output <br> 3 N -channel open-drain input/output with internal pull-up resistor. |
| RESET | 1 Connected to internal pull-down resistor <br> 2 Not connected to internal pull-down resistor |

*: $\mu$ PD7554 only
$\mu$ PD7554 Block Diagram


## $\mu$ PD 7564 Block Diagram



## Functional Description

## I/O Ports

Figure 1 shows the internal circuits at I/O ports PO, P8, PIO, and P11

Figure 1. Interface at I/O Ports

Type A. CMOS Input Cell
(Part of Type E)

Type B. Schmitt-Friggered Input POolINTO, $\mathrm{PO}_{3} / \mathrm{SI}$


Type D. Push-Pull Output (part of types E and F) High impedance on RESET (output disabled); both $\mathbf{P}$ - and $\mathbf{N}$-channel transistors are turned off.


Type E. Type D Output with Type A



Type O. Mid-Level Voltage, High-Current P80/P82, $\mathrm{P8}_{3} / \mathrm{CL}_{2}$


Type P. Mid-level Voltage Input Buffer P100.P103, $\mathrm{Pl}_{10}-\mathrm{P} 11_{3}$


## Program Memory

The $\mu$ PD7554/7564 has a mask-programmable ROM with a capacity of 1024 words by 8 bits for program storage. It is addressed by the program counter. The reset start address is 000 H . Figure 2 shows the program memory map.

## General Purpose Registers

Two registers, H (2-bit) and L (4-bit) are provided as general purpose registers. Each register can be individually manipulated. The two registers also form pair register HL; $H$ being the high register and $L$ being the low one. The HL register is a data pointer to address data memory. Figure 3 shows the configuration of the general purpose registers.
The $L$ register also specifies an I/O port or mode register when an I/O instruction (IPL or OPL) is executed. It also specifies the bits of a port when the SPBL or RPBL instruction is executed.

Figure 2. Program Memory Map

| (0) 000 H | RESET Start |
| ---: | ---: |
|  |  |
| (1023) 3FFH |  |
|  |  |

Figure 3. Configuration of General Purpose Registers


## Data Memory

The data memory is static RAM with a capacity of 64 words by 4 bits. Part of this memory is used as the stack area. The data memory is also used in 8-bit data processing when paired with the accumulator. Figure 4 shows the data memory map.

Figure 4. Data Memory Map


Data memory can be addressed directly, with the immediate data from an instruction; indirectly, with the contents of HL (including autoincrement and autodecrement); and indirectly by the contents of the stack pointer.
You may use any area of the data memory as the stack. The boundary of the stack is determined by how the TAMSP instruction initializes the stack pointer. Once the boundary is set, a call or return instruction automatically accesses the stack.

When a call instruction is executed, the contents of the program counter and the program status word (PSW) are stored to the stack in the sequence shown in figure 5.

Figure 5. Call Instruction Storage to Stack


When a return instruction is executed, the contents of the program counter are automatically restored, but the PSW is not. The contents of data memory can be retained with a low supply voltage during STOP mode.

## Accumulator

The accumulator is a 4-bit register used in arithmetic operations. The accumulator can process 8 -bit data with paired data addressed by HL. Figure 6 shows the configuration of the accumulator.

Figure 6. Configuration of the Accumulator

$$
\begin{array}{l|l|l|l|}
\hline \mathrm{A}_{3} & \mathrm{~A}_{2} & \mathrm{~A}_{1} & \mathrm{~A}_{0} \\
\hline
\end{array}
$$

## Arithmetic Logic Unit

The arithmetic logic unit (ALU) is a 4-bit arithmetic circuit that performs operations such as binary addition, logical operation, increment, decrement, comparison, and bit processing.

## Program Status Word

The program status word (PSW) consists of two skip flags (SK0 and SK1), a carry flag (C), and bit 1, which is always zero. Figure 7 shows the configuration of the PSW.

Figure 7. Configuration of the Program Status Word


The contents of the PSW are stored to the stack when a call instruction is executed, but are not restored from the stack by the return instruction.
The skip flags retain the following skip conditions: string effect by LAI or LHLI instruction, and skip condition satisfied by an instruction other than a stringeffect instruction. The skip flag is set or reset in accordance with the instruction executed.

The carry flag is set to 1 if an addition instruction (ACSC) generates a carry from bit 3 of the ALU. If no carry is generated, the flag is reset to zero. The SC instruction sets the carry flag and the RC instruction resets it.

When a RESET is input, the SK1 and SK0 flags are cleared to zero and the contents of the carry flag are undefined.

## System Clock Generator

The system clock generator consists of a ceramic oscillator, a $1 / 2$ frequency divider, standby modes (STOP/HALT), and control circuit. Figure 8 is a circuit diagram of the system clock generator.

In the $\mu$ PD7554, the RC oscillator operates with a single external resistor connected across CL1 and CL2 (the capacitor C is incorporated). When the RC oscillator is not used, external clock pulses can be input via the CL1 pin. In this case, the RC oscillator functions as an inverting buffer. The output from the RC oscillator serves as the system clock (CL) which is then divided by two and used as the CPU clock ( $\phi$ ).

The standby mode control circuit is made up of a STOP flip-flop and a HALT flip-flop. The STOP instruction sets the STOP flip-flop and stops the system clock supply. This flip-flop also stops the RC
oscillator. The STOP flip-flop is reset by the standby release signal that becomes active when one of the test requests flags is set or at the falling edge of the RESET signal. When the STOP flip-flop is reset, the RC oscillator resumes operation and supplies the system clock.
The HALT \& STOP instruction \& RESET HIGH sets the HALT flip-flop which disables signals from going to the $1 / 2$ frequency divider that generates the CPU clock. Only the CPU clock stops in HALT mode. The HALT flip-flop is reset by the same conditions as the STOP flip-flop.

Figure 9 shows the system clock generator circuit for the $\mu$ PD7564.

Figure 8. System Clock Generator for $\mu$ PD7554


Figure 9. System Clock Generator for $\mu$ PD7564


On the $\mu$ PD7564, the ceramic oscillator operates with a ceramic resonator connected across CL1 and CL2. The output from the ceramic oscillator is used as the system clock (CL); it is divided by two to produce the CPU clock ( $\phi$ ).
The standby mode control circuit is made up of a STOP flip-flop and a HALT flip-flop. The STOP instruction sets the STOP flip-flop and stops the ceramic oscillation, thus stopping the supply for all clocks. The STOP flip-flop is reset by the RESET signal (high level) and restarts ceramic oscillation. The supply of each clock resumes when RESET goes low.

The HALT instruction sets the HALT flip-flop which disables signals from going to the $1 / 2$ frequency divider that generates the CPU clock. Only the CPU clock stops in HALT mode. The HALT flip-flop is reset by the HALT RELEASE signal (activated by setting at least one test request flag) or the falling edge of RESET, resuming supply of the CPU clock.
The HALT flip-flop is also set when RESET is active (high level). At power on reset operation, the rising edge of RESET starts ceramic oscillation; however, some time is required to achieve stable oscillation. To prevent the unstable clock from operating the CPU, the HALT flip-flop is set and the CPU clock is stopped while RESET is high. Accordingly, the high-level width of RESET must be more than the required stable time for the ceramic resonator.

Figure 10. Clock Control Circuit


## Clock Control Circuit

The clock control circuit consists of a 2 -bit clock mode register (bits CM1 and CM2), prescalers 1, 2, and 3 , and a multiplexer. It takes the output of the system clock generator (CL) and event pulses ( $\mathrm{PO}_{0}$ ). It also selects the clock source and prescaler according to the setting in the clock mode register and supplies the timer/event counter with count pulses. Figure 10 shows the clock control circuit.
Table 2 lists the codes set in the clock mode register by the OPL instruction to specify the count pulse frequency.
When you set the clock mode register with the OPL instruction, clear bit 0 of the accumulator (corresponding to bit CM0 of the EVAKIT-7500 or $\mu$ PD7500H during emulation).

## Timer/Event Counter

The timer/event counter is a binary 8 -bit up-counter which is incremented each time a count pulse is input. The TIMER instruction or a RESET signal clears it to 00 H . When an overflow occurs, the counter is reset from FFH to 00 H . Figure 11 shows the inputs and outputs of the counter.

Table 2. Selecting the Count Pulse Frequency

| CM2 | CM1 | Frequency Selected |
| :--- | :--- | :---: |
| 0 | 0 | $\mathrm{CL} / 256$ |
| 0 | 1 | $\mathrm{P} 0_{0}$ |
| 1 | 0 | $\mathrm{CL} / 32$ |
| 1 | 1 | $\mathrm{CL} / 4$ |

Figure 11. Timer/Event Counter


## Serial Interface

The serial interface consists of an 8-bit shift register, a 3 -bit shift mode register, and a 3 -bit counter. This interface inputs and outputs serial data. Figure 12 is a block diagram of the interface.

## Test Control Circuit

The $\mu$ PD7564 has three test sources, as shown in table 3.

The test control circuit consists of two test request flags (INT T RQF and INTO/S RQF) set by the three test sources, and a test request flag control circuit that checks the contents of each test request flag by executing an SKI instruction and resetting the flags.
Test sources INTO and INTS share the request flag INTO/S RQF. Bit 3 of the shift mode register ( $\mathrm{SM}_{3}$ ) determines which source is selected. A zero in $\mathrm{SM}_{3}$ selects INTS and a one selects INTO.

Table 3. $\mu$ PD7564 Test Sources

| Source | Function | Location | Request Flag |
| :--- | :--- | :--- | :--- |
| INTT | Overflow in timer/event <br> counter | internal | INTT RQF |
| INTO | Test request signal from <br> $\mathrm{PO}_{0}$ pin | external | INTO/S RQF |
| INTS | Transfer complete signal <br> from serial interiace | internal | INTO/S RQF |

The request flag INTT RQF is set when a timer overflow occurs in the timer event counter. The SKI or TIMER instruction resets it.

When $\mathrm{SM}_{3}$ is zero, request flag INTO/S RQF is set when the INTS signal is generated, indicating the end of an 8 -bit serial data transfer. The SKI or SIO instruction resets the flag.
When $\mathrm{SM}_{3}$ is one, request flag INTO/S RQF is set at the rising edge of the signal input to the $P 0_{0} / I N T O$ pin. The SKI instruction resets the flag.

The logical sum of the outputs from the test request flags releases standby mode (STOP* or HALT mode). The mode is released when one or both flags are set. Both flags and $\mathrm{SM}_{3}$ are reset when the RESET signal is input. After reset, source INTS is selected and signal input to the INTO pin is inhibited as the initial condition.

Figure 13 is a block diagram of the test control circuit. *only $\mu$ PD7554

Figure 12. Serial Interface Block Diagram


Figure 13. Test Control Circuit Block Diagram


## Standby Modes

The $\mu$ PD7554/64 has two standby modes to reduce power consumption while the program is in the wait state. The STOP and HALT instructions set these modes.

When the program enters a standby mode, program execution stops and the contents of all registers and data memory immediately before the program entered standby mode are retained. The timer and serial interface can operate.
The RESET signal and STANDBY Release Signal *1 releases STOP mode. HALT mode is released when one or both of the test request flags are set, or when the RESET signal is input. The program cannot enter a standby mode when a test request is being set, even if the STOP or HALT command is executed.

If there is some uncertainty as to the state of the test request flags, execute the SKI instruction to reset them so the program can enter standby mode.
Table 4 compares STOP and HALT modes. The main difference is that STOP mode stops the system clock and HALT does not. Ceramic oscillation stops during STOP mode. The power consumed by the ceramic oscillator is the difference between the two modes. In STOP mode, data memory can be retained with a lower supply voltage.
*1 standby release signal only for $\mu$ PD7554

Table 4. STOP and HALT Modes

| Mode | CL | $\phi$ | $\mathbf{P O}_{\mathbf{0}}$ | CPU | Timer | Released by |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| STOP | x | x | 0 | x | $\Delta$ | RESET input |
| HALT | 0 | x | 0 | x | 0 | INTT ROF |
|  |  |  |  |  |  | INTO/S ROF <br> RESET input |

## Note:

(1) 0 : operates $x$ : stops $\Delta$ : will operate depending on clock source $\mu$ PD7554, if external clock is used STOP instruction will not STOP CL. In this case STOP mode acts as HALT mode.

## Power-on Reset Circuit

Figure 14 shows a circuit example of the power-on reset circuit using a resistor and a capacitor. This is the simplest reset control circuit. Figure 21 shows the circuit with a pull-down resistor internally connected to RESET as a mask option.

## $\mu$ PD7554/7564 Applications

Figures 16 and 17 show examples of application circuits for the $\mu$ PD7554/7564.

Table 5 compares the features of products in this part of the 7500 series devices.

Figure 14. Power-on Reset Circuit
(

Figure 15. Power-on Reset Circuit with Pull-down Resistor
(

Table 5. Product Comparison

| Item |  | $\mu$ PD7554 | $\mu$ PD7564 | $\mu \mathrm{PD} 7555$ | $\mu \mathrm{PD7566}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle/system clock (5 V) | RC | $\begin{aligned} & 4 \mu \mathrm{~s} / \\ & 500 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 4 \mu \mathrm{~S} / \\ & 500 \mathrm{kHz} \end{aligned}$ |  |
|  | External | $\begin{aligned} & 2.86 \mu \mathrm{~s} / \\ & 700 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 2.86 \mu \mathrm{~s} / \\ & 700 \mathrm{kHz} \end{aligned}$ |  |
|  | Ceramic |  | $\begin{aligned} & 3 \mu \mathrm{~s} / \\ & 660 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 3 \mu \mathrm{~S} / \\ & 660 \mathrm{kHz} \end{aligned}$ |
| Instruction set |  | 47 | 47 | 45 | 45 |
| ROM |  | 1024x8 | 1024x8 | $1024 \times 8$ | 1024x8 |
| RAM |  | $64 \times 4$ | $64 \times 4$ | $64 \times 4$ | $64 \times 4$ |
| 1/0 port total |  | 16 (max) | 15 | 20 (max) | 19 |
| Port 0 |  | $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ | $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ | $\mathrm{PO}_{0}-\mathrm{PO}_{1}$ | $\mathrm{PO}_{0}-\mathrm{PO}_{1}$ |
| Port 1 |  |  |  | $\mathrm{P1}_{0}-\mathrm{P1}{ }_{3}$ | $\mathrm{PO}_{1}-\mathrm{PO}_{3}$ |
| Port 8 |  | $\begin{aligned} & \mathrm{P}_{0}-\mathrm{P}_{2} \\ & \mathrm{P} 8_{2} / \mathrm{CL} 2 \end{aligned}$ | $\mathrm{P} 8_{0}-\mathrm{P} 8_{2}$ | $\begin{aligned} & \mathrm{P} 8_{0}-\mathrm{P} 8_{2} \\ & \mathrm{P} 8_{3} / \mathrm{CL} 2 \end{aligned}$ | $\mathrm{P8}_{0}-\mathrm{P} 8_{2}$ |
| Port 9 |  |  |  | $\mathrm{Pg}_{0}-\mathrm{Pg}_{1}$ | $\mathrm{P9}_{0}-\mathrm{Pg} 1$ |
| Port 10 |  | $\begin{aligned} & \mathrm{P} 10_{0} \\ & \mathrm{P} 10_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{P} 10_{0} \\ & \mathrm{P} 10_{3} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{P} 10^{-} \\ & \mathrm{P} 10_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{P} 10^{-} \\ & \mathrm{P} 10_{3} \end{aligned}$ |
| Port 11 |  | $\begin{aligned} & \mathrm{P} 11_{0} \\ & \mathrm{P} 11_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{P} 11_{0} \\ & \mathrm{P} 11_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{P} 110^{-} \\ & \mathrm{P}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{P} 110^{-} \\ & \mathrm{P} 11_{3} \end{aligned}$ |
| Timer/Event counter |  | 8-bit | 8-bit | 8-bit | 8-bit |
| Serial interface |  | 8-bit | 8-bit |  |  |
| Comparator |  |  |  | 4-channel | 4-channel |
| Process |  | CMOS | CMOS | CMOS | CMOS |
| Package |  | 20-pin <br> plastic <br> shrink <br> DIP | 20-pin <br> plastic <br> shrink <br> DIP | 24-pin plastic shrink DIP | 24-pin plastic shrink DIP |

Figure 16. Tape Counter Circuit


Figure 17. Remote-controlled Data Reception, Key Input and LED Display.


## Absolute Maximum Ratings

| Operating temperature, $\mathrm{T}_{\text {OPT }}$ |  | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
| Storage temperature, TSTG $^{\text {d }}$ |  | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ |  | -0.3 V to +7.0 V |
| Input Voltage VI | Except Port 10 \& 11 | $-0.3 V$ to $V_{D D}+0.3 V$ |
|  | Port 10 \& 11 (1) | $\underline{-0.3 \text { to } V_{D D}+0.3 \mathrm{~V}}$ |
|  | (2) | -0.3 to +13 V |
| Output Voltage $\mathrm{V}_{0}$ | Except Port 8, 10 \& 11 | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
|  | Ports 8, 10, 11 (1) | -0.3 to $V_{D D}+0.3 \mathrm{~V}$ |
|  | (2) | -0.3 to +13 V |
| Output current high, one port $\mathrm{I}_{\mathrm{OH}}$ |  | $-5 \mathrm{~mA}$ |
| all output ports, total $\mathrm{I}_{\mathrm{OH}}$ |  | -15 mA |
| Output current low $\mathrm{PO}_{1}, \mathrm{PO}_{2}$ | 10 L | 5 mA |
| Ports 9, 10, 11 | 10 L | 15 mA |
| Ports 8, | 10 L | 30 mA |
| All ports, total |  | 100 mA |
| Power dissipation, $\mathrm{P}_{\mathrm{D}}$ |  | $480 \mathrm{~mW}\left(\mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\right)$ |

Comment: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
(1) CMOS I/O or N-channel open drain + internal pull up resistor
(2) N -channel open drain $1 / \mathrm{O}$

## Capacitance

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{GND}=0 \mathrm{~V} ; \mathrm{f}=1 \mathrm{MHz}$, Unmeasured pins returned to GND

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 15 | pF | $\mathrm{PO}_{0}, \mathrm{PO}_{3}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 35 | pF | Port 8 |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 35 | pF | Ports 10, 11, |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 15 | pF | $\mathrm{PO}_{1}, \mathrm{PO}_{2}$ |

## DC Characteristics

$\mu$ PD7554 only: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$
$\mu$ PD7554/64: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | $\left(\mathrm{V}_{\mathrm{DD}}=\begin{array}{c} 2.5-3.3) \\ \text { Limits } \end{array}\right.$ |  |  | $\begin{gathered} \left(\mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 6.0 \mathrm{~V}\right) 7554 / 64 \\ \text { Limits } \end{gathered}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Input high voltage except CL1 | $\mathrm{V}_{\text {H1 }}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V |  |
| Input high voltage CL1 (2) | $\mathrm{V}_{\mathrm{H} 2}$ | $\mathrm{V}_{\mathrm{D}}{ }^{-0.3}$ |  | $V_{D D}$ | $\mathrm{V}_{\text {D }}{ }^{-0.5}$ |  | $V_{D D}$ | V |  |
| Input high voltage ports 10, 11 | $\mathrm{V}_{\text {IH3 }}$ | 0.8 V DD |  | 12 (1) | $0.7 \mathrm{~V}_{\text {DD }}$ |  | 12 (1) | V |  |
| Input high voltage RESET | $\mathrm{V}_{\text {IHDR }}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DDDR}} \end{aligned}$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\begin{gathered} \hline V_{D D D R} \\ +0.2 \end{gathered}$ | V | Data retention mode |
| Input low voltage except CL1 | $\mathrm{V}_{\text {IL1 }}$ | 0 |  | $0.2 V_{D D}$ | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | $V$ | Includes CLI for 7564 |
| Input low voltage CL1 (2) | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.3 | 0 |  | 0.5 | $V$ |  |
| Input leakage current except CL1 | $\begin{aligned} & \mathrm{I}_{\mathrm{LII}} \\ & \mathrm{I}_{\mathrm{LII}} \\ & \hline \end{aligned}$ | -3 |  | 3 | -3 |  | 3 | $\mu \mathrm{A}$ | $0 V \leq V_{1} \leq V_{D D}$ Includes CLI for 7564 |
| Input leakage current CL1 (2) | $\mathrm{I}_{1} 12$ | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DD}}$ |
| Input leakage current ports 10, 11 | ${ }_{\text {LII }}$ |  |  | 10 (1) |  |  | 10 (1) | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=12 \mathrm{~V}$ |
| Output voltage high $\mathrm{PO}_{1}, \mathrm{PO}_{2}$, ports 8-11 | $\mathrm{V}_{\mathrm{OH}}$ | $V_{\text {DD }}{ }^{-1.0}$ |  |  |  |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-80 \mu \mathrm{~A}$ |
| Output voltage high $\mathrm{PO}_{1}, \mathrm{PO}_{2}$, ports 8-11 | $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | $\mathrm{V}_{\text {DD }}-2.0$ |  |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \end{aligned}$ |
| Output voltage high $\mathrm{PO}_{1}, \mathrm{PO}_{2}$, ports 8-11 | $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | $V_{D D-1.0}$ |  |  | V | $\begin{aligned} & V_{D D}=2.7 \mathrm{~V} \\ & I_{O H}=-100 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Output voltage low $\mathrm{PO}_{1}, \mathrm{PO}_{2}$, ports 10, 11 | $\mathrm{V}_{\text {OL }}$ |  |  | 0.5 |  |  |  | v | $\mathrm{I}_{\mathrm{OL}}=350 \mu \mathrm{~A}$ |
| Output voltage low $\mathrm{PO}_{1}, \mathrm{PO}_{2}$ Output voltage low $\mathrm{PO}_{1}, \mathrm{PO}_{2}$ | $\mathrm{V}_{0 \mathrm{~L}}$ $\mathrm{~V}_{0 \mathrm{~L}}$ |  |  |  |  |  | 0.4 0.5 | v v | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V}, \mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ |
| Output voltage low ports 10, 11 | $\mathrm{V}_{0}$ |  |  |  |  |  | 0.4 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \mathrm{to} \\ & 6.0 \mathrm{~V}, \mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Output voltage low ports 10, 11 | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  |  |  |  | 2.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA} \end{aligned}$ |
| Output voltage low ports 10, 11 | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  |  |  |  | 0.5 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A} \end{aligned}$ |
| Output voltage low port 8 | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.5 |  |  |  | V | $\mathrm{I}_{\mathrm{OL}}=500 \mu \mathrm{~A}$ |
| Output voltage low port 8. | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  |  |  |  | 2.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Output voltage low port 8 | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  |  |  |  | 0.5 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \\ & \mathrm{I}_{0 \mathrm{~L}}=600 \mu \mathrm{~A} \end{aligned}$ |
| Output leakage current | ${ }_{L} \mathbf{0 1}$ | -3 |  | 3 | -3 |  | 3 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V} 0 \leq \mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current ports 8-11 | ${ }_{\text {LO2 }}$ |  |  | 10 (1) |  |  | 10 (1) | $\mu \mathrm{A}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ |
| Supply voltage, data retention mode | $V_{\text {DDDR }}$ | 2.0 |  |  | 2.0 |  |  | V |  |
| Supply current, normal operation | lod1 |  | 55 | 180 |  |  |  | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=3 V \pm 0.3 \mathrm{~V} \\ & R=150 \mathrm{kS} \pm 2 \% \end{aligned}$ |
| R oscillation | ${ }^{\text {DD1 }}$ |  | 40 | 150 |  |  |  | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=2.5 \mathrm{~V} \\ & \mathrm{R}=150 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| Supply current, normal operation, ceramic oscillation | $\mathrm{I}_{\text {D1 } 1}$ |  |  |  |  | 650 | 2200 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}+0.5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{CC}}=700 \mathrm{kHz} \end{aligned}$ |
| Supply current, normal operation, ceramic oscillation | $l_{\text {DD1 }}$ |  |  |  |  | 120 | 360 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \% \\ & \mathrm{f}_{\mathrm{CC}}=300 \mathrm{kHz} \end{aligned}$ |

## DC Characteristics (cont)

$\mu \mathrm{PD} 7554$ only: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$
$\mu$ PD7554/64: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | $\left(\mathrm{V}_{\mathrm{DD}}=\underset{\substack{2.5-3.3) \\ \text { Limits }}}{\substack{ \\\hline}}\right.$ |  |  | $\begin{gathered} \left(V_{D D}=2.7 \text { to } 6.0 \text { V }\right) 7554 / 64 \\ \text { Limits } \end{gathered}$ |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Supply current, normal operation, R oscillation | IDD1 |  |  |  |  | 270 | 900 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\ & \mathrm{R}=56 \mathrm{k} \mathrm{\Omega}=2 \% \end{aligned}$ |
| Supply current, normal operation, R oscillation | ${ }^{\text {DD1 }}$ |  |  |  |  | 80 | 240 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=3 V \pm 10 \% \\ & R=100 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| Supply current, HALT mode, R osc. | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 25 | 180 |  |  |  | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=3 V \pm 0.3 V \\ & R=150 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
|  | ${ }^{\text {d D2 }}$ |  | 18 | 60 |  |  |  | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=2.5 \mathrm{~V} \\ & \mathrm{R}=150 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| Supply current, HALT mode, ceramic osc. | ${ }^{\text {DD2 }}$ |  |  |  |  | 450 | 1500 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{CC}}=700 \mathrm{kHz} \end{aligned}$ |
| Supply current, HALT mode, ceramic osc. | ${ }^{\text {DD } 2}$ |  |  |  |  | 65 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{f}_{\mathrm{CC}}=300 \mathrm{kHz} \end{aligned}$ |
| Supply current, HALT mode, R osc. | ${ }^{\text {DD2 }}$ |  |  |  |  | 120 | 400 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V} \\ & \mathrm{R}=56 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| Supply current, HALT mode, R osc. | ${ }^{\text {d }}$ D2 |  |  |  |  | 35 | 110 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \pm 10 \% \\ & R=100 \mathrm{k} \pm 2 \% \end{aligned}$ |
| Supply current, STOP mode | IDD3 |  | 0.1 | 5 |  |  |  | $\mu \mathrm{A}$ |  |
| Supply current, STOP mode | ${ }^{\text {DD }} 3$ |  |  |  |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |
| Supply current, STOP mode | IDD3 |  |  |  |  | 0.1 | 5 | $\mu \mathrm{A}$ | $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |
| Supply current, data retention mode | IDDDR |  | 0.1 | 5 |  | 0.1 | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |
| Pull-up/down resistance, Port 0, RESET | RP1 | 23.5 | 47 | 70.5 | 23.5 | 47 | 70.5 | k $\Omega$ |  |
| Pull-up resistance Ports 8-11 | RP2 | 7.5 | 15 | 22.5 | 7.5 | 15 | 22.5 | k $\Omega$ |  |

## Note:

(1) N-channel open drain I/O ports.
(2) $\mu$ PD7554 only

## AC Characteristics

$\mu \mathrm{PD} 7554$ only: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.3 V , $\mathrm{GND}=0 \mathrm{~V}$
$\mu \mathrm{PD} 7554 / 64: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | $\left(V_{D D}=\underset{\substack{2.5-3.3) \\ \text { Limits }}}{ } 7554\right. \text { only }$ |  |  | $\begin{gathered} \left(V_{D D}=2.7 \text { to } 6.0 \text { V) } 7554 / 64\right. \\ \text { Limits } \end{gathered}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| System clock osc. frequency (1) | ${ }^{\text {f }} \mathrm{CC}$ | 140 | 180 | 220 |  |  |  | kHz | $\mathrm{R}=150 \mathrm{k} \Omega \pm 2 \%$ |
| System clock osc. frequency (1) | $\mathrm{f}_{\mathrm{CC}}$ |  |  |  | 400 | 500 | 600 | kHz | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} ; \mathrm{R}=56 \\ & \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| System clock osc. frequency (1) | $\mathrm{f}_{\mathrm{C}}$ |  |  |  | 200 | 350 | 300 | kHz | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \pm 10 \% ; \mathrm{R} \\ & =100 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| System clock osc. frequency, CL1, CL2 | ${ }^{\text {f }} \mathrm{C}$ | 140 | 175 | 240 |  |  |  | kHz | $\begin{aligned} & V_{D D}=2.5 \vee R=150 \\ & k \Omega \pm 2 \% ; 50 \% \text { duty } \end{aligned}$ |
| External clock frequency, CL1 | $\mathrm{f}_{\mathrm{C}}$ | 10 |  | 250 |  |  |  | kHz |  |
| External clock frequency, CL1 | $\mathrm{f}_{\mathrm{C}}$ |  |  |  | 10 |  | 710 | kHz | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} ; \\ & 50 \% \text { duty } \end{aligned}$ |
| External clock frequency, CL1 | ${ }_{\mathrm{f}}^{6}$ |  |  |  | 10 |  | 350 | kHz | $\begin{aligned} & V_{D D}=2.7 \mathrm{~V} ; 50 \% \\ & \text { duty } \end{aligned}$ |

## AC Characteristics (cont)

$\mu$ PD7554 only: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.3 V , GND $=0 \mathrm{~V}$
$\mu \mathrm{PD} 7554 / 64: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$


## AC Characteristics (cont)

$\mu \mathrm{PD} 7554$ only: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ $\mu \mathrm{PD} 7554 / 64: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | $\left(\mathrm{V}_{\mathrm{DD}}=\begin{array}{c} 2.5-3.3) \\ \text { Limits } \end{array}\right.$ |  |  | $\begin{gathered} \left(V_{D D}=2.7 \text { to } 6.0 \mathrm{~V}\right) 7554 / 64 \\ \text { Limits } \end{gathered}$ |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SCK pulse width | $\mathrm{t}_{\mathrm{KL}}$ |  |  |  | 2.85 |  |  | $\mu \mathrm{S}$ | Output; $\mathrm{V}_{\text {DD }}=2.7 \mathrm{~V}$ |
| SI setup time to $\overline{\mathrm{SCK}} \uparrow$ | $\mathrm{t}_{\text {SIK }}$ | 0.3 |  |  | 0.1 |  |  | $\mu \mathrm{s}$ |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\text {KSi }}$ | 0.3 |  |  | 0.1 |  |  | $\mu \mathrm{s}$ |  |
| SO output delay time after $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {t }} \mathrm{SO}$ |  |  | 2.0 |  |  |  | $\mu \mathrm{S}$ | $\mathrm{C}_{\text {OUT }}=100 \mathrm{pF}$ max. |
| SO output delay time after SCK $\uparrow$ | $\mathrm{t}_{\mathrm{KSO}}$ |  |  |  |  |  | 0.85 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} ; \\ & \mathrm{C}_{\text {OUT }}=100 \mathrm{pF} \text { max. } \end{aligned}$ |
| SO output delay time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KSO}}$ |  |  |  |  |  | 1.2 | $\mu \mathrm{S}$ | $\begin{aligned} & \mathrm{V}_{\text {DD }}=2.7 \mathrm{~V} ; \\ & \mathrm{C}_{\text {OUT }}=100 \mathrm{pF} \text { max. } \end{aligned}$ |
| (1) $\mu$ PD7554 only <br> (2) $\mu$ PD7564 only |  |  |  |  |  |  |  |  |  |

## Timing Waveforms

## Clocks



## External Interrupt



Reset


Data Retention Mode $\mu$ PD7554


83-002612A
Data Retention Mode $\mu$ PD7564


Serial Interface


## Description

The $\mu$ PD7556 and $\mu$ PD7566 are low-end versions of $\mu$ PD7500 series products. These microcomputers incorporate a 4 -bit comparator input and are useful as slave CPUs to high-end $\mu$ PD7500 series or 8 -bit $\mu$ COM-87 series products.

The $\mu$ PD7556/66 has output ports that can directly drive triacs and LEDs. Also, various mask-optional I/O circuits can be configured for a wide selection of outputs allowing a reduction of external circuitry in your design. There are two testable interrupts.

The $\mu$ PD7556 and $\mu$ PD7566 differ only in their clock circuitry. The $\mu$ PD7556 uses an external resistor with an internal capacitor for an RC oscillator clock, where the $\mu$ PD7566 uses a ceramic oscillator as a clock. These microcomputers are ideally suited to control devices such as air conditioners, microwave ovens, refrigerators, rice cookers, and audio equipment.

## Features

45 instructions (subset of $\mu$ PD7500 set B)Instruction cycle:-External clock: $\quad 2.86 \mu \mathrm{~s} / 700 \mathrm{kHz}, 5 \mathrm{~V}$
-RC oscillator ( $\mu$ PD7556): $\quad 4 \mu \mathrm{~S} / 500 \mathrm{kHz}, 5 \mathrm{~V}$
-Ceramic oscillator ( $\mu$ PD7566): $\quad 3 \mu \mathrm{~S} / 660 \mathrm{kHz}, 5 \mathrm{~V}$

- Program memory (ROM) of $1024 \times 8$ bits
$\square$ Data memory (RAM) of $64 \times 4$ bits
$\square$-bit timer/event counterI/O lines:
- $\mu$ PD7556: 20
- $\mu$ PD7566: 19
$\square$ Data memory retention at low supply voltage
$\square$ Standby (STOP/HALT) functions
$\square$ CMOS technology
$\square$ Low power consumptionSingle power supply ( 2.5 V to $6.0 \mathrm{~V} \mu \mathrm{PD} 7556$ )
(2.7V to $6.0 \mathrm{~V} \mu \mathrm{PD} 7566$ )


## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1,2 | $\begin{aligned} & \mathrm{PO}_{0} / \mathrm{INT}_{0} \\ & \mathrm{PO}_{1} / \mathrm{V}_{\mathrm{REF}} \end{aligned}$ | 2-bit input port 0 / testable input pin/ comparator reference voltage input pin |
| 3-6 | $\mathrm{P}_{1} / \mathrm{ClN}_{0}$ <br> $\mathrm{Pl}_{1} / \mathrm{ClN}_{1}$ <br> $\mathrm{Pi}_{2} / \mathrm{ClN}_{2}$ <br> $\mathrm{P}_{3} / \mathrm{ClN}_{3}$ | 4-bit input port 1/4-bit comparator inputs |
| $\begin{aligned} & \overline{7-9}, \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{P} 8_{0}-\mathrm{P} 8_{2}, \\ & \mathrm{P} 8_{3} / \mathrm{CL} 2 \end{aligned}$ | 3 -bit output port 8 (7566), 3- (4-) bit output port $8 /$ connection for RC oscillator (7556)/Ceramic resonator (7566) |
| 11 | CL1 | Connection for ceramic resonator / RC oscillator |
| 12 | $V_{D D}$ | +5 V power supply |
| 13 | RESET | Reset input pin |
| 14-17 | $\mathrm{P10}_{1}-\mathrm{P10}_{3}$ | 4-bit 1/0 port 10 |
| 18-21 | $\mathrm{Pr10}_{0}-\mathrm{Pl1}_{3}$ | 4-bit 1/0 port 11 |
| 22-23 | $\mathrm{P9}_{0}-\mathrm{Pg}_{1}$ | 2-bit output port 9 |
| 24 | GND | Ground |

## Ordering Information

| Part Number | Package Type |
| :--- | :---: |
| $\mu$ PD7556CS | 24-pin plastic shrink DIP |
| $\mu$ PD7566CS | 24-pin plastic shrink DIP |
| $\mu$ PD7556G | 24-pin plastic S0 |
| $\mu$ PD7566G | 24-pin plastic SO |

## Pin Functions

## $\mathrm{PO}_{0} /$ INTO, $\mathrm{PO}_{1} / \mathrm{V}_{\text {REF }}$ <br> (Port 0/count clock input/comparator reference voltage input)

2-bit input port 0/count clock input/comparator reference voltage input. INT0 is an edge-sensitive testable input pin that detects a signal at the rising edge. $V_{\text {REF }}$ is the comparator reference voltage input pin. A mask option specifies whether this pin is used as $\mathrm{PO}_{1}$ or $\mathrm{V}_{\text {REF }}$. $\mathrm{PO}_{0} /$ INTO is unused; connect it to ground. If $\mathrm{PO}_{1} / \mathrm{V}_{\text {REF }}$ is unused, connect it to ground or $V_{D D}$. The port is in the input state at reset.

## $\mathrm{P1}_{0} / \mathrm{CIN}_{0}-\mathrm{P1}_{3} / \mathrm{ClN}_{3}$ (Port 1/comparator inputs)

4 -bit input port $1 /$ comparator inputs. A mask option specifies whether these pins are used as digital inputs (Port 1) or as comparator inputs ( $\mathrm{ClN}_{0}-\mathrm{ClN}_{3}$ ). If any of $\mathrm{P}_{1}-\mathrm{Pl}_{3}$ pins are unused, connect them to ground or $V_{D D}$. The port is in the input state at reset.

## P80-P82, $\mathbf{P 8}_{3} / \mathrm{CL} 2$ (Port 8/clock input 2)

4 -bit output port 8 . This port sinks 15 mA and can interface to 12 V . On the $\mu$ PD7556, the port function of $\mathrm{P8}_{3} /$ CL2 is specified by mask option. $\mathrm{P}_{3}$ is a normal output port on the $\mu$ PD7556. On the $\mu$ PD7556, CL2 is one of the pins to which a resistor for RC oscillation is connected. On the $\mu \mathrm{PD} 7566, \mathrm{CL} 2$ is one of the pins to which a ceramic resonator is connected. If any of $\mathrm{P}_{0}-\mathrm{P} 8_{2}$ pins are unused, leave them open. The port is in the high impedance state at reset.

## CL1 (Clock input 1)

On the $\mu$ PD7556, CL1 is one of the two pins to which a resistor for RC oscillation is connected. On the $\mu$ PD7566, CL1 is one of the two pins to which a ceramic resonator is connected.

## $V_{D D}$ (Power supply)

Positive power supply.

## RESET (Reset)

System reset input pin (active high). This pin can be internally connected to a pull-down resistor if specified by mask option.

## $\mathrm{P} 100^{-}-\mathrm{P1O}_{3}$ (Port 10)

4-bit I/O port. This port sinks 10 mA and can interface to 12 V . If any of these pins are unused, connect them to ground or $V_{D D}$ in the input state, or leave open in the output state. The port is in the high impedance or highlevel output state at reset.

## P110-P113 (Port 11)

4-bit I/O port. This port sinks 10 mA and can interface to 12 V . If any of these pins are unused, connect them to ground or $V_{D D}$ in the input state, or leave open in the output state. The port is in the high impedance or highlevel output state at reset.

## P90-P91 (Port 9)

2-bit output port. This port sinks 15 mA and can interface to 12 V . If either of these pins is unused, leave it open. The port is in the high impedance state at reset.

## GND (Ground)

Ground.

## Block Diagram



## Absolute Maximum Ratings

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +7 V |
| :---: | :---: |
| Input voltage, ports other than 10 \& 11, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input voltage, ports 10, 11, $V_{1}(1)$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input voltage, ports 10, 11, $\mathrm{V}_{1}(2)$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+13 \mathrm{~V}$ |
| Output voltage, ports other than $8,10 \& 11, \mathrm{~V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, ports $8,10,11, \mathrm{~V}_{0}(1)$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, ports 8, 10, 11, $\mathrm{V}_{0}$ (2) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+13 \mathrm{~V}$ |
| Output current high, one pin, $\mathrm{IOH}^{\mathrm{OH}}$ | $-5 \mathrm{~mA}$ |
| Output current high, all output ports total, $\mathrm{I}_{\mathrm{OH}}$ | -15mA |
| Output current low, ports 10, 11, 10L | 15 mA |
| Output current low, ports 8, 9, lol | 30 mA |
| Output current low, all ports total, $\mathrm{I}_{0 \mathrm{~L}}$ | 100 mA |
| Operating temperature, TOPT $^{\text {a }}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation, $\mathrm{P}_{\mathrm{D}}$ | $480 \mathrm{~mW}\left(\mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\right)$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Note:

(1) CMOS push pull or N-channel open drain + pull up resistor I/O
(2) N -channel open drain $1 / \mathrm{O}$

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$, Unmeasured pins returned to GND

| Paramoter | Symbol | Lumits |  |  | Unit | Tost Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 15 | pF | $\mathrm{PO}_{0}-\mathrm{PO}_{1} ;$ $\mathrm{Pl}_{0}-\mathrm{Pl}_{3}$, $\mathrm{ClN}_{0}-\mathrm{ClN}_{3}$ |
| Output capacitance | COUT |  |  | 35 | pF | Ports 8, 9 |
| $1 / 0$ <br> capacitance | $\mathrm{C}_{1 / 0}$ |  |  | 35 | pF | Ports 10, 11 |

## DC Characteristics

$\mu$ PD7556: $\mathrm{T}_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ $\mu \mathrm{PD} 7556 / \mu \mathrm{PD} 7566: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | LImits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} T_{A}=10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ V_{D D}=+2.5 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \\ \mu P D 7556 \end{gathered}$ |  |  | $\begin{aligned} & T_{A}=10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & V_{D D}=+2.7 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ & \mu \mathrm{PD} 7566 / \mu \mathrm{PD7556} \end{aligned}$ |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| input voltage low | $\mathrm{V}_{\text {IL1 }}$ | 0 |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | 0 |  | $0.3 \mathrm{~V}_{\text {D }}$ | V | Except CL1 |
|  | $\mathrm{V}_{\mathrm{IL} 2}$ | 0 |  | 0.3 | 0 |  | 0.5 | V | CL1 |
| Input voltage, high | $\mathrm{V}_{\text {HH1 }}$ | $0.8 \mathrm{~V}_{\text {D }}$ |  | $V_{D D}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except CL1 |
|  | $\mathrm{V}^{\text {H2 }}$ | $\mathrm{V}_{\mathrm{DD}}-0.3$ |  | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $V_{D D}$ | V | CL1 |
|  | $\mathrm{V}_{\text {H33 }}$ | $0.5 \mathrm{~V}_{\mathrm{DD}}$ |  | 12(1) | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | 12(1) | V | Ports 10, 11 |
|  | $\mathrm{V}_{\text {HDR }}$ | $0.7 \mathrm{~V}_{\text {DDDR }}$ |  | $\mathrm{V}_{\text {DDDR }}+0.2$ | $0.9 \mathrm{~V}_{\text {DDDR }}$ |  | $\mathrm{V}_{\text {DDDR }}+0.2$ | V | RESET; data retention |
| Output voltage low | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.5 |  |  |  | V | Ports 10, 11; $\mathrm{I}_{0 \mathrm{~L}}=350 \mu \mathrm{~A}$ |
|  |  |  |  |  |  |  | 0.4 | V | $\begin{aligned} & \text { Ports } 10,11 ; \\ & V_{D D}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V}, \\ & l_{0 L}=1.6 \mathrm{~mA} \end{aligned}$ |
|  |  |  |  |  | * |  | 2.0 | V | $\begin{aligned} & \text { Ports } 10,11 ; \\ & V_{D D}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V}, \\ & \mathrm{O}_{\mathrm{OL}}=10 \mathrm{~mA} \end{aligned}$ |
|  |  |  |  |  |  |  | 0.5 |  | Ports 10, 11; $V_{D D}=2.7 \mathrm{~V},$ $V_{O L}=400 \mu \mathrm{~A}$ |
|  |  |  |  | 0.5 |  |  |  | V | Ports 8, 9; $\mathrm{I}_{\mathrm{OL}}=500 \mu \mathrm{~A}$ |
|  |  |  |  |  |  |  | 2.0 | V | $\begin{aligned} & \text { Ports } 8,9 ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \\ & \text { to } 6.0 \mathrm{~V}, \mathrm{I}_{0 \mathrm{~L}}=15 \mathrm{~mA} \end{aligned}$ |
|  |  |  |  |  |  |  | 0.5 | V | Ports 8, 9; $V_{D D}=2.7 \mathrm{~V}$ $\mathrm{I}_{0 \mathrm{~L}}=600 \mu \mathrm{~A}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  |  |  |  |  | V | Ports 8-11; $\mathrm{I}_{\mathrm{OH}}=-80 \mu \mathrm{~A}$ |
|  |  |  |  |  | $V_{D D}-2.0$ |  |  | V | $\begin{aligned} & \text { Ports 8-11; } \\ & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V}, \\ & \mathrm{IOH}^{2}=1 \mathrm{~mA} \\ & \hline \end{aligned}$ |
|  |  |  |  |  | $V_{D D}-1.0$ |  |  | V | $\begin{aligned} & \text { Ports 8-11; } \\ & V_{D D}=2.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A} \end{aligned}$ |
| Supply voltage, data retention mode | $\mathrm{V}_{\text {DDDR }}$ | 2.0 |  |  | 2.0 |  |  | V |  |
| Input leakage current | lıII | -3 |  | 3 | ${ }^{-3}$ |  | 3 | $\mu \mathrm{A}$ | Except CL1; $0 V \leqslant V_{1} \leqslant V_{D D}$ |
|  | LL12 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{CL1} ; 0 \mathrm{~V} \leqslant \mathrm{~V}_{1} \leqslant \mathrm{~V}_{\mathrm{DD}}$ |
|  | $\mathrm{LL}_{13}$ |  |  | 10(1) |  |  | 10(1) | $\mu \mathrm{A}$ | Ports 10,$11 ; V_{0}=12 \mathrm{~V}$ |
| Output leakage current | $\underline{L 101}$ | -3 |  | 3 | -3 |  | 3 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{0} \leqslant \mathrm{~V}_{\mathrm{DD}}$ |
|  | L02 |  |  | 10(1) |  |  | 10(1) | $\mu \mathrm{A}$ | Ports 8-11; $V_{0}=12 \mathrm{~V}$ |

$\mu$ PD7556/66

## DC Characteristics (cont)

$\mu$ PD7556: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$
$\mu \mathrm{PD} 7556 / \mu \mathrm{PD} 7566: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ \mathrm{~V}_{D D}=+2.5 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \\ \mu \mathrm{PD} 7556 \end{gathered}$ |  |  | $\begin{aligned} & T_{A}=10^{\circ} \mathrm{C} 10+70^{\circ} \mathrm{C}, \\ & V_{D D}=+2.7 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ & \mu \mathrm{PD} 7566 / \mu \mathrm{PD7556} \end{aligned}$ |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Supply current, normal operation | $\mathrm{I}_{\text {D11 }}$ |  | 55 | 180 |  |  |  | $\mu \mathrm{A}$ | $\begin{aligned} & \text { R oscillation; } \\ & V_{D D}=3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \\ & \mathrm{R}=150 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
|  |  |  | 40 | 150 |  |  |  | $\mu \mathrm{A}$ | R oscillation; <br> $V_{D D}=2.5 \mathrm{~V}$, <br> $\mathrm{R}=150 \mathrm{k} \Omega \pm 2 \%$ |
|  |  |  |  |  |  | 650 | 2200 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Ceramic oscillation; } \\ & V_{D D}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{CC}}=700 \mathrm{kHz} \\ & \hline \end{aligned}$ |
|  |  |  |  |  |  | 120 | 360 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Ceramic oscillation; } \\ & V_{D D}=3 \mathrm{~V} \pm 10 \%, \\ & f_{\mathrm{CC}}=300 \mathrm{kHz} \\ & \hline \end{aligned}$ |
|  |  |  |  |  |  | 270 | 900 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { R oscillation; } \\ & V_{D D}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \\ & R=56 \mathrm{k} \pm 2 \% \end{aligned}$ |
|  |  |  |  |  |  | 80 | 240 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { R oscillation; } \\ & V_{D D}=3 \mathrm{~V} \pm 10 \%, \\ & R=100 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| Supply current, HALT mode | ${ }^{\text {DD2 }}$ |  | 25 | 80 |  |  |  | $\mu \mathrm{A}$ | $\begin{aligned} & \text { R oscillation; } \\ & V_{D D}=3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \\ & R=150 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
|  |  |  | 18 | 60 |  |  |  | $\mu \mathrm{A}$ | $\begin{aligned} & \text { R oscillation; } \\ & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \\ & \mathrm{R}=150 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
|  |  |  |  |  |  | 450 | 1500 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Ceramic oscillation; } \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{CC}}=700 \mathrm{kHz} \end{aligned}$ |
|  |  |  |  |  |  | 65 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Ceramic oscillation; } \\ & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\mathrm{CC}}=300 \mathrm{kHz} \\ & \hline \end{aligned}$ |
|  |  |  |  |  |  | 120 | 400 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { R oscillation; } \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \\ & \mathrm{R}=56 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
|  |  |  |  |  |  | 35 | 110 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { R oscillation; } \\ & V_{D D}=3 \mathrm{~V} \pm 10 \%, \\ & R=100 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| Supply current, STOP mode | $I_{\text {DD3 }}$ |  | 0.1 | 5 |  |  |  | $\mu \mathrm{A}$ |  |
|  |  |  |  |  |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |
|  |  |  |  |  |  | 0.1 | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |
| Supply current, data retention mode | IDDDR |  | 0.1 | 5 |  | 0.1 | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |
| Pull-up / down resistance | RP1 | 23.5 | 47 | 70.5 | 23.5 | 47 | 70.5 | k $\Omega$ | Port 0, RESET, Port 1 |
| Pull-up resistance | RP2 | 7.5 | 15 | 22.5 | 7.5 | 15. | 22.5 | k $\Omega$ | Ports 8-11 |

Note:
(1) N -channel open-drain I/O ports.

## Comparator

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Condifions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD7556 |  |  | $\mu$ PD7566 |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Input voltage range | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CIN}} / \\ & \mathrm{V}_{\mathrm{REF}} \end{aligned}$ | 0 |  | $V_{D D}$ | 0 |  | $V_{\text {DD }}$ | V | All comparators |
| Response time | TCOMP | 2 |  | 4 | 2 |  | 4 | MC(1) | Ail comparators |
| Input voltage resolution | $\triangle \mathrm{V}_{\mathrm{CIN}}$ |  |  | 100 |  |  | 100 | mV | All comparators |
|  |  |  | 10 | 50 |  | 10 | 50 | mV | All comparators; $V_{D D}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |
| Input leakage current | $\begin{aligned} & I_{\text {CIN }} / \\ & \text { I REF }^{2} \end{aligned}$ | -3 |  | 3 | -3 |  | 3 | $\mu \mathrm{A}$ | All comparators |
| $V_{\text {REF }}$ bias resistance (R1, R2) | BIAS |  | 100 |  |  | 100 |  | k $\Omega$ | (R1=R2) typically |
| Comparator circuit current | IDDCMP |  | 50 |  |  | 50 |  | $\mu \mathrm{A}$ | Comparator; $V_{D D}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |

## Note:

(1) Machine cycle.

## AC Characteristics

$\mu \mathrm{PD} 7556: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$
$\mu \mathrm{PD} 7556 / \mu \mathrm{PD} 7566: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{DD}}=+2.5 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \\ \mu \mathrm{PD7556} \end{gathered}$ |  |  | $\begin{aligned} & T_{A}=10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ & \mu \mathrm{PD} 7566 / \mu \mathrm{PD} 7556 \end{aligned}$ |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| System clock oscillator frequency | ${ }^{\text {f }} \mathrm{C}$ | 140 | 180 | 220 |  |  |  | kHz | $\mathrm{R}=150 \mathrm{k} \Omega \pm 2 \%$ |
|  |  |  |  |  | 400 | 500 | 600 | kHz | $\begin{aligned} & V_{D D}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ & \mathrm{R}=56 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
|  |  |  |  |  | 200 | 250 | 300 | kHz | $\begin{aligned} & V_{D D}=3 \mathrm{~V} \pm 10 \%, \\ & R=100 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
|  |  | 140 | 175 | 210 |  |  |  | kHz | $\begin{aligned} & \mathrm{CL1}, \mathrm{CL2} ; \\ & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} ; \\ & \mathrm{R}=150 \mathrm{k} \Omega \pm 2 \% \end{aligned}$ |
| External clock frequency | ${ }^{\text {f }}$ | 10 |  | 250 |  |  |  | kHz | CL1; $50 \%$ duty |
|  |  |  |  |  | 10 |  | 710 | kHz | $C L 1 ; V_{D D}=4.5 \mathrm{~V}$ to <br> $6.0 \mathrm{~V} ; 50 \%$ duty |
|  |  |  |  |  | 10 |  | 350 | kHz | $\begin{aligned} & \mathrm{CLI} ; \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text {; } \\ & 50 \% \text { duty } \end{aligned}$ |
| System clock rise time | ${ }^{\text {t }}$ CR |  |  | 200 |  |  | 200 | ns | CL1 |
| System clock fall time | ${ }_{\text {t }}^{\text {cF }}$ |  |  | 200 |  |  | 200 | ns | CL1 |
| System clock pulse width, low | ${ }_{\text {t }}$ L | 2 |  | 50 |  |  |  | $\mu \mathrm{S}$ | . |
|  |  |  |  |  | 1.45 |  | 50 | $\mu \mathrm{s}$ | $C L 1 ; V_{\text {DD }}=2.7 \mathrm{~V}$ |
| System clock pulse width, high | $\mathrm{t}_{\mathrm{CH}}$ | 2 |  | 50 |  |  |  | $\mu \mathrm{S}$ |  |
|  |  |  |  |  | 0.7 |  | 50 | $\mu \mathrm{s}$ | $\begin{aligned} & C L 1 ; V_{D D}=4.5 \mathrm{~V} \text { to } \\ & 6.0 \mathrm{~V} \end{aligned}$ |
|  | ${ }_{\text {f }} \mathrm{C}$ | 290 | 700 | 710 |  |  |  | kHz | $V_{D D}=4.5$ to 6.0 V |
|  |  | 290 | 500 | 510 |  |  |  | kHz | $V_{D D}=4.0$ to 6.0 V |
|  |  | 290 | 400 | 410 |  |  |  | kHz | $V_{D D}=3.5$ to 6.0 V |
|  |  | 290 | 300 | 310 |  |  |  | kHz | $V_{D D}=2.7$ to 6.0 V |

## AC Characteristics (cont)

$\mu$ PD7556: $\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$
$\mu \mathrm{PD} 7556 / \mu \mathrm{PD} 7566: \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  |  |  | Unit | Test Condifions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} T_{A}=10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{DD}}=+2.5 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \\ \mu \mathrm{PD} 7556 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ & \mu \mathrm{PD} 7566 / \mu \mathrm{PD7556} \end{aligned}$ |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Oscillator setup | tos | 20 |  |  |  |  |  | $\mu \mathrm{S}$ | Oscillator stabilization time after $V_{D D}=4.5 \mathrm{~V}$ |
| External clock frequency $\left(\mathrm{PO}_{0}\right)$ | ${ }_{\text {fpo }}$ | 0 |  | 250 |  |  |  | kHz | 50\% duty |
|  |  |  |  |  | 0 |  | 710 | kHz | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} ; \\ & 50 \% \text { duty } \end{aligned}$ |
|  |  |  |  |  | 0 |  | 350 | kHz | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; 50 \%$ duty |
| $\mathrm{PO}_{0}$ rise time | ${ }^{\text {t CRPO }}$ |  |  | 200 |  |  | 200 | ns |  |
| $\mathrm{PO}_{0}$ fall time | $\mathrm{t}_{\text {CFPO }}$ |  |  | 200 |  |  | 200 | ns |  |
| $\mathrm{PO}_{0}$ pulse width, low | ${ }_{\text {tpool }}$ | 2 |  |  |  |  |  | $\mu \mathrm{s}$ |  |
|  |  |  |  |  | 1.45 |  |  | $\mu \mathrm{S}$ | $V_{D D}=2.7 \mathrm{~V}$ |
| $\mathrm{PO}_{0}$ pulse width, high | ${ }_{\text {tpooh }}$ | 2 |  |  |  |  |  | $\mu \mathrm{s}$ |  |
|  |  |  |  |  | 0.7 |  |  | $\mu \mathrm{s}$ | $V_{D D}=4.5 \mathrm{~V}$ to 6.0 V |
| INTO low time | $\mathrm{t}_{10 \mathrm{~L}}$ | 30 |  |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| INTO high time | $\mathrm{t}_{\mathrm{IO}} \mathrm{H}$ | 30 |  |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET low time | $\mathrm{t}_{\text {RSL }}$ | 30 |  |  | 10 |  |  | $\mu \mathrm{s}$ |  |
| RESET high time | $t_{\text {RSH }}$ | 30 |  |  | 10 |  |  | $\mu \mathrm{S}$ |  |
| RESET setup time | ${ }_{\text {tsRS }}$ | 0 |  |  | 0 |  |  | $\mu \mathrm{S}$ |  |
| RESET hold time | $\mathrm{t}_{\text {HRS }}$ | 0 |  |  | 0 |  |  | $\mu \mathrm{S}$ |  |

## Timing Waveforms

## Clocks


 83-002609A

## Data Retention Mode - $\mu$ PD7566



## External Interrupt



Reset


Data Retention Mode - $\mu$ PD7556


## Pin Mask Options

Table 1 shows the mask options for all the port pins and the RESET pin. You may select these options in bit units.

Table 1. Pin Mask Options

| Pin | Options |  |
| :---: | :---: | :---: |
| $\mathrm{PO}_{0}$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | No connection to internal resistor Connected to internal pull-up resistor Connected to internal pull-down resistor |
| $\mathrm{PO}_{1} / \mathrm{V}_{\text {REF }}$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 1 \\ & 2 \end{aligned}$ | No connection to internal resistor Connected to internal pull-up resistor Connected to internal pull-down resistor Used as $V_{\text {REF }}$ pin <br> A bias of $V_{D D} / 2$ internally applied to $V_{\text {REF }}$ pin Bias not applied |
| $\begin{aligned} & \mathrm{P1}_{0} / \mathrm{CIN}_{0^{-}} \\ & \mathrm{P1}_{3} / \mathrm{CIN}_{3} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | No connection to internal resistor Connected to internal pull-up resistor Connected to internal pull-down resistor Used as comparator input pins |
| $\begin{aligned} & P 8_{0}-P 8_{2} \\ & P 9_{0}-P 9_{1} \end{aligned}$ | 1 2 | CMOS (push-pull) output N -channel open-drain output |
| $\mathrm{P}_{3}-\mathrm{CL}_{2}(7556)$ option one | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Used as P83 Used as CL2 |
| $\mathrm{P}_{3}-\mathrm{CL}_{2}(7556)$ option two | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | CMOS push-pull N -channel open-drain |
| $\begin{aligned} & \mathrm{P} 100^{0}-\mathrm{P} 10_{3} \\ & \mathrm{P} 11_{0}-\mathrm{P} 11_{3} \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | N -channel open-drain input/output CMOS (push-pull) input /output N -channel open-drain input/output with internal pull-up resistor |
| RESET | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Connected to internal pull-down resistor Not connected to internal pull-down resistor |

## I/O Pin Configurations

Figure 1. Type 1 Input Cell (part of Type 2)


Figure 2. Type 2 Schmitt-triggered Input: $\mathrm{P1}_{0}-\mathrm{P1}_{3} / \mathrm{CIN}_{0}-\mathrm{ClN}_{3}$


Figure 3. Type 3 Input Cell: $\mathrm{PO}_{1} / \mathrm{V}_{\text {REF }}$


Figure 4. Type 4 Output Cell: P80-P83, P90-P91


Figure 5. Type 5 I/O Cell: $\mathrm{P}_{10} 0_{0}-\mathrm{P10}_{3}$, P110-P113


Figure 6. Type 6 Schmitt-triggered Input: POO/INTO


## Program Memory

The $\mu$ PD7556/66 has a mask-programmable ROM with a capacity of 1024 words by 8 bits for program storage or table data. It is addressed by the program counter. The reset start address is 000 H . Figure 7 shows the program memory map.

## General Purpose Registers

Two registers, H (2-bit) and L (4-bit), are provided as general purpose registers. Each register can be individually manipulated. The two registers also form pair register $\mathrm{HL} ; \mathrm{H}$ being the high register and L being the low one. The HL register is a data pointer to address data memory. Figure 8 shows the configuration of the general purpose registers.

The L register also specifies an I/O port or mode register when an I/O instruction (IPL or OPL) is executed. It also specifies the bits of a port when the SPBL or RPBL instruction is executed.

Figure 7. Program Memory Map

| (0) 000 H | RESET Start |
| :--- | :--- | :--- |
|  |  |
| (1023) 3FFH |  |

Figure 8. Configuration of General Purpose Registers


## Data Memory

The data memory is static RAM with a capacity of 64 words by 4 bits. Part of this memory is used as the stack area. The data memory is also used in 8-bit data processing when paired with the accumulator. Figure 9 shows the data memory map.
Data memory can be addressed directly, with the immediate data from an instruction; indirectly, with the contents of HL (including autoincrement and autodecrement); and indirectly by the contents of the stack pointer.

You may use any area of the data memory as the stack. The boundary of the stack is determined by how the TAMSP instruction initializes the stack pointer. Once the boundary is set, a call or return instruction automatically accesses the stack.
When a call instruction is executed, the contents of the program counter and the program status word (PSW) are stored to the stack in the sequence shown in figure 10.

When a return instruction is executed, the contents of the program counter are automatically restored, but the PSW is not. The contents of data memory can be retained with a low supply voltage during STOP mode.

## Accumulator

The accumulator is a 4-bit register used in arithmetic operations. The accumulator can process 8 -bit data when paired with the data memory addressed by HL. Figure 11 shows the configuration of the accumulator.

Figure 9. Data Memory Map

|  | (0) $\mathbf{0 O H}$ <br> 64 words $\times 4$ bits <br> (63) 3 FH |
| :---: | :---: |
|  | 83-002594A |

Figure 10. Call Instruction Storage to Stack


Figure 11. Configuration of the Accumulator


## Arithmetic Logic Unit

The arithmetic logic unit (ALU) is a 4-bit arithmetic circuit that performs operations such as binary addition, logical operation, increment, decrement, comparison, and bit processing.

## Program Status Word

The program status word (PSW) consists of two skip flags (SK0 and SK1), a carry flag (C), and bit 1, which is always zero. Figure 12 shows the configuration of the PSW.
The contents of the PSW are stored to the stack when a call instruction is executed, but are not restored from the stack by the return instruction.

The skip flags retain the following skip conditions: string effect by LAI or LHLI instruction, and skip condition satisfied by an instruction other than a string-effect instruction. The skip flag is set or reset in accordance with the instruction executed.

The carry flag is set to 1 if an addition instruction (ACSC) generates a carry from bit 3 of the ALU. If no carry is generated, the flag is reset to zero. The SC instruction sets the carry flag and the RC instruction resets it.

When a RESET is input, the SK1 and SK0 flags are cleared to zero and the contents of the carry flag are undefined.

Figure 12. Configuration of the Program Status Word

| 3 | 2 | 1 | 0 |  |
| :--- | :---: | :---: | :---: | :---: |
| $S K_{1}$ | $S K_{0}$ | 0 | $C$ | PSW |
|  |  |  |  |  |

## System Clock Generator

The system clock generator consists of a RC oscillator (7556) a ceramic resonator (7566), a ${ }^{1 / 2}$ frequency divider, standby modes (STOP/HALT), and control circuit. Figure 13 is a circuit diagram of the system clock generator for the $\mu$ PD7556.

In the $\mu$ PD7556, the RC oscillator operates with a single external resistor connected across CL1 and CL2 (the capacitor $C$ is incorporated). When the RC oscillator is not used, external clock pulses can be input via the CL1 pin. In this case, the RC oscillator functions as an inverting buffer. The output from the RC oscillator serves as the system clock (CL) which is then divided by two and used as the CPU clock ( $\phi$ ).

The standby mode control circuit is made up of a STOP flip-flop and a HALT flip-flop. The STOP instruction sets the STOP flip-flop and stops the system clock supply. This flip-flop also stops the RC oscillator. The STOP flip-flop is reset by the standby release signal that becomes active when one of the test request flags is set or at the falling edge of the RESET signal. When the STOP flip-flop is reset, the RC oscillator resumes operation and supplies the system clock.

The HALT instruction sets the HALT flip-flop which disables signals from going to the $1 / 2$ frequency divider that generates the CPU clock. Only the CPU clock stops in HALT mode. The HALT flip-flop is set or reset by the same conditions as the STOP flip-flop.

Figure 14 shows the system clock generator circuit for the $\mu$ PD7566.
On the $\mu$ PD7566, the ceramic oscillator operates with a ceramic resonator connected across CL1 and CL2. The output from the ceramic oscillator is used as the system clock (CL); it is divided by two to produce the CPU clock ( $\phi$ ).
The standby mode control circuit is made up of a STOP flip-flop and a HALT flip-flop. The STOP instruction sets the STOP flip-flop and stops the ceramic oscillation, thus stopping the supply for all clocks. The STOP flip-flop is reset by the RESET signal (high level) and restarts ceramic oscillation. The supply of each clock resumes when RESET goes low.

Figure 13. System Clock Generator for $\mu$ PD7556


Figure 14. System Clock Generator for $\mu$ PD7566


The HALT instruction sets the HALT flip-flop which disables signals from going to the $1 / 2$ frequency divider that generates the CPU clock. Only the CPU clock stops in HALT mode. The HALT flip-flop is reset by the HALT RELEASE signal (activated by setting at least one test request flag) or the falling edge of RESET, resuming supply of the CPU clock.

The HALT flip-flop is also set when RESET is active (high level). At power-on reset operation, the rising edge of RESET starts ceramic oscillation; however, some time is required to achieve stable oscillation. To prevent the unstable clock from operating the CPU, the HALT flip-flop is set and the CPU clock is stopped while RESET is high. Accordingly, the high-level width of RESET must be more than the required stable time for the ceramic resonator.

## Clock Control Circuit

The clock control circuit consists of a 2 -bit clock mode register (bits CM1 and CM2), prescalers 1, 2, and 3, and a multiplexer. It takes the output of the system clock generator ( CL ) and event pulses $\left(\mathrm{PO}_{0}\right)$. It also selects the clock source and prescaler according to the setting in the clock mode register and supplies the timer/event counter with count pulses. Figure 15 shows the clock control circuit.

Table 2 lists the codes set in the clock mode register by the OPL instruction to specify the count pulse frequency.

Figure 15. Clock Control Circuit


Table 2. Selecting the Count Pulse Frequency

| CM2 | CM1 | Frequency Selected |
| :--- | :--- | :--- |
| 0 | 0 | $\mathrm{CL} / 256$ |
| 0 | 1 | $\mathrm{P} 0_{0}$ |
| 1 | 0 | $\mathrm{CL} / 32$ |
| 1 | 1 | $\mathrm{CL} / 4$ |

When you set the clock mode register with the OPL instruction, clear bit 0 of the accumulator (corresponding to bit CMO of the EVAKIT-7500 or $\mu$ PD7500H during emulation).

## Timer/Event Counter

The timer/event counter is a binary 8 -bit up-counter which is incremented each time a count pulse is input. The TIMER instruction or a RESET signal clears it to 00 H . When an overflow occurs, the counter is reset from FFH to 00 H . Figure 16 shows the inputs and outputs of the counter.

Figure 16. Timer/Event Counter


## Test Control Circuit

The $\mu$ PD7556/66 has two test sources, as shown in table 3.

Table 3. $\mu$ PD7556/66 Test Sources

| Source | Function | Location | Request Flag |
| :--- | :--- | :--- | :--- |
| INTT | Overflow in timer / event counter | Internal | INTT RQF |
| INTO | Test request signal from $\mathrm{PO}_{0}$ pin | External | INTO RQF |

The test control circuit consists of two test request flags (INTT RQF and INTO RQF) set by the two test sources, the SM3 flag which determines whether INTO is enabled, and a test request flag control circuit that checks the contents of each test request flag by executing an SKI instruction and resetting the flags.
The OPL instruction ( $\mathrm{L}=\mathrm{FH}$, corresponding to A 3 ) sets the SM3 flag. INT0 is enabled when SM3 $=1$.
The request flag INTT RQF is set when a timer overflow occurs in the timer event counter. The SKI or TIMER instruction resets it.
Request flag INTO RQF is set at the rising edge of the signal input to the INTO/PO $0_{0}$ pin and the SKI instruction resets it.

The logical sum of the outputs from the test request flags release HALT mode. The mode is released when one or both flags are set. Both flags and SM3 are reset when the RESET signal is input. After reset, signal input to the INTO pin is inhibited as the initial condition.

Figure 17 is a block diagram of the test control circuit.

## Standby Modes

The $\mu$ PD7556/66 has two standby modes to reduce power consumption while the program is in the wait state. The STOP and HALT instructions set these modes.
When the program enters a standby mode, program execution stops and the contents of all registers and data memory immediately before the program entered standby mode are retained. The timer can operate even in HALT mode.
The RESET signal or standby release signal (7556 only) releases STOP mode. HALT mode is released when one or both of the test request flags are set, or when the RESET signal is input. The program cannot enter a standby mode when a test request is being set, even if the STOP or HALT command is executed.
If there is some uncertainty as to the state of the test request flags, execute the SKI instruction to reset them so the program can enter standby mode.

Figure 17. Test Control Circuit Block Diagram


Note (1) Instruction execution

Table 4 compares STOP and HALT modes. The main difference is that STOP mode stops the system clock and HALT does not. Oscillation stops during STOP mode. The power consumed by the oscillator is the difference between the two modes. In STOP mode, data memory can be retained with a lower supply voltage.

Table 4. STOP and HALT Modes

| Mode | CL | $\phi$ | $\mathbf{P O}_{0}$ | CPU | Timer | Released by |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| STOP | x | x | 0 | x | $\Delta$ | RESET input <br> INTT ROF, <br> INTO RQF <br> (7556 only) |
| HALT | o | x | 0 | x | 0 | INTT RQF <br> INTO RQF <br> RESET input |

Note:
$0=$ operates
$\mathrm{x}=$ stops
$\Delta=$ operational depending on clock source

## Power-on Reset Circuit

Figure 18 shows a circuit example of the power-on reset circuit using a resistor and a capacitor. This is the simplest reset control circuit. Figure 19 shows the circuit with a pull-down resistor internally connected to RESET as a mask option.
Figures 20 to 23 show examples of application circuits for the $\mu$ PD7556/66.

Figure 18. Power-on Reset Circuit
(2)

Figure 19. Power-on Reset Circuit with Pull-down Resistor


Figure 20. Refrigerator or Air Conditioner Circuitry


Note: Incase of air conditioner, Heater is changed to Fan Motor.

Figure 21. Rice Cooker Circuitry


Figure 22. Washing Machine Circuitry

83.002607 C

Figure 23. Tape Deck Controller Circuitry


3

Table 5 compares the features of products in this part of the 7500 series devices.

Table 5. Product Comparison

| Item |  | $\mu$ PD7554 | $\mu$ PD7564 | $\mu$ PD7556 | $\mu$ PD7566 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | RC | $4 \mu \mathrm{~S} / 500 \mathrm{kHz}$ |  | $4 \mu \mathrm{~s} / 500 \mathrm{kHz}$ |  |
| cycle/system clock (5V) | External | $2.86 \mu \mathrm{~s} / 700 \mathrm{kHz}$ |  | $2.86 \mu \mathrm{~s} / 700 \mathrm{kHz}$ |  |
|  | Ceramic |  | $3 \mu \mathrm{~s} / 660 \mathrm{kHz}$ |  | $3 \mu \mathrm{~S} / 660 \mathrm{kHz}$ |
| Instruction set |  | 47 | 47 | 45 | 45 |
| ROM |  | $1024 \times 8$ | $1024 \times 8$ | $1024 \times 8$ | $1024 \times 8$ |
| RAM |  | $64 \times 4$ | $64 \times 4$ | $64 \times 4$ | $64 \times 4$ |
| 1/0 port total |  | 16 (max) | 15 | 20 (max) | 19 |
| Port 0 |  | $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ | $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ | $\mathrm{PO}_{0}-\mathrm{PO}_{1}$ | $\mathrm{PO}_{0}-\mathrm{PO}_{1}$ |
| Port 1 |  |  |  | $\mathrm{P1}_{0}-\mathrm{Pl}_{3}$ | $\mathrm{P1}_{0}-\mathrm{Pl}_{3}$ |
| Port 8 |  | $\begin{aligned} & \mathrm{PB}_{0}-\mathrm{P} 8_{2} \\ & \mathrm{P} 8_{2} / \mathrm{CL} 2 \end{aligned}$ | $\mathrm{P8}_{0}-\mathrm{P8} 2$ | $\begin{aligned} & \mathrm{P8}_{0}-\mathrm{P8} 8_{2} \\ & \mathrm{P} 8_{3} / \mathrm{CL} 2 \end{aligned}$ | $\mathrm{P8}_{0}-\mathrm{P} 8_{2}$ |
| Port 9 |  |  |  | $\mathrm{Pg}_{0}-\mathrm{Pg}_{1}$ | $\mathrm{Pg}_{0}-\mathrm{Pg} 1$ |
| Port 10 |  | $\mathrm{P10}_{0}-\mathrm{P10} 3$ | $\mathrm{P10}_{0}-\mathrm{P10} 3$ | $\mathrm{P} 10^{0}-\mathrm{P10} 3$ | $\mathrm{P} 10^{0}-\mathrm{P} 10_{3}$ |
| Port 11 |  | $\mathrm{P} 110^{-} \mathrm{Pl1}_{3}$ | $\mathrm{P} 110^{-}-\mathrm{P} 11_{3}$ | $\mathrm{P} 11^{0}-\mathrm{P} 11_{3}$ | $\mathrm{P} 11^{0}-\mathrm{P} 11_{3}$ |
| Timer / event counter |  | 8-bit | 8-bit | 8-bit | 8-bit |
| Serial interface |  | 8-bit | 8-bit |  |  |
| Comparator |  |  |  | 4-channel | 4-channel |
| Process |  | CMOS | CMOS | CMOS | CMOS |
| Package |  | $20-\mathrm{pin}$ <br> plastic <br> shrink DIP | 20-pin plastic shrink DIP | 24-pin plastic shrink DIP | 24-pin plastic shrink DIP |

## Description

The $\mu$ PD75104, $\mu$ PD75106, and $\mu$ PD75108 are highperformance single-chip CMOS microcomputers that incorporate a CPU, ROM, RAM, I/O ports, vector interrupt functions, serial interface, and timer/event counters.

The devices can manipulate data in 1-, 4-, or 8-bit units. A variety of bit manipulation instructions enhance I/O data control. The devices are especially suitable for controlling VCRs, audio sets, touch-tone telephones, and printers.

## Features

46 instructions

- Bit manipulation instructions
- 8-bit data transfer, comparison, and increment/ decrement instructions
- 1-byte relative branch instructions
- GETI instruction that realizes 2- or 3-byte instructions in 1-byte units
Instruction cycles
- High-speed cycle: $0.95 \mu \mathrm{~s} / 4.19 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
— Low-voltage cycle: $1.91 \mu \mathrm{~s} / 4.19 \mathrm{MHz}, 15.3 \mu \mathrm{~s} /$ 4.19 MHz

Program memory (ROM)
$-\mu$ PD75104: $4096 \times 8$ bits
$-\mu$ PD75106: $6016 \times 8$ bits
$-\mu$ PD75108: $8064 \times 8$ bits
Data memory (RAM)
$-\mu$ PD75104: $320 \times 4$ bits
$-\mu$ PD75106: $320 \times 4$ bits
$-\mu$ PD75108: $512 \times 4$ bits
$\square$ Bit manipulation memory (bit-sequential buffer): 16 bits
Four banks of $8 \times 4$-bit general purpose registers
Accumulators

- Bit accumulator (CY)
- 4-bit accumulator (A)
-8-bit accumulator (XA)
$\square 58$ I/O lines
- High-current output ports that can directly drive LEDs (total of 200 mA for 32 pins)
-12 N -channel, open-drain outputs with 12 V maximum
- Four programmable threshold comparator inputs
- Two external event inputs

Vectored interrupt function capable of multiple interrupts

- Three external vectored interrupts
- Two external test inputs
- Four internal vectored interrupts
$\square$ Two 8-bit timer/event counters
8 -bit serial interface
- Data transfer can start with LSB or MSB
- Two transfer modes (transmit/receive and receive-only)
- Mask option power-on reset circuit
- Crystal or ceramic oscillator
- Standby modes (STOP/HALT)
- CMOS technology
- Low power consumption

Ordering Information

| Parl Number | ROM [Bytes) | PackageType |
| :--- | :---: | :---: |
| $\mu$ PD75104CW | 4096 | 64-pin plastic shrink DIP |
| $\mu$ PD75106CW | 6016 | 64 -pin plastic shrink DIP |
| $\mu$ PD75108CW | 8064 | 64-pin plastic shrink DIP |
| $\mu$ PD75104G-1B | 4096 | 64-pin plastic miniflat |
| $\mu$ PD75106G-1B | 6016 | 64-pin plastic miniflat |
| $\mu$ PD75108G-1B | 8064 | 64 -pin plastic miniflat |

## Pin Configurations

## 64-Pin Shrink DIP



## 64-Pin Miniflat



83-003930B

## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{P}_{3}$ /INT3 <br> $\mathrm{P}_{2} / \mathrm{INT}_{2}$ <br> $\mathrm{P} 1_{1} /$ INT1 <br> P10/INTO | 4-bit input port 1/Edge-triggered vectored interrupts |
| $\begin{aligned} & \text { PTH03- } \\ & \text { PTH00 } \end{aligned}$ | Programmable threshold comparator analog input port |
| Tl0, TI1 | External event input for timer/event counter |
| $\begin{aligned} & \mathrm{P}_{23}, \mathrm{P} 2_{2} / \mathrm{PCL} \\ & \mathrm{P}_{1} / \mathrm{PT} 01, \\ & \mathrm{P}_{0} / \mathrm{PT} 00 \end{aligned}$ | 4-bit I/0 port 2/Clock output terminal/Timer/ event counter output pins |
| $\begin{aligned} & \hline \mathrm{PO}_{3} / \mathrm{SI} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{1} / \overline{\mathrm{SCK}} \\ & \mathrm{PO}_{0} / \text { INT } 4 \end{aligned}$ | 4-bit input port 0/Serial interface/Edge-triggered vectored interrupt |
| $\mathrm{P} 123^{-\mathrm{P}^{2}} 2_{0}$ | 4-bit l/0 port 12 |
| $\mathrm{P} 13^{3}-\mathrm{P} 13_{0}$ | 4-bit 1/0 port 13 |


| Symbol | Function |
| :---: | :---: |
| P143-P140 | 4-bit 1/0 port 14 |
| NC | No connection |
| $V_{\text {DD }}$ | Positive power supply |
| $\mathrm{P3}_{3}-\mathrm{P}_{3}$ | Programmable 4-bit I/0 por.t 3 |
| $\mathrm{P4}_{3}-\mathrm{P}_{4}$ | 4-bit 1/0 port 4 |
| $\mathrm{P5}_{3}-\mathrm{P}_{5}$ | 4-bit 1/0 port 5 |
| RESET | Reset input |
| X2, X1 | Ceramic or crystal system clock oscillator |
| $\mathrm{P}_{6}{ }_{3} \mathrm{P} 6_{0}$ | Programmable 4-bit I/0 port 6 |
| $\mathrm{P7}_{3}-\mathrm{P} 7_{0}$ | 4-bit 1/0 port 7 |
| $\mathrm{P8}_{3}-\mathrm{P}_{8}$ | 4-bit I/0 port 8 |
| $\mathrm{P9}_{3}-\mathrm{Pg}_{0}$ | 4-bit 1/0 port 9 |
| $\mathrm{V}_{\text {SS }}$ | Ground |

## Pin Functions

$\mathrm{PO}_{3} / \mathrm{SI}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{0} /$ INT4 [Port 0, Serial I/O, Interrupt 4]
Port 0 can be configured as a 4-bit parallel input port or as the serial I/O interface under control of the serial mode select register. The serial input SI (active high), serial output SO (active low), and the serial clock $\overline{\text { SCK }}$ (active low synchronizes data transfer) make-up the serial I/O interface. INT4 is an edge-triggered vectored interrupt triggered by a rising or falling edge. The port is in the input state at reset.

## $\mathrm{P1}_{\mathbf{3}}$-P1 $\mathbf{1}_{\mathbf{0}}$ /INT3-INT0 [Port 1, Interrupts 3-0]

Port 1 is a 4 -bit input port. INTO and INT1 are edgetriggered vectored interrupts selected by a rising or falling edge. INT2 and INT3 are triggered by a rising edge only. The port and the interrupts are in the input state at reset.

```
P2 3, P2 /PCL, P21/PTO1, P20/PTO0 [Port 2, Clock Output, Timer/Event Counter Output]
```

Port 2 is a 4 -bit I/O port for directly driving LEDs. PTO1 and PTOO are the timer/event counter output pins. PCL is the clock output pin. These pins are in the input state at reset.

## $\mathbf{P 3}_{\mathbf{3}}$ - $\mathbf{P 3} \mathbf{3}_{\mathbf{0}}$ [Port 3]

Programmable 4-bit I/O port for directly driving LEDs with bit-level I/O selection. The port is in the input state at reset.

## P43-P4 ${ }_{\mathbf{0}}$ [Port 4]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 5.

## P53-P50 [Port 5]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 4.

## $\mathbf{P 6}_{\mathbf{3}}$ - $\mathbf{P 6}_{\mathbf{0}}$ [Port 6]

Programmable 4-bit I/O port for directly driving LEDs with bit-level I/O selection. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 7.

## $\mathrm{P7}_{3}-\mathbf{P} 7_{0}$ [Port 7]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit $1 / \mathrm{O}$ capability when paired with port 6 .

## $\mathbf{P 8}_{3}$-P8 ${ }_{0}$ [Port 8]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 9.

## $\mathbf{P 9}_{\mathbf{3}}-\mathbf{P 9} \mathbf{9}_{0}$ [Port 9]

4 -bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 8.

## P12 ${ }_{3}$-P120 [Port 12]

4-bit I/O port, N-channel open-drain, 12 V max. An internal pull-up resistor is a mask option. The port is in the high-impedance state at reset when open-drain is selected or in the high-level state when a pull-up resistor is selected. Port 12 has 8 -bit I/O capability when paired with port 13.

## $\mathbf{P 1 3}_{3}-\mathbf{P 1 3} \mathbf{3}_{\mathbf{0}}$ [Port 13]

4-bit I/O port, N-channel open-drain, 12 V max. An internal pull-up resistor is a mask option. The port is in the high-impedance state at reset when open-drain is selected or in the high-level state when a pull-up resistor is selected. Port 13 has 8 -bit I/O capability when paired with port 12.

## P143-P140 [Port 14]

4-bit I/O port, N -channel open-drain 12 V max. An internal pull-up resistor is a mask option. The port is in the high-impedance state at reset when open-drain is selected or in the high-level state when a pull-up resistor is selected.

## PTH03-PTH00 [Threshold Detector Analog Input Port]

Threshold detector analog input port.

## TIO, TI1 [Timer/Event Counter Input]

External event input for the timer/event counter. These two pins are also an edge-triggered vectored interrupt and a 1 -bit input port.

## RESET [Reset]

System reset input pin (active low).

## X2, X1 [System Clock I/O]

These pins are the system clock I/O. The clock may be from an external source or from an internal oscillator controlled by a crystal or ceramic resonator connected to pins X2 and X1. See figure 1.

## $\mathbf{V}_{\mathrm{DD}}$ [Power Supply]

Positive power supply.
$\mathbf{V}_{\mathbf{S S}}$ [Ground]
System ground.

## $\mu$ PD7 500 Series

Table 1 compares the features of similar products in the $\mu$ PD75000 series.

## I/O Port Interfaces

Figure 2 shows the internal circuit configurations at the I/O ports.

Figure 1. System Clock Configurations


Table 1. Product Comparison

| Item | $\mu$ P075P108 | $\mu$ P075104 | $\mu$ PD75106 | $\mu$ PD75108 |
| :---: | :---: | :---: | :---: | :---: |
| Program memory | EPROM 0000-1FFFH | Mask ROM 0000-OFFFH | $\begin{aligned} & \text { Mask ROM } \\ & 0000-177 \mathrm{FH} \end{aligned}$ | Mask ROM 0000-1FFFH |
| Data memory | $512 \times 4$-bit <br> Bank 0: 256 <br> Bank 1: 256 | $320 \times 4$-bit <br> Bank 0: 256 <br> Bank 1: 64 | $320 \times 4$-bit <br> Bank 0: 256 <br> Bank 1: 64 | $512 \times 4$-bit <br> Bank 0: 256 <br> Bank 1: 256 |
| Instruction set | Set P108 | Set P108 minus BRladdr (3-byte instr.) | Set P108 | Set P108 |
| Ports 12-14 pull-up resistor | Not offered | Mask option | Mask option | Mask option |
| Power-on reset | Integrated | Mask option | Mask option | Mask option |
| Power-on flag | Integrated | Mask option | Mask option | Mask option |
| Operating voltage | $5 \mathrm{~V} \pm 10 \%$. | 2.5 to 6.0 V | 2.5 to 6.0 V | 2.5 to 6.0 V |
| Pin 31 | $V_{\text {pp }}$ | NC | NC | NC |
| Packaging | 64-pin ceramic shrink DIP | 64-pin plastic miniflat or shrink DIP | 64-pin plastic miniflat or shrink DIP | 64-pin plastic miniflat or shrink DIP |

Figure 2. Interface at Input/Output Ports


Figure 3. Cycle Time vs Supply Voltage


Block Diagram



## Note:

(1) No internal pull-up resistor (mask option). If internal pull up resistor is used, then voltages are same as $\mathrm{V}_{11}$.
(2) The calculation method is: value $=$ peak value $x$ duty .

Comment: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$T_{A}=25^{\circ} \mathrm{C}, V_{D D}=G N D=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 15 | pF | Unmeasured pins |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 15 | pF | returned to GND |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 15 | pF |  |

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input high voltage except X1, X2, TIO, TI1, ports 0, 1, 12-14, and RESET | $\mathrm{V}_{\mathrm{HHt}}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V |  |
| Input high voltage, ports $0,1, \mathrm{~T} 10$, TI 1 , and RESET | $\mathrm{V}_{\mathrm{H} 2}$ | 0.8 V DD |  | $V_{D D}$ | V |  |
| Input high voltage, ports $12-14$ | $\mathrm{V}_{\mathrm{H} 3}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | 12 | V | (Note 1) |
| Input high voltage $\mathrm{X} 1, \mathrm{X} 2$ | $\mathrm{V}_{\text {IH4 }}$ | $V_{D D}-0.5$ |  | $V_{D D}$ | V |  |
| Input low voltage except X1, X2, TIO, TI1, ports 0, 1, and RESET | $\mathrm{V}_{\text {IL } 1}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V |  |
| Input low voltage ports $0,1, \mathrm{~T} 0, \mathrm{~T} 11$, and RESET | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | 0.2 | V |  |
| Input low voltage X1, X2 | VIL3 | 0 |  | 0.4 | V |  |
| Input leakage current high, except X1, X2 | $\mathrm{ILIH1}$ |  |  | 3 | $\mu \mathrm{A}$ | $V_{1}=V_{D D}$ |
| Input leakage current high, X1, X2 | ILIH2 |  |  | 20 | $\mu \mathrm{A}$ | $V_{1}=V_{D D}$ |
| Input leakage current low, except X1, X2 | Llilı |  |  | -3 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Input leakage current low, X1, X2 | ILIL2 |  |  | -20 | $\mu \mathrm{A}$ | $V_{1}=0 \mathrm{~V}$ |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-1.0$ |  |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 6.0 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Output voltage, low Ports 0, 2-9 Ports 12-14 | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 2.0 | V | $\begin{gathered} V_{D D}=4.5 \mathrm{to} 6.0 \mathrm{~V} \\ I_{O L}=15 \mathrm{~mA} \\ I_{0 L}=10 \mathrm{~mA} \end{gathered}$ |
| Output voltage, low | $\mathrm{V}_{0}$ |  |  | 0.4 | V | $\begin{aligned} & V_{D D}=4.5 \text { to } 6.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=-1.6 \mathrm{~mA} \end{aligned}$ |
|  |  |  |  | 0.5 | V | $\mathrm{IOH}^{\text {H }}=400 \mu \mathrm{~A}$ |
| Output leakage current, high | ILOH |  |  | 3 | $\mu \mathrm{A}$ | $V_{0}=V_{\text {DD }}$ |
| Output leakage current, low | lol |  |  | -3 | $\mu \mathrm{A}$ | $V_{0}=0 \mathrm{~V}$ |
| Supply current | $\mathrm{I}_{\text {D01 }}$ |  | 3.5 |  | mA | $V_{D D}=5 \mathrm{~V}+10 \%$ (Note 2, 3, 4) |
|  |  |  | 0.9 |  | mA | $V_{D D}=3 \mathrm{~V}+10 \%$ (Note 2, 3, 5) |
| Supply current HALT mode | $I_{\text {DD2 }}$ |  | 600 |  | $\mu \mathrm{A}$ | $V_{\text {DD }}=5 \mathrm{~V}+10 \%$ (Note 2, 3, 5) |
|  |  |  | 150 |  | $\mu \mathrm{A}$ | $V_{D D}=3 V+10 \%$ (Note 2,3,5) |
| Supply current, STOP mode | $\mathrm{I}_{\text {DD3 }}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ | (Note 2) |
| Pull-up resistance, ports 12-14 | $\mathrm{R}_{\mathrm{L}}$ | 15 | 35 | 55 | $\mathrm{k} \Omega$ |  |

## Notes:

(1) No internal pull-up resistor. If an internal pull-up resistor is used, then same as $\mathrm{V}_{11}$. If an input voltage greater than 10 V is supplied to port 12,13 , or 14 , the pull-up resistor must be $>50 \mathrm{k} \Omega$.
(2) Does not account for current drawn through the mask option pull-up resistor, the mask option power-on reset circuit, or the comparator circuit.
(3) $4.19-\mathrm{MHz}$ crystal oscillation; $\mathrm{C} 1=\mathrm{C} 2=10 \mathrm{pF}$.
(4) Set PCC to 0011B for high-speed operation.
(5) Set PCC to 0000B for Inw-sneed oneration.

## Crystal Characteristics

| Type | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Ceramic oscillator | Frequency ( fXX ) | 2.0 |  | 5.0 | MHz |  |
|  | Oscillation |  |  | 4 | ms | $V_{D D}=4.5$ to 6.0 V |
|  | Stabilization (1) |  |  | 20 | ms |  |
| Crystal oscillator | Frequency (fXX) | 2.0 | 4.19 | 5.0 | MHz |  |
|  | Oscillation |  |  | 5 | ms | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  | Stabilization (1) |  |  | 25 | ms |  |
| External clock | Input frequency | 2.0 |  | 5.0 | MHz |  |
|  | High/low level duration (txH, txL) | 100 |  | 250 | ns |  |

## Note:

(1) Time required for oscillator to stabilize after power-on or release of STOP mode.

## AC Characteristics

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7$ to $6.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Cycle time (Note 1) | ${ }_{\text {ter }}$ | 0.95 |  | 32 | $\mu \mathrm{S}$ | $V_{D D}=4.5$ to 6.0 V |
|  |  | 3.85 |  | 32 | $\mu \mathrm{s}$ |  |
| Tl input frequency | ${ }_{\text {f }}$ | 0 |  | 1 | MHz | $V_{\text {DD }}=4.5$ to 6.0 V |
|  |  | 0 |  | 550 | kHz |  |
| TI high time | ${ }_{\text {t }}^{\text {TIH }}$ | 0.48 |  |  | $\mu \mathrm{s}$ | $V_{D D}=4.5$ to 6.0 V |
| Tl low time | $\mathrm{t}_{\text {TIL }}$ | 1.8 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\text { SCK }} \text { cycle time }}$ | $\mathrm{t}_{\mathrm{KCY}}$ | 0.8 |  |  | $\mu \mathrm{S}$ | Input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 0.95 |  |  | $\mu \mathrm{S}$ | Output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 3.2 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | 3.8 |  |  | $\mu \mathrm{S}$ | Output |
| $\overline{\overline{S C K}}$ pulse width | ${ }_{\text {t }}^{\text {K }}$, $\mathrm{t}_{\text {KL }}$ | 0.4 |  |  | $\mu \mathrm{S}$ | Input; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | ( $\mathrm{tKCY} / 2$ ) -50 |  |  | ns | Output; $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |
|  |  | 1.6 |  |  | $\mu \mathrm{S}$ | Input |
|  |  | ( $\mathrm{tKCY} / 2$ ) - 50 |  |  | ns | Output |
| $\overline{\text { SI setup time to SCK high }}$ | $\mathrm{t}_{\text {SIK }}$ | 100 |  |  | ns |  |
| $\overline{\overline{\text { SI }} \text { hold time from } \overline{\text { SCK }} \text { high }}$ | tkSL | 500 |  |  | ns |  |
| $\overline{\text { SCK }}$ low to SO valid delay time | $\mathrm{t}_{\mathrm{KSO}}$ |  |  | 300 | ns | $V_{D D}=4.5$ to 6.0 V |
|  |  |  |  | 1000 | ns |  |
| INT0 pulse width | $\mathrm{t}_{\text {INTH }}$, $\mathrm{t}_{\text {INTL }}$ | 5 |  |  | $\mu \mathrm{S}$ |  |
| EESET pulse width | $\mathrm{t}_{\text {RSL }}$ | 5 |  |  | $\mu \mathrm{S}$ |  |

## Note:

(1) Cycle time depends on the supply voltage as shown in figure 3.

## Power-On Reset Characteristics (Mask Option)

| $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Symbol |  | Limits |  |  |
| Parameter | Typ | Max | Unit | Test <br> Conditions |  |
| Power-on reset circuit <br> operation voltage |  | 0.5 | V |  |  |
| Power-on reset circuit <br> operation voltage rise <br> time | 10 |  | $\mu \mathrm{~S}$ |  |  |
| Power-on reset circuit <br> consumption current | 30 | 100 | $\mu \mathrm{~A}$ |  |  |

## Comparator Characteristics

$T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D}=4.5$ to 6.0 V

|  |  | Limits |  |  | Test <br> Parameter | Symbol |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | Min | Typ | Max | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |

Table 2. Oscillation Stable Walt Times

| BTM3 | BTM2 | BTM1 | BTM0 | Wait Time $(\mathrm{Ifx}=4.19 \mathrm{MHz})$ |
| :--- | :---: | :---: | :---: | :---: |
| - | 0 | 0 | 0 | $2^{20 / \mathrm{f}_{\mathrm{XX}}}$ (approx 250 ms$)$ |
| - | 0 | 1 | 1 | $2^{217 / \mathrm{f}_{\mathrm{XX}}}$ (approx 31.3 ms$)$ |
| - | 1 | 0 | 1 | $2^{25 / \mathrm{f}_{X X}}$ (approx 7.82 ms$)$ |
| - | 1 | 1 | 1 | $2^{13 / \mathrm{f}_{\mathrm{XX}}}$ (approx 1.95 ms$)$ |

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
$T_{A}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention supply voltage | $V_{\text {DDDR }}$ | 2.0 |  | 6.0 | V |  |
| Data retention supply current | IDDDR |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ |
| Release signal set time | ${ }^{\text {SREL }}$ | 0 |  |  | $\mu \mathrm{S}$ |  |
| Oscillation stable wait time | twalt |  | $2^{17 / 4 x}$ |  | ms | When released by RESET (Note 1) |
|  |  | See table 2. |  |  | ms | When released by interrupt request |

## Note:

(1) During oscillation stable wait time, CPU operation must be stopped to avoid unstable operation upon oscillation start.

## Timing Waveforms

Timing Measurement Points
(Except Ports 0, 1, TI1, X1, X2, $\overline{\text { RESET }}$ )


## TI Timing



## Interrupt Input Timing



## Data Retention Timing

(STOP Mode is Released by RESET)


## Clock Timing



Serial Interface Timing


## Reset Input Timing



$$
83-002760 \mathrm{~A}
$$

Data Retention Timing (STOP Mode is Released by Interrupt Request)

$\mu$ PD75P108
4-BIT, SINGLE-CHIP CMOS MICROCOMPUTER WITH ON-CHIP EPROM

## Description

The $\mu$ PD75P108 is a high-performance, single-chip CMOS microcomputer that incorporates a CPU, ROM, RAM, I/O ports, vector interrupt functions, serial interface, and timer/event counters.

The device is functionally equivalent and pin-compatible with the $\mu$ PD75104/ $\mu$ PD75106/ $\mu$ PD75108. The EPROM in the $\mu$ PD75P108 allows you to evaluate your program before placing the mask order. An OTP ROM version is available for small production runs.

## Features

$\square 46$ instructions

- Bit manipulation instructions
- 8-bit data transfer, comparison, and increment/ decrement instructions
- 1-byte relative branch instructions
- GETI instruction that realizes 2-or 3-byte instructions in 1-byte units
$\square$ Instruction cycles
- High-speed cycle: $0.95 \mu \mathrm{~s} / 4.19 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
— Low-voltage cycle: $1.91 \mu \mathrm{~s} / 4.19 \mathrm{MHz}, 15.3 \mu \mathrm{~s} / 4.19$ MHzProgram memory (EPROM): $8192 \times 8$ bitsData memory (RAM): $512 \times 4$ bitsBit manipulation memory (bit-sequential buffer): 16 bitsFour banks of $8 \times 4$-bit general-purpose registersAccumulators
- Bit accumulator (CY)
-4-Bit accumulator (A)
-8-Bit accumulator (XA)


## 58 I/O lines

- High-current output ports that can directly drive LEDs (total of 200 mA for 32 pins)
- 12 N -channel open-drain outputs with 12 V maximum
- Four programmable comparator threshold inputs
- Two external event inputsVectored interrupt function capable of multiple interrupts
- Three external vectored interrupts
- Two external test inputs
- Four internal vectored interruptsTwo 8-bit timer/event counters
8-bit serial interface
- Data transfer can start with LSB or MSB
- Two transfer modes (transmit/receive and receive-only)

Power-on reset circuitCrystal or ceramic oscillatorStandby modes (STOP/HALT)CMOS technologyLow power consumption

## Ordering Information

| Part Number | Package Type | ROM $[8 \mathrm{~K} \times 8)$ |
| :--- | :--- | :--- |
| $\mu$ PD75P108DW | 64-pin shrink cerdip <br> with window | EPROM |
| $\mu$ PD75P108CW | 64-pin plastic shrink DIP | OTP ROM |
| $\mu$ PD75P108G-1B | 64-pin plastic miniflat | OTP ROM |

## Pin Configurations

## 64-Pin Ceramic Shrink DIP or Shrink Cerdip with Window

| $\mathrm{Pl}_{3} / \mathrm{INT3}$ | 1 | 64 | $\mathrm{v}_{\text {ss }}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{Pl}_{2} / \mathbf{/ N T 2}$ | 2 | 63 | P990 |
| Pli/INT1 | 3 | 62 | $\square \mathrm{Pg}_{1}$ |
| P1o/INTO - 4 | 4 | 61 | $\mathrm{Pr}_{2}$ |
| PTH03 5 | 5 | 60 | $\mathrm{QP9}_{3}$ |
| PTH02 ${ }^{6}$ | 6 | 59 | $\square \mathrm{P} 8_{0}$ |
| PTH01 $\square^{7}$ | 7 | 58 | P P81 |
| PTH00 $\square^{8}$ | 8 | 57 | P $\mathrm{Pr}_{2}$ |
| T10 $\square^{9}$ | 9 | 56 | $\mathrm{Pr}_{3}$ |
| TI1 | 10 | 55 | P ${ }^{\text {P } 70}$ |
| $\mathrm{P}_{2}{ }^{\text {a }}$ | 11 | 54 | $\square \mathrm{P} 71$ |
| $\mathrm{P}_{2} / \mathbf{P C L}$ - | 12 | 53 | P7 ${ }_{2}$ |
| P21/PT01 | 13 | 52 | P P73 |
| P20/PTO0 | 14 | 51 | $\square \mathrm{P6} 0$ |
| $\mathrm{PO}_{3} / \mathrm{SI}$ | 15 \% | 50 | $\mathrm{P}^{\mathrm{P}} \mathrm{S}_{1}$ |
| $\mathrm{PO}_{2} / \mathrm{SO}-$ | 16 岩 | 49 | $\square^{1} \mathrm{P}_{2}$ |
| $\mathrm{PO}_{1 / \mathrm{SCK}}$ - | 17 人̀ | 48 | $\square \mathrm{P}_{3}$ |
| P00/INT4 | 18 ₹ | 47 | $\mathrm{P}^{1}$ |
| $\mathrm{P}^{12}{ }^{3}$ | 19 | 46 | X2 |
| P122 | 20 | 45 | $\square$ RESET |
| P121 | 21 | 44 | $\mathrm{P}^{\text {5 }}$ |
| P120 | 22 | 43 | $\square \mathrm{P}_{51}$ |
| $\mathrm{P}^{13} 3_{3}{ }^{2}$ | 23 | 42 | $\mathrm{P}_{2}$ |
| $\mathrm{P}^{13} 2$ | 24 | 41 | $\square \mathrm{P5}_{3}$ |
| P131 $\square^{2}$ | 25 | 40 | $\square \mathrm{P}_{40}$ |
| P130 ${ }^{2}$ | 26 | 39 | $\square \mathrm{P} 4_{1}$ |
| P143 ${ }^{27}$ | 27 | 38 | $\square \mathrm{P}_{4}$ |
| P142 ${ }^{\text {a }}$ | 28 | 37 | $\mathrm{PP}^{1}$ |
| P141 $\square^{2}$ | 29 | 36 | $\square \mathrm{P}_{0} / \mathrm{MDO}$ |
| P140 ${ }^{1}$ | 30 | 35 | $\square \mathrm{P}_{1} / \mathrm{MD1}$ |
| Vpp ${ }^{3}$ | 31 | 34 | $\square \mathrm{P}_{2} / \mathrm{MD2}$ |
| VDD ${ }^{3}$ | 32 | 33 | $\mathrm{a}^{\mathrm{P} 3 / \mathrm{MD} 3}$ |

83-002763B

## Pin Configurations (cont)

## 64-Pin Plastic Miniflat



## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{P}_{1}$ /INT3 <br> $\mathrm{P}_{2}$ /INT2 <br> P1 1 /INT1 <br> P10/INTO | 4-bit input port 1/Edge-triggered vectored interrupts |
| PTH03-PTH00 | Programmable threshold comparator analog input port |
| TIO, TIT | External event input for timer/event counter |
| $\begin{aligned} & \mathrm{P}_{2}, \mathrm{P} 2_{2} / \mathrm{PCL} \\ & \mathrm{P}_{1} / \mathrm{PT} 01 \\ & \mathrm{P}_{2} / \mathrm{PT} 00 \\ & \hline \end{aligned}$ | 4-bit I/0 port 2/Clock output terminal/Timer/ event counter output pins |
| $\begin{aligned} & \mathrm{PO}_{3} / \mathrm{SI} \\ & \mathrm{PO}_{2} / \mathrm{SO} \\ & \mathrm{PO}_{1} / \mathrm{SCK} \\ & \mathrm{PO}_{0} / \mathrm{NT} 4 \\ & \hline \end{aligned}$ | 4-bit input port $0 /$ Serial interface/Edgetriggered vectored interrupt |
| $\mathrm{P} 123^{-\mathrm{P} 12_{0}}$ | 4-bit 1/0 port 12 |
| $\mathrm{P} 13^{3}-\mathrm{P} 13_{0}$ | 4-bit 1/0 port 13 |
| $\mathrm{P} 143^{-\mathrm{P} 14_{0}}$ | 4-bit 1/0 port 14 |
| $\mathrm{V}_{\mathrm{PP}}$ | EPROM programming power supply |
| $V_{D D}$ | Positive power supply |
| $\begin{aligned} & \mathrm{P}_{3} / \mathrm{MD3} \\ & \mathrm{P3}_{2} / \mathrm{MD2} \\ & \mathrm{P3}_{1} / \mathrm{MD1} \\ & \mathrm{P}_{0} / \mathrm{MDO} \\ & \hline \end{aligned}$ | Programmable 4-bit I/0 port 3/EPROM function mode selection inputs |


| Symbol | Function |
| :---: | :---: |
| $\mathrm{P4}_{3}-\mathrm{P}_{0}$ | 4-bit 1/0 port 4 |
| $\mathrm{P5}_{3}-\mathrm{P}_{5}$ | 4-bit I/0 port 5 |
| RESET | Reset input |
| X2, X1 | Ceramic or crystal system clock oscillator |
| $\mathrm{P}_{6}-\mathrm{P} 6_{0}$ | Programmable 4-bit 1/0 port 6 |
| $\mathrm{P7}_{3}-\mathrm{P} 7_{0}$ | 4-bit I/0 port 7 |
| $\mathrm{Pr}_{3}-\mathrm{P}_{8}$ | 4-bit 1/0 port 8 |
| $\mathrm{P9}_{3}-\mathrm{Pg}_{0}$ | 4-bit 1/0 port 9 |
| $\mathrm{V}_{\text {SS }}$ | Ground |

## Pin Functions

## $\mathrm{PO}_{0} / \mathrm{INT}_{4}, \mathrm{PO}_{1} / \overline{\mathrm{SCK}}, \mathrm{PO}_{2} / \mathrm{SO}, \mathrm{PO}_{3} / \mathrm{SI}$ [Port 0, Interrupt, Serial Clock, Serial Interface]

This port can be configured as a 4-bit parallel input port or as the serial I/O interface under control of the serial mode select register. The serial input SI, serial output SO, and the serial clock SCK make up the serial I/O interface. INT4 is an edge-triggered vectored interrupt triggered by a rising or falling edge. The port is in the input state at reset.

## P1 ${ }_{3}$ /INT3, $\mathrm{P1}_{\mathbf{2}}$ /INT2, $\mathrm{P1}_{1} /$ INT1 $^{2}$ P1 $1_{0}$ /INT0 [Port 1, Edge-Triggered Interrupts]

4 -bit input port $1 /$ interrupts. INT0 and INT1 are edgetriggered vectored interrupts selected by a rising or falling edge. INT2 and INT3 are triggered by a rising edge only. The port and the interrupts are in the input state at reset.

## P2 ${ }_{3}, \mathrm{P2}_{2} / \mathrm{PCL}, \mathrm{P}_{1} /$ /PTO1, $\mathrm{P} 2_{0} / \mathrm{PTO}$ [Port 2, Clock Output, Timer/Event Counter Output]

Port 2 is a 4 -bit I/O port for directly driving LEDs. PTO1 and PTOO are the timer/event counter output pins. PCL is the clock output pin. These pins are in the input state at reset.

##  EPROM Function Mode Inputs]

Programmable 4-bit I/O port for directly driving LEDs with bit-level I/O selection. MDO-MD3 select the EPROM operating mode. The port is in the input state at reset.

## $\mathrm{P4}_{3}-\mathrm{P4}_{\mathbf{0}}$ [Port 4]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 5 .

## Pin Functions (cont)

## $\mathbf{P 5}_{3}$-P50 [Port 5]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 4.

## $\mathbf{P 6}_{3}$ - $\mathbf{P 6}_{0}$ [Port 6]

Programmable 4-bit I/O port for directly driving LEDs with bit-levelI/O selection. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 7.

P7 ${ }_{3}$-P7 ${ }_{0}$ [Port 7]
4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 6.

## $\mathbf{P 8} \mathbf{3}_{3}$-P8 ${ }_{\mathbf{0}}$ [Port 8]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 9 .

## $\mathbf{P 9}_{\mathbf{3}}-\mathbf{P 9} \mathbf{9}_{0}$ [Port 9]

4-bit I/O port for directly driving LEDs. The port is in the input state at reset and has 8 -bit I/O capability when paired with port 8 .

## P123-P120 [Port 12]

4-bit I/O port, N-channel, open-drain (12 V max). The port is in the high-impedance state at reset and has 8 -bit I/O capability when paired with port 13.

## P13 $\mathbf{3}^{-P 130}$ [Port 13]

4-bit I/O port, N -channel, open-drain (12 V max). The port is in the high-impedance state at reset and has 8 -bit I/O capability when paired with port 12.

## P143-P140 [Port 14]

4-bit I/O port, N-channel, open-drain (12 V max). The port is in the high-impedance state at reset.

## PTH03-PTH00 [Threshold Detector Analog Input Port]

Threshold detector analog input port.

## TIO, TI1 [Timer/Event Counter Input]

External event input for the timer/event counter. These two pins are also an edge-triggered vectored interrupt and a 1-bit input port.

## $\overline{\text { RESET }}$ [Reset]

System reset input pin (active low).

## X2, X1 [System Clock I/O]

These pins are the system clock I/O. The clock may be ceramic or crystal.

## $\mathbf{V}_{\text {DD }}$ [Power Supply]

Positive power supply.

## $V_{P P}$ [EPROM Programming Power Supply]

During normal operation, connect to $\mathrm{V}_{\mathrm{DD}}$. Connect to +21 V for EPROM programming.

## $\mathbf{V}_{\text {SS }}$ [Ground]

System ground.

## Block Diagram



## $\mu$ PD75000 Series

Table 1 compares the features of similar products in
the $\mu$ PD75000 series.
Table 1. Product Comparison

| Item | $\mu$ PD75P108 | $\mu \mathrm{PD75104}$ | $\mu \mathrm{P} 075106$ | $\mu$ PD75108 |
| :---: | :---: | :---: | :---: | :---: |
| Program memory | $\begin{aligned} & \text { EPROM } \\ & 0000-1 \text { FFFH } \end{aligned}$ | Mask ROM 0000-0FFFH | $\begin{aligned} & \text { Mask ROM } \\ & 0000-177 F H \end{aligned}$ | Mask ROM 0000-1FFFH |
| Data memory | $512 \times 4$-bit <br> Bank 0: 256 <br> Bank 1: 256 | $\begin{aligned} & 320 \times 4 \text {-bit } \\ & \text { Bank 0: } 256 \\ & \text { Bank 1: } 64 \end{aligned}$ | $320 \times 4$-bit <br> Bank 0: 256 <br> Bank 1: 64 | $512 \times 4$-bit <br> Bank 0: 256 <br> Bank 1: 256 |
| Instruction set | Set P108 | Set P108 minus BR!addr (3-byte instr.) | Set P108 | Set P108 |
| Ports 12-14 pull-up resistor | Not offered | Mask option | Mask option | Mask option |
| Power-on reset | Integrated | Mask option | Mask option | Mask option |
| Power-on flag | Integrated | Mask option | Mask option | Mask option |
| Operating voltage | $5 \mathrm{~V} \pm 10 \%$ | 2.5 to 6.0 V | 2.5 to 6.0 V | 2.5 to 6.0 V |
| Pin 31 | $V_{\text {PP }}$ | NC | NC | NC |
| Packaging | 64-pin ceramic shrink DIP or plastic miniflat | 64-pin plastic miniflat or shrink DIP | 64-pin plastic miniflat or shrink D!P | 64-pin plastic miniflat or shrink DIP |

## EPROM Programming

The internal 8 K -byte EPROM is programmed via the pins and functions listed in table 2. Refer to the flowchart, figure 1.

The $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{DD}}$ pins must be held at 5 V for at least 10 $\mu$ s upon power-up and before the programming voltages of 21 V to $\mathrm{V}_{\mathrm{PP}}$ and 6 V to $\mathrm{V}_{\mathrm{DD}}$ are applied.
Mode pins $\mathrm{MD}_{0}-\mathrm{MD}_{3}$ control the programming steps as shown in table 3. Address inputs are not used during programming. The program memory address is first cleared via the mode pins, then incremented by applying four clock pulses to the X1 input.

Table 2. EPROM Access

| Pin | Function |
| :---: | :---: |
| $V_{\text {PP }}$ | Programming voltage. Connect to 21 V when programming EPROM. |
| X1, X2 | Address increment clock input. X2 inputs the inverse of $X 1$. |
| $M \mathrm{D}_{0}-\mathrm{MD}_{3}$ | Mode selection |
| $\mathrm{P4}_{0}-\mathrm{P4}_{3}$ | 8 -bit data bus connection, low |
| $\mathrm{P5}_{0}-\mathrm{P5}_{3}$ | 8 -bit data bus connection, high |
| $V_{\text {DD }}$ | Connect to 6 V during programming. |

Table 3. EPROM Mode Selection
$\mathrm{V}_{\mathrm{PP}}=21 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=6.0 \mathrm{~V}$

| MDO | MD1 | MD2 | M03 | Operating Mode |
| :--- | :---: | :---: | :---: | :--- |
| H | L | H | L | Program memory address <br> clear |
| L | H | H | H | Program memory write |
| L | L | H | H | Program verify |
| H | X | H | H | Program inhibit |

## I/O Port Interfaces

Figure 2 shows the internal circuit configurations at the I/O ports.

Figure 1. EPROM Programming Flowchart


Figure 2. Interface at Input/Output Ports
Type B
P13/INT3, P10/INTO,
TIO, TI1, P00/INT4, P03/SI, RESET


Type E
P23, $\mathrm{P}_{2} / \mathrm{PCL}, \mathrm{P}_{2} /$ PTO1, $\mathrm{P} 20 / \mathrm{PTO0}, \mathrm{PO}_{2} / \mathrm{SO}$, P33/MD3-P30/MD0, P43-P40, P53-P50, P63-P60, P73-P70, P83-P80, P93-P90


Type M
P123-P120, P133-P130, P143-P140

Section 4 - 8-Bit, Single-Chip Microcomputers
$\mu$ PD78C05A/06A High-End CMOS Microcomputers ..... 4-3
$\mu$ PD7807/08/09 High-End NMOS Microcom
Comparator and 8K ROM ..... 4-23$\mu$ PD78P09$\mu$ PD7810/11$\mu$ PD78C10/C11/C14$\mu \mathrm{PD} 7810 \mathrm{H} / 11 \mathrm{H}$$\mu$ PD78PG11
$\mu$ PD78310/312
$\mu \mathrm{PD} 8035 \mathrm{HL} / 48 \mathrm{H}$
$\mu$ PD80C35/C48,
$\mu$ PD48
$\mu \mathrm{PD} 8039 \mathrm{HL} / 49 \mathrm{H}$,
$\mu \mathrm{PD} 8749 \mathrm{H}$
$\mu \mathrm{PD} 80 \mathrm{C} 39 \mathrm{H} / 49 \mathrm{H}$,
$\mu \mathrm{PD} 49 \mathrm{H}$
$\mu \mathrm{PD} 80 \mathrm{C} 40 \mathrm{H} / 50 \mathrm{H}$,
$\mu$ PD50H
$\mu \mathrm{PD} 8041 \mathrm{AH}$,
$\mu$ PD8741A
$\mu$ PD80C42
$\mu \mathrm{PD} 8748 \mathrm{H}$
High-End NMOS Microcomputer with Comparator and 8K EPROM ..... 4-51
NMOS Microcomputers with A/D Converter ..... 4-75
CMOS Microcomputers with A/D Converter ..... 4-101
NMOS Microcomputers with A/D Converter ..... 4-129
High-End NMOS Microcomputer with Piggyback EPROM ..... 4-155
CMOS Microcomputers, Real-Time Control Oriented ..... 4-175
High-Speed HMOS Microcomputers ..... 4-201
CMOS Microcomputers ..... 4-213
High-Speed HMOS Microcomputers ..... 4-235
High-Speed CMOS Microcomputers ..... 4-249
High-Speed CMOS Microcomputers ..... 4-271
NMOS Microcomputers with Universal PPI ..... 4-293
CMOS Microcomputer with Universal PPI ..... 4-307
High-Speed NMOS Microcomputer with UV EPROM ..... 4-325

## Description

The $\mu$ PD78C05A and $\mu$ PD78C06A are advanced CMOS 8-bit general purpose, single-chip microcomputers intended for applications requiring 8 -bit microprocessor control and extremely low power consumption. They are ideally suited for portable, battery-powered/backed-up products. Subsets of the $\mu$ PD7801, the $\mu$ PD78C05A/06A integrate an 8-bit ALU, 4 K -byte ROM, 128 -byte RAM, 46 I/O lines, an 8 -bit timer, and a serial I/O port on a single die. Expanded system operation can easily be implemented using industry standard peripheral and memory components. Total memory space can be increased to 64 K bytes.
The $\mu \mathrm{PD} 78 \mathrm{C} 05 \mathrm{~A} / 06 \mathrm{~A}$ lend themselves well to lowpower, portable applications by featuring two powerdown modes to further conserve power when the processor is not active. The $\mu \mathrm{PD} 78 \mathrm{C} 06 \mathrm{~A}$ is packaged in a 64 -pin plastic miniflat package. The $\mu$ PD78C05A is a ROM-less version, packaged in a 64-pin QUIP, and designed for prototype development and small volume production.

## Features

CMOS silicon gate technology; +5 V supplyComplete single-chip microcomputer-8-bit ALU
-4K-byte ROM

- 128 -byte RAM6.25 MHzLow power consumption46 I/O linesExpansion capabilities
-60K-byte external memory address range
-8080A bus compatibleSerial I/O port101 instructions with multiple address modesPower-down modes
-Halt mode
-Stop mode8-bit timerPrioritized interrupt structure
-Two external
-One internalOn-chip clock generatorROM-less version available (78C05A)

Ordering Information

| Part Number | Package Type |
| :--- | :---: |
| $\mu$ PD78CO5AG-36 | 64-pin plastic QUIP |
| $\mu$ PD78C06AG-12 | 64-pin plastic miniflat |

## Pin Configurations

## 64-Pin Plastic QUIP



## Pin Configurations (cont)

## 64-Pin Plastic Miniflat



## Pin Identification

## Plastic QUIP

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | $\begin{aligned} & \mathrm{PE}_{15}(78 \mathrm{C} 06 \mathrm{~A}) \\ & \mathrm{AB}_{15}(78 \mathrm{C} 05 \mathrm{~A}) \end{aligned}$ | Address bus/output port E , bit 15 Address bus, bit 15 |
| 2 | $\phi_{\text {OUT }}$ | Clock output |
| 3-10 | $\mathrm{DB}_{7}-\mathrm{DB}_{0}$ | Bidirectional data bus |
| 11 | NC | Not connected |
| 12, 13 | $\mathrm{INT}_{1}, \mathrm{INT}_{0}$ | Interrupt inputs 1 and 0 |
| 14 | WAIT | Wait request input |
| 15 | $M_{1}$ | Machine cycle 1 output |
| 16 | $\overline{\text { WR }}$ | Write strobe output |
| 17 | $\overline{\mathrm{RD}}$ | Read strobe output |
| 18-23 | $\mathrm{PC}_{5}-\mathrm{PC}_{0}$ | Input port C |
| 24 | REL | STOP release input |
| 25 | T0 | Timer output |
| 26 | $\overline{\text { SCK }}$ | Serial clock input/output |

## Pin Functions

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ [Data Bus]

The 8-bit bidirectional data bus transfers data between the accumulator and external memory or memorymapped I/O.

## $\mathbf{I N T}_{\mathbf{0}}$, INT $_{1}$ [Interrupts $\mathbf{0}$ and 1]

$\mathrm{IN} T_{0}$ is a rising-edge-triggered external interrupt input. INT ${ }_{1}$ is an active-high external interrupt input. Both inputs must be held high for a least $2 \mu$ s to be recognized as valid.

## WAIT [Wait Request]

The WAIT input is used to interface with slow memories or peripherals. $\overline{\text { WAIT }}$ is sampled at the end of machine cycle $T_{2}$. If it is low, then the processor goes into a wait state until $\overline{\text { WAIT }}$ returns high.

## $\mathbf{M}_{1}$ [Machine Cycle 1]

(78C05A only) The $M_{1}$ output is high during machine cycles $T_{1}$ through $T_{3}$ of the first opcode fetch of an instruction.

## $\overline{\text { WR }}$ [Write Strobe]

When the $\overline{W R}$ output is low, valid output data is available on the data bus.

## $\overline{\mathbf{R D}}$ [Read Strobe]

The processor loads data from the data bus into the accumulator on the rising edge of the $\overline{\mathrm{RD}}$ output.

## $\mathrm{PC}_{0}-\mathrm{PC}_{5}$ [Port C]

The 6-bit input port has internal pull-up resistors. When contents of the port buffer are transferred to the accumulator, they fill the least significant six bits.

## REL [STOP Release]

The STOP release input has an internal pull-down resistor. High level on REL releases the processor from stop mode, allowing the clock generator to restart.

## TO [Timer Output]

Frequency of square wave output at TO is determined by the timer register contents. TO outputs a low level after reset.

## $\overline{\text { SCK }}$ [Serial Clock]

The control clock for the serial data port is userprogrammable as an input or output.

## SI [Serial Data Input]

The SI input loads into the serial register on the rising edge of SCK.

## SO [Serial Data Output]

On the falling edge of SCK, the serial register outputs data to SO, most significant bit first.

## $\overline{\text { RESET [Reset] }}$

A low level on RESET input of more than $8 \mu$ s resets the processor.

## $\mathrm{X}_{1}, \mathrm{X}_{2}$ [Crystal Connections]

These pins connect to the internal clock generator circuit. If an external clock generator is used, then it is connected to $X_{1}$.

## $\mathbf{V}_{\mathbf{S S}}$ [Ground]

This is the power supply ground potential input.

## IC [ $\mathbf{V}_{\mathbf{c c}}$ ]

(78C06A only) This is the internal connection to $\mathrm{V}_{\mathrm{CC}}$ through a high impedance. It should be left open.

## $\mathrm{PA}_{\mathbf{0}}-\mathrm{PA}_{7}$ [Port A]

Port $A$ is an 8 -bit latched output port. Data can be readily transferred between the accumulator and the output latch buffers. The contents of the output latches can be modified using arithmetic and logic instructions. Data remains latched at port $A$ unless it is acted on by another port $A$ instruction or a RESET is issued.

## $\mathrm{PB}_{\mathbf{0}}-\mathrm{PB}_{7}$ [Port B ]

Port B is an 8-bit I/O port. Data is latched at port B in both the input and output modes. Each bit of port B can be independently set to either input or output mode. The mode B register programs the individual lines of port $B$ to be either an input (mode $B_{n}=1$ ) or an output (mode $\mathrm{B}_{\mathrm{n}}=0$ ).

## $\mathrm{PE}_{\mathbf{0}}-\mathrm{PE}_{15}$ [Port E]

(78C06A only) Port E is a 16-bit address bus/output port. It can be set to one of two operating modes using the PER or PEX instruction.

- 16-bit address bus: the PER instruction sets this mode for use with external I/O or memory expansion (up to 60K bytes, externally).
- 16-bit output port: the PEX instruction sets port E to a 16 -bit output port. The contents of B and C registers appear on $P E_{8}-\mathrm{PE}_{15}$ and $\mathrm{PE}_{0}-P E_{7}$, respectively.


## $\mathrm{AB}_{\mathbf{0}}-\mathrm{AB}_{15}$ [Address Bus]

These lines are the 16 -bit address bus to the main memory. The 78C05A, having no internal ROM, must address the area from 0 to 4096 as external ROM.

The 78C05A AB lines are unlike the 78C06A. PE lines in that they have no internal latches. When the Port E output instruction PEX is executed in a 78C05A, the register pair $B C$ is output to the $A B$ lines for only one clock cycle during the third machine cycle. This is provided to allow external hardware to emulate the Port E operation of the 78C06A.

## VCc [Power Supply]

This pin is the power supply input, 3.5 to 6.0 V during normal operation.

## $\phi$ Out [Clock Output]

The system clock frequency, which is $1 / 4$ or $1 / 8$ of the crystal frequency, is output on this pin. $\phi$ OUT is active in halt mode but is held high in stop mode.

## Block Diagram



| Absolute Maximum Ratings |  |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 V |
| Input voltage, $\mathrm{V}_{\mathrm{l}}$ | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Output high current,OH <br> (device total) | -5 mA |
| Output low current, $\mathrm{I}_{0 \mathrm{~L}}$ (device total) | 43.5 mA |
| Operating temperature, $\mathrm{T}_{\text {OPR }}$ | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -65 to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\underline{T_{A}}=+25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $C_{1}$ |  |  | 15 | pF | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz} ; \\ & \text { unmeasured } \end{aligned}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 15 | pF | pins returned <br> to 0 V |
| 1/0 <br> capacitance | $\mathrm{C}_{1 / 0}$ |  |  | 15 | pF |  |

## Low-Power Data Memory Retention in Stop Mode

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention voltage | $\mathrm{V}_{\text {CCDR }}$ | 2.0 |  |  | V |  |
| Data retention supply current | ICCDR |  | 0.8 | 20 |  | $\begin{aligned} & V_{C C D R}= \\ & 2.0 V,\left(X_{1}\right. \\ & =0 V, X_{2}= \\ & \text { open }) \end{aligned}$ |
| Data retention input low RESET voltage | $V_{\text {ILDR }}$ | 0 |  | $\begin{gathered} 0.2 \\ V_{C C D R} \end{gathered}$ |  |  |
| Datata retention input high RESET voltage | $\mathrm{V}_{\text {IHOR }}$ | $\begin{gathered} 0.8 \\ \mathrm{~V}_{\mathrm{CCDR}} \end{gathered}$ |  | $V_{\text {CCDR }}$ | V |  |
| REL input delay time | $t_{D}$ | 500 |  |  | $\mu \mathrm{S}$ |  |
| REL Input high time | $\mathrm{t}_{\text {REL }}$ | 10 |  |  | $\mu \mathrm{S}$ |  |

## Note:

(1) In data retention mode, input voltages to $\overline{\mathrm{WAIT}}$ and $\mathrm{PC}_{0}-\mathrm{PC}_{5}$ pins (with pull-up resistors) should be maintained the same as $V_{C C D R}$ level; other input voltages should be kept less than $V_{C C D R}$ level.


## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbal | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input high voltage | $\mathrm{V}_{1+1}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ |  | $V_{C C}$ | V | $\begin{aligned} & \mathrm{INT} \mathrm{IN}_{0}, \mathrm{INT}_{1}, \\ & \mathrm{WAIT}^{2}, \mathrm{~PB}_{0^{-}} \\ & \mathrm{PB}_{7}, \mathrm{PC}_{0}-\mathrm{PC}_{5} \end{aligned}$ |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ |  |  | V | $\begin{aligned} & \overline{\mathrm{RESET}}, \overline{\mathrm{SCK}}, \\ & \text { REL, Si } \end{aligned}$ |
|  | $\mathrm{V}_{\mathrm{IH} 3}$ | $V_{C C}-2.0$ |  | $V_{C C}$ | V | $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ |
|  | $\mathrm{V}_{\mathrm{IH} 4}$ | $\mathrm{V}_{\text {CC }}-0.5$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V | $\mathrm{X}_{1}$ |
| Input low voltage | $\mathrm{V}_{\mathrm{IL} 1}$ | 0 |  | $0.3 \mathrm{~V}_{\text {CC }}$ | V | $\begin{aligned} & \mathrm{INT}_{0}-\mathrm{NNT}_{1}, \\ & \mathrm{WAIT}^{2}, \mathrm{~PB}_{0} \\ & \mathrm{~PB}_{7}, \mathrm{PC}_{0}-\mathrm{PC}_{5} \end{aligned}$ |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 |  | $0.25 \mathrm{~V}_{\mathrm{CC}}$ | V | $\begin{aligned} & \overline{\mathrm{RESET}}, \overline{\mathrm{SCK}}, \\ & \text { REL, SI } \end{aligned}$ |
|  | $\mathrm{V}_{\text {IL3 }}$ | 0 |  | 0.8 | V | $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ |
|  | $\mathrm{V}_{\text {IL }} 4$ | 0 |  | 0.5 | V | $X_{1}$ |
| Output high voltage | $\mathrm{V}_{\text {OH1 }}$ | 2.4 |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}= \\ & -100 \mu \mathrm{~A} \end{aligned}$ |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{V}_{\text {CC }}{ }^{-0.5}$ |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}= \\ & -50 \mu \mathrm{~A} \end{aligned}$ |
| Output low voltage | $\mathrm{V}_{0}$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.8 \mathrm{~mA}$ |
| Input high current | ${ }_{1 / H 1}$ | 7 |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \\ & \text { (REL) } \end{aligned}$ |
|  | $\mathrm{I}_{\mathrm{H} 2}$ |  |  | 45 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{V_{N}}=V_{C C} \\ & \left(X_{1}\right) \end{aligned}$ |
| Input low current | IL1 | -7 |  | -100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=0 \mathrm{~V} \\ & \left(W A I T, \mathrm{PC}_{0}-\right. \\ & \left.\mathrm{PC}_{5}\right) \end{aligned}$ |
|  | 1/L2 |  |  | -45 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I_{N}}=0 \mathrm{~V} \\ & \left(X_{1}\right) \end{aligned}$ |
| Input high leakage current | ILIH |  |  | 3.2 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \\ & \text { (except REL, } \\ & X_{1} \text { ) } \\ & \hline \end{aligned}$ |
| Input low leakage current | ILIL1 |  |  | -3.2 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{1 N}=0 \mathrm{~V} \\ & (\text { except WAIT, } \\ & \left.\mathrm{PC}_{0}-\mathrm{PC}_{5}, \mathrm{X}_{1}\right) \\ & \hline \end{aligned}$ |
|  | LIIL2 |  |  | -3.2 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{1 N}=0 \mathrm{~V} \\ & \text { (Stop mode, } \\ & \mathrm{X}_{1} \text { ) } \end{aligned}$ |
| Output high leakage current | ${ }_{\text {LOH }}$ |  |  | 3.2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| Output Iow leakage current | LOL |  |  | -3.2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $V_{\text {CC }}$ supply current | ${ }^{1} \mathrm{CC1}$ |  | 4 | 7.5 | mA | Operation mode |
|  | lec2 |  | 1.2 | 2.7 | mA | Halt mode |
|  | ${ }_{\text {ICC3 }}$ |  | 1 | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Stop mode } \\ & \left(X_{1}=0 \mathrm{~V}, X_{2}\right. \\ & =0 \text { pen }) \end{aligned}$ |

## AC Characteristics

## Read/Write Operation

$78 \mathrm{C} 05 \mathrm{~A}, \mathrm{t}_{\mathrm{CY}} \phi=660 \mathrm{~ns} ; 78 \mathrm{C} 06 \mathrm{~A}, \mathrm{t}_{\mathrm{CY}} \phi=1320 \mathrm{~ns}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\mathrm{RD}}$ low time | ${ }_{\text {trR }}$ | $\begin{gathered} 1070 \\ +660 \end{gathered}$ |  |  | ns |  |
| $\begin{aligned} & \overline{\mathrm{RD}} \text { LE to } \\ & \overline{\text { WAIT }} \mathrm{LE} \end{aligned}$ | $t_{\text {RWT }}$ |  |  | 460 | ns |  |
| Address ( $\mathrm{PE}_{0}$ - <br> $P E_{15}$ ) to <br> WAIT LE | ${ }^{\text {AWTI }}$ |  |  | 790 | ns |  |
| WAIT set-up time to $\phi_{\text {OUT }}$ LE。 | tWTS | 370 |  |  | ns |  |
| $\overline{\text { WAIT }}$ hold time after $\phi_{\text {OUT }}$ LE | ${ }^{\text {W WTH }}$ | 0 |  |  | ns |  |
| $M_{1}$ to $\overline{R D} L E$ (1) | $t_{M R}$ | 108 |  |  | ns |  |
| $\overline{\mathrm{RD}}$ TE to $M_{1}$ (1) | $t_{R M}$ | 130 |  |  | ns |  |
| कOUT LE <br> to WR LE | $t_{\phi} \mathrm{W}$ |  |  | 175 | ns |  |
| Address ( $\mathrm{PE}_{0}-$ $\mathrm{PE}_{15}$ ) to $\phi$ OUT TE | $t_{\text {A } \phi}$ | 420 |  |  | ns |  |
| Address ( $\mathrm{PE}_{0}{ }^{-}$ $\mathrm{PE}_{15}$ ) to $\phi_{0 U T}$ TE (1) | ${ }^{\text {A } \phi^{-}}$ | 90 | , |  | ns |  |
| Address ( $\mathrm{PE}_{0}{ }^{-}$ $\mathrm{PE}_{15}$ ) to data output | $t_{\text {AD2 }}$ | 510 |  |  | ns |  |
| Data output to WR TE | tow | $\begin{gathered} 740 \\ +660 \mathrm{~N} \end{gathered}$ |  |  | ns |  |
| $\overline{\mathrm{WR}}$ TE to data stable time | ${ }_{\text {twD }}$ | 130 |  |  | ns |  |
| Address ( $\mathrm{PE}_{0}-\mathrm{PE}_{15}$ ) to WR LE | $t_{\text {AW }}$ | 460 |  |  | ns |  |
| $\overline{\overline{W R}}$ TE to address stable time | twA | 180 |  |  | ns |  |
| $\overline{\text { WR low time }}$ | twW | $\begin{gathered} 690 \\ +900 \mathrm{~N} \end{gathered}$ |  |  | ns |  |
| $\begin{aligned} & \overline{\overline{W R}} \text { LE to } \\ & \text { WAIT LE } \end{aligned}$ | $t_{W W T}$ |  |  | 110 | ns |  |

Note:
(1) Applies only to 78C05A.
(2) N is number of WAIT states ( $T_{\text {WAIT }}$ ). In the 78C06A, two WAIT states are automatically inserted when accessing internal ROM.
(3) LE is leading edge and $T E$ is trailing edge.

## AC Characteristics (cont)

## Bus Timing Depending on $\boldsymbol{t}_{\boldsymbol{C r}}{ }_{\phi}$

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Symbol | Formula | Min/Max | Unit |
| :---: | :---: | :---: | :---: |
| ${ }_{\underline{t} \boldsymbol{\phi} \text { ( }}$ | (1/2) $\mathrm{T}-150$ | Min | ns |
| $\mathrm{t}_{\mathrm{AD} 1}$ | $(3 / 2+N) T-200$ | Max | ns |
| $\mathrm{t}_{\mathrm{RA}(\mathrm{T} 3)}$ | (1/2) $\mathrm{T}-150$ | Min | ns |
| $\mathrm{t}_{\mathrm{RA}}(\mathrm{T} 4)$ | (3/2) T-150 | Min | ns |
| $\mathrm{t}_{\text {RD }}$ | $(1+N) T-200$ | Max | ns |
| $\mathrm{t}_{\text {RR }}$ | $(2+N) T-250$ | Min | ns |
| $t_{\text {RWT }}$ | T-200 | Max | ns |
| ${ }_{\text {tawti }}$ | (3/2) T-200 | Max | ns |
| twTS | (1/3) T + 150 | Min | ns |
| $\mathrm{t}_{\text {MR }}(1)$ | (3/8) T-140 | Min | ns |
| $\mathrm{t}_{\text {RM }}(1)$ | (1/2) $T-200$ | Min | ns |
| ${ }^{t_{A \phi}(1)}$ | (1/2) T-240 | Min | ns |
| ${ }^{t_{A \phi}}$ | T-240 | Min | ns |
| ${ }^{\text {t }}$ AD2 | T-150 | Min | ns |
| tow | $(3 / 2+N) T-250$ | Min | ns |
| ${ }^{\text {twD }}$ | (1/2) $\mathrm{T}-200$ | Min | ns |
| ${ }^{t_{A W}}$ | $T-200$ | Min | ns |
| twa | (1/2) $\mathrm{T}-150$ | Min | ns |
| tww | $(3 / 2+N) T-300$ | Min | ns |
| twWT | (1/2) $\mathrm{T}-220$ | Max | ns |
| ${ }_{\text {t }}^{\text {cry }}$ | 2 T | Min | ns |
| $\mathrm{t}_{\text {KKL }}$ | T-120 | Min | ns |
| tKKH | T-120 | Min | ns |

## Note:

(1) For 78C05A only
(2) $\mathrm{N}=$ Number of $T_{\text {WAIT }}$ states

In the 78C06A, two wait states are automatically inserted when accessing internal ROM.
$\mathrm{T}=\mathrm{t}_{\mathrm{CY}}$ for 78005A
$\mathrm{T}={ }^{2} \mathrm{t}_{\mathrm{CY}}{ }_{\phi}$ for 78C06A
${ }^{t_{C Y}}$ assumes $50 \%$ duty cycle on $X_{1}$.

## Serial Operation

$78 \mathrm{C} 05 \mathrm{~A}, \mathrm{t}_{\mathrm{CY} \phi}=660 \mathrm{~ns} ; 78 \mathrm{C} 06 \mathrm{~A}, \mathrm{t}_{\mathrm{CY} \phi}=1320 \mathrm{~ns}$

| Parameter | Symbal | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\text { SCK cycle }}$ | tcyk | 1270 |  | 80,000 | ns | S'SK input |
| time |  | 1280 |  |  | ns | SCK output |
| $\overline{\overline{S C K}}$ low time | $\mathrm{t}_{\text {KKL }}$ | $\begin{aligned} & 515 \\ & 520 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \end{aligned}$ | $\overline{\text { SCK }}$ input SCK output |
| $\begin{aligned} & \overline{\overline{S C K}} \text { high } \\ & \text { time } \end{aligned}$ | $\mathrm{t}_{\text {KKH }}$ | $\begin{aligned} & 515 \\ & 520 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \overline{\text { SCK }} \text { input } \\ & \text { SCK output } \end{aligned}$ |
| SI set-up time to SCK TE | ${ }_{\text {tSIS }}$ | 200 |  |  | ns |  |
| SI hold time after SCK TE | ${ }_{\text {tSIH }}$ | 250 |  |  | ns |  |
| $\overline{\text { SCK LE to }}$ SO delay time | $\mathrm{t}_{\mathrm{K}}$ |  |  | 300 | ns |  |

## Note:

(1) Input timings are measured at $\mathrm{V}_{\mathrm{IH}}$ min and $\mathrm{V}_{\mathrm{IL}}$ max.
(2) Output timings are measured at $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.45 \mathrm{~V}$, and load $=$ one TTL +200 pF .
(3) LE is leading edge and TE is trailing edge.

Clock Timing

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $X_{1}$ input cycle time | ${ }^{\text {t }} \mathrm{CYX}$ | 160 |  | 10,000 | ns |  |
| $X_{1}$ input low time | txxL | 75 |  |  | ns |  |
| $X_{1}$ input high time | txx | 75 |  |  | ns |  |
| $\phi_{\text {OUT }}$ cycle time (2) | ${ }_{\text {t }}^{\text {c }}$ ¢ | 1,280 |  | 80,000 | ns |  |
| \$OUT low time (2) | $\mathrm{t}_{\phi \phi \mathrm{L}}$ | 515 |  |  | ns |  |
| $\begin{aligned} & \phi_{\text {OUT high }} \\ & \text { time (2) } \end{aligned}$ | $\mathrm{t}_{\phi \phi} \mathrm{H}$ | 515 |  |  | ns |  |
| $\phi_{0 U T}$ <br> cycle time (1) | ${ }_{\text {tcy }}{ }_{\phi}$ | 640 |  | 40,000 | ns |  |
| $\begin{aligned} & \phi \text { OUT } \\ & \text { Low time (1) } \end{aligned}$ | $\mathrm{t}_{\phi \phi \mathrm{L}}$ | 195 |  |  | ns |  |
| $\phi_{\text {OUT }}$ high time (1) | $\mathrm{t}_{\phi \phi} \mathrm{H}$ | 195 |  |  | ns |  |
| $\phi_{\text {OUT }}$ rise/ fall time | $t_{\text {R }}, t_{F}$ |  |  | 120 | ns |  |

## Note:

(1) Applies only to 78C05A. ( $\left.\mathrm{t}_{\mathrm{CY}}=4 / \mathrm{f} \mathrm{OSC}\right)$
(2) Applies only to 78C06A. ( $\left.\mathrm{t}_{\mathrm{CY} \phi}=8 / \mathrm{f} \mathrm{OSC}\right)$

## Timing Waveforms

## Write Operation



## Read Operation



## Timing Waveforms (cont)

## Serial Operation



## Clock Timing



## Functional Description

## Memory Map

The $\mu$ PD78C06A can directly address up to 64 K bytes of memory. Except for the on-chip ROM $(0-4,095)$ and RAM ( $65,408-65,535$ ), any memory location can be used as either ROM or RAM. Figure 1 defines the $0-$ 64 K -byte memory space for the $\mu$ PD78C06A showing that the reset start address, interrupt start address, call tables, etc, are located in the internal ROM area.

## Timer Operation

A programmable 8 -bit timer (figure 2 ) is provided onchip for measuring time intervals, generating pulses, and general time-related control functions. It is capable of measuring time intervals from $5 \mu \mathrm{~s}$ to 21 ms in duration. The timer consists of a prescaler that decrements an 8 -bit counter at a fixed $5-\mu$ s or $82-\mu \mathrm{s}$ rate.

Countup operation is initiated upon execution of the STM instruction. When the contents of the upcounter are incremented and a coincidence with the Timer Reg. occurs, an internal interrupt (INT ${ }^{\text {) }}$ ) is generated. The duration of the time-out may be altered by loading new contents into the timer register.
The timer flip-flop is set by the STM instruction and reset on a countup operation. Its output (TO) is available externally and may be used for general external synchronization.

## Serial Port Operation

The on-chip serial port (figure3) provides basic synchronous serial communication functions allowing the $\mu$ PD78C05A/06A to serially interface with external devices.
Serial transfers are synchronized with either the internal clock or an external clock input ( $\overline{\text { SCK }}$ ). The transfer rate is fixed at $\mathrm{f}_{\mathrm{OSC}} / 8$ if the internal clock is used or is variable between dc and $\mathrm{f}_{\mathrm{Os}} / 8$ when an external clock is used. The clock source select is determined by the serial mode register. Data on the SI (serial input) line is latched into the serial register on each rising edge of the serial clock ( $\overline{\mathrm{SCK}}$ ). Concurrently, data is transferred out of the serial register onto the SO (serial output) line with each falling edge of $\overline{S C K}$. At this time, receive and transmit operations through the SI/SO port are enabled. Receive and transmit operations are performed MSB first.

## Interrupt Structure

The $\mu$ PD78C05A/06A provide a maskable interrupt structure capable of handling vectored prioritized interrupts. Interrupts can be generated from three different sources: two external interrupts and a timer interrupt. When activated, each interrupt branches to a designated memory vector location for that interrupt. See table 1.

Table 1. Interrupt Structure

| INT | Vectored Memory <br> Location | Priority | Type |
| :--- | :---: | :---: | :--- |
| $\mathbb{N N} T_{T}$ | 8 | 2 | Internal, timer overflow |
| $\mathbb{N T} T_{0}$ | 4 | 1 | External, level sensitive |
| $\mathbb{I N T _ { 1 }}$ | 16 | 3 | External, rising-edge <br> sensitive |

Figure 1. Memory Map


Figure 2. Timer Block Diagram


Figure 3. Serial Port Diagram


## Reset

An active-low signal on the $\overline{\operatorname{RESET}}$ input for more than $4 \mu$ forces the $\mu \mathrm{PD} 78 \mathrm{C} 05 \mathrm{~A} / 06 \mathrm{~A}$ into a reset condition, which affects the following internal functions:

- The interrupt enable flags are reset, and interrupts are inhibited.
- The interrupt request flag is reset.
- The halt flip-flop is reset, and the halt state is released.
- The contents of the mode B register are set to FFH, and port B becomes an input port.
- All flags are reset to 0 .
- The internal count register for timer operation is set to FFH and the timer F/F is reset.
- The contents of the program counter are set to 0000 H .
- Data bus ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ ), $\overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ go to a highimpedance state.
Once the RESET input goes high, the program is started at location 0000 H .


## Stop and Halt Modes

The $\mu$ PD78C05A/06A have a stop and a halt mode. The effects of stop and halt on various functions are shown in table 2.

## Registers

The $\mu$ PD78C05A/06A contain seven 8-bit registers and two 16 -bit registers. See figure 4.

## General Purpose Registers

The general purpose registers B, C, D, E, H, L can function as auxiliary registers to the accumulator or in pairs as data pointers ( $B C, D E, H L$ ). Automatic increment and decrement addressing mode capabilities extend the uses for the DE and HL register pairs.

Figure 4. Registers


Table 2. Halt and Stop Modes

| Function | Halt Mode | Stop Mode |
| :---: | :---: | :---: |
| Oscillator | Run | Stop |
| Internal system clock | Stop |  |
| Timer | Run |  |
| Timer register | Hold | Set |
| Upcounter, prescaler 0,1 | Run | Cleared |
| Serial interface | Run | Run (1) |
| Serial clock | Hold | Hold |
| Interrupt control circuit | Run | Stop |
| Interrupt enable flag | Hold | Reset |
| $\mathrm{INT}_{0}, \mathrm{INT}_{1}$ input | Active | Inactive |
| $\mathrm{INT}_{T}$ |  | - |
| $\mathrm{T}_{8}$ (INTFS) |  | - |
| Mask register | Hold | Set |
| Pending interrupts (INTFX) |  | Reset |
| REL input | Inactive | Active |
| RESET input | Active |  |
| On-chip RAM | Hold | Hold |
| Output latch in ports A, B, E |  |  |
| Program counter (PC) |  | Cleared |
| Stack pointer (SP) |  | Unknown |
| General registers (A, B, C, D, E, F, L) |  |  |
| Program status word (PSW) |  | Reset |
| Mode B register |  | Hold |
| Standby control register ( $\mathrm{SC}_{0}-\mathrm{SC}_{3}$ ) |  |  |
| Standby control register ( $\mathrm{SC}_{4}$ ) |  | Set |
| Timer mode register ( $\mathrm{TMM}_{0}-$ TMM ${ }_{1}$ ) |  | Hold |
| Timer mode register (TMM ${ }^{\text {) }}$ ) |  | Set |
| Serial mode register (SM) |  | Hold |
| Data bus ( $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ ) | High-Z | High-Z |
| RD, WR output | High | High |

(1) Serial clock counter is running and $T_{8}$ is generated; however, there are no effects from it.

## Accumulator [A]

All data transfers between the $\mu$ PD78C05A/ 06A and external memory or $1 / O$ are done through the accumulator.

## Program Counter [PC]

The PC is a 16-bit register containing the address of the next instruction to be fetched. Under normal program flow, the PC is automatically incremented. However, in the case of a branch instruction, the PC contents are from another register or an instruction's immediate data. A reset sets the PC to 0000 H .

## Stack Pointer [SP]

The stack pointer is a 16-bit register used to maintain the top of the stack area (last-in/first-out). The contents of the SP are decremented during a Call or Push instruction or if an interrupt occurs. The SP is incremented during a Return or POP instruction.

## Address Modes

## Register Addressing

The instruction opcode specifies a register that contains the operand.


## Register Indirect Addressing

The instruction opcode specifies a register pair that contains the memory address of the operand. Mnemonics with an $X$ suffix indicate this address mode.


## Automatic Increment Addressing

The opcode specifies a register pair that contains the memory address of the operand. The contents of the register pair are automatically incremented to point to a new operand. This mode provides automatic sequential stepping when working with a table of operands.


## Automatic Decrement Addressing



## Working-Register Addressing

The contents of the register are linked with the byte following the opcode to form a memory address that contains the operand. The V register is used to indicate the memory page. This address mode is useful as a short-offset address mode when working with operands in a common memory page where only one additional byte is required for the address. Mnemonics with a W suffix indicate this address mode. In the $\mu$ PD78C05A/ 06A, the V register is always FFH.


## Direct Addressing

The two bytes following the opcode specify an address of a location containing the operand.


Memory
Low Operand
High Operand

Immediate Addressing

| PC |  |
| :--- | :--- |
| $\mathrm{PC}+1$ | Opcode |
| Operand |  |

Immediate Extended Addressing


## Clock Driver Circuit

The $6.25-\mathrm{MHz}$ master timing signal is from an external oscillator connected to pin X1 or from an internal oscillator controlled by an external $6.25-\mathrm{MHz}$ crystal connected to pins X1 and X2 (figure 5). Dividing fosc by four creates the internal CPU clock ( $\mathrm{f}_{\boldsymbol{\phi}}=1.5625$ MHz ).

A system clock is available for external use at the $\phi_{\text {OUT }}$ pin. Its frequency is $1.5625 \mathrm{MHz}(6.25 / 4)$ or 0.78125 $\mathrm{MHz}(6.25 / 8)$ for 78C05A and 78C06A, respectively.

Figure 5. External 6.25-MHz Crystal


```
Crysial specifications
ATcut
fosc \(=6.25 \mathrm{MHz}\)
\(R=50 \Omega\)
\(C_{L}=16 \pm 0.2 \mathrm{pF}\)
\(P=1.0 \pm 0.2 \mathrm{~mW}\)
```

Capacitor specifications
C1, C2 $=\mathbf{5}$ to $\mathbf{2 0} \mathbf{~ p F}$ [including stray capacitance]
$|\mathrm{C} 1-\mathrm{C} 2| \leq 10 \mathrm{pF}$

## Instructions

Instruction Set Definitions

| Operand | Description |
| :--- | :--- |
| r | $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{H}, \mathrm{L}$ |
| r 1 | $\mathrm{~B}, \mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{H}, \mathrm{L}$ |
| r 2 | $\mathrm{~A}, \mathrm{~B}, \mathrm{C}$ |
| sr | $\mathrm{PA}, \mathrm{PB}, \mathrm{PC}, \mathrm{MK}, \mathrm{MB}, \mathrm{TM}_{0}, \mathrm{TM}_{1}, \mathrm{~S}, \mathrm{SM}, \mathrm{SC}$ |
| $\mathrm{sr1}$ | $\mathrm{PA}, \mathrm{PB}, \mathrm{PC}, \mathrm{MK}, \mathrm{S}, \mathrm{TM}_{0}, \mathrm{TM}_{1}, \mathrm{SC}$ |
| $\mathrm{sr2}$ | $\mathrm{PA}, \mathrm{PB}, \mathrm{PC}, \mathrm{MK}$ |
| rp | $\mathrm{SP}, \mathrm{B}, \mathrm{D}, \mathrm{H}$ |
| $\mathrm{rp1}$ | $\mathrm{~B}, \mathrm{D}, \mathrm{H}$ |
| rpa | $\mathrm{B}, \mathrm{D}, \mathrm{H}, \mathrm{D}^{+}, \mathrm{H}^{+}, \mathrm{D}^{-}, \mathrm{H}^{-}$ |
| wa | 8-bit immediate data used to access working register area |
| word | 16-bit immediate data |
| byte | 8-bit immediate data |
| bit | 1-bit immediate data |
| if | F0, F1, FT, FS |
| F | CY, Z |
| fa | 10-bit immediate data used to access fixed area in <br> locations 0-2047 |
| ta | 5-bit immediate data used to access table in locations <br> 128-191 |
| n | Number of bytes in an instruction |
| Note: |  |

(1) When special register operands $s r$, $s r 1$, sr2 are used, $P A=$ port $A$, $\mathrm{PB}=$ port $\mathrm{B}, \mathrm{PC}=$ port $\mathrm{C}, \mathrm{MK}=$ mask register, $\mathrm{MB}=$ mode B register, $S M=$ serial mode register, $S C=$ standby control register, $\mathrm{TM}_{0}=$ timer register $0, \mathrm{TM}_{1}=$ timer register 1 , $S=$ serial register .
(2) When register pair operands $\mathrm{rp}, \mathrm{rp} 1$ are used, $\mathrm{SP}=$ stack pointer, $B=B C, D=D E, H=H L$.
(3) Operands rpa, rp1, wa are used in indirect addressing and auto-increment/auto-decrement addressing modes. $B=(B C)$, $D=(D E), H=(H L), D^{+}=(D E)^{+}, H^{+}=(H L)^{+}, D^{-}=(D E)^{-}$, and $H^{-}=(H L)^{-}$.
(4) When the interrupt operand "if" is used, $F 0=I N T F O, F 1=I N T F 1$, $\mathrm{FT}=\mathrm{INTFT}, \mathrm{FS}=$ INTFS .
(5) When the operand $F$ is used, $\mathrm{CY}=$ Carry and $\mathrm{Z}=$ Zero.
(6) The $V$ register is always FFH .

## Instruction Set

| Mnemonic | Operand | Bytes | *Clocks | Operation | $\underset{\text { Condition }}{\text { Skip }}$ | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | cy | $z$ |
| 8-Bit Data Transfer |  |  |  |  |  |  |  |
| MOV | r1,A | 1 | 4/6 | $(\mathrm{r} 1) \leftarrow(\mathrm{A})$ |  |  |  |
| MOV | A,r1 | 1 | 4/6 | (A) $\leftarrow(\mathrm{r} 1)$ |  |  |  |
| MOV | sr,A | 2 | 10/14 | $(\mathrm{Sr}) \leftarrow(\mathrm{A})$ |  |  |  |
| MOV | A,sr1 | 2 | 10/14 | (A) $\leftarrow$ (sr1) |  |  |  |
| MOV | r,word | 4 | 17/25 | (r) $\leftarrow$ (word) |  |  |  |
| MOV | word, r | 4 | 17/25 | (word) $\leftarrow$ (r) |  |  |  |
| MV1 | $r$ r, byte | 2 | 7/11 | (r) $\leftarrow$ (byte) |  |  |  |
| STAW | wa | 2 | 10/14 | $(\mathrm{FFH}, \mathrm{wa}) \leftarrow$ (A) |  |  |  |
| LDAW | wa | 2 | 10/14 | (A) $\leftarrow($ FFH,wa) |  |  |  |
| STAX | rpa | 1 | 7/9 | $((\mathrm{rpa})) \leftarrow(\mathrm{A})$ |  |  |  |
| LDAX | rpa | 1 | 7/9 | $($ A $) \leftarrow(($ rpa $))$ |  |  |  |
| 16-Bit Data Transfer |  |  |  |  |  |  |  |
| SBCD | word | 4 | 20/28 | (word) $\leftarrow$ (C), (word + 1) $\leftarrow$ (B) |  |  |  |
| SDED | word | 4 | $20 / 28$ | (word) $\leftarrow$ (E), (word +1) $\leftarrow$ (D) |  |  |  |
| SHLD | word | 4 | 20/28 | (word) $\leftarrow$ (L), (word +1$) \leftarrow(H)$ |  |  |  |
| SSPD | word | 4 | 20/28 | $\begin{aligned} & (\text { word }) \leftarrow\left(\mathrm{SP}_{\mathrm{L}}\right), \\ & ((\text { word })+1) \leftarrow\left(\mathrm{SP}_{\mathrm{H}}\right) \end{aligned}$ |  |  |  |
| LBCD | word | 4 | 20/28 | (C) $\leftarrow$ (word), (B) $\leftarrow$ (word +1) |  |  |  |
| LDED | word | 4 | 20/28 | (E) $\leftarrow$ (word), (D) $\leftarrow$ (word +1) |  |  |  |
| LHLD | word | 4 | 20/28 | (L) $\leftarrow$ (word), (H) $\leftarrow$ (word +1$)$ |  |  |  |
| LSPD | word | 4 | 20/28 | $\left(\mathrm{SP}_{1}\right) \leftarrow$ (word) |  |  |  |
| POP | rp1 | 2 | 14/18 | $\left(\mathrm{rp}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP}))$ <br> $\left({ }^{(r p 1} \mathcal{H}_{H}\right) \leftarrow((S P)+1)$, <br> $(S P) \leftarrow(S P)+2$ |  |  |  |
| LXI | rp,word | 3 | 10/16 | $(\mathrm{rp}) \leftarrow$ word |  |  |  |
| Arithmetic |  |  |  |  |  |  |  |
| ADD | A,r | 2 | 8/12 | $(\mathrm{A})-(\mathrm{A})+(\mathrm{r})$ |  | $\ddagger$ | $\ddagger$ |
| ADDX | rpa | 2 | 11/15 | (A) $\leftarrow(\mathrm{A})+($ (rpa $)$ ) |  | $\ddagger$ | $\ddagger$ |
| ADC | A, r | 2 | 8/12 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})+(\mathrm{CY})$ |  | $\ddagger$ | $\ddagger$ |
| ADCX | rpa | 2 | 11/15 | (A) $\leftarrow(\mathrm{A})+(($ rpa $))+(\mathrm{CY})$ |  | $\ddagger$ | $\ddagger$ |
| SUB | A,r | 2 | 8/12 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$ |  | $\ddagger$ | $\ddagger$ |
| SUBX | rpa | 2 | 11/15 | (A) $\leftarrow$ (A) $-($ (rpa) $)$ |  | $\ddagger$ | $\ddagger$ |
| SBB | A,r | 2 | 8/12 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})-(\mathrm{CY})$ |  | 1 | $\ddagger$ |
| SBBX | rpa | 2 | 11/15 | $($ A $) \leftarrow$ (A) $-($ (rpa) $)-(\mathrm{CY})$ |  | 1 | $\ddagger$ |
| ADDNC | A,r | 2 | 8/12 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$ | No carry | $\pm$ | 1 |
| ADDNCX | rpa | 2 | 11/15 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (rpa $))$ | No carry | $\ddagger$ | 1 |
| SUBNB | A,r | 2 | 8/12 | $(A) \leftarrow(A)-(r)$ | No borrow | 1 | $\ddagger$ |
| SUBNBX | rpa | 2. | 11/15 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ rpa $)$ | No borrow | $\ddagger$ | $\ddagger$ |

## Instruction Set (cont)

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Bytes | *Clocks | Operation | Condition | cr | z |
| Logical |  |  |  |  |  |  |  |
| ANA | A,r | 2 | 8/12 | $($ A $) \leftarrow(A) \wedge(r)$ |  |  | 1 |
| ANAX | rpa | 2 | 11/15 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{rpa}))$ |  |  | $\downarrow$ |
| ORA | A, r | 2 | 8/12 | $(A) \leftarrow(A) V(r)$ |  |  | 1 |
| ORAX | rpa | 2 | 11/15 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee($ (rpa) $)$ |  |  | 1 |
| XRA | A, r | 2 | 8/12 | $(A) \leftarrow(A) V(r)$ |  |  | 1 |
| XRAX | rpa | 2 | 12/15 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee($ (rpa) $)$ |  |  | 1 |
| GTA | A,r | 2 | 8/12 | (A) $-(\mathrm{r})-1$ | No borrow | 1 | 1 |
| GTAX | rpa | 2 | 11/15 | (A) $-($ (rpa) $)-1$ | No borrow | 1 | 1 |
| LTA | A, r | 2 | 8/12 | (A) - (r) | Borrow | 1 | 1 |
| LTAX | rpa | 2 | 11/15 | (A) $-($ (rpa) $)$ | Borrow | 1 | 1 |
| ONAX | rpa | 2 | 8/12 | (A) $\wedge($ (rpa) $)$ | No zero | $\downarrow$ | 1 |
| OFFAX | rpa | 2. | 11/15 | (A) $\wedge($ (rpa $)$ ) | Zero | $\pm$ | 1 |
| NEA | A,r | 2 | 8/12 | (A) - (r) | No zero | $\pm$ | 1 |
| NEAX | rpa | 2 | 11/15 | (A) - ((rpa)) | No zero | $\ddagger$ | 1 |
| EQA | A,r | 2 | 8/12 | (A) - (r) | Zero | $\ddagger$ | 1 |
| EQAX | rpa | 2 | 11/15 | (A) $-($ (rpa) $)$ | Zero | $\ddagger$ | 1 |

Immediate Data Transfer (Accumulator)

| XRI | A,byte | 2 | 7/11 | (A) $\leftarrow(A) V$ byte |  |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADINC | A, byte | 2 | 7/11 | (A) $\leftarrow$ (A) - byte | No carry | $\ddagger$ | $\ddagger$ |
| SUINB | A, byte | 2 | 7/11 | (A) $\leftarrow$ (A) - byte | No borrow | 1 | 1 |
| ADI | A, byte | 2 | 7/11 | (A) $\leftarrow$ (A) + byte |  | $\pm$ | 1 |
| ACI | A,byte | 2 | 7/11 | $(\mathrm{A}) \leftarrow(\mathrm{A})+$ byte $+(\mathrm{CY})$ |  | 1 | $\ddagger$ |
| SUI | A, byte | 2 | 7/11 | (A) $\leftarrow$ (A) - byte |  | 1 | 1 |
| SBI | A,byte | 2 | 7/11 | $(\mathrm{A}) \leftarrow(\mathrm{A})-$ byte -(CY) |  | $\ddagger$ | 1 |
| ANI | A,byte | 2 | $7 / 11$ | $($ A $) \leftarrow$ (A) $\wedge$ byte | $\therefore$ |  | $\ddagger$ |
| ORI | A,byte | 2 | 7/11 | (A) $\leftarrow$ (A) V byte |  |  | $\ddagger$ |
| GTI | A,byte | 2 | 7/11 | (A) - byte - 1 | No borrow | $\ddagger$ | $\ddagger$ |
| LTI | A,byte | 2 | 7/11 | (A) - byte | Borrow | 1 | $\ddagger$ |
| ONI | A,byte | 2 | 7/11 | (A) $\wedge$ byte | No zero | 1 | $\ddagger$ |
| OFFI | A,byte | 2 | 7/11 | (A) $\wedge$ byte | Zero |  | 1 |
| NEI | A,byte | 2 | 7/11 | (A) - byte | No zero | 1 | 1 |
| EQI | A,byte | 2 | 7/11 | (A) - byte | Zero | 1 | 1 |

Immediate Data Transfer (Special Register)

| ANI | sr2,byte | 3 | $17 / 23$ | $(\mathrm{sr} 2) \leftarrow(\mathrm{sr} 2) \wedge$ byte | $\downarrow$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ORI | sr2,byte | 3 | $17 / 23$ | $(\mathrm{sr} 2) \leftarrow(\mathrm{sr} 2) \vee$ byte |  |
| OFFI | sr2,byte | 3 | $14 / 20$ | $(\mathrm{sr} 2) \wedge$ byte |  |
| ONI | sr2,byte | 3 | $14 / 20$ | $(\mathrm{sr} 2) \wedge$ byte | Zero |

## Instruction Set (cont)

| Mnemanic | Operand | Bytes | *Clocks | Operation | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | cr | z |
| Working Register |  |  |  |  |  |  |  |
| ANIW | wa,byte | 3 | 16/22 | $(\mathrm{FFH}, \mathrm{wa}) \leftarrow(\mathrm{FFH}, \mathrm{wa}) \wedge$ byte |  |  | 1 |
| ORIW | wa,byte | 3 | 16/22 | (FFH, wa) $\leftarrow$ (FFH, wa) V byte |  |  | $\downarrow$ |
| GTIW | wa,byte | 3 | 13/19 | (FFH, wa) - byte - 1 | No borrow | $\ddagger$ | $\downarrow$ |
| LTIW | wa,byte | 3 | 13/19 | (FFH, wa) - byte | Borrow | $\downarrow$ | 1 |
| ONIW | wa,byte | 3 | 13/19 | (FFH, wa) $\wedge$ byte | No zero |  | $\ddagger$ |
| OFFIW | wa,byte | 3 | 13/19 | (FFH, wa) $\wedge$ byte | Zero |  | $\ddagger$ |
| NEIW | wa,byte | 3 | 13/19 | (FFH, wa) - byte | No zero | $\ddagger$ | $\ddagger$ |
| EQIW | wa,byte | 3 | 13/19 | (FFH, wa) - byte | Zero | $\ddagger$ | $\ddagger$ |
| Increment/Decrement |  |  |  |  |  |  |  |
| INR | r2 | 1 | 4/6 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)+1$ | Carry |  | $\ddagger$ |
| INRW | wa | 2 | 13/17 | $($ FFH, wa $) \leftarrow($ FFH, wa $)+1$ | Carry |  | $\ddagger$ |
| DCR | r2 | 1 | 4/6 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)-1$ | Borrow |  | $\ddagger$ |
| DCRW | wa | 2 | 13/17 | (FFH, wa) $\leftarrow($ (FFH, wa) -1 | Borrow |  | 1 |
| INX | rp | 1 | 7/9 | $(\mathrm{rp}) \leftarrow(\mathrm{rp})+1$ |  |  |  |
| DCX | rp | 1 | 7/9 | $(r p) \leftarrow(r p)-1$ |  |  |  |
| Miscellaneous |  |  |  |  |  |  |  |
| DAA |  | 1 | 4/6 | Decimal adjust accumulator |  | $\ddagger$ | 1 |
| STC |  | 2 | 8/12 | (CY) -1 |  | 1 |  |
| CLC |  | 2 | 8/12 | (CY) $\leftarrow 0$ |  | 0 |  |
| Rotate and S |  |  |  |  |  |  |  |
| RLD |  | 2 | 17/21 | Rotate left digit |  |  |  |
| RRD |  | 2 | 17/21 | Rotate right digit |  |  |  |
| RAL |  | 2 | 8/12 | $\begin{aligned} & \left(A_{m+1}\right) \leftarrow\left(A_{m}\right),\left(A_{0}\right) \leftarrow(C Y), \\ & (C Y) \leftarrow\left(A_{7}\right) \end{aligned}$ |  | $\dagger$ |  |
| RAR |  | 2 | 8/12 | $\begin{aligned} & \left(A_{m-1}\right) \leftarrow\left(A_{m}\right),\left(A_{7}\right) \leftarrow(C Y), \\ & (C Y) \leftarrow\left(A_{0}\right) \end{aligned}$ |  | 1 |  |
| Jump |  |  |  |  |  |  |  |
| JMP | word | 3 | 10/16 | (PC) $\leftarrow$ word |  |  |  |
| $\sqrt{ } \mathrm{B}$ |  | 1 | 4/6 | $\left(\mathrm{PC}_{\mathrm{H}}\right) \leftarrow(\mathrm{B}),\left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow(\mathrm{C})$ |  |  |  |
| JR | word | 1 | 10/12 | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1+$ jdisp1 |  |  |  |
| JRE | word | 2 | 13/17 | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2+$ jdisp |  |  |  |

## Instruction Set

| Mnemonic | Operand | Bytes | *Clocks | Operation | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ | Flags |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | cr | 2 |
| Call |  |  |  |  |  |  |  |
| CALL | word | 3 | 16/22 | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+3)_{\mathrm{H}}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+3)_{\mathrm{L}}, \\ & (\mathrm{PC}) \leftarrow \text { word } \end{aligned}$ |  |  |  |
| CALF | word | 2 | 13/17 | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+2) \mathrm{H}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+2) \mathrm{L}, \\ & \left(\mathrm{PC}_{15}-\mathrm{PC}_{11} \leftarrow 00001,\right. \\ & \left(\mathrm{PC}_{10}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{fa} \end{aligned}$ |  |  |  |
| CALT | word | 1 | 19/21 | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+1) \mathrm{H}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+1) \mathrm{L}, \\ & \left(P C_{L}\right) \leftarrow(128+2 \mathrm{ta}), \\ & \left(\mathrm{PC}_{H}\right) \leftarrow(129+2 \mathrm{ta}) \\ & \hline \end{aligned}$ |  |  |  |
| Return |  |  |  |  |  |  |  |
| RET |  | 1 | 10/12 | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})), \\ & \left(\mathrm{PC}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1), \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \end{aligned}$ |  |  |  |
| RETS |  | 1 | $10+n / 12+n$ | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})), \\ & \left(\mathrm{PC}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1), \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2, \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{n} \\ & \hline \end{aligned}$ |  |  |  |
| RETI |  | 1 | 13/15 | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})), \\ & \left(\mathrm{PC}_{H}\right) \leftarrow((\mathrm{SP})+1), \\ & (\mathrm{PSW}) \leftarrow((\mathrm{SP})+2), \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+3 \end{aligned}$ |  |  |  |
| Skip |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { SKNC } \\ & \text { SKNZ } \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 8 / 12 \\ & 8 / 12 \end{aligned}$ | Skip if no carry <br> Skip if co zero | $\begin{aligned} & \mathrm{CY}=0 \\ & \mathrm{Z}=0 \end{aligned}$ |  |  |
| SKNIT | f | 2 | 8/12 | Skip if no INT X otherwise reset INT X | $\mathrm{f}=0$ |  |  |
| CPU Control |  |  |  |  |  |  |  |
| NOP |  | 1 | $4 / 6$ | No operation |  |  |  |
| El |  | 2 | 8/12 | Enable interrupt |  |  |  |
| DI |  | 2 | 8/12 | Disable interrupt |  |  |  |
| Serial Port Control |  |  |  |  |  |  |  |
| $\begin{aligned} & \overline{\text { SIO }} \\ & \text { STM } \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 4 / 6 \\ & 4 / 6 \end{aligned}$ | Start (trigger) serial I/0 start timer |  |  |  |
| Port E Control |  |  |  |  |  |  |  |
| PEX |  | 2 | 11/15 | $\begin{aligned} & \left(\mathrm{PE}_{15}-\mathrm{PE}_{8}\right) \leftarrow(\mathrm{B}), \\ & \left(\mathrm{PE}_{7}-\mathrm{PE}_{0}\right) \leftarrow(\mathrm{C}) \end{aligned}$ |  |  |  |
| PER |  | 2 | 8/12 | Port EAB mode |  |  |  |

## Program Status Word (PSW) Operation



## Flag Symbols:

$\downarrow$ Flag affected according to result of operation.
1 Flag set
0 Flag reset

- Flag not affected.


## PRELIMINARY INFORMATION

## Description

The $\mu$ PD7807/ $\mu$ PD7808/ $\mu$ PD7809 single chip microcomputer augments the high-end NEC family of 8-bit microcomputers with on-chip peripheral functions. Like the $\mu$ PD7811, the device has a fast internal 16-bit ALU and data paths, 256 bytes of RAM, a multifunctional 16-bit timer/event counter, two 8-bit timers, a USART, and two zero-cross detect inputs.
Other features are 8 K ROM ( 4 K ROM for the $\mu \mathrm{PD} 7808$ ), a programmable threshold comparator ( 8 inputs), a programmable WAIT function, a watchdog timer, hold and hold acknowledge for DMA interfaces, and bit test/write instructions for both RAM and I/O.

The $\mu$ PD7809 and $\mu$ PD7808 are mask-ROM versions with your program on chip. The $\mu$ PD7807 is the ROMless version for prototyping and small volume applications.

## Features

NMOS silicon gate technology requiring +5 V power supplyComplete single-chip microcomputer-16-bit ALU
-8K ROM (4K ROM for the $\mu$ PD7808)
-256-byte RAM
Large I/O capability
-40 I/O port lines ( $\mu$ PD7809 and $\mu$ PD7808)
-28 I/O port lines ( $\mu$ PD7807)
-8 input lines
Two zero-cross detect inputsExpansion capabilities ( 64 K memory access total)
-8085A bus compatible
-56K-byte external memory address range
(60K for the $\mu$ PD7808)Programmable threshold comparator
-8 inputs, 1 of 16 software selectable levels
Full duplex USART
-Synchronous and asynchronous
165 instructions
-16-bit arithmetic, multiply and divide$1 \mu$ s instruction cycle timePrioritized interrupt structure
-3 external

- 8 internalHold, hold acknowledge for DMA interfaceProgrammable WAIT functionWatchdog timerStandby functionOn-chip clock generator
64-pin plastic straight or bent lead QUIP or plastic shrink DIP


## Pin Configuration



## Ordering Information

| Part <br> Number | Package Type | Max Freq. <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7807G-36 | $64-$ Pin plastic QUIP | 12 MHz |
| $\mu$ PD7808G-36 |  |  |
| $\mu$ PD7809G-36 |  | 12 MHz |
| $\mu$ PD7807CW | 64-Pin plastic shrink DIP |  |
| $\mu$ PD7808CW |  |  |

## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1-8 | $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ | Port A I/0 |
| 9-16 | $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ | Port BI/O |
| 17 | $\mathrm{PC}_{0} / \mathrm{TxD}$ | Port C 1/0 line 0/Transmit data output |
| 18 | $\mathrm{PG}_{1} / \mathrm{RxD}$ | Port C I/0 line 1/Receive data input |
| 19 | $\mathrm{PC}_{2} / \overline{\mathrm{SCK}}$ | Port C I/0 line $2 /$ Serial clock 1/0 |
| 20 | $\begin{aligned} & \mathrm{PC}_{3} / \mathrm{TI} / 1 \\ & \sqrt{\mathrm{NT} T 2} \end{aligned}$ | Port C $/ / 0$ line $3 /$ Timer input/Interrupt request 2 input |
| 21 | $\mathrm{PC}_{4} / \mathrm{TO}$ | Port C I/O line 4/Timer output |
| 22 | $\mathrm{PC}_{5} / \mathrm{Cl}$ | Port C I/O line 5/Counter input |
| 23,24 | $\begin{aligned} & \mathrm{PC}_{6}, \mathrm{PC}_{7} / \\ & \mathrm{CO}_{0}, \mathrm{CO}_{1} \end{aligned}$ | Port C I/ 0 lines 6, 7/Counter outputs 0, 1 |
| 25 | NMM | Nonmaskable interrupt input |
| 26 | INT1 | Interrupt request 1 input |
| 27 | M0DE1/M1 | Mode 1 input/memory cycle 1 output |
| 28 | $\overline{\text { RESET }}$ | Reset input |
| 29 | $\begin{aligned} & \text { MODE } / \\ & \frac{10}{10} / \mathrm{M} \end{aligned}$ | Mode 0 input/I/O/memory output |
| 30,31 | $\mathrm{X} 2, \mathrm{X} 1$ | Crystal connections 1, 2 |
| 32 | $\mathrm{V}_{S S}$ | Ground |
| 33 | $\mathrm{V}_{\text {RTH }}$ | Port $T$ threshold voltage input |
| 34-41 | $\mathrm{PT}_{0}-\mathrm{PT}_{7}$ | Port T variable threshold input port |
| 42 | HOLD | Hold request input |
| 43 | HLDA | Hold acknowledge output |
| 44 | $\overline{\mathrm{RD}}$ | Read strobe output |
| 45 | $\overline{\mathrm{WR}}$ | Write strobe output |
| 46 | ALE | Address latch enable output |
| 47-54 | $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ | Port Fl/0 |
| 55-62 | $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ | Port D l/o |
| 63 | $V_{\text {DD }}$ | RAM backup power supply |
| 64 | $V_{C C}$ | 5 V power supply |

## Pin Functions

$\mathrm{PA}_{0}-\mathrm{PA}_{7}$ [Port A]
Port $A$ is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port A inputs.

## $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ [Port B]

Port B is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port B inputs.

## $\mathrm{PC}_{0}-\mathrm{PC}_{7}$ [Port C]

Port C is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Alternatively, the lines of port C can be used as control lines for the USART and timer. Reset puts all lines of port $C$ in port mode, input.
TxD [Transmit Data]. Serial data output terminal.
RxD [Receive Data]. Serial data input terminal.
SCK [Serial Clock]. Output for the serial clock when internal clock is used. Input for serial clock when external clock is used.

TI [Timer input]. Timer input terminal.
INT2 [Interrupt Request 2]. Falling-edge-triggered, maskable interrupt input terminal and AC-input, zerocross detection terminal.

TO [Timer Output]. The output of TO is a square wave with a frequency determined by the timer.

CI [Counter Input]. External pulse input to timer/event counter.
$\mathrm{CO}_{0}, \mathrm{CO}_{1}$ [Counter Outputs 0, 1]. Programmable rectangular wave outputs based on timer/event counter.

## $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ [Port D]

Port D is an 8-bit three-state port. It can be programmed as either 8 bits of input or 8 bits of output. When external expansion memory is used, port D acts as the multiplexed address/data bus.

## $\mathrm{PF}_{\mathbf{0}}$ - $\mathrm{PF}_{7}$ [Port F]

Port F is an 8 -bit three-state port. Each bit is independently programmable as an input or output. When external expansion memory is used, port F outputs the high-order address bits.

## $\mathrm{PT}_{\mathbf{0}}-\mathrm{PT}_{7}$ [Port T ]

Port T is made up of 8 variable threshold inputs. The input of each line is compared to a threshold voltage.

## $\mathbf{V}_{\text {RTH }}$ [Variable Threshold Reference Voltage]

$V_{\text {RTH }}$ is the reference voltage that the port $T$ threshold voltage is derived from.

## NMI [Nonmaskable Interrupt]

Falling-edge-triggered nonmaskable interrupt input.
$\mu$ PD7807/08/09

## INT1 [Interrupt Request 1]

INT1 is a rising-edge-triggered, maskable interrupt input. It is also an AC-input, zero-cross detection terminal.

## RESET [Reset]

When the $\overline{\text { RESET }}$ input is brought low, it initializes the PD7807/08/09.

MODE1, MODEO [Mode 1, 0]
The MODE1 and MODEO inputs select the memory expansion mode. MODE1 also outputs the $\overline{\mathrm{M} 1}$ signal during each opcode fetch. MODEO outputs the $\overline{\mathrm{IO}} / \mathrm{M}$ signal.

## HOLD [Hold Request]

When the HOLD input is high, the CPU is put in a hold state until HOLD is brought low.

## HLDA [Hold Acknowledge]

The CPU brings the HLDA output high when it is in the hold state, and low when the hold is released.

## $\overline{\mathbf{R D}}$ [Read Strobe]

The $\overline{R D}$ output goes low to gate data from external devices onto the data bus. $\overline{\mathrm{RD}}$ goes high during reset. Three-state.

## $\overline{\text { WR }}$ [Write Strobe]

The $\overline{W R}$ output goes low to indicate that the data bus holds valid data. It is a strobe signal for external memory or I/O write operations. WR goes high during reset. Three-state.

## ALE [Address Latch Enable]

The ALE output latches the address signal to the output of $\mathrm{PD}_{0}-\mathrm{PD}_{7}$.

## X1, X2 [Crystal Connections 1, 2]

X1 and X2 are the system clock crystal oscillator terminals. X 1 is the input for an external clock.

## $V_{\mathbf{s s}}$ [Ground]

Ground potential.

## VDD [Backup Power]

Backup power for on-chip RAM.

## $\mathbf{V}_{\mathbf{C c}}$ [Power Supply]

+5 V power supply.

## Input/Output

The $\mu$ PD7807/08/09 has 8 comparator input lines (port T) and 40 digital I/O lines; five 8-bit ports (port A, port B, port C, port D, port F).
Comparator Input Lines. $\mathrm{PT}_{0}-\mathrm{PT}_{7}$ are configured as variable threshold comparator input lines.
Port A, Port B, Port C, Port F. Each line of these ports can be individually programmed as an input or output. When used as I/O ports, all have latched outputs and high-impedance inputs.

Port D. Port D can be programmed as a byte input or a byte output.

Control Lines. Under software control, each line of port C can be configured individually to provide control lines for the serial interface, timer, and timer/counter.
Memory Expansion. In addition to the single-chip operation mode, the $\mu$ PD7809 has four memory expansion modes. Under software control, port D can provide a multiplexed low-order address and data bus; port $F$ can provide a high-order address bus. Table 1 shows the relation between memory expansion modes and the pin configurations of port $D$ and port $F$.

Table 1. Memory Expansion Modes and Port Configurations

| Memory <br> Expansion | Port Configuration |  |
| :---: | :---: | :---: |
| None | Port D Port F | 1/0 port <br> I/O port |
| 256 Bytes | Port D Port F | Multiplexed address/data bus 1/0 port |
| 4K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{3}$ <br> Port $\mathrm{F}_{4}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus I/0 port |
| 16K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{5}$ <br> Port $\mathrm{F}_{6}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus I/0 port |
| 56K Bytes | Port D Port F | Multiplexed address/data bus Address bus |

## Block Diagram



## Timers

The timers consist of two 8-bit timers. The timers may be programmed independently or may be cascaded and used as a 16 -bit timer. The timer can be software set to increment at intervals of four machine cycles ( $1 \mu \mathrm{~s}$ at 12 MHz operation) or 128 machine cycles ( $32 \mu \mathrm{~s}$ at 12 MHz ), or to increment on receipt of a pulse at TI . Figure 1 shows the block diagram for the timer.

## Timer/Event Counter

The 16-bit multifunctional timer/event counter (figure 2) can be used for the following operations:

- Interval timer
- External event counter
- Frequency measurement
- Pulse width measurement
- Programmable square-wave output
$\mu$ PD7807/08/09

Figure 1. Timer Block Diagram


## Interrupt Structure

There are 11 interrupt sources. Three are external interrupts and eight are internal. The following, table 2, shows 11 interrupt sources divided into six priority levels. See figure 3.

## Standby Function

The standby function saves the top 32 bytes of RAM with backup power ( $\mathrm{V}_{\mathrm{DD}}$ ) if the main power ( $\mathrm{V}_{\mathrm{C}}$ ) fails. On power up, you can check the standby flag to determine whether recovery was made from standby mode or from a cold start.

Table 2. Interrupt Sources

| Interrupt Request | Interrupt Address | Type of Interrupt | Internal/ External |
| :---: | :---: | :---: | :---: |
| IRQ0 | 4 | $\overline{\text { NMI ( }}$ (Nonmaskable interrupt) | Ext |
|  |  | INTWD (Watchdog timer) | Int |
| IRQ1 | 8 | INTTO (Coincidence signal from timer 0) | Int |
|  |  | INTT1 (Coincidence signal from timer 1) |  |
| IRQ2 | 16 | INT1 (Maskable interrupt) | Ext |
|  |  | INT2 (Maskable interrupt) |  |
| IRQ3 | 24 | INTEO (Coincidence signal from timer/event counter) | Int |
|  |  | INTE1 (Coincidence signal from timer/event counter) |  |
| IRQ4 | 32 | INTEIN (Falling signal of Cl and TO counter) | Int/Ext |
| IRQ5 | 40 | INTSR (Serial receive interrupt) | Int |
|  |  | INST (Serial send interrupt) |  |

Figure 2. Timer/Event Counter Block Diagram


Figure 3. Interrupt Structure Block Diagram


Figure 4. Universal Serial Interface Block Diagram


## Universal Serial Interface

The serial interface can operate in one of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first, for easy interfacing to certain NEC peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception: search and nonsearch. In the search mode, data is transferred one bit at a time from the serial register to the receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from the serial register to the transmit buffer occurs eight bits at a time. In asynchronous mode, the serial interface can act as a fullduplex USART with data transfer rates up to 125 K bps. Figure 4 shows the universal serial interface block diagram.

## Zero-Crossing Detector

The INT1 and INT2 terminals (used common to TI and $\mathrm{PC}_{3}$ ) can detect the zero-crossing point of lowfrequency AC signals. When driven directly, these pins respond as a normal digital input. Figure 5 shows the zero-crossing detection circuitry.
The zero-crossing detection capability allows you to make the $50-60 \mathrm{~Hz}$ power signal the basis for system timing and to control voltage phase sensitive devices.

To use the zero-cross detection mode, an AC signal of approximately $1-3 \mathrm{VAC}$ (peak-to-peak) and a maximum frequency of 1 kHz is coupled through an external capacitor to the INT1 and INT2 pins.
For the INT1 pin, the internal digital state is sensed as a 0 until the rising edge crosses the average DC level, when it becomes a 1 and INT1 interrupt is generated.

For the $\overline{\mathrm{NT} 2} \mathrm{pin}$, the state is sensed as a 1 until the falling edge crosses the average DC level, when it becomes a 0 and INT2 interrupt is generated.

## Variable Threshold Input Port [Port T]

Port $T$ has the following features:

- 8 input lines
- 16 threshold levels from $1 / 16$ to $16 / 16$ of reference voltage ( $\mathrm{V}_{\mathrm{RTH}}$ )
- Level selected by writing to mode T register (figure 7)
- Output of comparator reads 0 until voltage at pin exceeds selected level
- Comparison execution time: $12 \mu \mathrm{~s}$

Figure 6 shows the block diagram for the threshold variable input port. Figure 7 shows the mode $T$ register format.

Figure 5. Zero-Crossing Detection Circuitry


Figure 6. Threshold Variable Input Port


Figure 7. Mode T Register Format


## Watchdog Timer

Use the watchdog timer for software or overall performance safety checks. If the watchdog is enabled, it must be cleared at regular intervals in program execution to avoid watchdog interrupts. Intervals are software selectable via the WDM register. Figure 8 shows the block diagram for the watchdog timer.

## Bit Address Instructions

The following bits may be addressed directly with certain instructions:

- Any bit in the first 16 bytes of memory addressed by the $V$ register
- Any bit in the five 8-bit I/O ports (A, B, C, D, F)
- Any bit in the comparator port
- Any bit in the following special registers: interrupt mask, serial mode high, timer mode, timer/event counter output control.

An addressed bit may be tested, set, cleared, or complemented. It also may be moved to or from the carry flag. An addressed bit may be ANDed, ORed, and XORed with the carry flag.

Figure 8. Watchdog Timer Block Diagram


Notes: $1 \mathrm{CL}=\mathbf{3 / f}$ [ $\mathbf{2 5 0} \mathrm{ns}: 12 \mathrm{MHz}$ operation].
f: System clock frequency [ MHz ].
49.000593B

## Absolute Maximum Ratings

| Power supply voltages, $\mathrm{V}_{C C}$ | -0.5 V to +7.0 V |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| $\mathrm{AV}_{\mathrm{CC}}$ | -0.5 V to +7.0 V |
| Input voltage, $\mathrm{V}_{1}$ | $-0.5 \mathrm{~V} \mathrm{to}+7.0 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 V to +7.0 V |
| Reference input threshold voltage, $\mathrm{V}_{\text {RTH }}$ | -0.5 V to $\mathrm{V}_{\text {CC }}+0.1 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{0 \mathrm{PR}}$ $10 \mathrm{MHz} \leq f_{\mathrm{XTAL}} \leq 12 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\mathrm{XTAL}} \leq 10 \mathrm{MHz}(\mu \mathrm{PD} 7807 / 09)$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ${ }^{\text {XXTAL }} \leq 10 \mathrm{MHz}$ ( $\mu$ PD7808 only) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG ( $\mu$ PD7807/09) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature, ( $\mu$ PD7808 only) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Comment: Exposing the device to str Absolute Maximum Ratings could cau device is not meant to be operated un limits described in the operational se Exposure to absolute maximum rating periods may affect device reliability. | bove those listed in manent damage. The nditions outside the of this specification. itions for extended |

## Operating Conditions

| Oscillating Frequency | $\mathrm{T}_{\mathrm{A}}$ | $\mathbf{v}_{\mathbf{G C}}, \mathbf{A l}_{\mathbf{c c}}$ |
| :---: | :---: | :---: |
| $10 \mathrm{MHz} \leq \mathrm{f}_{\text {XTAL }} \leq 12 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 5 \%$ |
| $\begin{aligned} & \mathrm{f}_{\mathrm{fXAL}} \leq 10 \mathrm{MHz} \\ & (\mu \mathrm{PD} 7807 / 09) \end{aligned}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ |
| $\begin{aligned} & \text { fXTAL } \leq 10 \mathrm{MHZ} \\ & (\mu \mathrm{PD} 7808) \end{aligned}$ | $-40^{\circ} \mathrm{C}$ to $-85^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ |

## Capacitance

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Capacitance | $C_{1}$ |  |  | 10 | pF | $A f_{C}=1 \mathrm{MHz}$. |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 20 | pF | Unmeasured pin returned |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 20 | pF | to 0 V . |

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq$ $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}(\mu \mathrm{PD} 7808)$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| input low voltage | $\mathrm{V}_{\text {IL }}$ | 0 |  | 0.8 | V |  |
| Input high voltage | $\mathrm{V}_{\mathrm{H} 1}$ | 2.0 |  | $V_{\text {CC }}$ | V | All except $\overline{\text { SCK }}$, RESET, and X1 |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | 0.8 V CC |  | $V_{\text {CC }}$ | $V$ | $\overline{\text { SCK, }} \mathrm{X1}$ |
|  | $\mathrm{V}_{\mathrm{IH} 3}$ | 0.8 V DD |  | $V_{\text {CC }}$ | V | RESET |
| Output low voltage | $\mathrm{V}_{0}$. |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| Output high voltage | $\mathrm{V}_{\text {OH }}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Input current | 1 |  |  | $\pm 200$ | $\mu \mathrm{A}$ | $\begin{aligned} & \text { INT1, } \mathrm{T} \mid\left(\mathrm{PC}_{3}\right) ; \\ & +0.45 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \\ & \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| Input leakage current | $\mathrm{ILI}^{\text {l }}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | All except <br> INT1, $\mathrm{TI}\left(\mathrm{PC}_{3}\right)$ <br> $0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq \mathrm{V}_{\mathrm{CC}}$ |
| Output leakage current | $\mathrm{l}_{\text {LO }}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\begin{aligned} & +0.45 \mathrm{~V} \leq \mathrm{V}_{0} \\ & \leq \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| $V_{\text {RTH }}$ input current | $I_{\text {RTH }}$ |  | 0.2(1) | 0.6 | mA | $V_{\text {RTH }}=V_{\text {CC }}$ |
| $V_{D D}$ supply current | $I_{\text {D }}$ |  | 1.5(1) | 3.5 | mA |  |
| $V_{\text {CC }}$ supply current | ICC |  | 150(1) | 220 | mA |  |

## Note:

(1) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}: \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$

## Hold Operation

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq$ $V_{D D} \leq V_{C C} ; T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}(\mu \mathrm{PD7808})$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| HOLD $\uparrow$ setup time to ALE $\uparrow$ | ${ }^{\text {tSHDL }}$ | $\begin{gathered} 2 T+ \\ 150 \end{gathered}$ |  |  | ns |  |
| ALE $\uparrow$ to HLDA $\uparrow$ delay | ${ }^{\text {D }}$ DLHA |  |  | $\begin{aligned} & \mathrm{T}+ \\ & 150 \end{aligned}$ | ns |  |
| HLDA $\uparrow$ to bus floating | $\mathrm{t}_{\text {FBHA }}$ | 0 |  |  | ns |  |
| $\begin{aligned} & \text { HOLD } \downarrow \text { to } \\ & \text { HLDA delay } \end{aligned}$ | ${ }^{\text {thDDA }}$ | T-50 |  | $\begin{gathered} 4 \mathrm{~T}+ \\ 150 \end{gathered}$ | ns |  |
| HLDA $\downarrow$ to bus enable time | $t_{\text {EHAB }}$ | 0 |  |  | ns |  |
| Bus setup time to ALE | ${ }_{\text {t }}{ }_{\text {BL }}$ | $\begin{gathered} 2 T- \\ 100 \end{gathered}$ |  |  | ns |  |

## Comparator Characterisctics

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Comparison accuracy | $\mathrm{V}_{\text {ACOMP }}$ |  |  | $\pm 100$ | mV |  |
| Threshold voltage | $\mathrm{V}_{\text {TH }}$ | 0 |  | VCC | V |  |
| Comparison time | ${ }^{\text {t }}$ COMP | 144 |  | 145 | ${ }_{\text {tcyc }}$ |  |
| PT input voltage | VIPT | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |

## External Clock

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq$ $V_{D D} \leq V_{C C} ; T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ( $\mu$ PD7808)

|  |  | Limits |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Parameter | Symbol | Test |  |  |  |
|  | Min | Typ | Max | Unit |  |
| Conditions |  |  |  |  |  |

## AC Characteristics

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$; See Operating Conditions table

## Data Retention Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDDR}} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}(\mu \mathrm{PD} 7808)$

|  |  | Limits |  |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit | conditions |
| Data retention <br> voltage | $\mathrm{V}_{\text {DDDR }}$ | 3.2 |  | 5.5 | V | RESET $=\mathrm{V}_{\mathrm{IL}}$ |
| Data retention <br> supply current | $\mathrm{I}_{\text {DDDR }}$ |  | 1.3 | 3.0 | mA | RESET $=\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}_{\text {DDDR }}=3.2 \mathrm{~V}$ |


| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions (1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | fxiAL $=10 \mathrm{mHz}$ |  | $\mathrm{f}^{\text {XTAL }}=12 \mathrm{MHz}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Read/Write Operation |  |  |  |  |  |  |  |
| $\overline{\overline{\mathrm{RESET}} \text { pulse width }}$ | $\mathrm{t}_{\text {RP }}$ | 6.0 |  | 5.0 |  | $\mu \mathrm{S}$ |  |
| Interrupt pulse width | $t_{\text {IP }}$ | 3.6 |  | 3.0 |  | $\mu \mathrm{S}$ |  |
| Counter input pulse width | $\mathrm{t}_{\mathrm{Cl}}$ | 600 |  | 500 |  | ns | Event counter mode |
|  | $\mathrm{t}_{\mathrm{Cl}}$ | 4.8 |  | 4.0 |  | $\mu \mathrm{S}$ | Pulse width measurement mode |
| Timer input pulse width | ${ }_{\text {t }}$ | 600 |  | 500 |  | ns |  |
| X1 Input cycle time | $\mathrm{t}_{\text {cre }}$ | 100 | 250 | 83 | 250 | ns |  |
| Address set-up to ALE $\downarrow$ | $\mathrm{t}_{\mathrm{AL}}$ | 100 |  | 65 |  | ns |  |
| Address hold after ALE | $\mathrm{t}_{\text {LA }}$ | 70 |  | 50 |  | ns |  |
| Address to $\overline{\mathrm{RD}} \downarrow$ delay time | $\mathrm{t}_{\text {AR }}$ | 200 |  | 150 |  | ns |  |
| $\overline{\overline{\mathrm{RD}} \downarrow \text { to address floating }}$ | $\mathrm{t}_{\text {AFR }}$ |  | 20 |  | 20 | ns |  |
| Address to data input | $\mathrm{t}_{\text {AD }}$ |  | 480 |  | 360 | ns |  |

## Note:

(1) Load capacitance: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$.

## AC Characteristics (cont)

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$; See Operating Conditions table

| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions (1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | fxtal $=10 \mathrm{MHz}$ |  | $\mathrm{f}^{\text {XTAL }}=12 \mathrm{MHz}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Read/Write Operation |  |  |  |  |  |  |  |
| ALE $\downarrow$ to data input | t LDR |  | 300 |  | 215 | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ to data input | $t_{\text {RD }}$ |  | 250 |  | 180 | ns |  |
| $\overline{\mathrm{ALE} ~} \downarrow$ to $\overline{\mathrm{RD}} \downarrow$ delay time | tLR | 50 |  | 35 |  | ns |  |
| Data hold time to $\overline{\mathrm{RD}} \uparrow$ | $\mathrm{t}_{\text {RDH }}$ | 0 |  | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ to ALE $\uparrow$ delay time | $\mathrm{t}_{\text {RL }}$ | 150 |  | 115 |  | ns |  |
|  | $t_{\text {RR }}$ | 350 |  | 280 |  | ns | Data read |
|  |  | 650 |  | 530 |  | ns | Opcode fetch |
| ALE width high | $\mathrm{t}_{\mathrm{LL}}$ | 160 |  | 125 |  | ns |  |
| $\overline{\mathrm{M1}}$ setup time to ALE $\downarrow$ | ${ }^{\text {™L }}$ | 100 |  | 65 |  | ns |  |
| $\overline{\text { M1 }}$ hold time from ALE $\downarrow$ | tim | 70 |  | 50 |  | ns |  |
| $\overline{\bar{O}} / \mathrm{M}$ setup time to ALE $\downarrow$ | til | 100 |  | 65 |  | ns |  |
|  | $\mathrm{t}_{\mathrm{LI}}$ | 70 |  | 50 |  | ns |  |
| Address to $\bar{W} \overline{\mathrm{~B}} \downarrow$ delay | $\mathrm{t}_{\text {AW }}$ | 200 |  | 150 |  | ns |  |
| ALE $\backslash$ to data output | t Low |  | 210 |  | 195 | ns |  |
| $\overline{\text { WR }} \downarrow$ to data output | ${ }_{\text {t }}$ W |  | 100 |  | 100 | ns |  |
| ALE $\downarrow$ to $\overline{W R} \downarrow$ delay | t ${ }_{\text {LW }}$ | 50 |  | 35 |  | ns |  |
| Data set-up time to $\overline{\mathrm{WR}} \uparrow$ | $t_{\text {dW }}$ | 300 |  | 230 |  | ns |  |
| Data hold time to $\overline{\mathrm{WR}} \uparrow$ | ${ }_{\text {W WDH }}$ | 130 |  | 95 |  | ns |  |
| $\overline{\mathrm{WR}} \uparrow$ to ALE $\uparrow$ delay time | $t_{\text {WL }}$ | 150 |  | 115 |  | ns |  |
| WR width low | tww | 350 |  | 280 |  | ns |  |

## Note:

(1) Load capacitance: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$.

## Serial Operation

See Operating Conditions table

| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | fxtaL $=10 \mathrm{MHz}$ |  | $\mathrm{fxTAL}=12 \mathrm{MHz}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| SCK cycle time | ${ }_{\text {t }}^{\text {crk }}$ | 1.2 |  | 1 |  | $\mu \mathrm{S}$ | $\overline{\text { SCK input (4) }}$ |
|  |  | 500 |  | 500 |  | ns | $\overline{\text { SCK input (5) }}$ |
|  |  | 2.4 |  | 2 |  | $\mu \mathrm{S}$ | $\overline{\text { SCK output }}$ |
| $\overline{\overline{\text { SCK }} \text { width low }}$ | ${ }_{\text {tKKL }}$ | 500(6) |  | 400(7) |  | ns | $\overline{\text { SCK }}$ input(4) |
|  |  | 200 |  | 200 |  | ns | $\overline{\text { SCK input (5) }}$ |
|  |  | 1100 |  | 900 |  | ns | SCK output |
| $\overline{\overline{S C K}}$ width high | t'KH | 500(6) |  | 400(7) |  | ns | $\overline{\text { SCK }}$ input (4) |
|  |  | 200 |  | 200 |  | ns | $\overline{\text { SCK input (5) }}$ |
|  |  | 1100 |  | 900 |  | ns | SCK output |
| RxD set-up time to $\overline{S C K} \uparrow$ | $t_{\text {RXK }}$ | 80 |  | 80 |  | ns | (4) |
| RxD hold time after $\overline{S C K} \uparrow$ | $t_{\text {KRX }}$ | 80 |  | 80 |  | ns | (4) |
| $\overline{\text { SCK } \downarrow \text { TxD delay time }}$ | tkTX |  | 210 |  | 210 | ns | (4) |

## Note:

(4) $1 \times$ Baud rate in Asynchronous, Synchronous, or I/O Interface mode.
(5) 16x Baud rate or $64 x$ Baud rate in Asynchronous mode.
(6) 505 ns min for $\mu$ PD7808 only.
(7) 420 ns min for $\mu$ PD7808 only.

## Zero-Cross Characteristics

| Parameter | Limits Symbol |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Zero-cross detection input | $\mathrm{V}_{\mathrm{ZX}}$ | 1 |  | 3(8) | VACP-p | AC coupled |
| Zero-cross accuracy | $A_{Z X}$ |  |  | $\pm 135$ | mV | 60 Hz sine wave |
| Zero-cross detection input frequency | $\mathrm{f}_{\mathrm{ZX}}$ | 0.05 |  | 1 | kHz |  |

Note:
(8) $1.8 \mathrm{VAC}_{p-\mathrm{p}}$ max for $\mu$ PD7808 only.

| Symbol | Calculating Expression | Min/Max |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {RP }}$ | 60 T | Min |
| ${ }_{\underline{\text { T I }}}$ | 6 T | Min |
| $\mathrm{t}_{\mathrm{Cl}}(2)$ | 6 T | Min |
| ${ }_{\underline{\mathrm{C}_{\mathrm{C}}}(3)}$ | 48 T | Min |
| ${ }_{\text {IP }}$ | 36 T | Min |
| ${ }^{t_{A L}}$ | $2 T-100$ | Min |
| tha | T-30 | Min |
| $t_{\text {AR }}$ | 3T-100 | Min |
| $t_{\text {AD }}$ | 7T-220(4) | Max |
| t LDR | $5 \mathrm{~T}-200(4)$ | Max |
| $\mathrm{t}_{\text {RD }}$ | $4 \mathrm{~T}-150(4)$ | Max |
| the | T-50 | Min |
| $\mathrm{t}_{\text {RL }}$ | 2T-50 | Min |
| $t_{\text {RR }}$ | 4T-50 (Data Read)(4) | Min |
|  | $7 \mathrm{~T}-50$ (0pcode Fetch)(4) |  |
| tLL | $2 \mathrm{~T}-40$ | Min |
| ${ }^{\text {mL }}$ | 2T-100 | Min |
| tM | T-30 | Min |
| thl | $2 \mathrm{~T}-100$ | Min |
| $\mathrm{t}_{\text {LI }}$ | T-30 | Min |

## Timing Waveforms

## Read Operation

Bus Timing Depending on tcyc (cont)

| Symbol | Calculating Expression | Min/Max |
| :---: | :---: | :---: |
| $t_{\text {AW }}$ | 3 T -100 | Min |
| tLDW | T+110 | Max |
| t LW | T-50 | Min |
| tow | 4T-100(4) | Min |
| ${ }^{\text {twDH }}$ | $2 \mathrm{~T}-70$ | Min |
| ${ }_{\text {twL }}$ | $2 \mathrm{~T}-50$ | Min |
| ${ }_{\text {tww }}$ | $4 \mathrm{~T}-50(4)$ | Min |
| $\mathrm{t}_{\text {crk }}$ | 12 T (SCK input)(1) | Min |
|  | 24 T (SCK output) |  |
| $\mathrm{t}_{\text {KKL }}$ | 6T - 100 (SCK input)(1)(5) | Min |
|  | 12T - 100 (SCK output) |  |
| $\mathrm{t}_{\text {KKH }}$ | 6 T - 100 (SCK input)(1)(5) | Min |
|  | 12T-100 (SCK output) |  |

## Note:

(1) $1 \times$ Baud rate in asynchronous, synchronous, or 1/O interface mode.
$T=t_{C Y C}=\frac{1}{f_{X T A L}}$
The items not included in this list are independent of oscillator frequency ( ${ }^{\text {XTAL }}$ ).
(2) Event counter mode.
(3) Pulse width measurement mode.
(4) Add 3 T when using external program memory with programmable WAIT function.
(5) $5 \mathrm{~T}+5$ (SCK input)(1) min for $\mu$ PD7808 only.

## Timing Waveforms (cont)

## Write Operation



Notes: [1] $\overline{10} / M$ signal is output to the MODEO pin during a read or write of special register[s] $\mathrm{Sr}-\mathrm{Sr} 2$, if MODE 0 is pulled up to $\mathrm{V}_{\mathrm{cc}}$.

## Opcode Fetch Operation



Notes: [1] $\overline{\mathrm{M1}}$ signal is output to the MODE1 pin during opcode fetch If MODE1 pin is pulled up to $\mathbf{V}_{\mathbf{c c}}$.

Timing Waveforms (cont)

## Serial Operation Transmit/Recieve Timing



Hold Operation


XTAL Oscillation Circuit


External Clock Timing


AC Timing Test Points

| $2.4 \mathrm{~V} \longrightarrow_{2}^{2.0 \mathrm{~V}} \mathrm{~T}^{2.05 t}$ |  | 49-000551A |
| :---: | :---: | :---: |
|  |  |  |
| 0.8 V | 0.8V |  |

## Instruction Set

In addition to the basic 7800 family instruction set, the $\mu$ PD7807/08/09 executes the following types of instructions:

16-bit data transfers between memory, registers, and extended accumulator16-bit addition and subtraction16-bit comparison and skip
16-bit AND, OR, XOR operation16-bit data shift and rotationMultiply; 8-bit by 8 -bit, 16 -bit product (less than $8 \mu \mathrm{~s}$ execution)Divide; 16-bit by 8 -bit, 16 -bit quotient, 8 -bit remainder (less than $15 \mu$ s execution)Working register instruction for efficient RAM addressing, testing, and manipulatingDirect bit addressing for code-efficient addressing, testing, and manipulating bits in RAM, port lines, and mode registers.

## Operand Format/Description

| Format | Description |
| :---: | :---: |
| r | V, A, B, C, D, E, H, L |
| r1 | EAH, EAL, B, C, D, E, H, L |
| r2 | A, B, C |
| sr | PA, PB, PC, PD, PF, MKH, MKL, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, TXB, $\mathrm{TM}_{0}, \mathrm{TM}_{1}$, WDM, MT |
| sr1 | PA, PB, PC, PD, PF, MKH, MKL, SMH, EOM, TMM, RxB, PT, WDM |
| sr2 | PA, PB, PC, PD, PF, MKH, MKL, SMH, EOM, TMM |
| sr3 | $\mathrm{ETM}_{0}$, ETM ${ }_{1}$ |
| sr4 | ECNT, ECPT0, ECPT1 |
| sr5 | PA, PB, PC, PD, PF, MKH, MKL, SMH, EOM, TMM, PT |
| rp | SP, B, D, H |
| rp1 | $V, B, D, H, E A$ |
| rp2 | SP, B, D, H, EA |
| rp3 | B, D, H |
| rpa | B, D, H, D+, H + , D-, H- |
| rpa1 | B, D, H |
| rpa2 | $\begin{aligned} & \mathrm{B}, \mathrm{D}, \mathrm{H}, \mathrm{D}+, \mathrm{H}+, \mathrm{D}-, \mathrm{H}-, \mathrm{D}+\text { byte }, \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \\ & \mathrm{H}+\mathrm{EA}, \mathrm{H}+\text { byte } \end{aligned}$ |
| rpa3 | $\begin{aligned} & \mathrm{D}, \mathrm{H}, \mathrm{D}++, \mathrm{H}++, \mathrm{D}+\text { byte, } \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \mathrm{H}+\mathrm{EA}, \\ & \mathrm{H}+\text { byte } \end{aligned}$ |
| wa | 8-Bit immediate data |
| word | 16-Bit immediate data |
| byte | 8 -Bit immediate data |
| bit | 8 -Bit address of bit location |
| $f$ | CY, HC, Z |
| irf | NMI, FTO, FT1, F1, F2, FE0, FE1, FEIN, FSR, FST, ER, OV, IFE2, SB |

Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| $\leftarrow$ | Transfer direction, result |
| $\wedge$ | Logical product (logical AND) |
| $\vee$ | Logical sum (logical OR) |
| $\forall$ | Exclusive 0R |
| - | Complement |
| $\bullet$ | Concatenation |

## Remarks

1. sr-sr5 (special register)

| $\mathrm{PA}=$ Port A | ECNT $=$ Timer/Event |
| :---: | :---: |
| $\mathrm{PB}=$ Port B | Counter Upcounter |
| $\mathrm{PC}=$ Port C | ECPT0 $=$ Timer/Event |
| $\mathrm{PD}=$ Port D | Counter Capture 0 |
| $\mathrm{PF}=$ Port F | ECPT1 = Timer/Event |
| PT $=$ Port $T$ | Counter Capture 1 |
| MA = Mode A | ETMM $=$ Timer/Event |
| $\mathrm{MB}=$ Mode B | Counter Mode |
| MC = Mode C | EOM $=$ Timer/Event |
| MCC = Mode Control C | Counter Output Mode |
| MF $=$ Mode F | WDM = Watchdog Timer Mode |
| MT $=$ Mode $T$ | TxB $=$ Tx Buffer |
| MM = Memory Mapping | g $\quad \mathrm{RxB}=\mathrm{Rx}$ Buffer |
| $\mathrm{TM}_{0}=$ Timer Register 0 | - $\quad$ SMH $=$ Serial Mode High |
| TM ${ }_{1}=$ Timer Register 1 | SML $=$ Serial Mode Low |
| TMM $=$ Timer Mode | MKH = Mask High |
| ETM ${ }_{0}=$ Timer/Event | MKL = Mask Low |
| Counter Register 0 |  |
| ETM ${ }_{1}=$ Timer/Event ${ }^{\text {Co }}$ | ounter |
| Register 1 |  |
| 2. rp-rp3 (register pair) |  |
| SP = Stack Pointer | $\mathrm{H}=\mathrm{HL}$ |
| $B=B C$ | $\mathrm{V}=\mathrm{VA}$ |
| $D=D E$ | $E A=$ Extended Accumulator |
| 3. rpa-rpa3 [rp addressing) |  |
| $B=(B C)$ | $\mathrm{D}++=(\mathrm{DE})+2$ |
| $\mathrm{D}=$ ( DE ) | $\mathrm{H}++=(\mathrm{HL})+2$ |
| $\mathrm{H}=(\mathrm{HL})$ | D + byte $=(\mathrm{DE})+$ byte |
| $D+=(\mathrm{DE})+1$ | $H+A=(H L)+(A)$ |
| $\mathrm{H}-=(\mathrm{HL})+(\mathrm{B})$ | $H+B=(H L)+(B)$ |
| $\mathrm{D}-=(\mathrm{DE})-1$ | $\mathrm{H}+\mathrm{EA}=(\mathrm{HL})+(\mathrm{EA})$ |
| $\mathrm{H}-=(\mathrm{HL})-1$ | $\mathrm{H}+$ byte $=(\mathrm{HL})+$ byte |
| 4. f flag) |  |
| CY = Carry | HC = Half Carry $\quad \mathrm{Z}=$ Zero |
| 5. irf (interrupt flag) |  |
| NMI $=$ NMI input | FEIN $=$ INTFEIN |
| FT0 $=$ INTFT0 | FSR $=$ INTFSR |
| FT1 $=$ INTFT1 | FST $=$ INTFST |
| $\mathrm{F} 1=\mathrm{INTF} 1$ | ER = Error |
| F2 $=$ INTF2 | OV = Overflow |
| FE0 $=$ INTFE0 | $\mathrm{IE} 2=$ Interrupt Enable F/F2 |
| FE1 $=$ INTFE1 | SB = Standby |



| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 2 | 1 | 0 | 7 | 6 | 5 | $\frac{B 2}{\frac{B 4}{4}}$ | 3 | 2 | 1 | 0 |  |  |  |
| 16-Bit Data Transter (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DMOV | sr3, EA | $(\mathrm{sr} 3) \leftarrow(\mathrm{EA})$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | $\mathrm{U}_{0}$ | 14 | 2 |  |
|  | EA,sr4 | (EA) $\leftarrow($ Sr4) | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $V_{1}$ | $V_{0}$ | 14 | 2 |  |
| SBCD | word | (word) $\leftarrow$ (C), (word +1) $\leftarrow$ (B) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 20 | 4 |  |
|  |  |  |  |  |  | Low | w add |  |  |  |  |  |  | igh a | ddr |  |  |  |  |  |  |
| SDED | word | (word) $\leftarrow$ (E), (word +1) $\leftarrow$ ( D ) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 20 | 4 |  |
|  |  |  |  |  |  | Low | w add |  |  |  |  |  |  | igh a |  |  |  |  |  |  |  |
| SHLD | word | (word) $\leftarrow(\mathrm{L})$, (word +1$) \leftarrow(\mathrm{H})$ | 0 | 1 | 1 |  | 0 |  | 0 | 0 | 0 | 0 | 1 |  |  | 1 |  |  | 20 | 4 |  |
|  |  |  |  |  |  | Low | vadd |  |  |  |  |  |  | igh a |  |  |  |  |  |  |  |
| SSPD | word | $($ word $) \leftarrow\left(\mathrm{SP} \mathrm{L}_{\mathrm{L}}\right)($ word +1$) \leftarrow\left(\mathrm{SP}_{\mathrm{H}}\right)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 20 | 4 |  |
|  |  |  |  |  |  | Low | vadd |  |  |  |  |  |  | igh a |  |  |  |  |  |  |  |
| STEAX | rpa3 | $(($ rpa3)) $\leftarrow($ EAL),$($ (rpa3) ) $+1 \leftarrow($ (EAH $)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | 14/20(3) | 3 |  |
|  |  |  |  |  |  |  | ta(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LBCD | word | (C) $\leftarrow$ (word), (B) $\leftarrow$ (word + 1 ) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 20 | 4 |  |
|  |  |  |  |  |  | Low | vadd |  |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| LDED | word | (E) $\leftarrow$ (word), (D) $\leftarrow$ (word +1$)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 20 | 4 |  |
|  |  |  |  |  |  | Low | vadd |  |  |  |  |  |  | igh a |  |  |  |  |  |  |  |
| LHLD | word | (L) $\leftarrow$ (word), (H) $\leftarrow$ (word +1$)$ | 0 | 1 | 1 |  | $0$ | $0$ | 0 | 0 | 0 | 0 | 1 |  |  | 1 | 1 |  | 20 | 4 |  |
|  |  |  |  |  |  | Low | add | $\mathrm{dr}$ |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| LSPD | word | $\left(\mathrm{SP} \mathrm{L}^{\prime} \leftarrow(\right.$ word $),\left(\mathrm{SP} \mathrm{P}_{\mathrm{H}}\right) \leftarrow($ (word $\left.)+1\right)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 20 | 4 |  |
|  |  |  |  |  |  | Low | $v$ add |  |  |  |  |  |  | igh a |  |  |  |  |  |  |  |
| LDEAX | rpa3 | $(\mathrm{EAL}) \leftarrow(($ rpa3 $),($ (EAH $) \leftarrow(($ rpa3 $)+1)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | 14/20(3) | 3 |  |
|  |  |  |  |  |  |  | ta(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PUSH | rp1 | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow\left(\mathrm{rp1}{ }^{1}\right)((\mathrm{SP})-2) \leftarrow\left(\mathrm{rp} 1_{\mathrm{L}}\right) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 1 | 0 | 1 | 1 | 0 | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ |  |  |  |  |  |  |  |  | 13 | 1 | - . |
| POP | rp1 | $\begin{aligned} & \left(\mathrm{rp}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{rp}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \end{aligned}$ | 1 | 0 | 1 | 0 | 0 | $Q_{2}$ | $Q_{1}$ | $0_{0}$ |  |  |  |  |  |  |  |  | 10 | 1 |  |
| LXI | *rp2,word ( | $\begin{aligned} & (\mathrm{rp2}) \leftarrow(\text { word }) \\ & \text { set } L 0 \mathrm{if} \mathrm{rp2}=H \end{aligned}$ | 0 | $\mathrm{P}_{2}$ | $\mathrm{P}_{1}$ | $\frac{P_{0}}{H \text { High }}$ | $\frac{0}{\text { ih byte }}$ |  |  |  |  |  |  | ow b |  |  |  |  | 10 | 3 | $\begin{aligned} & \mathrm{L} 0=1 \text { and } \\ & \mathrm{rp2}=\mathrm{H} \end{aligned}$ |
| TABLE |  | $(\mathrm{C}) \leftarrow(\mathrm{PC})+3+(\mathrm{A}), \mathrm{B} \leftarrow((\mathrm{PC})+3+(\mathrm{A})+1)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 17 | 2 |  |
| 8-Bit Arithmetic [Register] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| ADC | A, r | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})+(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{A})+(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |


| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{array}{r} \frac{B 1}{83} \\ \hline 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\frac{B 2}{B 4}$ | 3 | 2 | 1 | 0 |  |  |  |
| 8-Bit Arithmetic [Register] [cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDNC | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
| SUB | A,r | (A) $\leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1. | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | (r) $\leftarrow(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SBB | A,r | (A) $\leftarrow(\mathrm{A})-(\mathrm{r})-(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | (r) $\leftarrow(\mathrm{r})-(\mathrm{A})-(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SUBNB | A,r | (A) $\leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
| ANA | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \wedge(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| ORA | A,r | (A) $\leftarrow(\mathrm{A}) \vee(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \vee(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| XRA | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \forall(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| GTA | A,r | (A) $-(\mathrm{r})-1$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | r,A | (r) $-(\mathrm{A})-1$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
| LTA | A,r | (A) $-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Borrow |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Borrow |
| NEA | A,r | (A) $-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No zero |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No zero |
| EQA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
| ONA | A,r | ( A$) \wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No zero |
| OFFA | A,r | (A) $\wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
| 8-Bit Arithmetic (Memory) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDX | гра | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |
| ADCX | rpa | (A) $\leftarrow(\mathrm{A})+((\mathrm{rpa}))+(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |
| ADDNCX | rpa | $(A) \leftarrow(A)+((r p a))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | $A_{1}$ | $A_{0}$ | 11 | 2 | No carry |
| SUBX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  | $A_{1}$ | $A_{0}$ | 11 | 2 |  |
| SBBX | rpa | $($ A $) \leftarrow(\mathrm{A})-(($ rpa $))-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{A}_{2}$ | $A_{1}$ | $\mathrm{A}_{0}$ | 11 | 2 |  |
| SUBNBX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{rpa}))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | 11 | 2 | No borrow |
| ANAX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge($ (rpa $)$ ) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |
| ORAX | rpa | $($ A $) \leftarrow(\mathrm{A}) \vee($ (rpa $))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | 11 | 2 |  |






| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{array}{r} 81 \\ \hline 83 \\ 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\frac{B 2}{\frac{B 4}{4}}$ | 3 | 2 | 1 | 0 |  |  |  |
| 16-Bit Arithmetic |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EADD | EA,r2 | (EA) $\leftarrow(E A)+(r 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DADD | EA,rp3 | $(E A) \leftarrow(E A)+(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DADC | EA,rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+(\mathrm{rp3})+(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $P_{0}$ | 11 | 2 |  |
| DADDNC | EA,rp3 | $(E A) \leftarrow(E A)+(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No carry |
| ESUB | EA,r2 | $(E A) \leftarrow(E A)-(r 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DSUB | EA,rp3 | $(E A) \leftarrow(E A)-(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSBB | EA, rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-(\mathrm{rp} 3)-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSUBNB | EA,rp3 | $(E A) \leftarrow(E A)-(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $P_{0}$ | 11 | 2 | No borrow |
| DAN | EA,rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA}) \wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DOR | EA,rp3 | $(E A) \leftarrow(E A) V(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DXR | EA,rp3 | $(E A) \leftarrow(E A) \forall(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DGT | EA,rp3 | (EA) $-(\mathrm{rp} 3)-1$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No borrow |
| DLT | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | Borrow |
| DNE | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No zero |
| DEQ | EA,rp3 | ( EA$)-(\mathrm{rp3})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | Zero |
| DON | EA,rp3 | (EA) $\wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $P_{1}$ | $P_{0}$ | 11 | 2 | No zero |
| DOFF | EA,rp3 | (EA) $\wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | Zero |
| Multiply/Divide |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MUL | r2 | $(\mathrm{EA}) \leftarrow(\mathrm{A}) \times(\mathrm{r} 2)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 32 | 2 |  |
| DIV | r2 | $(\mathrm{EA}) \leftarrow(\mathrm{EA}) \div(\mathrm{r} 2),(\mathrm{r} 2) \leftarrow$ Remainder | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 59 | 2 |  |
| Increment/Decrement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INR | r2 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)+1$ | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Carry |
| INRW | *wa | ( (V) $\cdot(\mathrm{wa})) \leftarrow($ (V) $\bullet(\mathrm{wa}))+1$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  | Offs |  |  |  |  | 16 | 2 | Carry |
| INX | rp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})+1$ | 0 | 0 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| DCR | r2 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)-1$ | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Borrow |
| DCRW | wa | $((\mathrm{V}) \cdot(\mathrm{wa})) \leftarrow(\mathrm{V}) \cdot(\mathrm{Wa}))-1$ | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  | Offs |  |  |  |  | 16 | 2 | Borrow |
| DCX | rp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})-1$ | 0 | 0 | $\mathrm{P}_{1}$ | $P_{0}$ | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| Others |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DAA |  | Decimal Adjust Accumulator | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| STC |  | (CY) $\leftarrow 1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 8 | 2 |  |
| CLC |  | (CY) $\leftarrow 0$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 8 | 2 |  |
| CMC |  | $(\mathrm{CY}) \leftarrow(\overline{\mathrm{CY}})$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 8 | 2 |  |

Instruction Set (cont)

| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State[1] | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{array}{r} \frac{B 1}{B 3} \\ \hline \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\frac{\mathrm{B2}}{\mathrm{B4}}$ | 3 | 2 | 1 | 0 |  |  |  |
| Others [cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEGA |  | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 8 | 2 |  |
| Rotate and Shift |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLD |  | Rotate left digit | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 17 | 2 |  |
| RRD |  | Rotate right digit | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 17 | 2 |  |
| RLL | r2 | $\begin{aligned} & \left(\mathrm{r} 2_{m}+1\right) \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r}_{2}\right) \leftarrow(\mathrm{CY}), \\ & (\mathrm{CY}) \leftarrow(\mathrm{r} 27) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| RLR | r2 | $\begin{aligned} & \left(\mathrm{r}_{2} \mathrm{~m}-1\right) \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r} 2_{7}\right) \leftarrow(\mathrm{CY}), \\ & (\mathrm{CY}) \leftarrow\left(\mathrm{r} \mathrm{r}_{0}\right) \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLL | r2 | $(\mathrm{r} 2 \mathrm{~m}+1) \leftarrow(\mathrm{r} 2 \mathrm{~m}),\left(\mathrm{r} 2_{0}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 7_{7}\right)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLR | r2 | $(\mathrm{r} 2 \mathrm{~m}-1) \leftarrow(\mathrm{r} 2 \mathrm{~m}),\left(\mathrm{r} 2_{7}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{0}\right)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLLC | r2 | $(\mathrm{r} 2 \mathrm{~m}+1) \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r} 2_{0}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 7_{7}\right)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Carry |
| SLRC | r2 | $(\mathrm{r} 2 \mathrm{~m}-1) \leftarrow\left(\mathrm{r} 2_{m}\right),\left(\mathrm{r} \mathrm{7}_{7}\right) \leftarrow 0,(C Y) \leftarrow\left(\mathrm{r} 2_{0}\right)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Carry |
| DRLL | EA | $\begin{aligned} & \left(E A_{n}+1\right) \leftarrow\left(E A_{n}\right),\left(E A_{0}\right) \leftarrow(C Y), \\ & (\mathrm{CY}) \leftarrow\left(E A_{15}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 8 | 2 |  |
| DRLR | EA | $\begin{aligned} & \left(E A_{n}-1\right) \leftarrow\left(E A_{n}\right),\left(E A_{15}\right) \leftarrow(C Y), \\ & (C Y) \leftarrow\left(E A_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 8 | 2 |  |
| DSLL | EA | $\begin{aligned} & \left(E A_{n}+1\right) \leftarrow\left(E A_{n}\right),\left(\mathrm{EA}_{0}\right) \leftarrow 0, \\ & (\mathrm{CY}) \leftarrow\left(\mathrm{EA}_{15}\right) \\ & \hline \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 8 | 2 |  |
| DSLR | EA | $\begin{aligned} & \left(E A_{n}-1\right) \leftarrow\left(E A_{n}\right),\left(E A_{15}\right) \leftarrow 0, \\ & (\mathrm{CY}) \leftarrow\left(\mathrm{EA}_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 | 2 |  |
| Jump |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JMP | *word | $(\mathrm{PC}) \leftarrow$ word | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  | ow | ad |  |  |  | 10 | 3 |  |
|  |  |  |  |  |  |  | a |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JB |  | $\left(\mathrm{PC}_{H}\right) \leftarrow(\mathrm{B}),\left(\mathrm{PC}_{L}\right) \leftarrow(\mathrm{C})$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| JR | word | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1+$ jdisp 1 | 1 | 1 |  |  | dis | 1 |  |  |  |  |  |  |  |  |  |  | 10 | 1 |  |
| JRE | *word | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2+$ jdisp | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |  |  |  | jd |  |  |  | $\rightarrow$ | 10 | 2 |  |
| JEA |  | $(\mathrm{PC}) \leftarrow(\mathrm{EA})$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 8 | 2 |  |
| Call |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL | *word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+3)_{\mathrm{H}}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+3)\llcorner \\ & (\mathrm{PC}) \leftarrow \text { word },(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 0 | 1 | 0 | Hig |  |  |  |  |  |  |  | Ow | add |  |  |  | 16 | 3 |  |
| CALB |  | $\begin{aligned} & ((S P)-1) \leftarrow((P C)+2)_{H}, \\ & ((S P)-2) \leftarrow((P C)+2) L \\ & \left(P C_{H}\right) \leftarrow(B)\left(P C_{L}\right) \leftarrow(C), \\ & (S P) \leftarrow(S P)-2 \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 17 | 2 |  |
| CALF | *word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+2)_{\mathrm{H}}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+2)_{\mathrm{L}} \\ & \left(\mathrm{PC}_{15-11}\right) \leftarrow 00001 \\ & \left(\mathrm{PC}_{10-0}\right) \leftarrow \mathrm{fa},(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \\ & \hline \end{aligned}$ | 0 | 1 | 1 |  |  |  |  |  |  |  |  | fa |  |  |  | $\longrightarrow$ | 13 | 2 |  |


| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{aligned} & \hline \text { B1 } \\ & \hline 83 \\ & 3 \end{aligned}$ | 2 | 1 | 0 | 7 |  |  | $\begin{aligned} & \frac{B 2}{B 4} \\ & 4^{B 4} \end{aligned}$ | 2 | 1 |  |  |  |  |
| Call (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALT | word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+1)_{\mathrm{H}}, \\ & ((\mathrm{SP})-2) \leftarrow(\mathrm{PC})+1) \mathrm{L} \\ & \left(\mathrm{PC} \mathrm{C}_{\mathrm{L}}\right) \leftarrow(128+2 \mathrm{ta}),\left(\mathrm{PC} \mathrm{C}_{\mathrm{H}}\right) \leftarrow \\ & (129+2 \mathrm{ta}),(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 1 | 0 | 0 |  |  | ta |  |  |  |  |  |  |  |  |  | 16 | 1 |  |
| SOFTI |  | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow(\mathrm{PSW}),((\mathrm{SP})-2) \leftarrow \\ & ((\mathrm{PC})+1)_{H},((\mathrm{SP})-3) \leftarrow((\mathrm{PC})+1)_{\mathrm{L}}, \\ & (\mathrm{PC}) \leftarrow 0060 \mathrm{H},(\mathrm{SP}) \leftarrow(\mathrm{SP})-3 \end{aligned}$ | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |  |  |  | - |  |  |  | 16 | 1 |  |
| Return |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RET |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{P} \mathrm{P}_{H}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  | 10 | 1 |  |
| RETS |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),(\mathrm{PCH}) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{n} \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  | 10 | 1 | Unconditional Skip |
| RETI |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC} \mathrm{C}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{PSW}) \leftarrow((\mathrm{SP})+2),(\mathrm{SP}) \leftarrow(\mathrm{SP})+3 \end{aligned}$ | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  | 13 | 1 |  |
| Bit Manipulat |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV | *CY, bit | (CY) $\leftarrow$ (bit) | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
|  | *bit CY | (bit) $\leftarrow$ (CY) | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| AND | *CY, bit | (CY) - (CY) $\wedge$ (bit) | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
| OR | *CY, bit | $(\mathrm{CY}) \leftarrow(\mathrm{CY}) \mathrm{V}$ bit | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
| XOR | *CY, bit | (CY) $\leftarrow$ (CY) $\forall$ (bit) | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
| SETB | *bit | (bit) $\leftarrow 1$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| CLR | *bit | (bit) $\leftarrow 0$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| NOT | *bit | (bit) $\leftarrow(\overline{\text { bit }}$ ) | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| SK | *bit | Skip if (bit) $=1$ | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |  | Bit Addr |  |  |  | 10 | 2 | (bit) $=1$ |
| SKN | *bit | Skip if (bit) $=0$ | 0 | 1 | 0 | 1 | 0 | 0. | 0 | 0 |  |  |  | Bit Addr |  |  |  | 10 | 2 | (bit) $=0$ |


| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{aligned} & \text { Skip } \\ & \text { Condition } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | $\frac{B 1}{B 3}$ |  |  |  | 2 | 1 | 0 | 7 | 6 | 5 | $\frac{B 2}{B 4}$ | 3 | 21 |  | 0 |  |  |  |
| CPU Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SK | $f$ | Skip if $f=1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{F}_{2}$ | F1 | $\mathrm{F}_{0}$ | 8 | 2 | $f=1$ |
| SKN | $f$ | Skip if $f=0$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ | 8 | 2 | $\mathrm{f}=0$ |
| SKIT | irf | Skip if iff $=1$, then reset iff | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 14 | 13 | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $1_{0}$ | 8 | 2 | iff $=1$ |
| SKNIT | irf | $\begin{aligned} & \text { Skip if inf }=0 \\ & \text { Reset irf if iff }=1 \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 14 | 13 | 1 | $I_{1}$ | $\mathrm{I}_{0}$ | 8 | 2 | $\mathrm{irf}=0$ |
| NOP |  | No operation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| El |  | Enable interrupt | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| DI |  | Disable interrupt | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| HLT |  | Halt | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 11 | 2 |  |

(1) In the case of skip condition, the idle states are as follows:

1-byte instruction: 4 states
2-byte instruction (with *): 7 states
2-byte instruction: 8 states
3-byte instruction (with *): 10 states
4-byte instruction: 14 states
(2) B2 (Data): rpa2 = D + byte, H + byte
(3) Right side of slash (/ ) in states indicates case rpa2, rpa3 = D + byte, H + A, H + B, H + EA, H + byte
(4) B3 (Data): rpa3 = D + byte, H + byte

## $\mu$ PD78P09 HIGH-END, 8-BIT, SINGLE-CHIP <br> NMOS MICROCOMPUTER WITH COMPARATOR AND 8K EPROM

## Description

The $\mu$ PD78P09 single-chip microcomputer augments the high-end NEC family of 8-bit microcomputers with on-chip peripheral functions. Like the $\mu$ PD7809, the device has a fast internal 16-bit ALU and data paths, 256 bytes of RAM, a multifunctional 16-bit timer/event counter, two 8-bit timers, a USART, and two zero-cross detect inputs.

Other features are 8 K EPROM, a programmable threshold comparator ( 8 inputs), a programmable WAIT function, a watchdog timer, hold and hold acknowledge for DMA interfaces, and bit test/write instructions for both RAM and I/O.

The $\mu$ PD78P09 is a monolithic EPROM version of the $\mu$ PD7809. It can be used for prototyping $\mu$ PD7809 and $\mu$ PD7808 applications.

## Features

NMOS silicon gate technology requiring +5 V power supplyComplete single-chip microcomputer- 16-bit ALU
- 8K EPROM
- 256-byte RAMLarge I/O capability
- 40 I/O port lines

Two zero-cross detect inputs
$\square$ Expansion capabilities ( 64 K memory access total)

- 8085A bus-compatible
- 56K-byte external memory address range
- (60K for the $\mu$ PD7808)Programmable threshold comparator
- Eight inputs, 16 software-selectable reference levelsFull duplex USART
- Synchronous and asynchronous165 instructions
- 16-bit arithmetic, multiply and divide$1 \mu$ s instruction cycle timePrioritized interrupt structure
- Three external
- Eight internal

Hold, hold acknowledge for DMA interfaceProgrammable WAIT function
B
Watchdog timer
Standby functionOn-chip clock generator
64-pin ceramic QUIP

## Pin Configuration



## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD78P09R | 64-pin ceramic QUIP <br> with quartz window | 12 MHz |

## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1-8 | $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ | Port Al/0 |
| 9-16 | $\frac{\mathrm{PB}_{0}-\mathrm{PB}_{7} /}{\mathrm{PROG} / P R D}$ | Port BI/0 |
| 17 | $\mathrm{PC}_{0} / \mathrm{TxD}$ | Port C I/O line 0/Transmit data output |
| 18 | PC $/$ /RxD | Port C I/0 line 1/Receive data input |
| 19 | $\mathrm{PC}_{2} / \overline{\text { SCK }}$ | Port C I/O line 2/Serial clock I/0 |
| 20 | $\frac{\mathrm{PC}_{3} / \mathrm{TI} /}{\mathrm{NNT}^{2}}$ | Port C I/0 line 3/Timer inputt/Interrupt request 2 input |
| 21 | $\mathrm{PC}_{4} / \mathrm{TO}$ | Port C I/0 line 4/Timer output |
| 22 | $\mathrm{PC}_{5} / \mathrm{Cl}$ | Port C I/O line 5/Counter input |
| 23, 24 | $\begin{aligned} & \mathrm{PC}_{6}, \mathrm{PC}_{7} / \\ & \mathrm{C}_{0}, \mathrm{CO}_{1} \end{aligned}$ | Port CI/O lines 6, 7/Counter outputs 0,1 |
| 25 | $\overline{\mathrm{NMI}}$ | Nonmaskable interrupt input |
| 26 | INT1 | Interrupt request 1 input |
| 27 | MODE1 | Mode 1 input/memory cycle 1 output |
| 28 | $\overline{\mathrm{RESET}} / \mathrm{V}_{\text {PP }}$ | Reset input/VPP input |
| 29 | MODEO | Mode 0 input///0/memory output |
| 30, 31 | X2, X1 | Crystal connections 1,2 |
| 32 | $V_{S S}$ | Ground |
| 33 | $V_{\text {RTH }}$ | Port $T$ threshold voltage input |
| 34-41 | $\mathrm{PT}_{0}-\mathrm{PT}_{7}$ | Port T variable threshold input port |
| 42 | HOLD | Hold request input |
| 43 | HLDA | Hold acknowledge output |
| 44 | $\overline{\mathrm{RD}}$ | Read strobe output |
| 45 | $\overline{W R}$ | Write strobe output |
| 46 | ALE | Address latch enable output |
| 47-54 | $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ | Port F I/0 |
| 55-62 | $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ | Port DI/0 |
| 63 | $V_{D D}$ | RAM backup power supply |
| 64 | $V_{\text {CC }}$ | 5 V power supply |

## Pin Functions

## $\mathrm{PA}_{\mathbf{0}}-\mathrm{PA}_{7}$ [Port A]

Port A is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port A inputs. Port A inputs the low 8 bits of the address during EPROM programming/ reading.

## $\mathrm{PB}_{\mathbf{0}}-\mathrm{PB}_{7}$ [Port B$]$

Port $B$ is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port B inputs. $\mathrm{PB}_{0}$ inputs the $\overline{\text { PROG }}$ signal during EPROM programming; $\mathrm{PB}_{1}$ inputs $\overline{\text { PRD }}$ when the EPROM is programmed or read.

## $\mathrm{PC}_{0}-\mathrm{PC}_{7}$ [Port C]

Port C is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Alternatively, the lines of port C can be used as control lines for the USART and timer. Reset puts all lines of port C in port mode as input lines.
TxD [Transmit Data]. Serial data output terminal.
RxD [Receive Data]. Serial data input terminal.
SCK [Serial Clock]. Output for the serial clock when internal clock is used. Input for serial clock when external clock is used.

TI [Timer Input]. Timer input terminal.
INT2 [Interrupt Request 2]. Falling-edge-triggered, maskable interrupt input terminal and AC-input, zerocross detection terminal.

TO [Timer Output]. The output of TO is a square wave with a frequency determined by the timer.
$\mathbf{C I}$ [Counter Input]. External pulse input to timer/event counter.
$\mathrm{CO}_{0}, \mathrm{CO}_{1}$ [Counter Outputs 0, 1]. Programmable rectangular-wave outputs based on timer/event counter.

## $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ [Port D]

Port D is an 8-bit three-state port. It can be programmed as either 8 bits of input or 8 bits of output. When external expansion memory is used, port $D$ acts as the multiplexed address/data bus.

## $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ [Port F ]

Port F is an 8-bit three-state port. Each bit is independently programmable as an input or output. When external expansion memory is used, port $F$ outputs the high-order address bits; it inputs the highorder address bits during EPROM programming.

## $\mathrm{PT}_{\mathbf{0}}-\mathrm{PT}_{7}$ [Port T]

Port $T$ is made up of eight variable threshold inputs. The input of each line is compared to a threshold voltage.

## $\mathbf{V}_{\text {RTH }}$ [Variable Threshold Reference Voltage]

$V_{\text {RTH }}$ is the reference voltage that the port $T$ threshold voltage is derived from.

## NMI [Nonmaskable Interrupt]

Falling-edge-triggered nonmaskable interrupt input.

## INT1 [Interrupt Request 1]

INT1 is a rising-edge-triggered, maskable interrupt input. It is also an AC-input, zero-cross detection terminal. It can also latch contents of the 16 -bit timer/event counter into the ECPT1 capture register.

## $\overline{\text { RESET }}$ [Reset]

When the RESET input is brought low, it initializes the $\mu$ PD78P09.

## MODE1, MODE0 [Mode 1, 0]

The MODE1 and MODE0 inputs set the operating mode to either program read EPROM or normal operation (see table 1.)

Table 1. Operating Mode Selection

| Mode 1 | Mode 0 | Operation |
| :--- | :---: | :--- |
| 0 | 0 | EPROM program/read |
| 0 | 1 | Reserved |
| 1 | 0 | Normal operation |
| 1 | 1 | Outputs control signals synchronized <br> with ALE |

## HOLD [Hold Request]

When the HOLD input is high, the CPU is put in a hold state until HOLD is brought low.

## HLDA [Hold Acknowledge]

The CPU brings the HLDA output high when it is in the hold state, and low when the hold is released.

## $\overline{\mathbf{R D}}$ [Read Strobe]

The $\overline{R D}$ output goes low to gate data from external devices onto the data bus. $\overline{\mathrm{RD}}$ goes high during reset. Three-state.

## $\overline{\text { WR }}$ [Write Strobe]

The $\overline{W R}$ output goes low to indicate that the data bus holds valid data. It is a strobe signal for external memory or I/O write operations. $\overline{W R}$ goes high during reset. Three-state.

## ALE [Address Latch Enable]

The ALE output latches the address signal to the output of $\mathrm{PD}_{0}-\mathrm{PD}_{7}$.

## X1, X2 [Crystal Connections 1, 2]

X1 and X2 are the system clock crystal oscillator terminals. X 1 is the input for an external clock.

## $\mathrm{V}_{\mathrm{Ss}}$ [Ground]

Ground potential.

## VDD [Backup Power]

Backup power for on-chip RAM. The $\mu$ PD78P09 will not function without power applied to $\mathrm{V}_{\mathrm{DD}}$.

## $\mathrm{V}_{\mathrm{CC}}$ [Power Supply]

+5 V power supply.

## VPP

Programming voltage input when in programming mode.

## Functional Description

## Input/Output

The $\mu$ PD78P09 has eight comparator input lines (port T ) and 40 digital I/O lines; five 8-bit ports (port A, port $B$, port $C$, port $D$, port $F$ ).
Comparator Input Lines. $\mathrm{PT}_{0}-\mathrm{PT}_{7}$ are configured as variable-threshold comparator input lines.

Port A, Port B, Port C, Port F. Each line of these ports can be individually programmed as an input or output. When used as I/O ports, all have latched outputs and high-impedance inputs.

Port D. Port D can be programmed as a byte input or a byte output.
Control Lines. Under software control, each line of port $C$ can be configured individually to provide control lines for the serial interface, timer, and timer/counter.

Memory Expansion. In addition to the single-chip operation mode, the $\mu$ PD78P09 has four memory expansion modes. Under software control, port D can provide a multiplexed low-order address and data bus; port F can provide a high-order address bus. Table 2 shows the relation between memory expansion modes and the pin configurations of port $D$ and port $F$.

## Block Diagram


$\mu$ PD78P09

## Table 2. Memory Expansion Modes and Port Configurations

| Memory Expansion | Port Configuration |  |
| :---: | :---: | :---: |
| None | $\begin{aligned} & \text { Port D } \\ & \text { Port F } \end{aligned}$ | I/0 port <br> I/0 port |
| 256 Bytes | $\begin{aligned} & \text { Port D } \\ & \text { Port F } \end{aligned}$ | Multiplexed address/data bus 1/0 port |
| 4K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{3}$ <br> Port $\mathrm{F}_{4}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus I/0 port |
| 16K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{5}$ <br> Port $\mathrm{F}_{6}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus 1/0 port |
| 56K Bytes | Port D Port F | Multiplexed address/data bus Address bus |

## Timers

The timers consist of two 8-bit timers. The timers may be programmed independently or may be cascaded and used as a 16-bit timer. The timer can be software set to increment at intervals of four machine cycles ( $1 \mu \mathrm{~s}$ at 12 MHz operation) or 128 machine cycles ( $32 \mu \mathrm{~s}$ at 12 MHz ), or to increment on receipt of a pulse at TI. Figure 1 is the block diagram for the timer.

## Timer/Event Counter

The 16-bit multifunctional timer/event counter (figure 2) can be used for the following operations:

- Interval timer
- External event counter
- Frequency measurement
- Pulse width measurement
- Programmable square-wave output

Figure 1. Timer Block Diagram


Notes: $\phi_{3}=\mathbf{f}_{\mathrm{XTAL}} \times 1 / 3$.
$\phi_{3}=$ XTAL $\times 1 / 3$
$\phi_{12}=f_{\text {XTAL }} \times 1 / 2$
$\phi_{394}=f_{\text {PTA }} \times 1 / 384$
$\mathbf{f}_{\text {XTAL }}=$ System Clock Frequency $(M H z)$

Figure 2. Timer/Event Counter Block Diagram


Table 3. Interrupt Sources

| Interrupt Request | Interrupt Address | Type of Interrupt | Internal/ External |
| :---: | :---: | :---: | :---: |
| IRQO | 4 | $\overline{\text { NMI }}$ (Nonmaskable interrupt) | Ext |
|  |  | INTWD (Watchdog timer) | Int |
| IRQ1 | 8 | INTTO (Coincidence signal from timer 0) | Int |
|  |  | INTT1 (Coincidence signal from timer 1) |  |
| IRQ2 | 16 | INT1 (Maskable interrupt) | Ext |
|  |  | $\overline{\text { INT2 }}$ (Maskable interrupt) |  |
| IRQ3 | 24 | INTEO (Coincidence signal from timer/event counter) | int |
|  |  | INTE1 (Coincidence signal from timer/event counter) |  |
| IRQ4 | 32 | INTEIN (Falling signal of Cl and TO counter) | Int/Ext |
| IRQ5 | 40 | INTSR (Serial receive interrupt) | Int |
|  |  | INST (Serial send interrupt) |  |

## Interrupt Structure

There are 11 interrupt sources. Three are external interrupts and eight are internal. Table 3 shows 11 interrupt sources divided into six priority levels. See figure 3.

## Standby Function

The standby function saves the top 32 bytes of RAM with backup power ( $\mathrm{V}_{\mathrm{DD}}$ ) if the main power ( $\mathrm{V}_{\mathrm{CC}}$ ) fails. On power up, you can check the standby flag to determine whether recovery was made from standby mode or from a cold start.

## Universal Serial Interface

The serial interface can operate in one of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first, for easy interfacing to certain NEC peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception: search and nonsearch. In the search mode, data is transferred one bit at a time from the
serial register to the receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from the serial register to the transmit buffer occurs eight bits at a time. In asynchronous mode, the serial interface can act as a fullduplex USART with data transfer rates up to $125 \mathrm{~kb} / \mathrm{s}$. Figure 4 shows the universal serial interface block diagram.

## Zero-Crossing Detector

The INT1 and INT2 terminals (used common to TI and $\mathrm{PC}_{3}$ ) can detect the zero-crossing point of lowfrequency AC signals. When driven directly, these pins respond as a normal digital input. Figure 5 shows the zero-crossing detection circuitry.

The zero-crossing detection capability allows you to make the $50-60 \mathrm{~Hz}$ power signal the basis for system timing and to control voltage phase sensitive devices.

To use the zero-cross detection mode, an AC signal of approximately $1-3 \vee \mathrm{AC}$ (peak-to-peak) and a maximum frequency of 1 kHz is coupled through an external capacitor to the INT1 and INT2 pins.

For the INT1 pin, the internal digital state is sensed as a 0 until the rising edge crosses the average DC level, when it becomes a 1 and INT1 interrupt is generated.

For the $\overline{\mathrm{NT} 2}$ pin, the state is sensed as a 1 until the falling edge crosses the average DC level, when it becomes a 0 and $\overline{\mathrm{INT} 2}$ interrupt is generated.

## Variable Threshold Input Port [Port T]

Port $T$ has the following features:

- 8 input lines
- 16 threshold levels from 1/16 to 16/16 of reference voltage ( $\mathrm{V}_{\mathrm{RTH}}$ )
- Level selected by writing to mode T register (figure 7)
- Output of comparator port bit reads 0 until voltage at pin exceeds selected level
- Comparison execution time: $12 \mu \mathrm{~s}$

Figure 6 shows the block diagram for the threshold variable input port. Figure 7 shows the mode $T$ register format.

## Watchdog Timer

Use the watchdog timer for software or overall performance safety checks. If the watchdog is enabled, it must be cleared at regular intervals in program execution to avoid watchdog interrupts. Intervals are software selectable via the WDM register. Figure 8 shows the block diagram for the watchdog timer.

Figure 3. Interrupt


Figure 4. Universal Serial Interface Block Diagram


Figure 5. Zero-Crossing Detection Circuitry


Figure 6. Threshold Variable Input Port


Figure 7. Mode T Register Format


Figure 8. Watchdog Timer Block Diagram


## Bit Address Instructions

The following bits may be addressed directly with certain instructions:

- Any bit in the first 16 bytes of memory addressed by the V register
- Any bit in the five 8-bit I/O ports (A, B, C, D, F)
- Any bit in the comparator port
- Any bit in the following special registers: interrupt mask, serial mode high, timer mode, timer/event counter output control.
An addressed bit may be tested, set, cleared, or complemented. It also may be moved to or from the carry flag. An addressed bit may be ANDed, ORed, and XORed with the carry flag.


## Absolute Maximum Ratings

| Power supply voltages, $\mathrm{V}_{\text {CC }}$ | -0.5 to +7.0 V |
| :---: | :---: |
| $V_{D D}$ | -0.5 to +7.0 V |
| Input voltage, $\mathrm{V}_{1}$ | -0.5 to +7.0 V |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 to +7.0 V |
| Output current low, $\mathrm{I}_{\text {OL }}$ |  |
| Each output pin | 4.0 mA |
| Total, all output pins | 100 mA |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ |  |
| Each output pin | -0.5 mA |
| Total, all output pins | -20 mA |
| Operating temperature, $\mathrm{T}_{0 \text { PR }}$ | -10 to $+50^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG ( $\mu$ PD7807/09) | -65 to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

|  |  | Limits |  |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit | Conditions |
| Input capacitance | $\mathrm{C}_{1}$ |  | 10 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$. |  |
| Uutput <br> capacitance | $\mathrm{C}_{0}$ |  | 20 | pF | Unmeasured <br> pins returned <br> to 0 V. |  |
| $1 / 0$ capacitance | $\mathrm{C}_{10}$ |  | 20 | pF |  |  |

DC Characteristics
$\mathrm{T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

|  |  | Limits |  |  |  | Test <br> Parameter |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Symbol | Min | Typ | Max | Unit | Conditions |,

## Note:

(1) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}: \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$
(2) External clock drive circuit, see figure 9.

Figure 9. External Clock Input


## Hold Operation

$T_{A}=-10$ to $+50^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq$ $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

|  |  | Limits |  |  | $\begin{array}{c}\text { Test } \\ \text { Parameter }\end{array}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit |
| Conditions |  |  |  |  |  |$]$

## Comparator Characteristics

$\mathrm{T}_{\mathrm{A}}=+10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq$ $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Comparison accuracy | $\mathrm{V}_{\text {ACOMP }}$ |  |  | $\pm 100$ | mV |  |
| Threshold voltage | $\mathrm{V}_{\text {TH }}$ | 0 |  | $\begin{aligned} & V_{C C} \\ & +0.1 \end{aligned}$ | $V$ |  |
| Comparison time | $\mathrm{t}_{\text {comp }}$ | 144 |  | 145 | ${ }_{\text {tcyc }}$ |  |
| PT input voltage | $\mathrm{V}_{\text {IPT }}$ | 0 |  | $\mathrm{V}_{\text {CC }}$ | V |  |

## External Clock

$\mathrm{T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq$ $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

|  |  | Limits |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min | Max | Unit | Conditions |  |
| High level width | $\mathrm{t}_{\Phi \mathrm{H}}$ | 30 | 250 | ns |  |
| Low level width | $\mathrm{t}_{\Phi \mathrm{L}}$ | 30 | 250 | ns |  |
| Rising time | $\mathrm{t}_{\mathrm{r}}$ | 0 | 30 | ns |  |
| Falling time | $\mathrm{t}_{\mathrm{f}}$ | 0 | 30 | ns |  |

## Data Retention Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDDR}}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data retention voltage | $V_{\text {DDDR }}$ | 3.2 |  | 5.5 | V | $\overline{\text { RESET }}=\mathrm{V}_{\text {IL }}$ |
| Data retention supply current | IDDDR |  | 1.3 | 3.0 | mA | $\begin{aligned} & \overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{II}} \\ & \mathrm{~V}_{\mathrm{DDDR}}=3.2 \mathrm{~V} \end{aligned}$ |

## AC Characteristics

## Read/Write Operation

$\mathrm{T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}$ $\leq \mathrm{V}_{\mathrm{CC}}$

|  |  | Limits |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Symbol | Min | Max |  |
| Parameter | Unit |  |  |  |
| Conditions (l) |  |  |  |  |

## Note:

(1) Load capacitance: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$; $\mathrm{f}_{\mathrm{XTAL}}=12 \mathrm{MHz}$ (figure 10).

Figure 10. External Crystal Connections


## DC Programming Characteristics

$\mathrm{T}_{\mathrm{A}}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{PP}}=21 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ $-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

|  |  | Limits |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |

## AC Programming Characteristics

$\mathrm{T}_{\mathrm{A}}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{PP}}=21 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ $-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Address set-up time to $\overline{\text { PROG }} \downarrow$ | $\mathrm{t}_{\mathrm{AP}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address hold time from PROG $\dagger$ | $\mathrm{t}_{\mathrm{PA}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address set-up time to PREAD $\downarrow$ | $\mathrm{t}_{\text {APR }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address hold time from PREAD $\uparrow$ | tpra | 0 |  |  | $\mu \mathrm{S}$ |  |
| Data set-up time to $\overline{\text { PROG }} \downarrow$ | $\mathrm{t}_{\mathrm{DP}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data hold time from $\overline{\text { PROG }} \uparrow$ | $\mathrm{t}_{\mathrm{PD}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\text { PROG pulse width low }}$ | tpp | 45 | 50 | 55 | ms |  |
| $V_{\text {Pp }}$ rise time | $\mathrm{t}_{\mathrm{RVP}}$ | 50 |  |  | ns |  |
| $V_{\text {PP set-up time to }}^{\text {PROG }} \downarrow$ | tVPP | 2 |  |  | $\mu \mathrm{S}$ |  |
| $V^{\text {PPP }}$ hold time from $\overline{\text { PROG }} \uparrow$ | tpvp | 2 |  |  | $\mu \mathrm{S}$ |  |
| $\mathrm{V}_{\text {PP }} \downarrow$ to PREAD $\downarrow$ | tVPPR | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data delay from PREAD $\downarrow$ | $\mathrm{t}_{\text {PRO }}$ |  |  | 1 | $\mu \mathrm{S}$ |  |
| Data float delay from PREAD $\dagger$ | $t_{\text {PRDF }}$ | 0 |  | 130 | ns |  |
| Input rise, fall time | $\mathrm{t}_{\text {IR }}, \mathrm{t}_{\text {IF }}$ |  |  | 20 | $\mu \mathrm{S}$ |  |

## Serial Operation

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{\overline{S C K}}$ cycle time | ${ }_{\text {t }}^{\text {CYK }}$ | 1.66 |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ input (1) |
|  |  | 500 |  | ns | $\overline{\text { SCK }}$ input (2) |
|  |  | 2 |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ output |
| $\overline{\overline{S C K}}$ width low | $\mathrm{t}_{\mathrm{KKL}}$ | 750 |  | ns | $\overline{\text { SCK }}$ input (1) |
|  |  | 200 |  | ns | $\overline{\text { SCK }}$ input (2) |
|  |  | 900 |  | ns | SCK output |
| $\overline{\overline{S C K}}$ width high | $\mathrm{t}_{\text {KKH }}$ | 750 |  | ns | $\overline{\overline{\text { SCK }} \text { input (1) }}$ |
|  |  | 200 |  | ns | $\overline{\text { SCK }}$ input (2) |
|  |  | 900 |  | ns | $\overline{\text { SCK output }}$ |
|  | $t_{\text {RXK }}$ | 80 |  | ns | (1) |
| RxD hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KRX}}$ | 80 |  | ns | (1) |
| $\overline{\overline{S C K}} \downarrow$ TxD delay time | $t_{\text {KTX }}$ |  | 210 | ns | (1) |

## Note:

(1) $1 \times$ baud rate in asynchronous, synchronous, or I/O interface mode.
(2) $16 x$ baud rate or $64 x$ baud rate in asynchronous mode.

## Zero-Cross Characteristics

$\leq \mathrm{V}_{\mathrm{CC}}$

|  |  |  | Limits |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Max | Unit | Conditions |  |


| Zero-cross detection <br> input frequency | $\mathrm{f}_{\mathrm{ZX}}$ | 0.05 | 1 | kHz |
| :--- | :--- | :--- | :--- | :--- |

## Bus Timing Depending on tcyc

| Symbol | Calculating Expression | Min/Max |
| :---: | :---: | :---: |
| $t_{\text {RP }}$ | 60 T | Min |
| ${ }_{4}{ }_{T}$ | $6 T$ | Min |
| $\mathrm{t}_{\mathrm{Cl}}(2)$ | 6 T | Min |
| $\mathrm{t}_{\mathrm{Cl}}(3)$ | 48 T | Min |
| tip | 36 T | Min |
| ${ }^{t_{A L}}$ | $2 T-100$ | Min |
| tLA | T-30 | Min |
| ${ }^{\text {taR }}$ | 3T-100 | Min |
| ${ }^{t_{A D}}$ | 7T-220 (4) | Max |
| tidR | $5 \mathrm{~T}-200$ (4) | Max |
| trD | 4T-150 (4) | Max |
| tLR | T-50 | Min |
| $\mathrm{thL}^{\text {chen }}$ | 2T-50 | Min |
| $t_{\text {RR }}$ | 4T-50 (Data Read) (4) | Min |
|  | $7 T-50$ (0pcode Fetch) (4) |  |
| tLL | 2T-40 | Min |
| $\mathrm{t}_{\mathrm{ML}}$ | $2 T-100$ | Min |
| tLM | T-30 | Min |
| til | $2 T-100$ | Min |
| til | T-30 | Min |
| $t_{\text {AW }}$ | $3 \mathrm{~T}-100$ | Min |
| tLDW | $T+110$ | Max |
| tw | T-50 | Min |
| tow | 4T-100 (4) | Min |
| ${ }^{\text {twoH }}$ | $2 \mathrm{~T}-70$ | Min |
| $\mathrm{t}_{\text {WL }}$ | $2 T-50$ | Min |
| tww | 4T-50 (4) | Min |
| $\mathrm{t}_{\text {CYK }}$ | 20 T ( $\overline{\text { SCK }}$ input) (1) | Min |
|  | 24 T (SCK output) |  |
| $\mathrm{t}_{\text {KKL }}$ | 10T-80 (SCK input) (1) | Min |
|  | 12 T - 100 (SCK output) |  |
| $\mathrm{t}_{\text {KKH }}$ | $10 \mathrm{~T}-80$ ( $\overline{\text { SCK }}$ input) (1) | Min |
|  | $12 \mathrm{~T}-100$ (SCK output) |  |

## Note:

(1) 1x baud rate in asynchronous, synchronous, or I/O interface mode.
$\mathrm{T}=\mathrm{t}_{\mathrm{CYC}}=1 \mathrm{f} \times \mathrm{TAL}$.
The items not inciuded in tinis iist are inudepeñant of oscillator frequency (fxtal).
(2) Event counter mode.
(3) Pulse width measurement mode.
(4) Add 3 T when using external program memory with programmable WAIT function.

## Timing Waveforms

## AC Timing Test Points

2.4 V (


## Instruction Set

In addition to the basic 7800 family instruction set, the $\mu$ PD78P09 executes the following types of instructions:

- 16-bit data transfers between memory, registers, and extended accumulator
- 16-bit addition and subtraction
- 16-bit comparison and skip
- 16-bit AND, OR, XOR operation
- 16-bit data shift and rotation
- Multiply; 8-bit by 8 -bit, 16 -bit product (less than $8 \mu \mathrm{~s}$ execution)
- Divide; 16 -bit by 8 -bit, 16 -bit quotient, 8 -bit remainder (less than $15 \mu$ s execution)
- Working register instruction for efficient RAM addressing, testing, and manipulating
- Direct bit addressing for code-efficient addressing, testing, and manipulating bits in RAM, port lines, and mode registers.
$\mu$ PD78P09


## Operand Format/Description

| Format | Description |
| :---: | :---: |
| $r$ | V, A, B, C, D, E, H, L |
| r1 | EAH, EAL, B, C, D, E, H, L |
| r2 | A, B, C |
| sr | PA, PB, PC, PD, PF, MKH, MKL, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, T×B, $\mathrm{TM}_{0}, \mathrm{TM}_{1}$, WDM, MT |
| sr1 | PA, PB, PC, PD, PF, MKH, MKL, SMH, EOM, TMM, RxB, PT, WDM |
| sr2 | PA, PB, PC, PD, PF, MKH, MKL, SMH, EOM, TMM |
| sr3 | $\mathrm{ETM}_{0}, \mathrm{ETM}_{1}$ |
| sr4 | ECNT, ECPT0, ECPT1 |
| sr5 | PA, PB, PC, PD, PF, MKH, MKL, SMH, EOM, TMM, PT |
| rp | SP, B, D, H |
| rp1 | V, B, D, H, EA |
| rp2 | SP, B, D, H, EA |
| rp3 | B, D, H |
| rpa | B, D, H, D+, H +, D-, H- |
| rpa1 | B, D, H |
| rpa2 | $\begin{aligned} & \mathrm{B}, \mathrm{D}, \mathrm{H}, \mathrm{D}+, \mathrm{H}+, \mathrm{D}-, \mathrm{H}-, \mathrm{D}+\text { byte, } \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \\ & \mathrm{H}+\mathrm{EA}, \mathrm{H}+\text { byte } \end{aligned}$ |
| rpa3 | $\begin{aligned} & \mathrm{D}, \mathrm{H}, \mathrm{D}++, \mathrm{H}++, \mathrm{D}+\text { byte }, \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \mathrm{H}+\mathrm{EA}, \\ & \mathrm{H}+\text { byte } \end{aligned}$ |
| wa | 8-Bit immediate data |
| word | 16-Bit immediate data |
| byte | 8-Bit immediate data |
| bit | 8 -Bit address of bit location |
| $f$ | CY, HC, Z |
| irf | NMI, FT0, FT1, F1, F2, FE0, FE1, FEIN, FSR, FST, ER, OV, IFE2, SB |

Instruction Set Symbol Definitions

| Symbol | Description |
| :--- | :--- |
| $\leftarrow$ | Transfer direction, result |
| $\Lambda$ | Logical product (logical AND) |
| $V$ | Logical sum (logical OR) |
| $\forall$ | Exclusive OR |
| - | Complement |
| - | Concatenation |

## Remarks

| 1. sr-sr5 (special register) |  |
| :---: | :---: |
| $P A=$ Port $A$ | ECNT $=$ Timer/Event |
| $P B=$ Port $B$ | Counter Upcounter |
| $P C=$ Port $C$ | ECPT0 = Timer/Event |
| $P D=$ Port $D$ | Counter Capture 0 |
| $P F=$ Port $F$ | ECPT1 = Timer/Event |
| PT $=$ Port T | Counter Capture 1 |
| $M A=$ Mode $A$ | ETMM = Timer/Event |
| $M B=$ Mode $B$ | Counter Mode |
| MC = Mode C | E0M = Timer/Event |
| MCC = Mode Control C | Counter Output Mode |
| MF = Mode F | WDM = Watchdog Timer Mode |
| MT = Mode T | TxB $=$ Tx Buffer |
| $M M=$ Memory Mapping | $R \times B=$ R $\times$ Buffer |
| $\mathrm{TM}_{0}=$ Timer Register 0 | SMH = Serial Mode High |
| TM 1 = Timer Register 1 | SML $=$ Serial Mode Low |
| TMM = Timer Mode | MKH = Mask High |
| ETM $_{0}=$ Timer/Event | MKL = Mask Low |
| Counter Register 0 |  |
| $\mathrm{ETM}_{1}=$ Timer/Event Counter |  |
| Register 1 |  |
| 2. rp-rp3 [register pair) |  |
| SP = Stack Pointer | $H=H L$ |
| $B=B C$ | $V=V A$ |
| $D=D E$ | $E A=$ Extended Accumulator |
| 3. rpa-rpa3 (rp addressing) |  |
| $B=(B C)$ | $D++=(D E)+2$ |
| $D=(D E)$ | $\mathrm{H}++=(\mathrm{HL})+2$ |
| $H=(H L)$ | $D+$ byte $=(D E)+$ byte |
| $D+=(D E)+1$ | $H+A=(H L)+(A)$ |
| $H+=(H L)+1$ | $H+B=(H L)+(B)$ |
| $D-=(D E)-1$ | $H+E A=(H L)+(E A)$ |
| $\mathrm{H}-=(\mathrm{HL})-1$ | $\mathrm{H}+$ byte $=(\mathrm{HL})+$ byte |
| 4. f (flag) |  |
| $\mathrm{CY}=$ Carry $\quad \mathrm{HC}=$ | If Carry $\quad Z=$ Zero |
| 5. irf (interrupt flag) |  |
| NMI = NMI input | FEIN = INTFEIN |
| FTO $=$ INTFTO | FSR $=$ INTFSR |
| $\mathrm{FT} 1=$ INTFT1 | FST $=$ INTFST |
| F1 $=1$ NTF1 | ER = Error |
| $\mathrm{F} 2=1 \mathrm{NTF} 2$ | OV $=0$ verflow |
| FE0 $=$ INTFE0 | $\mathrm{IE} 2=$ Interrupt Enable F/F2 |
| FE1 = INTFE1 | SB = Standby |






| Mnemonic | Operand Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | $\begin{array}{r} 81 \\ \hline 83 \\ 4 \quad 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | ${ }^{\text {B2 }}$ | 3 | 2 | 1 | 0 |  |  |  |
| Immediate Data [cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUINB | *A,byte (A) $-(A)$ - byte | 0 | 0 | 1 | 10 | 1 | 1 | 0 |  |  |  | Dat |  |  |  |  | 7 | 2 | No borrow |
|  | r,byte (r) $\leftarrow(\mathrm{r})-$ byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | No borrow |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2, byte (sr2) $\leftarrow$ (sr2) - byte | 0 | 1 | 1 | $0 \quad 0$ | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 0 | 1 | 1 | 0 | $\mathrm{S}_{2}$ |  | $\mathrm{S}_{0}$ | 20 | 3 | No borrow |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANI | *A, byte (A) $\leftarrow(\mathrm{A}) \wedge$ byte | 0 | 0 | 0 | 00 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 |  |
|  | r, byte (r) $\leftarrow(\mathrm{r}) \wedge$ byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 |  |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte $\quad(\mathrm{s} 2) \leftarrow(\mathrm{sr2}) \wedge$ byte | 0 | 1 | 1 | 0.0 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 0 | 0 | 0 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 20 | 3 |  |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORI | *A, byte $($ A $) \leftarrow($ A $) ~ V$ byte | 0 | 0 | 0 | 10 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 |  |
|  | r,byte (r) - (r) V byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 |  |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte (sr2) $\leftarrow$ (sr2) V byte | 0 | 1 | 1 | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 0 | 0 | 1 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 20 | 3 |  |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XRI | *A,byte (A) $-($ A $) \forall$ byte | 0 | 0 | 0 | 10 | 1 | 1 | 0 |  |  |  | Dat |  |  |  |  | 7 | 2 |  |
|  | $r$, byte (r) $-(\mathrm{r}) \forall$ byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 |  |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2, byte (sr2) $\leftarrow(\mathrm{sr2}) \forall$ byte | 0 | 1 | 1 | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 0 | 0 | 1 | 0 | $\mathrm{S}_{2}$ |  |  | 20 | 3 |  |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTI | *A, byte (A) - byte - 1 | 0 | 0 | 1 | 00 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | No borrow |
|  | r,byte (r) - byte - 1 | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | No borrow |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr5,byte (sr5) - byte - 1 | 0 | 1 | 1 | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 0 | 1 | 0 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 14 | 3 | No borrow |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTI | *A,byte (A) - byte | 0 | 0 | 1 | 10 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | Borrow |
|  | r,byte (r)-byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | Borrow |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr5,byte (sr5) - byte | 0 | 1 | 1 |  | 1 | 0 | 0 | $\mathrm{S}_{3}$ |  | 1 | 1 | 1 |  |  | $\mathrm{S}_{0}$ | 14 | 3 | Borrow |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEI | *A, byte (A) - byte | 0 | 1 | 1 | $0 \quad 0$ | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | No zero |
|  | r,byte (r)-byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | No zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Mnemonic | Operand Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | $\begin{array}{r} \text { B1 } \\ 483 \\ 483 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | B2 <br> 84 |  | 2 | 1 | 0 | State[1] | Bytes | Skip Condition |
| Immediate Data [cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEI | sr5,byte (sr5) - byte | 0 | 1 | 1 | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 1 | 0 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ |  | 14 | 3 | No zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQI | *A, byte (A) - byte | 0 | 1 | 1 | 10 | 1 | 1 | 1 |  |  |  | Da |  |  |  |  | 7 | 2 | Zero |
|  | $r$, byte (r) - byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{2}$ | R1 | $\mathrm{R}_{0}$ | 11 | 3 | Zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr5,byte (sr5) - byte | 0 | 1 | 1 | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 1 | 1 | 1 | $\mathrm{S}_{2}$ | S 1 | $\mathrm{S}_{0}$ | 14 | 3 | Zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONI | *A, byte (A) $\wedge$ byte | 0 | 1 | 0 | 00 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | No zero |
|  | r,byte (r) $\wedge$ byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | No zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr5,byte (sr5) ^ byte | 0 | 1 | 1 | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 0 | 0 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 14 | 3 | No zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFI | *A, byte (A) $\wedge$ byte | 0 | 1 | 0 | 10 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | Zero |
|  | r,byte (r) $\wedge$ byte | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | Zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr5,byte (sr5) $\wedge$ byte | 0 | 1 | 1 | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 0 | 1 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 14 | 3 | Zero |
|  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Working Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDW | wa. $\quad(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{l}) \bullet(\mathrm{wa}))$ | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADCW | wa $\quad(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{V}) \cdot(\mathrm{wa}))+(\mathrm{CY})$ | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDNCW | wa $(\mathrm{A}) \leftarrow(\mathrm{A})+\left(\mathrm{l} \mathrm{V}_{\bullet}(\mathrm{wa})\right)$ | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 14 | 3 | No carry |
|  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBW | wa $\quad(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{V}) \cdot(\mathrm{wa}))$ | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SBBW | wa $\quad(A) \leftarrow(A)-((V) \bullet(w a))-(C Y)$ | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBNBW | wa $\quad(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{V}) \cdot(\mathrm{wa}))$ | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | No borrow |
|  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANAW | wa $\quad(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{V}) \cdot(\mathrm{wa}))$ | 0 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


|  |  | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand |  | 7 | 6 |  |  | $\begin{array}{r} 81 \\ 83 \\ 4 \quad 3 \\ \hline \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | ${ }^{\text {B2 }}$ | 3 | 2 | 1 | 0 | State(1) |  |  |
| Working Register (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORAW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{V}(\mathrm{V}) \bullet(\mathrm{wa}))$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XRAW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall((\mathrm{V}) \bullet(\mathrm{wa}))$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTAW | wa | (A) $-(\mathrm{l} \mathrm{V}) \cdot(\mathrm{wa}))-1$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No borrow |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTAW | wa | (A) - ( $(\mathrm{V}) \bullet(\mathrm{wa})$ ) | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | Borrow |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEAW | wa | (A) - ( V ) $\bullet$ (wa) $)$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQAW | wa | (A) $-($ (V) $\bullet$ (wa) $)$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONAW | wa | (A) $\wedge((\mathrm{V}) \cdot(\mathrm{wa}))$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFAW | wa | (A) $\wedge($ (V) $\bullet$ (wa) $)$ | 0 | 1 | 1 | 1 |  | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANIW | *wa,byte | $((\mathrm{V}) \cdot(\mathrm{wa})) \leftarrow((\mathrm{V}) \bullet(\mathrm{wa})) \wedge$ byte | 0 | 0 | 0 | 0 | 00 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORIW | *wa,byte | $((\mathrm{V}) \cdot(\mathrm{wa})) \leftarrow(\mathrm{V}) \cdot(\mathrm{wa})) \mathrm{V}$ byte | 0 | 0 | 0 | 0 | 10 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTIW | *wa,byte | ((V)•(wa)) - byte - 1 | 0 | 0 | 1 | 1 | $0 \quad 0$ | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | No borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTIW | *wa,byte | (IV) (wa)) - byte | 0 | 0 | 1 | 1 | 10 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | Borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEIW | *wa,byte | (V) $($ (wa) ) - byte | 0 | 1 | 1 | 1 | 00 | 1 | 0 | 1 |  |  |  | 0 ffs |  |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQIW | *wa,byte | ( (V) $\cdot($ wa) ) - byte | 0 | 1 | 1 | 1 |  | 1 | 0 | 1 |  |  |  | Ofts |  |  |  |  | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONIW | *wa,byte | $($ (V) $\bullet($ wa) ) $\wedge$ byte | 0 | 1 | 0 | 0 | $0 \quad 0$ | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFIW | *wa,byte | $($ (V) $($ (wa) ) $\wedge$ byte | 0 | 1 | 0 | 0 | 10 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Mnemonic Operand Operation |  |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{aligned} & \text { Skip } \\ & \text { Condition } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\frac{\mathrm{B} 1}{\mathrm{B3}}$ |  |  |  |  | 2 | 1 | 0 | 7 | 6 | 5 |  | 3 | 2 | 1 | 0 |  |  |  |
| 16-Bit Arithmetic |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EADD | EA,r2 | $(E A) \leftarrow(E A)+(\mathrm{r} 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 2 |  |

## Others



| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{aligned} & \text { Skip } \\ & \text { Condition } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | $4{ }_{4}^{83}$ |  |  | 2 | 1 | 0 | 7 | 6 | 5 | $\frac{B 2}{B 4}$ | 3 | 2 |  | 0 |  |  |  |
| Others (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEGA |  | (A) $\leftarrow(\mathrm{A})+1$ | 0 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 8 | 2 |  |
| Rotale and Shift |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLD |  | Rotate left digit | 0 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 17 | 2 |  |
| RRD |  | Rotate right digit | 0 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 17 | 2 |  |
| RLL | r2 | $\begin{aligned} & (\mathrm{r} 2 \mathrm{~m}+1) \leftarrow(\mathrm{r} 2 \mathrm{~m}),\left(\mathrm{r} 2_{0}\right) \leftarrow(\mathrm{CY}), \\ & (\mathrm{CY}) \stackrel{(\mathrm{r} 27}{ }) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| RLR | r2 | $\begin{aligned} & (\mathrm{r} 2 \mathrm{~m}-1) \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),(\mathrm{r} 27) \leftarrow(\mathrm{CY}), \\ & (\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLL | r2 | $\left(\mathrm{r} 2_{\mathrm{m}}+1\right) \leftarrow(\mathrm{r} 2 \mathrm{~m}),\left(\mathrm{r} 2_{0}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow(\mathrm{r} 27)$ | 0 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLR | r2 | $(\mathrm{r} 2 \mathrm{~m}-1) \leftarrow(\mathrm{r} 2 \mathrm{~m}),(\mathrm{r} 27) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{0}\right)$ | 0 | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLLC | r2 | $(\mathrm{r} 2 \mathrm{~m}+1) \leftarrow(\mathrm{r} 2 \mathrm{~m}),\left(\mathrm{r} 2_{0}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow(\mathrm{r} 27)$ | 0 | 1 | 0 | 0 | 1 | , | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Carry |
| SLRC | r2 | $(\mathrm{r} 2 \mathrm{~m}-1) \leftarrow(\mathrm{r} 2 \mathrm{~m}),(\mathrm{r} 27) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{0}\right)$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Carry |
| DRLL | EA | $\begin{aligned} & \left(E A_{n}+1\right) \leftarrow\left(E A_{n}\right),\left(E A_{0}\right) \leftarrow(C Y), \\ & (C Y) \leftarrow\left(E A_{15}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | - | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 8 | 2 |  |
| DRLR | EA | $\begin{aligned} & \left(E A_{n}-1\right) \leftarrow\left(E A_{n}\right),\left(E A_{15}\right) \leftarrow(\mathrm{CY}), \\ & (\mathrm{CY}) \leftarrow\left(\mathrm{EA}_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 8 | 2 |  |
| DSLL | EA | $\begin{aligned} & \left(E A_{n}+1\right) \leftarrow\left(E A_{n}\right),\left(\mathrm{EA}_{0}\right) \leftarrow 0, \\ & (\mathrm{CY}) \leftarrow\left(E A_{15}\right) \end{aligned}$ | 0 | 1 | 0 | 0 |  |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 8 | 2 |  |
| DSLR | EA | $\begin{aligned} & \left(E A_{n}-1\right) \leftarrow\left(E A_{n}\right),\left(E A_{15}\right) \leftarrow 0, \\ & (\mathrm{CY}) \leftarrow\left(E A_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 |  |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 | 2 |  |
| Jump |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JMP | *word | $(\mathrm{PC)} \leftarrow$ word | 0 | 1 | 0 | 1 |  |  | 1 | 0 | 0 |  |  |  | Ow | addr |  |  |  | 10 | 3 |  |
|  |  |  |  |  |  |  | a |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JB |  | $\left(\mathrm{PC}_{H}\right) \leftarrow(\mathrm{B}),\left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow(\mathrm{C})$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| JR | word | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1+$ jdisp 1 | 1 | 1 |  |  |  | disp |  |  |  |  |  |  |  |  |  |  |  | 10 | 1 |  |
| JRE | *word | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2+$ jdisp | 0 | 1 | 0 | 0 | 1 |  | 1 | 1 | $\leftarrow$ |  |  |  | disp |  |  |  | $\rightarrow$ | 10 | 2 |  |
| JEA |  | $(\mathrm{PC)} \leftarrow(\mathrm{EA})$ | 0 | 1 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 8 | 2 |  |
| Call |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL | *word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+3) \mathrm{H}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+3), \\ & (\mathrm{PC}) \leftarrow \text { word, }(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 0 | 1 | 0 | 0 | a |  | 0 | 0 | 0 |  |  |  | Ow | addr |  |  |  | 16 | 3 |  |
| CALB |  |  | 0 | 1 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 17 | 2 |  |
| CALF | *word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+2) \mathrm{H}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+2) \mathrm{L} \\ & (\mathrm{PC} 15-1) \leftarrow 0001, \\ & \left(\mathrm{PC}_{10-0}\right) \leftarrow \mathrm{fa},(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \\ & \hline \end{aligned}$ | 0 | 1 | 1 | 1 |  | 1 | $\leftarrow$ |  |  |  |  |  | fa |  |  |  | $\rightarrow$ | 13 | 2 |  |


| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{aligned} & \text { Skip } \\ & \text { Condition } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 2 | 1 | 0 | 7 | 6 |  | $\begin{aligned} & \frac{B 2}{B 4} \\ & 4^{34} 3 \end{aligned}$ | 2 | 1 | 0 |  |  |  |
| Call (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALT | word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+1)_{\mathrm{H}}, \\ & ((\mathrm{SP})-2) \leftarrow(\mathrm{PC})+1) \mathrm{L}) \\ & (\mathrm{PC}) \leftarrow(128+2 \mathrm{ta}),\left(\mathrm{PC} \mathrm{~L}_{\mathrm{H}}\right) \leftarrow \\ & (129+2 \mathrm{ta}),(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 1 | 0 | 0 | $\leftarrow$ |  | ta |  | $\rightarrow$ |  |  |  |  |  |  |  | 16 | 1 |  |
| SOFTI |  | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow(\mathrm{PSW}),((\mathrm{SPP})-2) \leftarrow \\ & ((\mathrm{PC})+1)_{\mathrm{H},},((\mathrm{SP})-3) \leftarrow((\mathrm{PC})+1)_{\mathrm{L}}, \\ & (\mathrm{PC}) \leftarrow 0060 \mathrm{H},(\mathrm{SP}) \leftarrow(\mathrm{SP})-3 \end{aligned}$ | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  | 16 | 1 |  |
| Return |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RET |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{U}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC}_{H}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  | 10 | 1 |  |
| RETS |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC} \mathrm{C}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{n} \\ & \hline \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  | 10 | 1 | Unconditional Skip |
| RET |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{P} C_{H}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{PSW}) \leftarrow((\mathrm{SP})+2),(\mathrm{SP}) \leftarrow(\mathrm{SP})+3 \end{aligned}$ | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  | 13 | 1 |  |
| Bit Manipulation |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV | ${ }^{*} \mathrm{CY}, \mathrm{bit}$ | (CY) $\leftarrow$ (bit) | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
|  | *bit CY | (bit) $\leftarrow$ (CY) | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| AND | *CY, bit | $(\mathrm{CY}) \leftarrow$ (CY) $\wedge$ (bit) | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
| OR | *CY, bit | (CY) $\leftarrow$ (CY) V bit | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
| XOR | *CY, bit | (CY) $\leftarrow$ (CY) $\forall$ (bit) | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |  |  |  | Bit Addr |  |  |  | 10 | 2 |  |
| SETB | *bit | (bit) $\leftarrow 1$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| CLR | *bit | (bit) $\leftarrow 0$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| NOT | *bit | (bit) - (bit) | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |  |  |  | Bit Addr |  |  |  | 13 | 2 |  |
| SK | *bit | Skip if (bit) $=1$ | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |  | Bit Addr |  |  |  | 10 | 2 | (bit) $=1$ |
| SKN | *bit | Skip if (bit) $=0$ | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |  | Bit Addr |  |  |  | 10 | 2 | (bit) $=0$ |


| Mnemonic | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | 1 3 | 2 | 1 | 0 | 7 | 6 | 5 | B2 | 3 | 2 | 1 | 0 | State[1] | Bytes | Skip Condition |
| CPU Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SK | f | Skip if $\mathrm{f}=1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ | 8 | 2 | $f=1$ |
| SKN | $f$ | Skip if $f=0$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ | 8 | 2 | $\mathrm{f}=0$ |
| SKIT | irf | Skip if irf $=1$, then reset irf | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 14 | 13 | 12 | $\mathrm{I}_{1}$ | 10 | 8 | 2 | irf $=1$ |
| SKNIT | iff | $\begin{aligned} & \text { Skip if irf }=0 \\ & \text { Reset irf if irf }=1 \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 14 | $I_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{l}_{1}$ | 10 | 8 | 2 | irf $=0$ |
| NOP |  | No operation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| El |  | Enable interrupt | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| DI |  | Disable interrupt | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| HLT |  | Halt | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 11 | 2 |  |

(1) In the case of skip condition, the idle states are as follows:

3 -byte instruction: 11 states

2-byte instruction (with *): 7 states 3-byte instruction (with *): 10 states
4-byte instruction: 14 states
(2) B2 (Data): rpa2 = D + byte, $\mathrm{H}+$ byte
(3) Right side of slash (/) in states indicates case rpa2, rpa3 = D + byte, H + A $H+B$, $H+E A, H+$ byte
(4) B3 (Data): rpa3 $=D+$ byte, $H+$ byte

## Description

The $\mu$ PD7810 and $\mu$ PD7811 single-chip microcomputers integrate sophisticated on-chip peripheral functionality normally provided by external components. The device's internal 16-bit ALU and data paths, combined with a powerful instruction set and addressing, make the $\mu$ PD7810/11 appropriate in data processing as well as control applications. The devices integrate a 16 -bit ALU, $4 \mathrm{~K}-\mathrm{ROM}, 256$-byte RAM with an 8-channel A/D converter, a multifunction 16-bit timer/ event counter, two 8-bit timers, a USART, and two zero-cross detect inputs on a single die, allowing their use in fast, high end processing applications. This involves analog signal interface and processing.
The $\mu$ PD7811 is the mask-ROM high volume production device embedded with custom customer program. The $\mu \mathrm{PD} 7810$ is a ROM-less version for prototyping and small volume production. The $\mu$ PD78PG11E is a piggy-back EPROM version for design development.

## Features

NMOS silicon gate technology requiring +5 V power supplyComplete single-chip microcomputer- 16-bit ALU
$-4 \mathrm{~K} \times 8$ ROM
- 256-byte RAM

44 I/O linesTwo zero-cross detect inputsTwo 8-bit timersExpansion capabilities

- 8085A bus-compatible
- 60K-byte external memory address range8-channel, 8-bit A/D converter
- Autoscan mode
- Channel select mode
$\square$ Full duplex USART
- Synchronous and asynchronous153 instructions
- 16-bit arithmetic, multiply and divide$1 \mu$ s instruction cycle time ( 12 MHz operation)
Prioritized interrupt structure
- 3 external
- 8 internalStandby functionOn-chip clock generator64-pin plastic QUIP or shrink DIP


## Pin Configuration



| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7810G-36 <br> $\mu$ PD7811G-36 | 64 -pin plastic QUIP | 12 MHz |
| $\mu$ PD7810CW <br> $\mu$ PD7811CW | 64 -pin plastic shrink DIP | 12 MHz |

## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1-8 | $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ | Port A l/0 |
| 9-16 | $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ | Port BI/0 |
| 17 | $\mathrm{PC}_{0} / \mathrm{TxD}$ | Port C I/0 line 0/Transmit data output |
| 18 | $\mathrm{PC}_{1} / \mathrm{RxD}$ | Port C I/0 line 1/Receive data input |
| 19 | $\mathrm{PC}_{2} / \overline{\text { SCK }}$ | Port C I/0 line 2/Serial clock I/0 |
| 20 | $\frac{\mathrm{PC}_{3} / \mathrm{Tl} /}{\mathrm{iNT} T}$ | Port C I/0 line 3/Timer input/Interrupt request 2 input |
| 21 | $\mathrm{PC}_{4} / \mathrm{TO}$ | Port C I/O line 4/Timer output |
| 22 | $\mathrm{PC}_{5} / \mathrm{Cl}$ | Port C I/O line 5/Counter input |
| 23, 24 | $\begin{aligned} & \mathrm{PC}_{6}, \mathrm{PC}_{7} / \\ & \mathrm{CO}_{0}, \mathrm{CO}_{1} \end{aligned}$ | Port C I/O lines 6, 7/Counter outputs 0, 1 |
| 25 | $\overline{\mathrm{NMI}}$ | Nonmaskable interrupt input |
| 26 | INT1 | Interrupt request 1 input |
| 27 | MODE1/प̈1 | Mode 1 input/Memory cycle 1 output |
| 28 | RESET | Reset input |
| 29 | MODEO/ $\overline{10} / \mathrm{M}$ | Mode 0 input///0/Memory output |
| 30, 31 | $\mathrm{X} 2, \mathrm{X} 1$ | Crystal connections 1,2 |
| 32 | $\mathrm{V}_{S S}$ | Ground |
| 33 | $\mathrm{AV}_{\text {SS }}$ | Port T threshold voltage input |
| 34-41 | $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ | A/D converter analog inputs 0-7 |
| 42 | $\mathrm{V}_{\text {AREF }}$ | A/D converter reference voltage |
| 43 | $A_{\text {ch }}$ | A/D converter power supply |
| 44 | $\overline{\mathrm{RD}}$ | Read strobe output |
| 45 | $\overline{W R}$ | Write strobe output |
| 46 | ALE | Address latch enable output |
| 47-54 | $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ | Port FI/0/Expansiom memory address bus (bits 8-15) |
| 55-62 | $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ | Port D I/0/Expansion memory address/ data bus |
| 63 | $V_{D D}$ | RAM backup power supply |
| 64 | $V_{C C}$ | 5 V power supply |

## Pin Functions

## $\mathrm{PA}_{\mathbf{0}}-\mathrm{PA}_{7}$ [Port A]

Port A is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port A inputs.

## $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ [Port B]

Port $B$ is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port B inputs.

## $\mathrm{PC}_{0}-\mathrm{PC}_{7}$ [Port C]

Port C is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Alternatively, the lines of port C can be used as control lines for the USART and timer. Reset puts all lines of port $C$ in port mode, input.
TxD [Transmit Data]. Serial data output terminal.
RxD [Receive Data]. Serial data input terminal.
$\overline{\text { SCK }}$ [Serial Clock]. Output for the serial clock when internal clock is used. Input for serial clock when external clock is used.

TI [Timer Input]. Timer input terminal.
INT2 [Interrupt Request 2]. Falling-edge-triggered, maskable interrupt input terminal and AC-input, zerocross detection terminal.

TO [Timer Output]. The output of TO is a square wave with a frequency determined by the timer/counter.
$\mathbf{C l}$ [Counter Input]. External pulse input to timer/event counter.
$\mathbf{C O}_{0}, \mathrm{CO}_{1}$ [Counter Outputs 0, 1]. Programmable rectangular wave outputs based on timer/event counter.

## $\mathrm{PD}_{\mathbf{0}}-\mathrm{PD}_{7}$ [Port D]

Port D is an 8-bit three-state port. It can be programmed as either 8 bits of input or 8 bits of output. When external expansion memory is used, port $D$ acts as the multiplexed address/data bus.

## $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ [Port F]

Port $F$ is an 8 -bit three-state port. Each bit is independently programmable as an input or output. When external expansion memory is used, port $F$ outputs the high-order address bits.

## $\mathrm{AN}_{0}-\mathrm{AN}_{7}$

These are the eight analog inputs to the A/D converter. $\mathrm{AN}_{4}-\mathrm{AN}_{7}$ can also be used as a digital input for falling edge detection.

## AV ${ }_{\text {SS }}$ [A/D Converter Power Ground]

$A V_{S S}$ is the ground potential for the $A / D$ converter power supply.

## $\overline{\text { NMI }}$ [Nonmaskable Interrupt]

Falling-edge-triggered nonmaskable interrupt input.

## INT1 [Interrupt Request 1]

INT1 is a rising-edge-triggered, maskable interrupt input. It is also an AC-input, zero-cross detection terminal.

## RESET [Reset]

When the RESET input is brought low, it initializes the $\mu$ PD7810/11.

## MODE1, MODEO [Mode 1, 0]

The MODE1 and MODEO inputs select the memory expansion mode. MODE1 also outputs the M1 signal during each opcode fetch. MODEO outputs the $\overline{\mathrm{IO} / \mathrm{M}}$ signal.

## $\mathbf{V}_{\text {AREF }}$ [A/D Converter Reference]

$V_{\text {AREF }}$ set the upper limit for the A/D converter's conversion range.

## AV cc [A/D Converter Power]

This is the power supply voltage for the $A / D$ converter.

## $\overline{\mathrm{RD}}$ [Read Strobe]

The $\overline{\mathrm{RD}}$ output goes low to gate data from external devices onto the data bus. $\overline{\mathrm{R} D}$ goes high during reset.

## WR [Write Strobe]

The WR output goes low to indicate that the data bus holds valid data. It is a strobe signal for external memory or I/O write operations. WR goes high during reset.

## ALE [Address Latch Enable]

The ALE output latches the address signal to the output of $\mathrm{PD}_{0}-\mathrm{PD}_{7}$.

## X1, X2 [Crystal Connections 1, 2]

X 1 and X 2 are the system clock crystal oscillator terminals. X1 is the input for an external clock.

## $\mathrm{V}_{\text {ss }}$ [Ground]

Ground potential.

## VDD [Backup Power]

Backup power for on-chip RAM.
$\mathbf{V}_{\text {CC }}$ [Power Supply]
+5 V power supply.

Block Diagram

$49-000600 \mathrm{C}$

## Functional Description

## Memory Map

The $\mu$ PD7811 can directly address up to 64 K bytes of memory. Except for the on-chip ROM ( $0-4095$ ) and RAM (65280-65535), any memory location can be used as ROM or RAM. The memory map, figure 1 , defines the 0 to 64 K byte memory space for the $\mu$ PD7811.

## Input/Output

The $\mu$ PD7810/11 has 8 analog input lines ( $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ ), 44 digital I/O lines, five 8 -bit ports (port A, port B, port C, port D, port F), and 4 input lines ( $\mathrm{AN}_{4}-\mathrm{AN}_{7}$ ).

Analog Input Lines. $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ are configured as analog input lines for on-chip A/D converter.
Port A, Port B, Port C, Port F. Each line of these ports can be individually programmed as an input or output. When used as I/O ports, all have latched outputs and high-impedance inputs.

Port D. Port D can be programmed as a byte input or a byte output.
$\mathbf{A N}_{4}-\mathbf{A N}_{\mathbf{7}}$. The high order analog input lines, $\mathrm{AN}_{4}-\mathrm{AN}_{7}$, can be used as digital input lines for falling edge detection.

Control Lines. Under software control, each line of port C can be configured individually to provide control lines for the serial interface, timer, and timer/counter.

Memory Expansion. In addition to the single-chip operation mode, the $\mu$ PD7811 has four memory expansion modes. Under software control, port D can provide a multiplexed low-order address and data bus; port F can provide a high-order address bus. Table 1 shows the relation between memory expansion modes and the pin configurations of port $D$ and port $F$.

Table 1. Memory Expansion Modes and Port Configurations

| Memory Expansion | Port Configuration |  |
| :---: | :---: | :---: |
| None | Port D Port F | $1 / 0$ port I/0 port |
| 256 Bytes | Port D Port F | Multiplexed address/data bus I/0 port |
| 4K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{3}$ <br> Port $\mathrm{F}_{4}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus I/0 port |
| 16K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{5}$ <br> Port $\mathrm{F}_{6}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus $1 / 0$ port |
| 60K Bytes | Port D Port F | Multiplexed address/data bus Address bus |

## Timers

There are two 8-bit timers. The timers may be programmed independently or may be cascaded and used as an 8 -bit timer with 8 -bit prescaler. The timer can be software set to increment at intervals of four machine cycles ( $1 \mu \mathrm{~s}$ at 12 MHz operation) or 128 machine cycles ( $32 \mu \mathrm{~s}$ at 12 MHz ), or to increment on receipt of a pulse at TI. Figure 2 shows the block diagram for the timer.

## Timer/Event Counter

The 16-bit multifunctional timer/event counter (figure
3) can be used for the following operations:

- Interval timer
- External event counter
- Frequency measurement
- Pulse width measurement
- Programmable square-wave output

Figure 1. Memory Map


Figure 2. Timer Block Diagram


Figure 3. Block Diagram for Timer/Event Counter


## 8-Bit A/D Converter

- 8 input channels
- 4 conversion result registers
- 2 powerful operation modes
- Autoscan mode
- Channel select mode
- Successive approximation technique
- Absolute accuracy: $\pm 1.5$ LSB ( $\pm 0.6 \%$ )
- Conversion range: 0 to 5 V
- Conversion time: $48 \mu \mathrm{~s}$
- Interrupt generation


## Analog/Digital Converter

The $\mu$ PD7810/11 features an 8 -bit, high speed, high accuracy A/D converter. The A/D converter is made up of a 256 -resistor ladder and a successive approximation register (SAR). There are four conversion result registers $\left(\mathrm{CR}_{0}-\mathrm{CR}_{3}\right)$. The 8 -channel analog input may be operated in either of two modes. In the select mode, the conversion value of one analog input is sequentially stored in $\mathrm{CR}_{0}-\mathrm{CR}_{3}$. In the scan mode, the upper four channels or the lower four channels may be specified. Then those four channels will be consecutively selected and the conversion results stored sequentially in the four conversion result registers. Figure 4 shows the block diagram for the A/D converter.

## Interrupt Structure

There are 11 interrupt sources. Three are external interrupts and eight are internal. The following, table 2, shows 11 interrupt sources divided into six priority levels. See figure 5.

## Standby Function

The standby function saves the top 32 bytes of RAM with backup power ( $\mathrm{V}_{\mathrm{DD}}$ ) if the main power ( $\mathrm{V}_{\mathrm{CC}}$ ) fails. On power-up, you can check the standby flag (SB) to determine whether recovery was made from standby mode or from a cold start.

Table 2. Interrupt Sources

| Interrupt Request | Interrupt Address | Type of Interrupt | Internal/ External |
| :---: | :---: | :---: | :---: |
| IRQO | 4 | $\overline{\text { NMI }}$ (Nonmaskable interrupt) | Ext |
| IRQ1 | 8 | INTTO (Coincidence signal from timer 0) | Int |
|  |  | INTT1 (Coincidence signal from timer 1) |  |
| IRQ2 | 16 | INT1 (Maskable interrupt) | Ext |
|  |  | $\overline{\text { INT2 }}$ (Maskable interrupt) |  |
| IRQ3 | 24 | INTEO (Coincidence signal from timer/event counter) | Int |
|  |  | INTE1 (Coincidence signal from timer/event counter) |  |
| IRQ4 | 32 | INTEIN (Falling signal of Cl and TO counter) | Int/Ext |
|  |  | INTAD (A/D converter interrupt) |  |
| IRQ5 | 40 | INTSR (Serial receive interrupt) | Int |
|  |  | INST (Serial send interrupt) |  |

Figure 4. A/D Converter Block Diagram


## Universal Serial Interface

The serial interface can operate in one of three modes: synchronous, asynchronous, and I/O interface. The 1/O interface mode transfers data MSB first, for easy interfacing to certain NEC peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception: search and nonsearch. In the search mode, data is transferred one bit at a time from the serial register to the receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from the serial register to the transmit buffer occurs eight bits at a time. Figure 6 shows the universal serial interface block diagram.

Figure 5. Interrupt Structure Block Diagram


Figure 6. Universal Signal Interface Block Diagram


## Zero-Crossing Detector

The INT1 and $\overline{\mathrm{INT} 2}$ terminals (used common to TI and $\mathrm{PC}_{3}$ ) can detect the zero-crossing point of lowfrequency $A C$ signals. When driven directly, these pins respond as a normal digital input. Figure 7 shows the zero-crossing detection circuitry.
The zero-crossing detection capability allows you to make the $50-60 \mathrm{~Hz}$ power signal the basis for system timing and to control voltage phase-sensitive devices.
To use the zero-cross detection mode, an AC signal of approximately $1-3 \mathrm{VAC}$ (peak-to-peak) and a maximum frequency of 1 kHz is coupled through an external capacitor to the INT1 and INT2 pins.

For the INT1 pin, the internal digital state is sensed as a 0 until the rising edge crosses the average DC level, when it becomes a 1 and INT1 interrupt is generated.
For the $\overline{\mathrm{INT} 2}$ pin, the state is sensed as a 1 until the falling edge crosses the average DC level, when it becomes a 0 and $\overline{\mathrm{NT} 2}$ interrupt is generated.

Figure 7. Zero-Crossing Detection Circuit


Absolute Maximum Ratings

| Power supply voltages, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to +7.0 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
|  | $\mathrm{AV}_{\mathrm{CC}}$ |
| $\mathrm{AV}_{\mathrm{SS}}$ | -0.5 V to +7.0 V |
| Input voltage, $\mathrm{V}_{1}$ | -0.5 V to +0.5 V |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 V to +7.0 V |
| Reference input voltage, $\mathrm{V}_{\text {AREF }}$ | -0.5 V to +7.0 V |
| Operating temperature, $\mathrm{T}_{\text {OPR }}$ | -0.5 V to VCC |
| $10 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{XTAL}} \leq 12 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| fXTAL $\leq 10 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $-85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Conditions

| Oscillating Frequency | $\mathbf{T}_{\mathbf{A}}$ | $\mathbf{V}_{\mathbf{C G}}, \mathbf{A V} \mathbf{C G}$ |
| :--- | :---: | :---: |
| $\mathrm{fXTAL} \leq 10 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ |
| $10 \mathrm{MHz} \leq \mathrm{f}_{\mathrm{XTAL}} \leq 12 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 5 \%$ |

Capacitance
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbal | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Capacitance | $C_{1}$ |  |  | 10 | pF | $\mathrm{Af}_{\mathrm{C}}=1 \mathrm{MHz}$. |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 20 | pF | pins returned |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 20. | pF |  |

Recommended XTAL Oscillation Circuit


83-003282A

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}$ -0.8 V to $\mathrm{V}_{\mathrm{CC}}$

| Parameter | Symbol | Limits |  |  | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input low voltage | VIL | 0 |  | 0.8 | V |  |
| Input high voltage | $\mathrm{V}_{\mathrm{H} 1}$ | 2.0 |  | $\mathrm{V}_{\text {CC }}$ | V | All except $\overline{\text { SCK }}$, RESET, X1 and X2 |
|  | $\mathrm{V}_{\mathrm{HH} 2}$ | $0.8 \mathrm{~V}_{\text {CC }}$ |  | $V_{\text {CC }}$ | V | $\overline{\text { SCK, }} \mathrm{X} 1, \mathrm{X} 2$ |
|  | $\mathrm{V}_{\mathrm{H} 3}$ | 0.8 V DD |  | $V_{\text {CC }}$ | $V$ | RESET |
| Output low voltage | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| Data retention voltage | $V_{\text {DDDR }}$ | 3.2 |  |  | V | $\begin{aligned} & V_{C C}=0 V \\ & \text { RESET }=V_{I L} \end{aligned}$ |
| Input current | 1 |  |  | $\pm 200$ |  | $\begin{aligned} & \text { INT1, } \mathrm{TI}\left(\mathrm{PC}_{3}\right) ;+ \\ & 0.45 \mathrm{~V} \leq \mathrm{V}_{1}< \\ & \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| Input leakage current | lı |  |  | $\pm 10$ | $\mu \mathrm{A}$ | All except INT, $\mathrm{Tl}\left(\mathrm{PC}_{3}\right)$ $0 V \leq V_{1} \leq V_{C C}$ |
| Output leakage current | LLO |  |  | $\pm 10$ |  | $\begin{aligned} & +0.45 \mathrm{~V} \leq \mathrm{V}_{0} \\ & \leq V_{\text {CC }} \end{aligned}$ |
| AV CC supply current | $\mathrm{Al}_{\text {cc }}$ |  | 6 | 12 | mA |  |
| $V_{D D}$ supply current | IDD |  | 1.5 | 3.5 | mA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40 \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |
|  |  |  |  | 3.2 |  | $\begin{aligned} & V_{C C}=V_{D D}= \\ & 5 V_{A}=-10 \text { to } \\ & +70^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {CC }}$ supply current | ICC |  | 150 | 220 | mA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40 \text { to } \\ & +85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}= \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ |

## Serial Operation

|  |  | Limits |  |  |  |
| :--- | :---: | :---: | :--- | :--- | :--- |

## Note:

(1) 1 x baud rate in asynchronous, synchronous, or I/O interface mode.
(2) $16 x$ baud rate or $64 x$ baud rate in asynchronous mode.

Zero-Cross Characteristics

|  |  | Limits |  |  | Test <br>  <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min | Max | Unit | Conditions |  |
| Zero-cross detection <br> input | $\mathrm{V}_{\mathrm{ZX}}$ | 1 | 3 | V ac, p-p | Ac coupled |
| Zero-cross accuracy | $\mathrm{A}_{\mathrm{ZX}}$ |  | $\pm 135$ | mV | $60-\mathrm{Hz}$ sine <br> wave |
| Zero-cross detection <br> input frequency | $\mathrm{f}_{\mathrm{ZX}}$ | 0.05 | 1 | kHz |  |

## AC Characteristics

## Read/Write Operation

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

| Parameter | Symbol | Limits |  |  |  | Unit | Test <br> Conditions [1] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{f}_{\mathrm{XTAL}}=10 \mathrm{MHz}$ |  | $\mathrm{I}_{\text {XTAL }}=12 \mathrm{MHz}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| $\overline{\text { RESET pulse width }}$ | $t_{\text {RP }}$ | 6.0 |  | 5.0 |  | $\mu \mathrm{S}$ |  |
| Interrupt pulse width | $\mathrm{tIP}^{\text {P }}$ | 3.6 |  | 3.0 |  | $\mu \mathrm{s}$ |  |
| Counter input pulse width | $\mathrm{t}_{\mathrm{Cl}}$ | 600 |  | 500 |  | ns | Event counter mode |
|  | $\mathrm{t}_{\mathrm{Cl}}$ | 4.8 |  | 4.0 |  | $\mu \mathrm{S}$ | Pulse width measurement mode |
| Timer input pulse width | $t_{\text {TI }}$ | 600 |  | 500 |  | ns |  |
| X1 Input cycle time | $\mathrm{t}_{\text {cre }}$ | 100 | 250 | 83 | 250 | ns |  |
| Address set-up to ALE \} | $\mathrm{t}_{\mathrm{AL}}$ | 100 |  | 65 |  | ns |  |
| Address hold after ALE $\downarrow$ | $t_{\text {LA }}$ | 70 |  | 50 |  | ns |  |
| Address to RD $\downarrow$ delay time | $t_{\text {AR }}$ | 200 |  | 150 |  | ns |  |
| $\overline{\overline{R D}} \downarrow$ to address floating | $t_{\text {AFR }}$ |  | 20 |  | 20 | ns |  |
| Address to data input | ${ }^{\text {A }}$ AD |  | 480 |  | 360 | ns |  |
| ALE $\downarrow$ to data input | $\mathrm{t}_{\text {LDR }}$ |  | 300 |  | 215 | ns |  |
| $\overline{\overline{R D}} \downarrow$ to data input | $\mathrm{t}_{\mathrm{RD}}$ |  | 250 |  | 180 | ns |  |
| ALE $\downarrow$ to RD $\downarrow$ delay time | tLR | 50 |  | 35 |  | ns |  |
| Data hold time to $\overline{\mathrm{RD}} \uparrow$ | $\mathrm{t}_{\text {RDH }}$ | 0 |  | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ to ALE $\uparrow$ delay time | $\mathrm{t}_{\text {RL }}$ | 150 |  | 115 |  | ns |  |
| $\overline{\mathrm{RD}}$ width low | $\mathrm{t}_{\text {RR }}$ | 350 |  | 280 |  | ns | Data read |
|  |  | 650 |  | 530 |  | ns | Opcode fetch |
| ALE width high | $\mathrm{t}_{\mathrm{LL}}$ | 160 |  | 125 |  | ns |  |
| $\overline{\overline{\mathrm{M} 1}}$ setup time to ALE $\downarrow$ | $\mathrm{t}_{\mathrm{ML}}$ | 100 |  | 65 |  | ns |  |
| $\overline{\mathrm{M} 1}$ hold time after ALE $\downarrow$ | tLM | 70 |  | 50 |  | ns |  |
| $\overline{\bar{O} / \mathrm{M}}$ setup time to ALE $\downarrow$ | $t_{1 L}$ | 100 |  | 65 |  | ns |  |
| $\overline{\bar{O} / \mathrm{M}}$ hold time after ALE $\downarrow$ | $\mathrm{t}_{\mathrm{LI}}$ | 70 |  | 50 |  | ns |  |
| Address to $\overline{W R} \downarrow$ delay | $t_{\text {AW }}$ | 200 |  | 150 |  | ns |  |
| ALE + to data output | tLDW |  | 210 |  | 195 | ns |  |
| $\overline{\overline{W R} \downarrow \text { to data output }}$ | $\mathrm{t}_{\text {WD }}$ |  | 100 |  | 100 | ns |  |
|  | tLW | 50 |  | 35 |  | ns |  |
| $\overline{\text { Data set-up time to } \overline{W R} \uparrow}$ | $t_{\text {dw }}$ | 300 |  | 230 |  | ns |  |
| Data hold time to $\overline{\mathrm{WR}} \uparrow$ | ${ }_{\text {W }}$ WDH | 130 |  | 95 |  | ns |  |
| $\overline{\overline{W R} \uparrow} \uparrow$ to ALE $\uparrow$ delay time | ${ }^{\text {twL }}$ | 150 |  | 115 |  | ns |  |
| $\overline{\text { WR width low }}$ | tww | 350 |  | 280 |  | ns |  |

## Note:

(1) Load capacitance: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$.

## A/D Converter Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=A V_{C C}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{S S}=A V_{S S}=0 \mathrm{~V}$; $V_{\text {AREF }}=A V_{C C}-0.5 \vee$ to $A V_{C C}$.

| Parameter | Symbol | Limits |  |  | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Resolution |  | 8 |  |  | Bits |  |
| Absolute accuracy |  |  |  | $\begin{aligned} & 0.4 \% \\ & \pm 1 / 2 \end{aligned}$ | LSB | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C} \text { to } \\ & +50^{\circ} \mathrm{C} \end{aligned}$ |
|  |  |  |  | $\begin{aligned} & 0.6 \% \\ & \pm 1 / 2 \end{aligned}$ | LSB | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C} \text { to } \\ & +70^{\circ} \mathrm{C} \text { (Note 1) } \end{aligned}$ |
| Conversion time | tconv | 576 |  |  | tcyc | $\begin{aligned} & 83 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 110 \mathrm{~ns} \end{aligned}$ |
|  |  | 432 |  |  | tcyc | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 170 \mathrm{~ns} \end{aligned}$ |
| Sampling time | tSAMP | 96 |  |  | ${ }^{\text {tcyc }}$ | $\begin{aligned} & 83 \mathrm{~ns} \leq \mathrm{t} \mathrm{CYC} \leq \\ & 110 \mathrm{~ns} \end{aligned}$ |
|  |  | 72 |  |  | ${ }_{\text {tcyc }}$ | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 170 \mathrm{~ns} \end{aligned}$ |


| Analog <br> input voltage | $\mathrm{V}_{\text {IA }}$ | 0 |  | $\mathrm{~V}_{\text {AREF }}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Analog <br> resistance | $\mathrm{R}_{\text {AN }}$ |  | 1000 | $\mathrm{M} \Omega$ |  |
| Analog <br> reference <br> current | $\mathrm{I}_{\text {AREF }}$ | 0.2 | 0.5 | 1.5 | mA |

## Note:

(1) In case of $f_{X T A L} \leq 10 \mathrm{MHz}, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Bus Timing Depending on tcyc

| Symbol | Calculating Expression | Min/Max |
| :---: | :---: | :---: |
| $t_{\text {RP }}$ | 60 T | Min |
| $\mathrm{t}_{\text {TI }}$ | 6 T | Min |
| $\mathrm{t}_{\mathrm{Cl}}(2)$ | 6 T | Min |
| ${ }_{\mathrm{t}_{\mathrm{Cl}}(3)}$ | 48 T | Min |
| ${ }_{\text {tip }}$ | 36 T | Min |
| ${ }^{t_{A L}}$ | $2 T-100$ | Min |
| tiA | T-30 | Min |
| $t_{\text {AR }}$ | $3 \mathrm{~T}-100$ | Min |
| $t^{\text {AD }}$ | 7T-220 | Max |
| t LDR | $5 \mathrm{~T}-200$ | Max |
| $\mathrm{t}_{\mathrm{RD}}$ | 4T-150 | Max |
| thr | T-50 | Min |
| $\mathrm{t}_{\mathrm{RL}}$ | $2 T-50$ | Min |
| $t_{\text {RR }}$ | 4T-50 (Data Read) | Min |
|  | $7 \mathrm{~T}-50$ (0pcode Fetch) |  |
| ${ }_{\text {tLL }}$ | 2T-40 | Min |
| ${ }^{t_{\text {AW }}}$ | $3 T-100$ | Min |
| tLDW | $T+110$ | Max |
| t ${ }_{\text {LW }}$ | T-50 | Min |
| tow | 4T-100 | Min |
| ${ }^{\text {twDH }}$ | 2T-70 | Min |
| ${ }_{\text {twi }}$ | 2T-50 | Min |
| ${ }_{\text {tww }}$ | $4 \mathrm{~T}-50$ | Min |
| $t_{\text {cry }}$ | 20 T ( $\overline{\text { SCK input) }}$ (1) | Min |
|  | 24 T (SCK output) |  |
| ${ }_{\text {tKKL }}$ | 10T-80 ( $\overline{\text { SCK input)(1) }}$ | Min |
|  | 12 T - 100 (SCK output) |  |
| t'KKH | 10 T -80 ( (SCK input)(1) | Min |
|  | 12 T - 100 (SCK output) |  |

## Note:

(1) $1 \times$ Baud rate in asynchronous, synchronous, or I/O interface mode.
$T=\mathrm{t}_{\mathrm{CYC}}=1 / \mathrm{f}_{\mathrm{XTAL}}$.
The items not included in this list are independent of oscillator frequency ( $f_{X T A L}$ ).
(2) Event counter mode.
(3) Pulse width measurement mode.

## Timing Waveforms

Read Operation


Note: [1] $\overline{\mathrm{O}} / \mathrm{M}$ signal is output to the MODED pin during a read or write of special register[s] Sr -Sr2, if MODEO is pulled up to Vcc.

## Write Operation



Note: [1] $\overline{\mathrm{O}} / \mathrm{M}$ signal is output to the MODE0 pin during a read or write of special register[s] Sr-Sr2, if MODEO is, pulled up to Vcc.

## Timing Waveforms (cont)

## Opcode Fetch Operation



Serial Operation Transmit/Receive Timing


| Format | Description |
| :---: | :---: |
| $r$ | V, A, B, C, D, E, H, L |
| r1 | EAH, EAL, B, C, D, E, H, L |
| r2 | A, B, C |
| sr | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, |
|  | MF, TXB, $\mathrm{TM}_{0}, \mathrm{TM}_{1}$ |
| sr1 | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RXB, CR0, CR1, CR2, CR3 |
| sr2 | PA, PB, PC, PD, PF, MKH, ANM, MKL, SMH, EOM, TMM |
| sr3 | ETM ${ }_{0}$, ETM $_{1}$ |
| sr4 | ECNT, ECPT |
| rp | SP, B, D, H |
| rp1 | V, B, D, H, EA |
| rp2 | SP, B, D, H, EA |
| rp3 | B, D, H |
| rpa | B, D, H, D+, H+, D-, H- |
| rpa1 | B, D, H |
| rpa2 | $\begin{aligned} & B, D, H, D+, H+, D-, H-, D+\text { byte, } H+A, H+B, \\ & H+E A, H+\text { byte } \end{aligned}$ |
| rpa3 | $\begin{aligned} & \mathrm{D}, \mathrm{H}, \mathrm{D}++, \mathrm{H}++, \mathrm{D}+\text { byte, } \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \mathrm{H}+\mathrm{EA}, \\ & H+\text { byte } \end{aligned}$ |
| wa | 8-Bit immediate data |
| word | 16-Bit immediate data |
| byte | 8 -Bit immediate data |
| bit | 3-Bit immediate data |
| 1 | CY, HC, Z |
| irf | FNMI, FT0, FT1, F1, F2, FE0, FE1, FEIN, FAD, FSR, FST, ER, $0 \mathrm{~V}, \mathrm{AN}_{4}, \mathrm{AN}_{5}, \mathrm{AN}_{6}, \mathrm{AN}_{7}, \mathrm{SB}$ |

## Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| $\leftarrow$ | Transfer direction, result |
| $\wedge$ | Logical product (logical AND) |
| $V$ | Logical sum (logical OR) |
| $\forall$ | Exclusive 0R |
| - | Complement |
| - | Concatenation |

## Remarks

| 1. sr-sr4 [special register) |  |
| :---: | :---: |
| $\mathrm{PA}=$ Port A | ECNT $=$ Timer/Event |
| $P B=$ Port $B$ | Counter Upcounter |
| $\mathrm{PC}=$ Port C | ECPT $=$ Timer/Event |
| $\mathrm{PD}=$ Port D | Counter Capture |
| $\mathrm{PF}=$ Port F |  |
| MA $=$ Mode $A$ | ETMM $=$ Timer/Event |
| $M B=$ Mode B | Counter Mode |
| MC = Mode C | EOM $=$ Timer $/$ Event |
| MCC = Mode Control C | Counter Output Mode |
| MF = Mode F |  |
|  | TxB $=$ TX B Buffer |
| MM $=$ Memory Mapping | $R \times B=R X$ Buffer |
| TM ${ }_{0}=$ Timer Register 0 | SMH = Serial Mode High |
| TM ${ }_{1}=$ Timer Register 1 | SML = Serial Mode Low |
| TMM = Timer Mode | MKH = Mask High |
| ETM $0=$ Timer/Event | MKL = Mask Low |
| Counter Register 0 | ANM = A/D Channel Mode |
| ETM $_{1}=$ Timer/Event Counter Register 1 | $\mathrm{CR}_{0}=\mathrm{A} / \mathrm{D}$ Conversion Result 0-3 to $\mathrm{CR}_{3}$ |
| 2. rp-rp3 (register pair) |  |
| SP = Stack Pointer | $\mathrm{H}=\mathrm{HL}$ |
| $B=B C$ | $V=\mathrm{VA}$ |
| $D=D E$ | $E A=$ Extended Accumulator |
| 3. rpa-rpa3 (rp addressing) |  |
| $B=(B C)$ | $\mathrm{D}++=(\mathrm{DE})++$ |
| $\mathrm{D}=$ ( DE ) | $\mathrm{H}++=(\mathrm{HL})++$ |
| $\mathrm{H}=(\mathrm{HL})$ | $\mathrm{D}+$ byte $=(\mathrm{DE})+$ byte |
| $\mathrm{D}+=(\mathrm{DE})+$ | $\mathrm{H}+\mathrm{A}=(\mathrm{HL})+(\mathrm{A})$ |
| $\mathrm{H}-=(\mathrm{HL})+$ | $\mathrm{H}+\mathrm{B}=(\mathrm{HL})+(\mathrm{B})$ |
| $\mathrm{D}-=(\mathrm{DE})-$ | $\mathrm{H}+\mathrm{EA}=(\mathrm{HL})+(\mathrm{EA})$ |
| $\mathrm{H}-=(\mathrm{HL})-$ | $\mathrm{H}+$ byte $=(\mathrm{HL})+$ byte |
| 4. 1 (flag) |  |
| $\mathrm{CY}=$ Carry $\quad \mathrm{HC}=\mathrm{H}$ | If Carry $\quad \mathrm{Z}=$ Zero |
| 5. irf (interrupt flag) |  |
| NMI $=$ NMI* Input | $\begin{aligned} & \text { FEIN = INTFEIN } \\ & \text { FAD }=\text { INTFAD } \end{aligned}$ |
| FT0 $=$ INTFT0 | FSR $=$ INTFSR |
| FT1 $=$ INTFT1 | FST $=1$ NTFST |
| F1 = INTF1 | $E R=$ Error |
| F2 $=$ INTF2 | OV = Overflow |
| FE0 $=$ INTFE0 | $\mathrm{AN}_{4}$ to $\mathrm{AN}_{7}=$ Analog Input 4-7 |
| FE1 $=$ INTFE1 | SB $=$ Standby |

Instruction Set

| Mnemonic | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | B1 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | ${ }_{4}^{\text {B2 }}$ | 3 | 2 | 1 | 0 |  |  |  |
| 8-Bit Data Transfer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV | r1,A | $(\mathrm{r} 1) \leftarrow(\mathrm{A})$ | 0 | 0 | 0 |  | 1 | 1 | T2 | $\mathrm{T}_{1}$ | $\mathrm{T}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 |  |
|  | A, r1 | $(\mathrm{A}) \leftarrow(\mathrm{r} 1)$ | 0 | 0 | 0 | 0 |  | 1 | $\mathrm{T}_{2}$ | $\mathrm{T}_{1}$ | $\mathrm{T}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 |  |
|  | *sr,A | $(\mathrm{Sr}) \leftarrow(\mathrm{A})$ | 0 | 1 | 0 | 0 |  | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{S}_{5}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ |  | 10 | 2 |  |
|  | *A,sr1 | $(\mathrm{A}) \leftarrow(\mathrm{sr} 1)$ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | $\mathrm{S}_{5}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 10 | 2 |  |
|  | r,word | (r) $\leftarrow$ (word) | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 17 | 4 |  |
|  |  |  |  |  |  |  | w |  |  |  |  |  |  |  | igh | addr |  |  |  |  |  |  |
|  | word, r | (word) $\leftarrow(\mathrm{r})$ | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 17 | 4 |  |
|  |  |  |  |  |  |  | w | add |  |  |  |  |  |  | igh | addr |  |  |  |  |  |  |
| MVI | *r, byte | (r) $\leftarrow$ byte <br> set L1 if $r=A$ <br> set Lo. if $r=L$ | 0 | 1 | 1 | 0 |  | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  | Da |  |  |  |  | 7 | 2 | $\begin{aligned} & L 1=1 \text { and } r=A \\ & L 0=1 \text { and } r=L \end{aligned}$ |
|  | sr2,byte | (sr2) $\leftarrow$ byte | 0 | 1 | 1 | 0 |  | 0 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 0 | 0 | 0 | 0 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ |  | 14 | 3 |  |
|  |  |  |  |  |  |  | Dat |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MVIW | *wa, byte ( $(\mathrm{V}) \bullet($ wa $)$ ) - byte |  | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 13 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MVIX *rpa1, byte (rpa1) $\leftarrow$ byte | *rpa1, byte (rpa1) $\leftarrow$ byte |  | 0 | 1 | 0 | 0 |  | 1 | 0 | $\mathrm{A}_{1}$ |  |  |  |  |  |  |  |  |  | 10 | 2 |  |
| STAW | *wa | $(\mathrm{V}) \cdot(\mathrm{wa})) \leftarrow \mathrm{A}$ | 0 | 1 | 1 | 0 |  | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  | 10 | 2 |  |
|  | *wa | $(A) \sim((V) \bullet(w a))$ | 0 | 0 | 0 | O |  | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 10 | 2 |  |
| $\begin{aligned} & \text { LDAW } \\ & \hline \text { STAX } \end{aligned}$ | *rpa2 | $($ rpa2 $) \leftarrow(\mathrm{A})$ | $\mathrm{A}_{3}$ | 0 | 1 | 1 |  | 1 | $\mathrm{A}_{2}$ |  | $A_{0}$ |  |  |  | Data |  |  |  |  | 7/13(3) | 2 |  |
| $\frac{\text { LDAX }}{\text { EXX }}$ | *rpa2 | ( A$) \leftarrow((\mathrm{rpa} 2))$ | $\mathrm{A}_{3}$ | 0 | 1 | 0 |  | 1. | $\mathrm{A}_{2}$ | $A_{1}$ | $A_{0}$ |  |  |  | Data | (2) |  |  |  | 7/13(3) | 2 |  |
|  |  | $\begin{aligned} & (\mathrm{B}) \leftrightarrow\left(\mathrm{B}^{\prime}\right),(\mathrm{C}) \leftrightarrow\left(\mathrm{C}^{\prime}\right),(\mathrm{D}) \leftrightarrow\left(\mathrm{D}^{\prime}\right) \\ & (\mathrm{E}) \leftrightarrow\left(\mathrm{E}^{\prime}\right),(\mathrm{H}) \leftrightarrow\left(\mathrm{H}^{\prime}\right),(\mathrm{L}) \leftrightarrow\left(\mathrm{L}^{\prime}\right) \end{aligned}$ | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 1 |  |  | : |  |  | - |  |  | 4 | 1 |  |
| EXA |  | (V) $\leftrightarrow\left(\mathrm{V}^{\prime}\right),(\mathrm{A}) \leftrightarrow\left(\mathrm{A}^{\prime}\right),(\mathrm{EA}) \leftrightarrow(\mathrm{EA})$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| EXH |  | $(\mathrm{H}) \leftrightarrow\left(\mathrm{H}^{\prime}\right),(\mathrm{L}) \leftrightarrow\left(\mathrm{L}^{\prime}\right)$ | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| 16-Bit Data Transfer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BLOCK | D | $\begin{aligned} & ((\mathrm{DE})) \leftarrow((\mathrm{HL})),(\mathrm{DE}) \leftarrow(\mathrm{DE}+1), \\ & (\mathrm{HL}) \leftarrow(\mathrm{HL})+1,(\mathrm{C}) \leftarrow(\mathrm{C})-1 \end{aligned}$ End if borrow | 0 | 0 | 1 |  |  | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | $\begin{gathered} 13 x \\ (C+1) \end{gathered}$ | 1 |  |
| DMOV | rp3, EA | $\left(\mathrm{rp} 3_{L}\right) \leftarrow(\mathrm{EAL}),\left(\mathrm{rp} 3_{H}\right) \leftarrow(\mathrm{EAH})$ | 1 | 0 | 1 | 1 |  | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 |  |
|  | EA,rp3 | $(\mathrm{EAL}) \leftarrow\left(\mathrm{rp3} 3_{\mathrm{L}}\right),(\mathrm{EAH}) \leftarrow\left(\mathrm{rp3} 3^{\prime}\right)$ | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 |  |



| Mnemonic | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{aligned} & \hline \frac{B 1}{83} \\ & \hline 3 \end{aligned}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \text { B2 } \\ & \hline \text { B4 } \\ & 4 \end{aligned}$ | 3 | 2 | 1 | 0 |  |  |  |
| 8-Bit Arithmetic [Register] [cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDNC | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
| SUB | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SBB | A,r | $(A) \leftarrow(A)-(r)-(C Y)$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{A})-(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SUBNB | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ |  | 8 | 2 | No borrow |
| ANA | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \wedge(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| ORA | A,r | ( A$) \leftarrow(\mathrm{A}) \vee(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \vee(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| XRA | A, r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \forall(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| GTA | A; r | (A) $-(\mathrm{r})-1$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | r,A | (r) $-(\mathrm{A})-1$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
| LTA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ |  | 8 | 2 | Borrow |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | Borrow |
| NEA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | No zero |
|  | r, A | (r) $-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | No zero |
| EQA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | Zero |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
| ONA | A,r | (A) $\wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ |  | 8 | 2 | No zero |
| OFFA | A,r | (A) $\wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ |  | 8 | 2 | Zero |
| 8-Bit Arithmetic (Memory) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})+(($ rpa $))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |  | 11 | 2 |  |
| ADCX | rpa | (A) $\leftarrow(\mathrm{A})+($ (rpa) $)+(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |  | 11 | 2 |  |
| ADDNCX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})+(($ rpa $))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{A}_{2}$ | $A_{1}$ |  | 11 | 2 | No carry |
| SUBX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{rpa}))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\mathrm{A}_{2}$ | $A_{1}$ |  | 11 | 2 |  |
| SBBX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{rpa}))-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{A}_{2}$ | $A_{1}$ |  | 11 | 2 |  |
| SUBNBX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})-(($ rpa $))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |  | 11 | 2 | No borrow |
| ANAX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(($ rpa $)$ ) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{A}_{2}$ | $A_{1}$ |  | 11 | 2 |  |
| ORAX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(($ rpa $)$ ) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | 11 | 2 |  |


|  | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic |  |  | 7 | 6 | 5 |  | $\begin{array}{r} \text { B1 } \\ \hline \frac{B 3}{4} \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | ${ }_{4}^{84}$ | 3 | 2 | 1 | 0 |  |  |  |
| 8-Bit Arithmetic (Memory) (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XRAX | rpa | $($ A $) \leftarrow($ A $) \forall(($ rpa $))$ | 0 | 1 | 1 |  | 10 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |
| GTAX | rpa | (A) $-($ (rpa) $)-1$ | 0 | 1 | 1 |  | 10 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 | No borrow |
| LTAX | rpa | (A) - ((rpa)) | 0 | 1 | 1 |  | 10 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | 11 | 2 | Borrow |
| NEAX | rpa | (A) - ((rpa)) | 0 | 1 | 1 |  | 10 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 | No zero |
| EQAX | rpa | (A) - ((rpa)) | 0 | 1 | 1 |  | 10 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{A}_{2}$ | $A_{1}$ | $A_{0}$ | 11 | 2 | Zero |
| ONAX | rpa | (A) $\wedge($ (rpa) $)$ | 0 | 1 | 1 |  | 10 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | 11 | 2 | No zero |
| OFFAX | rpa | (A) $\wedge($ (rpa) $)$ | 0 | 1 | 1 |  | 10 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ |  | 11 | 2 | Zero |
| Immediate Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADI | *A,byte | (A) $\leftarrow($ A $)+$ byte | 0 | 1 | 0 |  | 0 | 1 | 1 | 0 |  |  |  | Dat |  |  |  |  | 7 | 2 |  |
|  | r,byte | (r) $\leftarrow(\mathrm{r})+$ byte | 0 | 1 | 1 |  | 10 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ |  | 11 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2, byte | $(\mathrm{sr} 2) \leftarrow(\mathrm{sr} 2)+$ byte | 0 | 1 |  |  | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 0 | 0 | 0 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ |  | 20 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ACl | *A, byte | $(\mathrm{A}) \leftarrow(\mathrm{A})+$ byte $+(\mathrm{CY})$ | 0 | 1 | 0 |  | 10 | 1 | 1 | 0 |  |  |  | Dat |  |  |  |  | 7 | 2 |  |
|  | r,byte | $(\mathrm{r}) \leftarrow(\mathrm{r})+$ byte $+(\mathrm{CY})$ | 0 | 1 | 1 |  |  | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte | $(\mathrm{sr} 2) \leftarrow(\mathrm{sr2})+$ byte $+(\mathrm{CY})$ | 0 | 1 | 1 |  |  | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 0 | 1 | 0 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 20 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADINC | *A,byte | (A) $\leftarrow$ (A) + byte | 0 | 0 | 1 |  | 00 | 1 | 1 | 0 |  |  |  | Dat |  |  |  |  | 7 | 2 | No carry |
|  | r,byte | (r) $\leftarrow$ (r) + byte | 0 | 1 | 1 |  | 10 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | No carry |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte | $(\mathrm{sr} 2) \leftarrow(\mathrm{sr} 2)+$ byte | 0 | 1 | 1 |  | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 0 | 1 | 0 | 0 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 20 | 3 | No carry |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUI | *A,byte | (A) $\leftarrow$ (A) - byte | 0 | 1 | 1 |  | 00 | 1 | 1 | 0 |  |  |  | Dat |  |  |  |  | 7 | 2 |  |
|  | r,byte | (r) $\leftarrow$ (r) - byte | 0 | 1 | 1 |  | 10 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte | (sr2) $\leftarrow(\mathrm{sr2}$ ) - byte | 0 | 1 | 1 |  | 00 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 1 | 0 | 0 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 20 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SBI | *A, byte | (A) $\leftarrow(\mathrm{A})-$ byte - (CY) | 0 | 1 | 1 |  | 10 | 1 | 1 | 0 |  |  |  | Dat |  |  |  |  | 7 | 2 |  |
|  | r,byte | $(\mathrm{r})-(\mathrm{r})-$ byte $-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 |  |
|  |  |  |  |  |  |  | Data. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte | $(\mathrm{sr} 2) \leftarrow(\mathrm{sr} 2)-$ byte $-(\mathrm{CY})$ | 0 | 1 | 1 |  | 0 | 1 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 1 | 1 | 0 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 20 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |




| Mnemonic Operand |  | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 |  |  | $\begin{array}{r} \mathrm{B1} \\ \hline \\ \hline 83 \\ 4 \quad 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | B2 <br> 84 <br> 4 | 4 | 2 | 1 | 0 | State(1] | Bytes | Skip Condition |
| Working Register (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORAW | wa |  | (A) $\leftarrow(A) \vee((V) \bullet(w a))$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  | Offset |  | . |  |  |  |  |  |  |  |  |  |  |  |  |
| XRAW | wa | (A) - (A) $\forall(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 | 1 | 11 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | - |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTAW | wa | (A) - (V) $(\mathrm{wa}))-1$ | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No borrow |
|  |  |  |  |  |  | - | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTAW | wa | (A) - ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 | 1 | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 14 | 3 | Borrow |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEAW | wa | (A) - ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 | 1 | 11 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQAW | wa | (A) - ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 | 1 | 1.1 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONAW | wa | (A) $\wedge($ (V) $\bullet$ (wa) $)$ | 0 | 1 | 1 | 11 | 10 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFAW | wa | (A) $\wedge($ (V) $\bullet$ (wa) $)$ | 0 | 1 | 1 | 11 | 10 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANIW | *wa,byte | $(\mathrm{V}) \bullet(\mathrm{wa})) \leftarrow($ (V) $($ wa $)) \wedge$ byte | 0 | 0 |  | $00$ | $00$ | 1 | 0 | 1 |  |  |  |  | fset |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  | - | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORIW | *wa,byte | $((\mathrm{V}) \cdot(\mathrm{wa})) . \leftarrow((\mathrm{V}) \bullet(\mathrm{wa})) \mathrm{V}$ byte | 0 | 0 | 0 | $01$ | $10$ | 1 | 0 | 1 |  |  |  |  | fset |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTIW | *wa,byte | ((V)•(wa)) - byte - 1 | 0 | 0 | 1 | 10 | $0 \quad 0$ | 1 | 0 | 1 |  |  |  |  | fset |  |  |  | 13 | 3 | No borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTIW | *wa,byte | (V) $($ (wa)) - byte | 0 | 0 | 1 | 11 | 10 | 1 | 0 | 1 |  |  |  |  | fset |  |  |  | 13 | 3 | Borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEIW | *wa,byte | ((V) $\cdot($ wa) ) - byte | 0 | 1 | 1 | 10 | 00 | 1 | 0 | 1 |  |  |  |  | fset |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQIW | *wa,byte | ((V) $\cdot($ wa) ) - byte | 0 | 1 | 1 | 11 | 10 | 1 | 0 | 1 |  |  |  |  | fset |  |  |  | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONIW | *wa,byte | ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) $\wedge$ byte | 0 | 1 | 0 | 0.0 | 00 | 1 | 0 | 1 |  |  |  |  | fset |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFIW | *wa,byte | $($ (V) $($ wa $)$ ) $\wedge$ byte | 0 | 1 | 0 | 01 | 10 | 1 | 0 | 1 |  |  |  |  | fset |  |  | " | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Mnemonic | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{array}{r} \hline B_{1} \\ \hline 83 \\ 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | B2 | 3 | 2 | 1 | 0 |  |  |  |
| 16-Bit Arithmetic |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EADD | EA,r2 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+(\mathrm{r} 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DADD | EA,rp3 | $(E A) \leftarrow(E A)+(\mathrm{r} 33)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $P_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DADC | EA,rp3 | $(E A) \leftarrow(E A)+(r p 3)+(C Y)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | I | $P_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DADDNC | EA,rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+(\mathrm{r} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $P_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No carry |
| ESUB | EA,r2 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-(\mathrm{r} 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | - |  | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DSUB | EA,rp3 | (EA) - (EA) - $\mathrm{r} \mathbf{p} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSBB | EA,rp3 | $(E A) \leftarrow(E A)-(\mathrm{r} 3)-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSUBNB | EA,rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | No borrow |
| DAN | EA,rp3 | $(E A) \leftarrow(E A) \wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DOR | EA,rp3 | $(E A) \leftarrow(E A) \vee(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DXR | EA,rp3 | $(E A) \leftarrow(\mathrm{EA}) \forall(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  | $P_{0}$ | 11 | 2 |  |
| DGT | EA, rp3 | (EA) $-(\mathrm{r} 3)-1$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | $P_{0}$ | 11 | 2 | No borrow |
| DLT | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | Borrow |
| DNE | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | No zero |
| DEQ | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | Zero |
| DON | EA,rp3 | (EA) $\wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | No zero |
| DOFF | EA,rp3 | (EA) $\wedge($ ( p 3$)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1. | 0 | 1 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | Zero |
| Multiply/Divide |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MUL | r2 | $(\mathrm{EA}) \leftarrow(\mathrm{A}) \times(\mathrm{r} 2)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  | $\mathrm{R}_{0}$ | 32 | 2 |  |
| DIV | r2 | $(E A) \leftarrow(\mathrm{EA})+(\mathrm{r} 2),(\mathrm{r} 2) \leftarrow$ Remainder | 0 | 1 | 0 | 0 | 1. | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | $\mathrm{R}_{0}$ | 59 | 2 |  |
| increment/Decrement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INR | r2 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)+1$ | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Carry |
| INRW | *wa | $((\mathrm{V}) \bullet(\mathrm{wa})) \leftarrow(\mathrm{l}) \bullet(\mathrm{wa}))+1$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  | Off |  |  |  |  | 16 | 2 | Carry |
| INX | rp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})+1$ | 0 | 0 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(E A) \leftarrow(E A)+1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| DCR | r2 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)-1$ | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Borrow |
| DCRW | *wa | $((\mathrm{V}) \cdot(\mathrm{wa})) \leftarrow((\mathrm{V}) \cdot(\mathrm{wa}))-1$ | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  | 0 ff |  |  |  |  | 16 | 2 | Borrow |
| DCX | rp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})-1$ | 0 | 0 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| Others |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DAA |  | Decimal Adjust Accumulator | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| STC |  | (CY) $\leftarrow 1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 8 | 2 |  |
| CLC |  | $(\mathrm{CY}) \leftarrow 0$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 8 | 2 |  |


| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | $4$ | $\begin{array}{r} \text { B3 } \\ 4 \quad 3 \\ \hline \end{array}$ |  |  | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \frac{B 2}{B 4} \\ & \hline 4 \end{aligned}$ | 3 | 2 | 1 | 0 |  |  |  |
| Others [cont] |  | $\cdots$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEGA |  | (A) $\leftarrow(\overline{\mathrm{A}})+1$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 8 | 2 |  |
| Rotate and Shift |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLD |  | Rotate left digit | 0 | 1 | 0 | 0 | - 1 | 10 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 17 | 2 |  |
| RRD |  | Rotate right digit | 0 | 1 | 0 | 0 | 01 | 10 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 17 | 2 |  |
| RLL | r2 | $\begin{aligned} & \left(\mathrm{r} 2_{\mathrm{m}}+1 \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r} 2_{0}\right) \leftarrow(\mathrm{CY}),\right. \\ & (\mathrm{CY}) \pm(\mathrm{r} 27) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| RLR | r2 | $\begin{aligned} & \left(\mathrm{r} 2_{\mathrm{m}}-1\right) \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r} 2_{7}\right) \leftarrow(\mathrm{CY}), \\ & (\mathrm{CY}) \leftarrow\left(\mathrm{r} 0_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLL | r2 | $\left(\mathrm{r} 2_{m+1}\right) \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r} 2_{0}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{7}\right)$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLR | r2 | $\left(\mathrm{r} 2_{\mathrm{m}-1}\right.$ ) $\leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r} 2_{7}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{0}\right)$ | 0 | 1 | 0 | 0 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SLLC | r2 | $(\mathrm{r} 2 \mathrm{~m}+1) \leftarrow\left(\mathrm{r} 2_{\mathrm{m}}\right),\left(\mathrm{r} 2_{0}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{7}\right)$ | 0 | 1 | 0 | 0 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Carry |
| SLRC | r2 | $(\mathrm{r} 2 \mathrm{~m}-1) \leftarrow(\mathrm{r} 2 \mathrm{~m}),\left(\mathrm{r} 2_{7}\right) \leftarrow 0,(\mathrm{CY}) \leftarrow\left(\mathrm{r} 2_{0}\right)$ | 0 | 1 | 0 | 0 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Carry |
| DRLL | EA | $\begin{aligned} & \left(E A_{n}+1\right) \leftarrow\left(E A_{n}\right),\left(E A_{0}\right) \leftarrow(C Y), \\ & (C Y) \leftarrow\left(E A_{15}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 8 | 2 |  |
| DRLR | EA | $\begin{aligned} & \left(E A_{n}-1\right) \leftarrow\left(E A_{n}\right),\left(E A_{15}\right) \leftarrow(C Y), \\ & (C Y) \leftarrow\left(E A_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 8 | 2 |  |
| DSLL | EA | $\begin{aligned} & \left(E A_{n}+1\right) \leftarrow\left(E A_{n}\right),\left(E A_{0}\right) \leftarrow 0, \\ & (C Y) \leftarrow\left(E A_{15}\right) \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 8 | 2 |  |
| OSLR | EA | $\begin{aligned} & \left(\mathrm{EA}_{n}-1\right) \leftarrow\left(\mathrm{EA}_{n}\right),\left(\mathrm{EA}_{15}\right) \leftarrow 0, \\ & (\mathrm{CY}) \leftarrow\left(\mathrm{EA}_{0}\right) \end{aligned}$ | 0 | 1 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 | 2 |  |
| Jump |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JMP | *word | $(\mathrm{PC)} \leftarrow$ word | 0 | 1 | 0 | 1 |  |  | 1 | 0 | 0 |  |  |  | Low | addr |  |  |  | 10 | 3 |  |
|  |  |  | High addr |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JB |  | $\left(\mathrm{PC}_{\mathrm{H}}\right) \leftarrow(\mathrm{B}),\left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow(\mathrm{C})$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| JR | word | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+1+$ jdisp 1 | 1 | 1 | $\leftarrow$ | , | jd | disp |  |  | $\rightarrow$ |  |  |  |  |  |  |  |  | 10 | 1 |  |
| JRE | *word | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2+$ jdisp | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | $\leftarrow$ |  |  |  | jdisp |  |  |  | $\rightarrow$ | 10 | 2 |  |
| JEA |  | $(\mathrm{PC}) \leftarrow(\mathrm{EA})$ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 8 | 2 |  |
| Call |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL | *word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+3) \mathrm{H}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+3)\llcorner \\ & (\mathrm{PC}) \leftarrow \text { word, }(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 0 | 1 |  |  | $0 \quad 0$ |  |  | 0 | 0 |  |  |  | Low | add |  |  |  | 16 | 3 |  |
| CALB |  | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+2) \mathrm{H}, \\ & (\mathrm{SP})-2) \leftarrow(\mathrm{PC})+2) \\ & (\mathrm{PC}) \leftarrow(\mathrm{B}),(\mathrm{PC}) \leftarrow(\mathrm{C}), \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 0 | 1 | 0 | 0 | 01 | 10 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 17 | 2 |  |
| CALF | *word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PPC})+2) \mathrm{H}, \\ & ((\mathrm{SP})-2) \leftarrow((\mathrm{PC})+2) \mathrm{L} \\ & \left(\mathrm{PC}_{15-11}\right) \leftarrow 00001, \\ & \left(\mathrm{PC}_{10-0}\right) \leftarrow \mathrm{fa},(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 0 | 1 | 1 | 1 | 1 | 1 | $\leftarrow$ |  |  |  |  |  | fa |  |  |  | $\rightarrow$ | 13 | 2 |  |



## Description

The $\mu$ PD78C10, $\mu$ PD78C11, and $\mu$ PD78C14 single-chip microcomputers integrate sophisticated on-chip peripheral functionality normally provided by external components. The devices' internal 16-bit ALU and data paths, combined with a powerful instruction set and addressing, make them appropriate in data processing as well as control applications. The devices integrate a 16 -bit ALU, 4 K -byte ROM, 256 -byte RAM with an 8 channel A/D converter, a multifunction 16-bit timer/ event counter, two 8 -bit timers, a USART, and two zero-cross detect inputs on a single die, allowing their use in fast, high end processing applications. This involves analog signal interface and processing.

The $\mu$ PD78C11 is a 4 K -byte mask ROM high-volume production device embedded with custom customer program. The $\mu \mathrm{PD} 78 \mathrm{C} 14$ is a 16 K -byte mask ROM device. The $\mu$ PD78C10 is a ROM-less version for prototyping and small volume production.

## Features

$\square$ CMOS technology
-2.5 to 6.0 V operating range
-30 mA operating current
Complete single-chip microcomputer

- 16-bit ALU
$-4 \mathrm{~K} \times 8$ ROM (78C11)
- 16K x 8 ROM (78C14)
- 256-byte RAM44 I/O linesTwo zero-cross detect inputs
Two 8-bit timersExpansion capabilities
- 8085A bus-compatible
- 60K-byte external memory address range

8-channel, 8-bit A/D converter

- Autoscan mode
- Channel select modeFull duplex USART
- Synchronous and asynchronous

154 instructions

- 16-bit arithmetic, multiply and divide
- HALT and STOP instructions$1 \mu \mathrm{~s}$ instruction cycle time ( 12 MHz operation)Prioritized interrupt structure
-3 external
- 8 internal

Standby functionOn-chip clock generator64-pin plastic QUIP, shrink DIP, or flatpack

## Ordering Information

| Part Number | Package Type | Max Frequency ol Operation |
| :---: | :---: | :---: |
| $\mu$ PD78C10G-36 $\mu$ PD78C11G-36 $\mu$ PD78C14G-36 | 64-pin plastic QUIP | 12 MHz |
| $\mu$ PD78C10CW $\mu$ PD78C11CW $\mu$ PD78C14CW | 64-pin plastic shrink DIP. | 12 MHz |
| $\mu$ PD78C10G-1B $\mu$ PD78C11G-1B $\mu$ PD78C14G-1B | 64-pin plastic miniflat | 12 MHz |
| $\mu$ PD78C10L $\mu$ PD78C11L $\mu$ PD78C14L | 68-pin PLCC (available 3Q86) | 12 MHz |

## Pin Configurations

## 64-Pin QUIP or Shrink DIP



## Pin Configurations (cont)

## 64-Pin Miniflat



## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ | Port A $1 / 0$ |
| $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ | Port B I/0 |
| $\mathrm{PC}_{0} / \mathrm{TxD}$ | Port C I/O line 0/Transmit data output |
| $\mathrm{PC}_{1} / \mathrm{RxD}$ | Port C I/0 line 1/Receive data input |
| $\mathrm{PC}_{2} / \overline{\text { SCK }}$ | Port C $1 / 0$ line $2 /$ Serial clock 1/0 |
| $\mathrm{PC}_{3} / \mathrm{TI} / \mathrm{INT} 2$ | Port C I/O line $3 /$ Timer input/Interrupt request 2 input |
| $\mathrm{PC}_{4} / \mathrm{TO}$ | Port C I/O line 4/Timer output |
| $\mathrm{PC}_{5} / \mathrm{Cl}$ | Port C l/0 line 5/Counter input |
| $\mathrm{PC}_{6}, \mathrm{PC}_{7} / \mathrm{CO}_{0}, \mathrm{CO}_{1}$ | Port C I/0 lines 6, 7/Counter outputs 0,1 |
| $\overline{\mathrm{NMI}}$ | Nonmaskable interrupt input |
| INT1 | Interrupt request 1 input |
| MODE1 | Mode 1 input/Memory cycle 1 output |
| RESET | Reset input |
| MODE0 | Mode 0 input///0/Memory output |
| X1, X2 | Crystal connections 1,2 |

## Pin Identification (cont)

| Symbol | Function |
| :---: | :---: |
| $V_{\text {SS }}$ | Ground |
| $\mathrm{AV}_{\text {SS }}$ | A/D converter power supply ground |
| $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ | A/D converter analog inputs 0-7 |
| $V_{\text {AREF }}$ | A/D converter reference voltage |
| $\mathrm{AV}_{\mathrm{DD}}$ | A/D converter power supply voltage |
| $\overline{\overline{R D}}$ | Read strobe output |
| $\overline{\overline{W R}}$ | Write strobe output |
| ALE | Address latch enable output |
| $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ | Port F 1/0/Expansion memory address bus (bits 8-15) |
| $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ | Port D I/O/Expansion memory address/ data bus |
| $\overline{\overline{S T O P}}$ | Stop mode control input |
| $\underline{\mathrm{V} D \text {. }}$ | 5 V power supply |

## Pin Functions

$\mathrm{PA}_{0}-\mathrm{PA}_{7}$ [Port A]
Port $A$ is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port A inputs.

## $\mathrm{PB}_{\mathbf{0}}-\mathrm{PB}_{7}$ [Port B ]

Port B is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port B inputs.

## $\mathrm{PC}_{0}-\mathrm{PC}_{7}$ [Port C]

Port C is an 8-bit three-state port. Each bit is independently programmable as either input or output. Alternatively, the lines of port $C$ can be used as control lines for the USART and timer. Reset puts all lines of port C in port mode, input.

TxD [Transmit Data]. Serial data output terminal.
RxD [Receive Data]. Serial data input terminal.
SCK [Serial Clock]. Output for the serial clock when internal clock is used. Input for serial clock when external clock is used.

TI [Timer Input]. Timer input terminal.
$\overline{\text { INT2 }}$ [Interrupt Request 2]. Falling-edge-triggered, maskable interrupt input terminal and AC-input, zerocross detection terminal.

TO [Timer Output]. The output of TO is a square wave with a frequency determined by the timer/counter.

Cl [Counter Input]. External pulse input to timer/event counter.
$\mathbf{C O}_{0}, \mathrm{CO}_{1}$ [Counter Outputs 0, 1]. Programmable rectangular wave outputs based on timer/event counter.

## $\mathrm{PD}_{\mathbf{0}}-\mathrm{PD}_{7}$ [Port D]

Port D is an 8-bit three-state port. It can be programmed as either 8 bits of input or 8 bits of output. When external expansion memory is used, port $D$ acts as the multiplexed address/data bus.

## $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ [Port F]

Port $F$ is an 8 -bit three-state port. Each bit is independently programmable as an input or output. When external expansion memory is used, port $F$ outputs the high-order address bits.

## $\mathrm{AN}_{\mathrm{o}}-\mathrm{AN}_{7}$

These are the eight analog inputs to the A/D converter. $\mathrm{AN}_{4}-\mathrm{AN}_{7}$ can also be used as a digital input for falling edge detection.

## AV ${ }_{\text {SS }}$ [A/D Converter Power Ground]

$A V_{S S}$ is the ground potential for the $A / D$ converter power supply.

## NMI [Nonmaskable Interrupt]

Falling-edge-triggered nonmaskable interrupt input.

## INT1 [Interrupt Request 1]

INT1 is a rising-edge-triggered, maskable interrupt input. It is also an AC-input, zero-cross detection terminal.

## $\overline{\text { RESET }}$ [Reset]

When the RESET input is brought low, it initializes the device.

## MODE1, MODE0 [Mode 1, 0]

The MODE 1 and MODE0 inputs select the memory expansion mode. MODE1 also outputs the M1 signal during each opcode fetch. MODEO outputs the $\overline{1 O} / \mathrm{M}$ signal.

## $V_{\text {AREF }}$ [A/D Converter Reference]

$V_{\text {AREF }}$ sets the upper limit for the A/D conversion range.

## AV DD [A/D Converter Power]

This is the power supply voltage for the A/D converter.

## $\overline{\mathrm{RD}}$ [Read Strobe]

The $\overline{R D}$ output goes low to gate data from external devices onto the data bus. $\overline{\mathrm{RD}}$ goes high during reset. Three-state.

## $\overline{W R}$ [Write Strobe]

The $\overline{W R}$ output goes low to indicate that the data bus holds valid data. It is a strobe signal for external memory or I/O write operations. $\bar{W} R$ goes high during reset. Three-state.

## ALE [Address Latch Enable]

The ALE output latches the address signal to the output of $\mathrm{PD}_{0}-\mathrm{PD}_{7}$.

## X1, X2 [Crystal Connections 1, 2]

X 1 and X 2 are the system clock crystal oscillator terminals. X 1 is the input for an external clock.

## $\mathbf{V}_{\text {ss }}$ [Ground]

Ground potential.

## $\overline{\text { STOP }}$ [Stop Mode Control Input]

A low-level input on $\overline{\text { STOP }}$ stops the system clock oscillator.

## $\mathbf{V}_{\text {DD }}$ [Power Supply]

+5 V power supply.

Block Diagram


## Functional Description

## Memory Map

The $\mu$ PD78C11 can directly address up to 64 K bytes of memory. Except for the on-chip ROM (0-4095) and RAM ( $65,280-65,335$ ), any memory location can be used as ROM or RAM. The memory map, figure 1, defines the 0 to 64K byte memory space for the $\mu$ PD78C11. On-chip ROM is located from $0-16,383$ in the $\mu$ PD78C14.

## Input/Output

The $\mu$ PD78C10/C11/C14 has 8 analog input lines ( $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ ), 44 digital I/O lines, five 8 -bit ports (port A, port $B$, port $C$, port $D$, port $F$ ), and 4 input lines ( $\mathrm{AN}_{4}-\mathrm{AN}_{7}$ ).
Analog Input Lines. $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ are configured as analog input lines for on-chip A/D converter.
Port A, Port B, Port C, Port F. Each line of these ports can be individually programmed as an input or output. When used as I/O ports, all have latched outputs and high-impedance inputs.

Port D. Port D can be programmed as a byte input or a byte output.
$\mathbf{A N}_{4}-\mathrm{AN}_{7}$. The high-order analog input lines, $\mathrm{AN}_{4}-\mathrm{AN}_{7}$, can be used as digital input lines for falling-edge detection.
Control Lines. Under software control, each line of port C can be configured individually to provide control lines for the serial interface, timer, and timer/counter.

Memory Expansion. In addition to the single-chip operation mode, the $\mu$ PD78C11 has four memory expansion modes. Under software control, port D can provide a multiplexed low-order address and data bus; port F can provide a high-order address bus. Table 1 shows the relation between memory expansion modes and the pin configurations of port D and port F .

Table 1. Memory Expansion Modes and Port Configurations

| Memory Expansion |  | Port Configuration |
| :---: | :---: | :---: |
| None | Port D Port F | I/0 port l/0 port |
| 256 Bytes | Port D Port F | Multiplexed address/data bus I/0 port |
| 4K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{3}$ <br> Port $\mathrm{F}_{4}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus //0 port |
| 16K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{5}$ <br> Port $\mathrm{F}_{6}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus $1 / 0$ port |
| 60 K Bytes | Port D Port F | Multiplexed address/data bus Address bus |

## Timers

There are two 8-bit timers. The timers may be programmed independently or may be cascaded and used as a 16 -bit timer. The timer can be software set to increment at intervals of four machine cycles ( $1 \mu \mathrm{~s}$ at 12 MHz operation) or 128 machine cycles ( $32 \mu \mathrm{~s}$ at 12 MHz ), or to increment on receipt of a pulse at TI. Figure 2 is the block diagram for the timer.

## Timer/Event Counter

The 16-bit multifunctional timer/event counter (figure
3) can be used for the following operations:

- Interval timer
- External event counter
- Frequency measurement
- Pulse width measurement
- Programmable square-wave output

Figure 1. Memory Map


Figure 2. Timer Block Diagram


Figure 3. Block Diagram for Timer/Event Counter


## 8-Bit A/D Converter

- 8 input channels
- 4 conversion result registers
- 2 powerful operation modes
- Autoscan mode
- Channel select mode
- Successive approximation technique
- Absolute accuracy: $0.6 \% \pm 1 / 2$ LSB
- Conversion range: 0 to 5 V
- Conversion time: $42 \mu \mathrm{~s}$
- Interrupt generation


## Analog/Digital Converter

The $\mu$ PD78C10/C11/C14 features an 8-bit, high-speed, high-accuracy A/D converter. The A/D converter is made up of a 256 -resistor ladder and a successive approximation register (SAR). There are four conversion result registers $\left(\mathrm{CR}_{0}-\mathrm{CR}_{3}\right)$. The 8 -channel analog input may be operated in either of two modes. In the select mode, the conversion value of one analog input is sequentially stored in $\mathrm{CR}_{0}-\mathrm{CR}_{3}$. In the scan mode, the upper four channels or the lower four channels may be specified. Then those four channels will be consecutively selected and the conversion results stored sequentially in the four conversion result registers. Figure 4 shows the block diagram for the $A / D$ converter. To prevent operation of the $A / D$ converter and thus reduce power consumption, set $\mathrm{V}_{\text {AREF }}=0 \mathrm{~V}$.

## Interrupt Structure

There are 11 interrupt sources. Three are external interrupts and eight are internal. Table 2 shows 11 interrupt sources divided into six priority levels. See figure 5.

## Standby Function

The $\mu$ PD78C10/C11/C14 has two standby modes: HALT and STOP. The HALT mode reduces power consumption to less than $50 \%$ of normal operating requirements, while maintaining the contents of on-chip registers, RAM, and control status. The system clock and on-board peripherals continue to operate, but the CPU stops executing instructions. The HALT mode is initiated by executing the HLT instruction. The HALT mode can be released by any nonmasked interrupt or by RESET.

The STOP mode reduces power consumption to less than $0.1 \%$ of normal operating requirements. There are two STOP modes: type A and type B.
Type $A$ is initiated by executing a STOP instruction. If $\mathrm{V}_{\mathrm{CC}}$ is maintained within the operating range ( 2.5 to 6.0 V ), on-board RAM and CPU register contents are saved. If $\mathrm{V}_{\mathrm{CC}}$ is held above 2.0 V (but less than 2.5 V ), only on-board RAM is saved. The oscillator is stopped. The STOP mode can be released by an input on NMT or RESET. The user can program oscillator stabilization time via timer 1. By checking the standby flag (SB), the user can determine whether the processor has been in the standby mode.

Table 2. Interrupt Sources

| Interrupt Request | Interrupt Address | Type of Interrupt | Internal/ External |
| :---: | :---: | :---: | :---: |
| IRQO | 4 | $\overline{\text { NMI }}$ (Nonmaskable interrupt) | Ext |
| IRQ1 | 8 | INTTO (Coincidence signal from timer 0) | Int |
|  |  | INTT1 (Coincidence signal from timer 1) |  |
| IRQ2 | 16 | INT1 (Maskable interrupt) | Ext |
|  |  | INT2 (Maskable interrupt) |  |
| IRQ3 | 24 | INTEO (Coincidence signal from timer/event counter) | Int |
|  |  | INTE1 (Coincidence signal from timer/event counter) |  |
| IRQ4 | 32 | INTEIN (Falling signal of Cl and T0 counter) | Int/Ext |
|  |  | INTAD (A/D converter interrupt) |  |
| IRQ5 | 40 | INTSR (Serial receive interrupt) | Int |
|  |  | INST (Serial send interrupt) |  |

Type $B$ is initiated by inputting a low level on the STOP input. Only RAM contents are saved, not the CPU register contents. The oscillator is stopped. The STOP mode is released by raising STOP to a high level. The oscillator stabilization time is fixed at $65 \mathrm{~ms} ; 65 \mathrm{~ms}$ after STOP is raised, instruction execution will begin at location 0 . You can increase the stabilization time by holding RESET low for the required time period.

Figure 4. A/D Converter Block Dlagram


Figure 5. Interrupt Structure Block Diagram


## Universal Serial Interface

The serial interface can operate in one of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first, for easy interfacing to certain NEC peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception: search and nonsearch. In the search mode, data is transferred one bit at a time from the serial register to the receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from the serial register to the transmit buffer occurs eight bits at a time. Figure 6 shows the universal serial interface block diagram.

Figure 6. Universal Serial Interface Block Diagram


## Zero-Crossing Detector

The INT1 and INT2 terminals (used common to TI and $\mathrm{PC}_{3}$ ) can detect the zero-crossing point of lowfrequency $A C$ signals. When driven directly, these pins respond as a normal digital input. Figure 7 shows the zero-crossing detection circuitry.

The zero-crossing detection capability allows you to make the $50-60 \mathrm{~Hz}$ power signal the basis for system timing and to control voltage phase-sensitive devices.
To use the zero-cross detection mode, an AC signal of approximately $1-3 \mathrm{VAC}$ (peak-to-peak) and a maximum frequency of 1 kHz is coupled through an external capacitor to the INT1 and INT2 pins.

For the INT1 pin, the internal digital state is sensed as a 0 until the rising edge crosses the average DC level, when it becomes a 1 and INT1 interrupt is generated.
For the $\overline{\mathrm{NT} 2}$ pin, the state is sensed as a 1 until the falling edge crosses the average DC level, when it becomes a 0 and INT2 interrupt is generated.

Figure 7. Zero-Crossing Detection Circuit


## Absolute Maximum Ratings

| Power supply voltages, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| :--- | ---: |
|  | $\mathrm{AV}_{\mathrm{DD}}$ |$\quad-\mathrm{AV}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$.

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Conditions

| Oscillating Frequency | $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{AV}$ DD |
| :--- | :---: | :---: |
| IXTAL $\leq 12 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ |

## Capacitance

$T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{S S}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 10 | pF | $\mathrm{Af}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 20 | pF | pins returned |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 20 | pF |  |

## Recommended XTAL Oscillation Circuit



DC Characteristics

| $T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Note:

(1) Inputs $\overline{\text { RESET }}, \overline{\text { STOP }}, \overline{\mathrm{NMI}}, \overline{\mathrm{SCK}}, \mathrm{INT} 1, \mathrm{TI}$, and $\mathrm{AN}_{4}-\mathrm{AN}_{7}$.

## Serial Operation

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{\overline{S C K}}$ cycle time | $\mathrm{t}_{\text {crk }}$ | 1 |  | $\mu \mathrm{S}$ | $\overline{\text { SCK }}$ input (1) |
|  |  | 500 |  | ns | (2) |
|  |  | 2 |  | $\mu \mathrm{S}$ | SCK output |
| $\overline{\overline{S C K}}$ width low | ${ }_{\text {tKKL }}$ | 420 |  | ns | $\overline{\text { SCK }}$ input (1) |
|  |  | 200 |  | ns | $\overline{\text { SCK }}$ input (2) |
|  |  | 900 |  | ns | SCK output |
| $\overline{\overline{\text { SCK }} \text { width high }}$ | tKKH | 420 |  | ns | $\overline{\text { SCK }}$ input (1) |
|  |  | 200 |  | ns | $\overline{\text { SCK input (2) }}$ |
|  |  | 900 |  | ns | $\overline{\text { SCK }}$ output |
| $\overline{\mathrm{RxD} \text { set-up time to } \overline{\mathrm{SCK}} \uparrow}$ | $t_{\text {RXK }}$ | 80 |  | ns | (1) |
| RXD hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\mathrm{KRX}}$ | 80 |  | ns | (1) |
| $\overline{\overline{\text { SCK }} \downarrow \text { TxD delay time }}$ | tkTX |  | 210 | ns | (1) |

(1) $1 x$ baud rate in asynchronous, synchronous, or $1 / O$ interface mode.
(2) $16 x$ baud rate or $64 x$ baud rate in asynchronous mode.

## Zero-Cross Characteristics

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Zero-cross detection input | $\mathrm{V}_{\mathrm{ZX}}$ | 1 | 1.8 | $V A C_{p-p}$ | Ac coupled $60-\mathrm{Hz}$ sine |
| Zero-cross accuracy | AZX |  | $\pm 135$ | mV | wave |
| Zero-cross detection input frequency | $\mathrm{f}_{\mathrm{zx}}$ | 0.05 | 1 | kHz |  |

## AC Characteristics

## Read/Write Operation

$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | Test <br> Conditions (1] |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{IXTAL}=12 \mathrm{MHz}$ |  |  |  |
|  |  | Min | Max |  |  |
| RESET pulse width | $\mathrm{t}_{\mathrm{RP}}$ | 10 |  | $\mu \mathrm{S}$ |  |
| Interrupt pulse width (INT1, INT2) | IfP | 3.0 |  | $\mu \mathrm{S}$ |  |
| $\overline{\text { NMI }}$ pulse width |  | 10 |  | $\mu \mathrm{S}$ |  |
| Counter input pulse width | $\mathrm{t}_{\mathrm{Cl}}$ | 500 |  | ns | Event counter mode |
|  |  | 4.0 |  | $\mu \mathrm{S}$ | Pulse width measurement mode |
| Timer input pulse width | ${ }_{T}$ | 500 |  | ns |  |
| X1 Input cycle time | $\mathrm{t}_{\text {cre }}$ | 83 | 250 | ns |  |
| Address set-up to ALE ! | ${ }_{\text {t }}{ }_{\text {L }}$ | 65 |  | ns |  |
| Address hold after ALE $\downarrow$ | tha | 50 |  | ns |  |
| Address to $\overline{\mathrm{RD}} \downarrow$ delay time | $t_{A R}$ | 150 |  | ns |  |
| $\overline{\overline{\mathrm{RD}} \downarrow \text { to address floating }}$ | ${ }^{\text {tafR }}$ |  | 20 | ns |  |
| Address to data input | $t_{\text {AD }}$ |  | 360 | ns |  |
| ALE $\backslash$ to data input | $\mathrm{t}_{\text {LDR }}$ |  | 215 | ns |  |
| $\overline{\overline{R D}} \downarrow$ to data input | $\mathrm{t}_{\text {RD }}$ |  | 180 | ns |  |
| ALE $\downarrow$ to $\overline{\mathrm{RD}} \downarrow$ delay time | t LR | 35 |  | ns |  |
| Data hold time to $\overline{\mathrm{RD}} \uparrow$ | $\mathrm{t}_{\text {RDH }}$ | 0 |  | ns |  |
| $\overline{\mathrm{RD}} \uparrow$ to ALE $\uparrow$ delay time | $\mathrm{t}_{\text {RL }}$ | 115 |  | ns |  |
| $\overline{\overline{\mathrm{RD}} \text { width low }}$ | $\mathrm{t}_{\text {RR }}$ | 280 |  | ns | Data read |
|  |  | 530 |  | ns | Opcode fetch |
| ALE width high | $t_{\text {LL }}$ | 125 |  | ns |  |
| $\overline{\overline{M 1} 1}$ Setup time to ALE $\downarrow$ | $t_{\text {ML }}$ | 65 |  | ns |  |
| $\overline{\text { M1 }}$ Hold time after ALE $\downarrow$ | tLM | 50 |  | ns |  |
| $\overline{\overline{10}} / \mathrm{M}$ Setup time to ALE $\downarrow$ | $\mathrm{t}_{\mathrm{LL}}$ | 65 |  | ns |  |
| $\overline{\overline{10} / \mathrm{M}}$ Hold time after ALE $\downarrow$ | $\mathrm{t}_{L 1}$ | 50 |  | ns |  |
| Address to $\overline{\text { WR }} \downarrow$ Delay | $t_{\text {AW }}$ | 150 |  | ns |  |
| ALE $\downarrow$ to data output | t LDW |  | 195 | ns |  |
| $\overline{\overline{W R} \downarrow \text { to data output }}$ | twD |  | 100 | ns |  |
| $\overline{A L E} \downarrow$ to $\overline{W R} \downarrow$ delay | $t_{L W}$ | 35 |  | ns |  |
| Data set-up time to $\overline{W R} \uparrow$ | tow | 230 |  | ns |  |
| Data hold time to $\overline{W R} \uparrow$ | ${ }^{\text {t WDH }}$ | 95 |  | ns |  |
|  | ${ }_{\text {twL }}$ | 115 |  | ns |  |
| WR width low | tww | 280 |  | ns |  |

## Note:

(1) Load capacitance: $C_{L}=150 \mathrm{pF}$.

## A/D Converter Characteristics

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Resolution |  | 8 |  |  | Bits | . |
| Absolute accuracy |  |  |  | $\begin{aligned} & 0.4 \% \\ & \pm 1 / 2 \end{aligned}$ | LSB | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C} \text { to } \\ & +50^{\circ} \mathrm{C} \end{aligned}$ |
|  |  |  |  | $\begin{aligned} & 0.6 \% \\ & \pm 1 / 2 \end{aligned}$ | LSB |  |
| Conversion time | tconv | 567 |  |  | ${ }^{\mathrm{t}} \mathrm{CYC}$ | $\begin{aligned} & 83 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 110 \mathrm{~ns} \end{aligned}$ |
|  |  | 432 |  |  | $\mathrm{t}_{\mathrm{CYC}}$ | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 170 \mathrm{~ns} \end{aligned}$ |
| Sampling time | $\mathrm{t}_{\text {SAMP }}$ | 96 |  |  | $\mathrm{t}_{\mathrm{CYC}}$ | $\begin{aligned} & 83 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 110 \mathrm{~ns} \end{aligned}$ |
|  |  | 72 |  |  | $\mathrm{t}_{\mathrm{CYC}}$ | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 170 \mathrm{~ns} \end{aligned}$ |
| Analog input voltage | $V_{\text {IA }}$ | 0 |  | $V_{\text {AREF }}$ | V |  |
| Analog input impedance | $\mathrm{R}_{\text {AN }}$ |  | 1000 |  | M $\Omega$ |  |
| $V_{\text {AREF }}$ current | $l_{\text {AREF }}$ |  | 1.5 | 3.0 | mA |  |

## Bus Timing Depending on $t_{\text {cyc }}$

| Symbol | Calculating Expression | Min/Max |
| :---: | :---: | :---: |
| $t_{\text {RP }}$ | 60 T | Min |
| $\mathrm{t}_{T 1}$. | $6 T$ | Min |
| $\mathrm{t}_{\mathrm{Cl}}$ (2) | $6 T$ | Min |
| $\mathrm{t}_{\mathrm{Cl}}$ (3) | 48 T | Min |
| $t_{\text {IP }}$ | 36T | Min |
| $\mathrm{t}_{\mathrm{AL}}$ | 2T-100 | Min |
| tha | T-30 | Min |
| $t_{\text {AR }}$ | 3T-100 | Min |
| $\mathrm{t}_{\mathrm{AD}}$ | 7T-220 | Max |
| tLDR | $5 \mathrm{~T}-200$ | Max |
| $\mathrm{t}_{\mathrm{RD}}$ | 4T-150 | Max |
| $\mathrm{t}_{\text {LR }}$ | T-50 | Min |
| $\mathrm{t}_{\mathrm{RL}}$ | $2 T-50$ | Min |
| $t_{\text {RR }}$ | $4 \mathrm{~T}-50$ (Data Read) | Min |
|  | $7 \mathrm{~T}-50$ (0pcode Fetch) |  |
| ${ }_{\text {tLL }}$ | 2T-40 | Min |
| $\mathrm{t}_{\mathrm{ML}}$ | 2T-100 | Min |
| tLM | T-30 | Min |
| til | 2T-100 | Min |
| til | T-30 | Min |
| $t_{\text {AW }}$ | 3T-100 | Min |
| tLDW | T+110 | Max |
| t LW | T-50 | Min |
| $t_{\text {dw }}$ | 4T-100 | Min |
| ${ }^{\text {twoH }}$ | 2T-70 | Min |
| $t_{\text {WL }}$ | 2T-50 | Min |
| tww | 4T-50 | Min |
| $\mathrm{t}_{\text {CYK }}$ | 12 T ( $\overline{\text { SCK }}$ input) (1) | Min |
|  | 24 T (SCK output) |  |
| $\mathrm{t}_{\text {KKL }}$ | $5 \mathrm{~T}+5$ ( $\overline{\text { SCK input) (1) }}$ | Min |
|  | 12T-100 (SCK output) |  |
| $t_{\text {KKH }}$ | $5 \mathrm{~T}+5$ ( $\overline{\text { SCK }}$ input) (1) | Min |
|  | 12T - 100 (SCK output) |  |

## Note:

(1) $1 \times$ baud rate in asynchronous, synchronous, or I/O interface mode.
$T=t_{C Y C}=1 / /_{\text {XTAL }}$.
The items not included in this list are independent of oscillator frequency ( $\mathrm{f}_{\mathrm{XTAL}}$ ).
(2) Event counter mode.
(3) Pulse width measurement mode.

## Timing Waveforms

## Read Operation



Note:
[1] $\overline{\mathrm{O}} / \mathrm{M}$ signal is output to the MODE O pin during a read or write of special register [s] $\mathbf{S r}-\mathrm{Sr} 2$, if MODE0 is pulled up to $\mathbf{V}_{\mathrm{DD}}$.

## Write Operation



## Timing Waveforms (cont)

Opcode Fetch Operation


Note:
[1] M1 signal is output to the MODE1 pin during Opcode Fetch if MODE1 pin is pulled up to VDD.

## Serial Operation Transmit/Receive Timing



## Operand Format/Description

| Format | Description |
| :---: | :---: |
| $r$ | V, A, B, C, D, E, H, L |
| $r 1$ | EAH, EAL, B, C, D, E, H, L |
| r2 | A, B, C |
| sr | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, MF, TxB, TM ${ }_{0}$, TM 1 , ZCM |
| sr1 | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, R×B, CRO, CR1, CR2, CR3 |
| sr2 | PA, PB, PC, PD, PF, MKH, ANM, MKL, SMH, EOM, TMM |
| sr3 | $\mathrm{ETM}_{0}, \mathrm{ETM}_{1}$ |
| sr4 | ECNT, ECPT |
| rp | SP, B, D, H |
| rp1 | V, B, D, H, EA |
| rp2 | SP, B, D, H, EA |
| rp3 | B, D, H |
| rpa | B, D, H, D+, H+, D-, H- |
| rpa1 | B, D, H |
| rpa2 | $\begin{aligned} & \mathrm{B}, \mathrm{D}, \mathrm{H}, \mathrm{D}+, \mathrm{H}+, \mathrm{D}-, \mathrm{H}-, \mathrm{D}+\text { byte }, \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \\ & \mathrm{H}+\mathrm{EA}, \mathrm{H}+\text { byte } \end{aligned}$ |
| rpa3 | $\begin{aligned} & \mathrm{D}, \mathrm{H}, \mathrm{D}++, \mathrm{H}++, \mathrm{D}+\text { byte, } \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \mathrm{H}+\mathrm{EA}, \\ & \mathrm{H}+\text { byte } \end{aligned}$ |
| wa | 8-Bit immediate data |
| word | 16-Bit immediate data |
| byte | 8-Bit immediate data |
| bit | 3-Bit immediate data |
| f | CY, HC, Z |
| irf | FNMI, FT0, FT1, F1, F2, FE0, FE1, FEIN, FAD, FSR, FST, ER, $\mathrm{OV}, \mathrm{AN}_{4}, \mathrm{AN}_{5}, \mathrm{AN}_{6}, \mathrm{AN}_{7}, \mathrm{SB}$ |

Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| $\leftarrow$ | Transfer direction, result |
| $\wedge$ | Logical product (logical AND) |
| $V$ | Logical sum (logical OR) |
| $\forall$ | Exclusive OR |
| - | Complement |
| $\bullet$ | Concatenation |

## Remarks

| 1. sr-sr4 (special register) |  |
| :---: | :---: |
| PA $=$ Port A | ECNT $=$ Timer/Event |
| $\mathrm{PB}=$ Port B | Counter Upcounter |
| $\mathrm{PC}=$ Port C | ECPT $=$ Timer/Event |
| $\mathrm{PD}=$ Port D | Counter Capture |
| PF $=$ Port F |  |
| MA $=$ Mode A | ETMM $=$ Timer $/$ Event |
| MB = Mode B | Counter Mode |
| MC= Mode C | EOM $=$ Timer/Event |
|  |  |
|  |  |
|  | TxB $=$ Tx Buffer |
| MM = Memory Mapping | $\mathrm{RxB}=\mathrm{Rx}$ Buffer |
| TM ${ }_{0}=$ Timer Register 0 | SMH = Serial Mode High |
| TM ${ }_{1}=$ Timer Register 1 | SML = Serial Mode Low |
| TMM $=$ Timer Mode | MKH = Mask High |
| $\mathrm{ETM}_{0}=$ Timer/Event | MKL = Mask Low |
| Counter Register 0 | ANM $=$ A/D Channel Mode |
| $\mathrm{ETM}_{1}=$ Timer/Event Counter | $\mathrm{CR}_{0}=\mathrm{A} / \mathrm{D}$ Conversion Result 0-3 |
| Register 1 | to $\mathrm{CR}_{3}$ |
| ZCM = Zero-Cross Mode | TxB = Tx Buffer |
| Control Register | $\mathrm{RxB}=\mathrm{Rx}$ Buffer |
|  | SMH = Serial Mode High |
|  | SML = Serial Mode Low |
|  | MKH = Mask High High |
|  | MKL = Mask Low |
| 2. rp-rp3 [register pair) |  |
| SP = Stack Pointer | $\mathrm{H}=\mathrm{HL}$ |
| $B=B C$ | $V=V A$ |
| $\mathrm{D}=\mathrm{DE}$ | $E A=$ Extended Accumulator |


| 3. rpa-rpa3 (rp addressing) |  |
| :---: | :---: |
| $B=(B C)$ | $\mathrm{D}++=(\mathrm{DE})++$ |
| $D=(\mathrm{DE})$ | $\mathrm{H}++=(\mathrm{HL})++$ |
| $\mathrm{H}=(\mathrm{HL})$ | $\mathrm{D}+$ byte $=(\mathrm{DE})+$ byte |
| $\mathrm{D}+=(\mathrm{DE})+$ | $H+A=(H L)+(A)$ |
| $\mathrm{H}-=(\mathrm{HL})+$ | $\mathrm{H}+\mathrm{B}=(\mathrm{HL})+(\mathrm{B})$ |
| $\mathrm{D}-=$ (DE) - | $\mathrm{H}+\mathrm{EA}=(\mathrm{HL})+(E A)$ |
| $\mathrm{H}-=(\mathrm{HL})-$ | H + byte $=(\mathrm{HL})+$ byte |
| 4. f (flag) |  |
| CY = Carry | HC = Half Carry $\quad$ Z = Zero |
| 5. irf (interrupt flag) |  |
| NMI $=$ NMI* Input | $\begin{aligned} & \text { FEIN }=\text { INTFEIN } \\ & \text { FAD }=\text { INTFAD } \end{aligned}$ |
| FT0 $=$ INTFT0 | FSR $=1$ INTFSR |
| $\mathrm{FT} 1=$ INTFT1 | FST $=$ INTFST |
| $\mathrm{F} 1=1 \mathrm{NTF} 1$ | ER = Error |
| F2 = INTF2 | OV = Overflow |
| FE0 $=$ INTFE0 | $\mathrm{AN}_{4}$ to $\mathrm{AN}_{7}=$ Analog Input 4-7 |
| FE1 $=$ INTFE1 | SB = Standby |



|  | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemanic |  |  | 7 | 6 | 5 | $4$ | $\begin{array}{r} \frac{B 1}{83} \\ 4 \quad 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \frac{B 2}{} \\ & \hline \text { B4 } \\ & \hline \end{aligned}$ | 3 | 2 | 1 | 0 |  |  |  |
| 16-Bit Data Iranster [cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DMOV | sr3, EA | $(\mathrm{sr} 3) \leftarrow(\mathrm{EA})$ | 0 | 1 | 0 | 0 | 01 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | $U_{0}$ | 14 | 2 |  |
|  | EA,sr4 | (EA) $\leftarrow$ (sr4) | 0 | 1 | 0 | 0 | 01 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $V_{1}$ | $\mathrm{V}_{0}$ | 14 | 2 |  |
| SBCD | word | (word) $\leftarrow(C)$, (word +1) $\leftarrow(\mathrm{B})$ | 0 | 1 | 1 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 20 | 4 |  |
|  |  |  |  |  |  |  | ow ad |  |  |  |  |  |  | gh ad |  |  |  |  |  |  |  |
| SDED | word | (word) $\leftarrow$ (E), (word + 1) $\leftarrow(\mathrm{D})$ | 0 | 1 | 1 | 1 | 1.0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 20 | 4 |  |
|  |  |  |  |  |  |  | ow add |  |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| SHLD | word | (word) $\leftarrow(\mathrm{L})$, (word + 1 ) $\leftarrow(H)$ | 0 | 1 |  | 1 | 10 |  | 0 | 0 | 0 | 0 | 1 |  |  |  | 1 | 0 | 20 | 4 |  |
|  |  |  |  |  |  |  | ow add |  |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| SSPD | word | (word) $\leftarrow\left(\underline{S P} \mathrm{P}_{\mathrm{L}}\right),($ word +1$) \leftarrow\left(\mathrm{SP}_{\mathrm{H}}\right)$ | 0 | 1 | 1 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 1 | 1 | 0 | 20 | 4 |  |
|  |  |  |  |  |  |  | ow ad |  |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| STEAX | rpa3 | $((\mathrm{rpa3})) \leftarrow(\mathrm{EAL}),((\mathrm{rpa3})+1 \leftarrow(\mathrm{EAH})$ | 0 | 1 | 0 | 0 | 01 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | 14/20(3) | 3 |  |
|  |  |  |  |  |  |  | Data(4) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LBCD | word | (C) $\leftarrow$ (word), (B) $\leftarrow$ (word + 1 ) | 0 | 1 | 1 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 20 | 4 |  |
|  |  |  |  |  |  |  | Low add |  |  |  |  |  |  | igh ad |  |  |  |  |  |  |  |
| LDED | word | (E) $\leftarrow$ (word), (D) $\leftarrow$ (word +1$)$ | 0 | 1 | 1 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 20 | 4 |  |
|  |  |  |  |  |  |  | ow ad |  |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| LHLD | word | (L) $\leftarrow$ (word), (H) $\leftarrow$ (word +1$)$ | 0 | 1 | 1 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 20 | 4 |  |
|  |  |  |  |  |  |  | ow add |  |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| LSPD | word | $\left(\mathrm{SP}_{\mathrm{L}}\right) \leftarrow($ word $),\left(\mathrm{SP} \mathrm{P}_{\mathrm{H}}\right) \leftarrow(($ word $)+1)$ | 0 | 1 |  | $1$ | $10$ |  |  |  | 0 |  | 0 |  |  |  |  |  | 20 | 4 |  |
|  |  |  |  |  |  | Low | ow ad |  |  |  |  |  |  | gh a |  |  |  |  |  |  |  |
| LDEAX | rpa3 | $(\mathrm{EAL}) \leftarrow((\mathrm{rpa3})),(\mathrm{EAH}) \leftarrow(($ rpa3 $)+1)$ | 0 | 1 | 0 | 0 | $0 \quad 1$ |  | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | 14/20(3) | 3 |  |
|  |  |  |  |  |  |  | Data(4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PUSH | rp1 | $\begin{aligned} & ((S P)-1) \leftarrow\left(r p 1_{H}\right)((S P)-2) \leftarrow\left(r 1_{\mathrm{L}}\right) \\ & (S P) \leftarrow(S P)-2 \end{aligned}$ | 1 | 0 | 1 | 1 | 10 | $\mathrm{Q}_{2}$ | $Q_{1}$ | $Q_{0}$ |  |  |  |  |  |  |  |  | 13 | 1 |  |
| POP | rp1 | $\begin{aligned} & (\mathrm{rp} 1 \mathrm{~L}) \leftarrow((\mathrm{SP})),\left(\mathrm{rp} 1_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \end{aligned}$ | 1 | 0 | 1 | 0 | 00 | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ |  |  |  |  | $\cdots$ |  |  |  | 10 | 1 |  |
| LXI | *rp2,word | $\begin{aligned} & (\mathrm{rp2} 2) \leftarrow(\text { word }) \\ & \quad \text { set } L 0 \text { if } r p 2=H \end{aligned}$ | 0 | $\mathrm{P}_{2}$ |  | $\frac{1}{} \mathrm{P}_{0}$ | $P_{0} \quad 0$ |  | 0 | 0 |  |  |  | ow by |  |  |  |  | 10 | 3 | $\begin{aligned} & \mathrm{L} 0=1 \text { and } \\ & \mathrm{rp2} 2=\mathrm{H} \end{aligned}$ |
| TABLE |  | $(\mathrm{C}) \leftarrow((\mathrm{PC})+3+(\mathrm{A})), \mathrm{B} \leftarrow((\mathrm{PC})+3+(\mathrm{A})+1)$ | 0 | 1 | 0 | 0 | 01 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 17 | 2 |  |
| 8-Bit Arithmetic [Register] |  |  |  |  |  |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |
| ADD | A, r | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})$ | 0 | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{A})$ | 0 | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| ADC | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})+(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | $\mathrm{r}, \mathrm{A}$ | (r) $\leftarrow(\mathrm{r})+(\mathrm{A})+(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |


| Mnemonic | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{array}{r} \hline \mathrm{B1} \\ \hline 83 \\ 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \frac{\text { B2 }}{\text { B4 }} \\ & 4 \\ & \hline \end{aligned}$ | 3 | 2 | 1 | 0 |  |  |  |
| 8-Bit Arithmetic [Register] (coont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDNC | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
|  | $r, A$ | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
| SUB | A,r | (A) $\leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\dagger$ | 1 | 0 | 0 |  |  | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SBB | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})-(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | (r) $\leftarrow(\mathrm{r})-(\mathrm{A})-(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SUBNB | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | $\mathrm{r}, \mathrm{A}$ | (r) $-(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
| ANA | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \wedge(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| ORA | A,r | (A) $\leftarrow(A) \vee(r)$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \mathrm{V}(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| XRA | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \mathrm{V}(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| GTA | A,r | (A) $-(\mathrm{r})-1$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | r,A | (r) $-(\mathrm{A})-1$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
| LTA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Borrow |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Borrow |
| NEA | A,r | (A) $-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No zero |
|  | $\mathrm{r}, \mathrm{A}$ | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No zero |
| EQA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
| ONA | A,r | ( $A) \wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No zero |
| OFFA | A,r | (A) $\wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |  |  | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
| 8-Bit Arithmetic [Memory) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (rpa $)$ ) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |
| ADCX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (rpa) $)+(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  | $A_{1}$ | $A_{0}$ | 11 | 2 |  |
| ADDNCX | rpa | (A) $\leftarrow(\mathrm{A})+($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{A}_{2}$ | $A_{1}$ | $A_{0}$ | 11 | 2 | No carry |
| SUBX | rpa | (A) $\leftarrow(\mathrm{A})-($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  | $A_{1}$ | $A_{0}$ | 11 | 2 |  |
| SBBX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{ppa}))-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1. | 1 | 1 | 1 | 0 |  | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |
| SUBNBX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})-(($ rpa $))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  | $A_{1}$ | $A_{0}$ | 11 | 2 | No borrow |
| ANAX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |
| ORAX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{A}_{2}$ | $A_{1}$ | $A_{0}$ | 11 | 2 |  |




| Mnemonic | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 |  | 5 |  | $\begin{array}{r} \hline B 1 \\ \hline 83 \\ \hline 3 \end{array}$ | 2 | 1 | 1 | 0 | 7 | 6 | 5 | ${ }_{4}^{\text {B2 }}$ |  | 2 | 1 | 0 | State(1) | Bytes | Skip Condition |
| Immediate Data [cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEI | sr2,byte | (sr2) - byte | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 1 | 0 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 14 | 3 | No zero |
|  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQI | *A,byte | (A) - byte | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | Zero |
|  | r,byte | (r) - byte | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | Zero |
|  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte (sr2) - byte |  | 0 | 1 | 1 | 1 |  |  | 1 |  | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 1 | 1 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 14 | 3 | Zero |
|  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONI | *A, byte | (A) $\wedge$ byte | 0 | 1 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | No zero |
|  | r,byte | (r) $\wedge$ byte | 0 | 1 |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | R1 | $\mathrm{R}_{0}$ | 11 | 3 | No zero |
|  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte (sr2) ^ byte |  | 0 | 1 |  | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 0 | 0 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 14 | 3 | No zero |
|  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFI | *A,byte | (A) $\wedge$ byte | 0 | 1 |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  |  |  | Dat |  |  |  |  | 7 | 2 | Zero |
|  | r,byte | (r) $\wedge$ byte | 0 | 1 |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 3 | Zero |
|  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2, byte (sr2) ^ byte |  | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{S}_{3}$ | 1 | 0 | 1 | 1 | $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 14 | 3 | Zero |
|  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Working Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A})+\left(\mathrm{l} \mathrm{V}_{\bullet} \bullet(\mathrm{wa})\right)$ | 0 | 1 |  | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADCW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (V) $(\mathrm{wa}))+(\mathrm{CY})$ | 0 | 1 |  |  | 1 | 0 | 1 |  | 0 | 0 | 1 | 1 | 0 | 1. | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDNCW | wa | (A) $\leftarrow(\mathrm{A})+($ (V) $\bullet$ (wa) $)$ | 0 | 1 |  | 1. | 1 | 0 | 1 |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 14 | 3 | No carry |
|  |  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{V}) \cdot(\mathrm{wa}))$ | 0 | 1 |  | 1 | 1 | 0 | 1 |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SBBW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (V) $\bullet$ (wa) $)-(\mathrm{CY})$ | 0 | 1 |  | 1 | 1 |  | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUBNBW | wa | $(A) \leftarrow(A)-((V) \bullet(w a))$ | 0 | 1 |  | 1 | 1 | 0 | 1 |  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | No borrow |
|  |  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANAW | wa | $(A) \leftarrow(A) \wedge((V) \cdot(w a))$ | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Mnemonic Operand |  | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 |  | $\begin{array}{r} \hline \text { B1 } \\ \hline \begin{array}{r} \text { B3 } \end{array} \\ \hline \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \frac{B 2}{B 4} \\ & 4 \end{aligned}$ | 3 | 2 | 1 | 0 |  |  |  |
| Working Register [cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORAW | wa |  | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{V}\left(\mathrm{l} \mathrm{V}^{\prime}(\mathrm{wa})\right)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XRAW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{V}) \cdot(\mathrm{wa}))$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTAW | wa | $(\mathrm{A})-(\mathrm{V}) \bullet(\mathrm{wa}))-1$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No borrow |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTAW | wa | (A) - ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 14 | 3 | Borrow |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEAW | wa | (A) - ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQAW | wa | (A) - ( C$) \cdot(\mathrm{wa})$ ) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONAW | wa | (A) $\wedge($ (V) $\bullet($ wa $)$ ) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFAW | wa | $(\mathrm{A}) \wedge((\mathrm{V}) \bullet(\mathrm{wa}))$ | 0 | 1 | 1 | 1 |  | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANIW | *wa,byte | $((\mathrm{V}) \bullet(\mathrm{wa})) \leftarrow(\mathrm{V}) \bullet(\mathrm{wa})) \wedge$ byte | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORIW | *wa,byte | $((\mathrm{V}) \bullet(\mathrm{wa})) \leftarrow(\mathrm{V}) \bullet(\mathrm{wa})) \mathrm{V}$ byte | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTIW | *wa,byte | ( (V) $($ (wa)) - byte - 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | No borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTIW | *wa,byte | ((V)॰(wa)) - byte | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  | 0 ffs |  |  |  |  | 13 | 3 | Borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEIW | *wa,byte | ((V)॰(wa)) - byte | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQIW | *wa,byte | $(\mathrm{V}) \cdot(\mathrm{wa})$ )-byte | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONIW | *wa,byte | ( (V) $\cdot($ wa) ) $\wedge$ byte | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  |  |  | Off |  |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFIW | *wa,byte | $(\mathrm{V}) \bullet(\mathrm{wa})) \wedge$ byte | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |  |  | 0 ffs |  |  |  |  | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Mnemonic | Operand | Operation | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | State(1) | Bytes | $\begin{aligned} & \text { Skip } \\ & \text { Condition } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16-Bit Arithmetic |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EADD | EA,r2 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+(\mathrm{r} 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DADD | EA,rp3 | $(E A)-(E A)+(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DADC | EA,rp3 | $(E A) \leftarrow(E A)+(\mathrm{rp} 3)+(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DADDNC | EA,rp3 | $(E A) \leftarrow(E A)+(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $P_{1}$ | $P_{0}$ | 11 | 2 | No carry |
| ESUB | EA,r2 | $(E A) \leftarrow(E A)-(\mathrm{r} 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DSUB | EA,rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSBB | EA,rp3 | $(E A)-(E A)-(\mathrm{rp} 3)-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSUBNB | EA,rp3 | $(E A) \leftarrow(E A)-(\mathrm{r} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No borrow |
| DAN | EA,rp3 | $(E A) \leftarrow(E A) \wedge(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DOR | EA,rp3 | $(E A) \leftarrow(\mathrm{EA}) \vee(\mathrm{rp3})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DXR | EA,rp3 | $(E A) \leftarrow(E A) V(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DGT | EA,rp3 | (EA) $-(\mathrm{r} 3)-1$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No borrow |
| DLT | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | Borrow |
| DNE | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No zero |
| DEQ | EA, rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | Zero |
| DON | EA,rp3 | ( EA$) \wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No zero |
| DOFF | EA,rp3 | $(\mathrm{EA}) \wedge\left(\mathrm{r} \mathrm{P}^{\text {) }}\right.$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | Zero |
| Multiply/Divide |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MUL | r2 | $(\mathrm{EA}) \leftarrow(\mathrm{A}) \times(\mathrm{r} 2)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 32 | 2 |  |
| DIV | r2 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+(\mathrm{r} 2),(\mathrm{r} 2) \leftarrow$ Remainder | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 59 | 2 |  |
| Increment/Decrement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INR | r2 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)+1$ | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Carry |
| INRW | *wa | $((\mathrm{V}) \cdot(\mathrm{wa})) \leftarrow((\mathrm{V}) \bullet(\mathrm{wa}))+1$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  | ffset |  |  |  | 16 | 2 | Carry |
| INX | pp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})+1$ | 0 | 0 | $\mathrm{P}_{1}$ | $P_{0}$ | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| DCR | r2 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)-1$ | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Borrow |
| DCRW | *wa | $((\mathrm{V}) \cdot(\mathrm{wa})) \leftarrow($ (V) $\bullet(\mathrm{wa}))-1$ | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  |  | ffset |  |  |  | 16 | 2 | Borrow |
| DCX | rp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})-1$ | 0 | 0 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| Others |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DAA |  | Decimal Adjust Accumulator | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| STC |  | (CY) $\leftarrow 1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 8 | 2 |  |
| CLC |  | (CY) $\leftarrow 0$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 8 | 2 |  |



| Mnemonic | Operand Operation |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{array}{r} \hline \frac{B 1}{B 3} \\ \hline 3 \end{array}$ | 2 | 1 |  | 0 | 7 | 6 | 5 | B2 <br> 8 <br> 4 | 3 | 2 | 1 | 0 |  |  |  |
| Call (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALT | word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+1)_{\mathrm{H}}, \\ & ((\mathrm{SP})-2) \leftarrow(\mathrm{PC})+1) \mathrm{L} \\ & \left(\mathrm{PC} \mathrm{C}_{\mathrm{L}}\right) \leftarrow(128+2 \mathrm{ta}),\left(\mathrm{PC} C_{H}\right) \leftarrow \\ & (129+2 \mathrm{ta}),(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \end{aligned}$ | 1 | 0 | 0 | $\leftarrow$ |  | ta |  |  | $\rightarrow$ |  |  |  |  |  |  |  |  | 16 | 1 |  |
| SOFTI |  | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow(\mathrm{PSW}),((\mathrm{SP})-2) \leftarrow \\ & \left.((\mathrm{PC})+1)_{\mathrm{H}},(\mathrm{SPP})-3\right)-((\mathrm{PC})+1)_{\mathrm{L}}, \\ & (\mathrm{PC}) \leftarrow 0060 \mathrm{H},(\mathrm{SP}) \leftarrow(\mathrm{SP})-3 \end{aligned}$ | 0 | 1 | 1 | 1. | 0 | 0 | 1 |  | 0 |  |  |  |  |  |  |  |  | 16 | 1 |  |
| Return |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RET |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{C}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 0 | 0 |  | 0 |  |  |  |  |  |  |  |  | 10 | 1 |  |
| RETS |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{n} \\ & \hline \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 0 |  |  | 1 |  |  |  |  |  |  |  |  | 10 | 1 | Unconditional Skip |
| RETI |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC} \mathrm{PC}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{PSW}) \leftarrow((\mathrm{SP})+2),(\mathrm{SP}) \leftarrow(\mathrm{SP})+3 \end{aligned}$ | 0 | 1 | 1 | 0 |  | 0 |  |  | 0 |  |  |  |  |  |  |  |  | 13 | 1 |  |
| Skip |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit |  | bit, wa | 0 | 1 | 0 | 1 | 1 | $B_{2}$ | $\mathrm{B}_{1}$ |  | $B_{0}$ |  |  |  |  | Off |  |  |  | 10 | 2 | Bit Test |
| CPU Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SK | 1 | Skip if $\mathrm{f}=1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | , | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $F_{0}$ | 8 | 2 | $\mathrm{f}=1$ |
| SKN | f | Skip if $f=0$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{F}_{2}$ | $F_{1}$ | $F_{0}$ | 8 | 2 | $\mathrm{f}=0$ |
| SKIT | irf | Skip if irf $=1$, then reset irf | 0 | 1 | 0 | 0 | 1 | 0 |  |  | 0 | 0 | 1 | 0 | $I_{4}$ | $l_{3}$ | $\mathrm{I}_{2}$ | ${ }_{1}$ | $\mathrm{I}_{0}$ | 8 | 2 | irf $=1$ |
| SKNIT | irf | $\begin{aligned} & \text { Skip if inf }=0 \\ & \text { Reset irf if irf }=1 \end{aligned}$ | 0 | 1 | 0 | 0 | 1 | 0 |  |  | 0 | 0 | 1 | 1 | 14 | $I_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | 10 | 8 | 2 | $\mathrm{irf}=0$ |
| NOP |  | No operation | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| El |  | Enable interrupt | 1 | 0 | 1 | 0 | 1 | 0 |  |  | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| D |  | Disable interrupt | 1 | 0 | 1 | 1 | 1 | 0 |  |  | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| HLT |  | Halt CPU operation | 0 | 1 | 0 | 0 | 1 | 0 |  |  | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 12 | 2 |  |
| STOP |  | Stop system clock | 0 | 1 | 0 | 0 | 1 | 0 |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 12 | 2 |  |

Notes:
(1) In the case of skip condition, the idle states are as follows:

1-byte instruction: 4 states
2-byte instruction: 8 states
3 -byte instruction: 11 states

2-byte instruction (with *): 7 states
3-byte instruction (with *): 10 states
4-byte instruction: 14 states
(2) B 2 (Data): $\mathrm{rpa2}=\mathrm{D}+$ byte, $\mathrm{H}+$ byte.
(3) Right side of slash (/) in states indicates case rpa2, rpa3 = D + byte, $H+A$ $H+B, H+E A, H+b y t e$
(4) B 3 (Data): rpa3 $=\mathrm{D}+$ byte, $H+$ byte

## Description

The $\mu \mathrm{PD} 7810 \mathrm{H}$ and $\mu \mathrm{PD} 7811 \mathrm{H}$ single-chip microcomputers integrate sophisticated on-chip peripheral functionality normally provided by external components. The devices' internal 16-bit ALU and data paths, combined with a powerful instruction set and addressing, make the $\mu \mathrm{PD} 7810 \mathrm{H} / 11 \mathrm{H}$ appropriate in data processing as well as control applications. The devices integrate a 16 -bit ALU, 4 K -ROM, 256 -byte RAM with an 8 -channel A/D converter, a multifunction 16 -bit timer/ event counter, two 8 -bit timers, a USART, and two zero-cross detect inputs on a single die, allowing their use in fast, high-end processing applications. This involves analog signal interface and processing.
The $\mu \mathrm{PD} 7810 \mathrm{H} / 11 \mathrm{H}$ are high-speed versions of the $\mu$ PD7810/11. The $\mu$ PD7811H is the mask-ROM high volume production device embedded with custom customer program. The $\mu \mathrm{PD} 7810 \mathrm{H}$ is a ROM-less version for prototyping and small volume production.

## Features

$\square$ NMOS silicon gate technology requiring +5 V power supplyComplete single-chip microcomputer
-16-bit ALU
$-4 \mathrm{~K} \times 8$ ROM
-256-byte RAM44 I/O linesTwo zero-cross detect inputsTwo 8-bit timersExpansion capabilities
-8085A bus compatible
-60K-byte external memory address range8-channel, 8-bit A/D converter
-Autoscan mode
-Channel select modeFull duplex USART
-Synchronous and asynchronous153 instructions
-16 -bit arithmetic, multiply and divide$1 \mu \mathrm{~s}$ instruction cycle timePrioritized interrupt structure
-3 external
-8 internalStandby function
On-chip clock generator
64-pin plastic QUIP, shrink DIP

## Pin Configuration



## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7810HG-36 | 64 -pin plastic QUIP | 15 MHz |
| $\mu$ PD7811HG-36 | 64 -pin plastic shrink DIP | 15 MHz |
| $\mu$ PD7810HCW <br> $\mu$ PD7811HCW |  |  |

## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1-8 | $\mathrm{PA}_{0}-\mathrm{PA}_{7}$ | Port A I/0 |
| 9-16 | $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ | Port BI/0 |
| 17 | $\mathrm{PC}_{0} / \mathrm{TxD}$ | Port C I/ 0 line $0 /$ Transmit data output |
| 18 | $\mathrm{PC}_{1} / \mathrm{RxD}$ | Port C I/0 line 1/Receive data input |
| 19 | $\mathrm{PC}_{2} / \overline{\mathrm{SCK}}$ | Port C I/0 line 2/Serial clock I/0 |
| 20 | $\frac{\mathrm{PC}_{3} / \mathrm{TI} /}{\mathrm{NTT}^{\mathrm{NT} 2}}$ | Port C I/O line 3/Timer input/Interrupt request 2 input |
| 21 | $\mathrm{PC}_{4} / \mathrm{TO}$ | Port C I/0 line 4/Timer output |
| 22 | $\mathrm{PC}_{5} / \mathrm{Cl}$ | Port $\mathrm{Cl} / 0$ line $5 /$ Counter input |
| 23, 24 | $\begin{aligned} & \mathrm{PC}_{6}, \mathrm{PC}_{7 /} \\ & \mathrm{CO}_{0}, \mathrm{CO}_{1} \end{aligned}$ | Port C I/ 0 lines 6, 7/Counter outputs 0,1 |
| 25 | $\overline{\mathrm{NMI}}$ | Nonmaskable interrupt input |
| 26 | INT1 | Interrupt request 1 input |
| 27 | M0DE1/M1 | Mode 1 input/Memory cycle 1 output |
| 28 | RESET | Reset input |
| 29 | $\begin{aligned} & \text { MODEO/ } \\ & \overline{10} / \mathrm{M} \end{aligned}$ | Mode 0 input///0/Memory output |
| 30, 31 | $\mathrm{X} 2, \mathrm{X} 1$ | Crystal connections 1,2 |
| 32 | $V_{S S}$ | Ground |
| 33 | $\mathrm{AV}_{S S}$ | Port T threshold voltage input |
| 34-41 | $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ | A/D converter analog inputs 0-7 |
| 42 | $\mathrm{V}_{\text {AREF }}$ | A/D converter reference voltage |
| 43 | $A V C C$ | A/D converter power supply |
| 44 | $\overline{\mathrm{RD}}$ | Read strobe output |
| 45 | $\overline{\mathrm{WR}}$ | Write strobe output |
| 46 | ALE | Address latch enable output |
| 47-54 | $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ | Port FI/0/Expansion memory address bus bits 8-15 |
| 55-62 | $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ | Port D I/0/Expansion memory address/ data bus |
| 63 | $V_{D D}$ | RAM backup power supply |
| 64 | $V_{C C}$ | 5 V power supply |

## Pin Functions

## $\mathrm{PA}_{\mathbf{0}}-\mathrm{PA}_{7}$ [Port A]

Port $A$ is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port A inputs.

## $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ [Port B]

Port B is an 8-bit three-state port. Each bit is independently programmable as either input or output. Reset makes all lines of port $B$ inputs.

## $\mathrm{PC}_{0}-\mathrm{PC}_{7}$ [Port C]

Port $C$ is an 8 -bit three-state port. Each bit is independently programmable as either input or output. Alternatively, the lines of port C can be used as control lines for the USART and timer. Reset puts all lines of port C in port mode, input.
TxD [Transmit Data]. Serial data output terminal.
RxD [Receive Data]. Serial data input terminal.
SCK [Serial Clock]. Output for the serial clock when internal clock is used. Input for serial clock when external clock is used.
TI [Timer Input]. Timer input terminal.
$\overline{\text { INT2 }}$ [Interrupt Request 2]. Falling-edge-triggered, maskable interrupt input terminal and AC-input, zerocross detection terminal.

TO [Timer Output]. The output of TO is a square wave with a frequency determined by the timer/counter.
$\mathbf{C I}$ [Counter Input]. External pulse input to timer/event counter.
$\mathrm{CO}_{0}, \mathrm{CO}_{1}$ [Counter Outputs 0, 1]. Programmable rectangular wave outputs based on timer/event counter.

## $\mathrm{PD}_{0}-\mathrm{PD}_{7}$ [Port D]

Port D is an 8 -bit three-state port. It can be programmed as either 8 bits of input or 8 bits of output. When external expansion memory is used, port D acts as the multiplexed address/data bus.

## $\mathrm{PF}_{0}-\mathrm{PF}_{7}$ [Port $\mathbf{F}$ ]

Port F is an 8-bit three-state port. Each bit is independently programmable as an input or output. When external expansion memory is used, port $F$ outputs the high-order address bits.

## $\mathrm{AN}_{0}-\mathrm{AN}_{7}$

These are the eight analog inputs to the A/D converter. $\mathrm{AN}_{4}-\mathrm{AN}_{7}$ can also be used as a digital input for falling edge detection.

## AV ${ }_{\text {Ss }}$ [A/D Converter Power Ground]

$A V_{S S}$ is the ground potential for the $A / D$ converter power supply.

## $\overline{\text { NMI }}$ [Nonmaskable Interrupt]

Falling-edge-triggered nonmaskable interrupt input.

## INT1 [Interrupt Request 1]

INT1 is a rising-edge-triggered, maskable interrupt input. It is also an AC-input, zero-cross detection terminal.

## $\overline{\text { RESET }}$ [Reset]

When the $\overline{\text { RESET }}$ input is brought low, it initializes the $\mu \mathrm{PD} 7810 \mathrm{H} / 11 \mathrm{H}$.

## MODE1, MODE0 [Mode 1, 0]

The MODE1 and MODE0 inputs select the memory expansion mode. MODE1 also outputs the M1 signal during each opcode fetch. MODEO outputs the IO/M signal.

## $V_{\text {AREF }}$ [A/D Converter Reference]

$V_{\text {AREF }}$ set the upper limit for the A/D converter's conversion range.

## AV cc [A/D Converter Power]

This is the power supply voltage for the A/D converter.

## $\overline{\mathrm{RD}}$ [Read Strobe]

The $\overline{R D}$ output goes low to gate data from external devices onto the data bus. $\overline{\mathrm{RD}}$ goes high during reset.

## WR [Write Strobe]

The $\overline{W R}$ output goes low to indicate that the data bus holds valid data. It is a strobe signal for external memory or I/O write operations. WR goes high during reset.

## ALE [Address Latch Enable]

The ALE output latches the address signal to the output of $\mathrm{PD}_{0}-\mathrm{PD}_{7}$.

## X1, X2 [Crystal Connections 1, 2]

X1 and X2 are the system clock crystal oscillator terminals. X1 is the input for an external clock.

## $V_{\text {ss }}$ [Ground]

Ground potential.

## $V_{D D}$ [Backup Power]

Backup power for on-chip RAM.
$\mathbf{V}_{\mathbf{c c}}$ [Power Supply]
+5 V power supply.

## Block Diagram


49.001330C

## Functional Description

## Memory Map

The $\mu$ PD7811H can directly address up to 64 K bytes of memory. Except for the on-chip ROM (0-4095) and RAM (65280-65535), any memory location can be used as ROM or RAM. The memory map, figure 1, defines the 0 -to 64 K -byte memory space for the $\mu \mathrm{PD} 7811 \mathrm{H}$.

## Input/Output

The $\mu \mathrm{PD} 7810 \mathrm{H} / 11 \mathrm{H}$ has 8 analog input lines $\left(A N_{0}-A N_{7}\right), 44$ digital I/O lines, five 8-bit ports (port A, port $B$, port $C$, port $D$, port $F$ ), and 4 input lines $\left(\mathrm{AN}_{4}-\mathrm{AN}_{7}\right)$.

Analog Input Lines. $\mathrm{AN}_{0}-\mathrm{AN}_{7}$ are configured as analog input lines for on-chip A/D converter.
Port A, Port B, Port C, Port F. Each line of these ports can be individually programmed as an input or output. When used as I/O ports, all have latched outputs and high-impedance inputs.

Port D. Port D can be programmed as a byte input or a byte output.
$\mathbf{A N}_{4}-\mathbf{A N}_{7}$. The high order analog input lines, $\mathrm{AN}_{4}-\mathrm{AN}_{7}$, can be used as digital input lines for falling edge detection.

Control Lines. Under software control, each line of port $C$ can be configured individually to provide control lines for the serial interface, timer, and timer/counter.

Memory Expansion. In addition to the single-chip operation mode, the $\mu$ PD7811H has four memory expansion modes. Under software control, port D can provide a multiplexed low-order address and data bus; port F can provide a high-order address bus. Table 1 shows the relation between memory expansion modes and the pin configurations of port $D$ and port $F$.

Table 1. Memory Expansion Modes and Port Configurations

| Memory Expansion | Port Gonfiguration |  |
| :---: | :---: | :---: |
| None | Port D Port F | $1 / 0$ port <br> I/O port |
| 256 Bytes | Port D Port F | Multiplexed address/data bus I/O port |
| 4K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{3}$ <br> Port $\mathrm{F}_{4}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus I/O port |
| 16K Bytes | Port D <br> Port $\mathrm{F}_{0}-\mathrm{F}_{5}$ <br> Port $\mathrm{F}_{6}-\mathrm{F}_{7}$ | Multiplexed address/data bus Address bus I/O port |
| 60K Bytes | Port D Port F | Multiplexed address/data bus Address bus |

## Timers

There are two 8-bit timers. The timers may be programmed independently or may be cascaded and used as an 8 -bit timer with 8 -bit prescaler. The timer can be software set to increment at intervals of four machine cycles ( $1 \mu \mathrm{~s}$ at 12 MHz operation) or 128 machine cycles ( $32 \mu \mathrm{~s}$ at 12 MHz ), or to increment on receipt of a pulse at TI. Figure 2 shows the block diagram for the timer.

## Timer/Event Counter

The 16-bit multifunctional timer/event counter (figure
3) can be used for the following operations:

- Interval timer
- External event counter
- Frequency measurement
- Pulse width measurement
- Programmable square-wave output

Figure 1. Memory Map


Figure 2. Timer Block Diagram


Figure 3. Block Diagram for Timer/Event Counter

## 8-Bit A/D Converter

- 8 input channels
- 4 conversion result registers
- 2 powerful operation modes
-Autoscan mode
-Channel select mode
- Successive approximation technique
- Absolute accuracy: $\pm 1.5$ LSB ( $\pm 0.6 \%$ )
- Conversion range: 0 to 5 V
- Conversion time: $40 \mu \mathrm{~s}$
- Interrupt generation


## Analog/Digital Converter

The $\mu \mathrm{PD} 7810 \mathrm{H} / 11 \mathrm{H}$ features an 8 -bit, high speed, high accuracy A/D converter. The A/D converter is made up of a 256-resistor ladder and a successive approximation register (SAR). There are four conversion result registers $\left(\mathrm{CR}_{0}-\mathrm{CR}_{3}\right)$. The 8-channel analog input may be operated in either of two modes. In the select mode, the conversion value of one analog input is sequentially stored in $\mathrm{CR}_{0}-\mathrm{CR}_{3}$. In the scan mode, the upper four channels or the lower four channels may be specified. Then those four channels will be consecutively selected and the conversion results stored sequentially in the four conversion result registers. Figure 4 shows the block diagram for the A/D converter

## Interrupt Structure

There are 11 interrupt sources. Three are external interrupts and eight are internal. The following, table 2, shows 11 interrupt sources divided into six priority levels. See figure 5.

## Standby Function

The standby function saves the top 32 bytes of RAM with backup power ( $V_{D D}$ ) if the main power ( $V_{C C}$ ) fails. On power up you can check the standby flag (SB) to determine whether recovery was made from standby mode or from a cold start.

Table 2. Interrupt Sources

| Interrupt Request | Interrupt Address | Type of Interrupt | Internal/ External |
| :---: | :---: | :---: | :---: |
| IRQ0 | 4 | $\overline{\text { NMI ( }}$ (Nonmaskable interrupt) | Ext |
| IRQ1 | 8 | INTTO (Coincidence signal from timer 0) | Int |
|  |  | INTT1 (Coincidence signal from timer 1) |  |
| IRQ2 | 16 | INT1 (Maskable interrupt) | Ext |
|  |  | $\overline{\text { INT2 (Maskable interrupt) }}$ |  |
| IRQ3 | 24 | INTEO (Coincidence signal from timer/event counter) | Int |
|  |  | INTE1 (Coincidence signal from timer/event counter) |  |
| IRQ4 | 32 | INTEIN (Falling signal of Cl and TO counter) $\qquad$ | Int/Ext |
| IRQ5 | 40 | INTSR (Serial receive interrupt) | Int |
|  |  | INST (Serial send interrupt) |  |

Figure 4. A/D Converter Block Diagram


## Universal Serial Interface

The serial interface can operate in one of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first, for easy interfacing to certain NEC peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception: search and nonsearch. In the search mode, data is transferred one bit at a time from the serial register to the receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from the serial register to the transmit buffer occurs eight bits at a time. Figure 6 shows the universal serial interface block diagram.

Figure 5. Interrupt Structure Block Diagram


Figure 6. Universal Signal Interface Block Diagram


## Zero-Crossing Detector

The INT1 and INT2 terminals (used common to TI and $\mathrm{PC}_{3}$ ) can detect the zero-crossing point of lowfrequency $A C$ signals. When driven directly, these pins respond as a normal digital input. Figure 7 shows the zero-crossing detection circuitry.

The zero-crossing detection capability allows you to make the $50-60 \mathrm{~Hz}$ power signal the basis for system timing and to control voltage phase sensitive devices.
To use the zero-cross detection mode, an AC signal of approximately $1-3 \mathrm{VAC}$ (peak-to-peak) and a maximum frequency of 1 kHz is coupled through an external capacitor to the INT1 and INT2 pins.

For the INT1 pin, the internal digital state is sensed as a 0 until the rising edge crosses the average DC level, when it becomes a 1 and INT1 interrupt is generated.
For the $\overline{\mathrm{INT} 2} \mathrm{pin}$, the state is sensed as a 1 until the falling edge crosses the average DC level, when it becomes a 0 and $\overline{\mathrm{NT} 2}$ interrupt is generated.

Figure 7. Zero-Crossing Detection Circuit


## Absolute Maximum Ratings

| Power supply voltages, $\mathrm{V}_{\text {CC }}$ | -0.5 V to +7.0 V |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| $\mathrm{AV}_{\text {CC }}$ | -0.5 V to +7.0 V |
| $\mathrm{AV}_{\text {SS }}$ | -0.5 V to +0.5 V |
| Input voltage, $\mathrm{V}_{1}$ | -0.5 V to +7.0 V |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 V to +7.0 V |
| Reference input voltage, $\mathrm{V}_{\text {AREF }}$ | -0.5 V to $\mathrm{V}_{\text {CC }} \mathrm{V}$ |
| Output current low, $\mathrm{IOL}_{\text {L }}$ |  |
| All outputs | 4.0 mA |
| Total, all outputs | 100 mA |
| Output current high, $\mathrm{I}_{\mathrm{OH}}$ |  |
| All outputs | $-0.5 \mathrm{~mA}$ |
| Total, all outputs | -20 mA |
| Operating temperature, $\mathrm{T}_{0 \mathrm{PR}}$ $\mathrm{f}_{\mathrm{XTAL}} \leq 15 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Conditions

| Oscillating Frequency | $\mathbf{T}_{\mathbf{A}}$ | $\mathbf{V}_{\mathbf{C C}}, \mathbf{A} \mathbf{A l C C}_{\mathbf{c C}}$ |
| :--- | :---: | :---: |
| ${ }^{\text {XTAL }} \leq 15 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 10 \%$ |

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Capacitance | $\mathrm{C}_{1}$ |  |  | 10 | pF | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$. |
| Output capacitance | $\mathrm{C}_{0}$ |  |  | 20 | pF | Unmeasured pins returned to 0 V . |
| 1/0 capacitance | $\mathrm{C}_{10}$ |  |  | 20 | pF |  |

Recommended XTAL Oscillation Circuit


83-003282A

## DC Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq$ $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

|  |  | Limits |  |  |  | Test <br> Parameter |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit | Conditions |

## Note:

(1) For XTAL oscillation, see the recommended circuit.

## External Clock Timing

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

| Parameter | Symbol | Limits |  |  | Test <br> Unit Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| X1 input width high | $\mathrm{t}_{\Phi} \mathrm{H}$ | 20 |  | 250 | ns |  |
| X1 input width low | $t_{\text {d }}$ | 20 |  | 250 | ns |  |
| $X 1$ input rise time | $\mathrm{t}_{\mathrm{r}}$ | 0 |  | 20 | ns |  |
| X1 input fall time | $\mathrm{t}_{\mathrm{f}}$ | 0 |  | 20 | ns |  |

## AC Characteristics

## Read/Write Operation

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{DD}} \leqq \mathrm{V}_{C C}$

| Parameter | Symbol | Limits |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| X1 input cycle time | ${ }_{\text {t }}^{\text {cYC }}$ | 66 | 250 | ns |  |
| $\overline{\mathrm{RD}} \downarrow$ to address floating | $t_{\text {AFR }}$ |  | 20 | ns | Load capacitance: $C_{L}=150 \mathrm{pF}$ |
| Data hold after $\overline{\mathrm{R}} \hat{\dagger}$ | $t_{\text {RDH }}$ | 0 |  | ns |  |
| $\overline{\text { WR }}$ \ to data output | twD |  | 100 | ns |  |
| Address setup to ALE | $t_{\text {AL }}$ | 30 |  | ns | ${ }^{\text {XTAL }}=15 \mathrm{MHz}$ |

## Ad

| Address hold after <br> ALE $\downarrow$ | $\mathrm{t}_{\mathrm{LA}}$ | 35 | ns |
| :--- | :--- | :--- | :--- |
| Address to $\overline{\mathrm{RD}} \downarrow$ delay | $\mathrm{t}_{\mathrm{AR}}$ | 100 | ns |

time

| Address to data input | $\mathrm{t}_{\mathrm{AD}}$ | 250 | ns |
| :--- | :--- | :--- | :--- |
| ALE $\downarrow$ to data input | $\mathrm{t}_{\mathrm{LOR}}$ | 135 | ns |
| $\overline{\mathrm{RD}} \downarrow$ to data input | $\mathrm{t}_{\mathrm{RD}}$ | 120 | ns |
| ALE to $\overline{R D} \downarrow$ delay | $\mathrm{t}_{\mathrm{IR}}$ | 15 |  |

time

| ALE to $\overline{\mathrm{WR}} \downarrow$ delay <br> time |
| :--- |
| tw |
| Data setup time to |


| Data setup time to $\overline{W R} \uparrow$ | $t_{\text {DW }}$ | 165 | ns |
| :---: | :---: | :---: | :---: |
| Data hold time after $\overline{W R} \uparrow$ | ${ }^{\text {twoH }}$ | 60 | ns |
| $\overline{\mathrm{WR} \uparrow \text { to } A L E \uparrow \text { delay }}$ time | ${ }^{\text {tw }}$ | 80 | ns |
| $\overline{\text { WR }}$ width low | tww | 215 | ns |
| $\overline{\mathrm{RD}} \uparrow$ to ALE $\uparrow$ delay | $t_{\text {RL }}$ | 80 | nS |

time

| RD width low | $\mathrm{t}_{\mathrm{RR}}$ | 215 |  | ns | $\begin{aligned} & \text { Data read, } \\ & \text { fXTAL }=15 \mathrm{MHz} ; \\ & \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 415 |  | ns | OP code fetch, <br> ${ }^{\mathrm{f} \times \mathrm{TAL}}=15 \mathrm{MHz}$; <br> $C_{L}=150 \mathrm{pF}$ |
| ALE width high | $t_{L L}$ | 90 |  | ns | $\mathrm{f}_{\text {XTAL }}=15 \mathrm{MHz}$ |
| $\overline{\text { Address to } \overline{W R}}$ delay | ${ }^{\text {taw }}$ | 100 |  | ns | $\begin{aligned} & \text { Load capacitance } \\ & =150 \mathrm{pF} \end{aligned}$ |
| ALE $\downarrow$ to data output | t LDW |  | 180 | ns |  |
| $\overline{\text { M1 }}$ setup time to ALE | $\mathrm{t}_{\mathrm{ML}}$ | 30 |  | ns |  |
| M1 hold time after ALE | tLM | 35 |  | ns |  |
| $\overline{10} / \mathrm{M}$ setup time to ALE | ${ }_{\text {til }}$ | 30 |  | ns |  |
| $\overline{10} / M$ hold time after ALE | $t_{L I}$ | 35 |  | ns |  |

## Serial Operation

| Parameter | Symbol | Limits |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{\text { SCK cycle time }}$ | ${ }_{\text {t }}^{\text {CYK }}$ | 800 |  | ns | $\overline{\text { SCK }}$ input (1) |
|  |  | 500 |  | ns | $\overline{\text { SCK }}$ input (2) |
|  |  | 1.6 |  | $\mu \mathrm{s}$ | SCK output |
| $\overline{\overline{S C K}}$ width low | $\mathrm{t}_{\mathrm{KKL}}$ | 335 |  | ns | $\overline{\text { SCK input (1) }}$ |
|  |  | 200 |  | ns | $\overline{\text { SCK }}$ input (2) |
|  |  | 700 |  | ns | $\overline{\text { SCK }}$ output |
| $\overline{\overline{\text { SCK }} \text { width high }}$ | $\mathrm{t}_{\text {KKH }}$ | 335 |  | ns | $\overline{\text { SCK }}$ input (1) |
|  |  | 200 |  | ns | $\overline{\text { SCK input (2) }}$ |
|  |  | 700 |  | ns | $\overline{\text { SCK }}$ output |
| R×D set-up time to SCK $\dagger$ | $t_{\text {RXK }}$ | 80 |  | ns | (1) |
| RxD hold time after SCK $\dagger$ | $t_{\text {KRX }}$ | 80 |  | ns | (1) |
| $\overline{\overline{S C K}} \downarrow$ TxD delay time | tkTX |  | 210 | ns | (1) |

## Note:

(1) $1 \times$ clock rate in asynchronous, synchronous, or I/O interface mode.
(2) $16 x, 64 x$ clock rate in asynchronous mode.

## A/D Converter Characteristics

$\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{A} \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm \mathbf{1 0 \%} ; \mathrm{V}_{\mathbf{S S}}=\mathrm{AV}$ SS $=0 \mathrm{~V}$; $A V_{C C}-0.5 V \leq V_{\text {AREF }} \leq A V_{C C}$

| Parameter | Symbol | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Resolution |  | 8 |  |  | bits |  |
| Absolute accuracy |  |  |  | $\begin{aligned} & 0.8 \% \\ & \pm 1 / 2 \end{aligned}$ | LSB | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-10 \mathrm{to} \\ & +150^{\circ} \mathrm{C}, 66 \mathrm{~ns} \\ & \leq \mathrm{t}_{\mathrm{CYC}} \leq 170 \mathrm{~ns} \end{aligned}$ |
| Conversion time | $t_{\text {conv }}$ | 576 |  |  | ${ }^{\text {cherc }}$ | $\begin{aligned} & 66 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 110 \mathrm{~ns} \end{aligned}$ |
|  |  | 432 |  |  | ${ }^{\text {t }}$ CYC | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 170 \mathrm{~ns} \end{aligned}$ |
| Sampling time | tsamp | 96 |  |  | ${ }^{\text {cherc }}$ | $\begin{aligned} & 66 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 110 \mathrm{~ns} \end{aligned}$ |
|  |  | 72 |  |  | ${ }^{\text {tarc }}$ | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \leq \\ & 170 \mathrm{~ns} \end{aligned}$ |
| Analog input voltage | $V_{\text {IA }}$ | 0 |  | $\mathrm{V}_{\text {AREF }}$ | V |  |
| Analog resistance | $\mathrm{R}_{\text {AN }}$ |  | 1000 |  | $\mathrm{M} \Omega$ |  |
| Analog reference current | I AREF | 0.2 | 0.5 | 1.5 | mA |  |

## Zero-Cross Characteristics

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Zero-cross detection input | $\mathrm{V}_{\mathrm{ZX}}$ | 1 | 1.8 | VACP-P | AC coupled |
| Zero-cross accuracy | AZX |  | $\pm 135$ | mV | 60 Hz sine wave |
| Zero-cross detection input frequency | $\mathrm{f}_{\mathrm{ZX}}$ | 0.05 | 1 | kHz |  |

## Bus Timing Depending on tcyc

| Symbol | Calculating Expression | Min/Max |
| :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AL}}$ | 2T-100 | Min |
| tLA | T-30 | Min |
| $\mathrm{taR}_{\text {AR }}$ | 3T-100 | Min |
| $t_{\text {AD }}$ | 7T-220 | Max |
| tion | 5T-200 | Max |
| trD | 4T-150 | Max |
| th | T-50 | Min |
| $\mathrm{t}_{\mathrm{trL}}$ | $2 \mathrm{~T}-50$ | Min |
| $\mathrm{t}_{\mathrm{RR}}$ | 4 T - 50 (Data Read) | Min |
|  | $7 \mathrm{~T}-50$ (Opcode Fetch) |  |
| tiL | 2T-40 | Min |
| ${ }^{\text {tML }}$ | 2T-100 | Min |
| LTM | T-30 | Min |
| ${ }_{\text {ILL }}$ | 2T-100 | Min |
| t | T-30 | Min |
| $\mathrm{t}_{\text {AW }}$ | 3T-100 | Min |
| tLow | T+110 | Max |
| tw | T-50 | Min |
| $\mathrm{t}_{\mathrm{DW}}$ | 4T-100 | Min |
| ${ }^{\text {twoH }}$ | $2 T-70$ | Min |
| twL | $2 T-50$ | Min |
| ${ }^{\text {tww }}$ | $4 \mathrm{~T}-50$ | Min |
| $\mathrm{t}_{\text {che }}$ | 12 T (SCK input)(1) | Min |
|  | $24 T$ (SCK output) |  |
| $\mathrm{t}_{\text {KKL }}$ | $5 \mathrm{~T}+5$ ( $\overline{\text { SCK }}$ input)(1) | Min |
|  | $12 \mathrm{~T}-100$ (SCK output) |  |
| $\mathrm{t}_{\text {KKH }}$ | $5 \mathrm{~T}+5$ ( $\overline{\text { SCK }}$ input)(1) | Min |
|  | 12T-100 (SCK output) |  |

## Note:

(1) $1 \times$ clock rate in asynchronous, synchronous, or I/O interface mode.
(2) $T=t_{C Y C}=1 / f_{X T A L}$.
(3) The items not included in this list are independent of oscillator frequency ( ${ }^{\prime} \times T A L$ ).
$\mu$ PD $7810 \mathrm{H} / 11 \mathrm{H}$

## Other Operations

$T_{A}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leqq$ $\mathrm{V}_{\mathrm{DD}} \leqq \mathrm{V}_{\mathrm{CC}}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| TI width high, low | $\mathrm{t}_{\text {TIH, }} \mathrm{t}_{\text {TIL }}$ | 6 |  | $\mathrm{t}_{\text {CYC }}$ |  |
|  | ${ }^{\mathrm{t}_{\mathrm{Cl1H}}, \mathrm{t}_{\text {Cl1L }}}$ | 6 |  | ${ }_{\text {t }}^{\text {cre }}$ | Event count mode |
| Cl width high, low | $\mathrm{t}_{\mathrm{Cl2H}}, \mathrm{t}_{\mathrm{Cl2L}}$ | 48 |  | ${ }_{\text {t }}^{\text {CYC }}$ | Pulse width measurement mode |


| $\overline{\text { NMI }}$ width high, low | $\mathrm{t}_{\text {NIH }}, \mathrm{t}_{\text {NIL }}$ | 36 | $\mathrm{t}_{\mathrm{CYC}}$ |
| :--- | :--- | :--- | :--- |
| INT1 width high, low | $\mathrm{t}_{\text {IIH }}, \mathrm{t}_{11 \mathrm{~L}}$ | 36 | $\mathrm{t}_{\mathrm{CYC}}$ |
| $\overline{\text { INT2 }}$ width high, low | $\mathrm{t}_{\text {I2H, }}, \mathrm{t}_{\mathrm{ILL}}$ | 36 | $\mathrm{t}_{\mathrm{CYC}}$ |
| $\overline{\text { RESET }}$ width high, | $\mathrm{t}_{\text {RSH }}, \mathrm{t}_{\text {RSL }}$ | 60 | $\mathrm{t}_{\mathrm{CYC}}$ |

## Timing Waveforms

Read Operation


## Timing Waveforms (cont)

## Write Operation



## Serial Operation



## Timing Waveforms (cont)

Timer Input Timing


Timer/Event Counter Input Timing:
Event Counter Mode
c


Timer/Event Counter Input Timing: Pulse Width Measurement Mode


## Interrupt Input Timing


$\overline{\text { RESET }}$ Input Timing


External Clock Timing


AC Timing Test Points

$$
2.4 \mathrm{~V} \underbrace{2.0 \mathrm{~V}, ~ \text { Test Points }}_{83.003283 \mathrm{~A}}
$$

## Instruction Set

## Operand Format/Description

| Format | Description |
| :---: | :---: |
| $r$ | V, A, B, C, D, E, H, L |
| 1 | EAH, EAL, B, C, D, E, H, L |
| r2 | A, B, C |
| Sr | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC, <br> MF, TxB, $\mathrm{TM}_{0}, \mathrm{TM}_{1}$ |
| sr1 | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RXB, CRO, CR1, CR2, CR3 |
| sr2 | PA, PB, PC, PD, PF, MKH, ANM, MKL, SMH, EOM, TMM |
| sr3 | ETM $_{0}$, ETM $_{1}$ |
| sr4 | ECNT, ECPT |
| rp | SP, B, D, H |
| rp1 | V, B, D, H, EA |
| rp2 | SP, B, D, H, EA |
| rp3 | B, D, H |
| rpa | $\mathrm{B}, \mathrm{D}, \mathrm{H}, \mathrm{D}+, \mathrm{H}+, \mathrm{D}-, \mathrm{H}-$ |
| rpa1 | B, D, H |
| rpa2 | $\begin{aligned} & B, D, H, D+, H+, D-, H-, D+\text { byte, } H+A, H+B, \\ & H+E A, H+\text { byte } \end{aligned}$ |
| rpa3 | $\begin{aligned} & \mathrm{D}, \mathrm{H}, \mathrm{D}++, \mathrm{H}++, \mathrm{D}+\text { byte, } \mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \mathrm{H}+\mathrm{EA}, \\ & \mathrm{H}+\text { byte } \end{aligned}$ |
| wa | 8-Bit immediate data |
| word | 16-Bit immediate data |
| byte | 8-Bit immediate data |
| bit | 3 -Bit immediate data |
| f | CY, HC, Z |
| irf | FNMI, FT0, FT1, F1, F2, FE0, FE1, FEIN, FAD, FSR, FST, ER, $0 \mathrm{~V}, \mathrm{AN}_{4}, \mathrm{AN}_{5}, \mathrm{AN}_{6}, \mathrm{AN}_{7}, \mathrm{SB}$ |

## Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| $\leftarrow$ | Transfer direction, result |
| $\Lambda$ | Logical product (logical AND) |
| $V$ | Logical sum (logical OR) |
| $\forall$ | Exclusive 0R |
| - | Complement |
| $\bullet$ | Concatenation |

## Remarks

| 1. sr-sr4 (special register) |  |
| :---: | :---: |
| $\mathrm{PA}=$ Port A | ECNT $=$ Timer/Event |
| $\mathrm{PB}=$ Port B | Counter Upcounter |
| $\mathrm{PC}=$ Port C | ECPT $=$ Timer/Event |
| PD = Port D | Counter Capture |
| PF $=$ Port F |  |
| MA $=$ Mode A | ETMM $=$ Timer/Event |
| $\mathrm{MB}=$ Mode B | Counter Mode |
| MC = Mode C | EOM $=$ Timer/Event |
| MCC = Mode Control C | Counter Output Mode |
| MF = Mode F |  |
|  | TxB $=$ TX Buffer |
| MM = Memory Mapping | $\mathrm{RxB}=\mathrm{RX}$ Buffer |
| TM ${ }_{0}=$ Timer Register 0 | SMH = Serial Mode High |
| TM ${ }_{1}=$ Timer Register 1 | SML $=$ Serial Mode Low |
| TMM $=$ Timer Mode | MKH = Mask High |
| $\mathrm{ETM}_{0}=$ Timer/Event | MKL = Mask Low |
| Counter Register 0 | ANM $=$ A/D Channel Mode |
| ETM $_{1}=$ Timer/Event Counter Register 1 | $\mathrm{CR}_{0}=\mathrm{A} / \mathrm{D}$ Conversion Result 0-3 to $\mathrm{CR}_{3}$ |
| 2. rp-rp3 (register pair) |  |
| SP = Stack Pointer | $\mathrm{H}=\mathrm{HL}$ |
| $B=B C$ | $V=V A$ |
| $D=D E$ | $E A=$ Extended Accumulator |
| 3. rpa-rpa3 (rp addressing) |  |
| $B=(B C)$ | $\mathrm{D}++=$ ( DE ) ++ |
| $\mathrm{D}=$ ( DE ) | $\mathrm{H}++=(\mathrm{HL})++$ |
| $\mathrm{H}=(\mathrm{HL})$ | $\mathrm{D}+$ byte $=(\mathrm{DE})+$ byte |
| $\mathrm{D}+=$ (DE) + | $H+A=(H L)+(A)$ |
| $\mathrm{H}-=(\mathrm{HL})+$ | $H+B=(H L)+(B)$ |
| D-= (DE) - | $H+E A=(H L)+(E A)$ |
| $\underline{H-=}(\mathrm{HL})-$ | $\mathrm{H}+$ byte $=(\mathrm{HL})+$ byte |
| 4. f (fiag) |  |
| CY = Carry $\quad \mathrm{HC}=\mathrm{H}$ | If Carry $\quad$ = Zero |
| 5. irf (interrupt flag) |  |
| NMI $=$ NMI* ${ }^{\text {Input }}$ | $\begin{aligned} & \text { FEIN = INTFEIN } \\ & \text { FAD }=\text { INTFAD } \end{aligned}$ |
| FT0 $=$ INTFT0 | FSR $=$ INTFSR |
| FT1 $=$ INTFT1 | FST $=$ INTFST |
| $\mathrm{F} 1=$ INTF1 | ER = Error |
| F2 $=$ INTF2 | OV = Overflow |
| FE0 $=$ INTFE0 | $\mathrm{AN}_{4}$ to $\mathrm{AN}_{7}=$ Analog Input 4-7 |
| $\underline{\mathrm{FE}}$ = INTFE1 | SB = Standby |




| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State[1] | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | $\frac{B 1}{B 3}$ |  |  |  | 2 | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \text { B2 } \\ & \hline \text { B4 } \\ & \hline \end{aligned}$ | 3 | 2 | 1 | 0 |  |  |  |
| 8-Bit Arithmetic [Register] (cont] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDNC | A, r | (A) $\leftarrow(\mathrm{A})+(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{R}_{2}$ |  | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
|  | $r, A$ | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No carry |
| SUB | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r})-(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SBB | A,r | (A) $-(\mathrm{A})-(\mathrm{r})-(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{A})-(\mathrm{CY})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| SUBNB | A, r | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
| ANA | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ |  | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | $\mathrm{r}, \mathrm{A}$ | $(\mathrm{r}) \leftarrow(\mathrm{r}) \wedge(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| ORA | A,r | (A) $\leftarrow(\mathrm{A}) \vee(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \vee(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| XRA | A,r | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
|  | r,A | $(\mathrm{r}) \leftarrow(\mathrm{r}) \vee(\mathrm{A})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 |  |
| GTA | A,r | (A) $-(\mathrm{r})-1$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
|  | $r, A$ | (r) - (A) -1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 8 | 2 | No borrow |
| LTA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  | $\mathrm{R}_{1}$ |  | 8 | 2 | Borrow |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | Borrow |
| NEA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |  |  | 8 | 2 | No zero |
|  | r,A | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  | 8 | 2 | No zero |
| EQA | A,r | (A) - (r) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | Zero |
|  | $r, A$ | (r) - (A) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | Zero |
| ONA | A,r | (A) $\wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{R}_{2}$ |  |  | 8 | 2 | No zero |
| OFFA | A, I | ( A$) \wedge(\mathrm{r})$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{R}_{2}$ |  | $\mathrm{R}_{0}$ | 8 | 2 | Zero |
| 8-Bit Arithmetic (Memory) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDX | rpa | (A) $\leftarrow(\mathrm{A})+($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  | $\mathrm{A}_{1}$ |  | 11 | 2 |  |
| ADCX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})+(($ rpa $))+(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  | $\mathrm{A}_{1}$ |  | 11 | 2 |  |
| ADDNCX | rpa | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | $\mathrm{A}_{1}$ |  | 11 | 2 | No carry |
| SUBX | rpa. | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  | $\mathrm{A}_{1}$ |  | 11 | 2 |  |
| SBBX | rpa | (A) $\leftarrow(\mathrm{A})-((\mathrm{rpa}))-(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |  | $\mathrm{A}_{1}$ |  | 11 | 2 |  |
| SUBNBX | rpa | (A) $\leftarrow(\mathrm{A})-(($ rpa $))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{A}_{2}$ |  |  | 11 | 2 | No borrow |
| ANAX | rpa | $($ A $) \leftarrow(\mathrm{A}) \wedge($ (rpa) $)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{A}_{2}$ |  |  | 11 | 2 |  |
| ORAX | rpa | $(\mathrm{A})-(\mathrm{A}) \vee($ (rpa $))$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ | 11 | 2 |  |



|  | Operand Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1] | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic |  | 7 | 6 | 5 |  |  | 2 | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \hline \text { B2 } \\ & \hline \text { B4 } \\ & 4 \\ & \hline \end{aligned}$ | 3 | 2 | 1 | 0 |  |  |  |
| Immediate Data (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SUINB | *A, byte (A) $\leftarrow$ (A) - byte | 0 | 0 | 1 |  | 10 | 1 | 1 | 0 |  |  |  | Da |  |  |  |  | 7 | 2 | No borrow |
|  | r, byte $\quad(\mathrm{r}) \leftarrow(\mathrm{r})$ - byte | 0 | 1 | 1 |  | $\begin{array}{r} 1.0 \\ \text { Data } \end{array}$ | 1 |  | 0 | 0 | 0 | 1 | 1. |  |  |  |  | 11 | 3 | No borrow |
|  | sr2,byte (sr2) $\leftarrow(\mathrm{sr} 2)-$ byte | 0 | 1 | 1 |  | $\begin{array}{r} \hline 0 \quad 0 \\ \hline \text { Data } \end{array}$ |  |  | 0 | $\mathrm{S}_{3}$ | 0 | 1 | 1 | 0 | $\mathrm{S}_{2}$ |  |  | 20 | 3 | No borrow |
| ANI | *A, byte (A) $\leftarrow(\mathrm{A}) \wedge$ byte | 0 | 0 | 0 |  | 00 | 1 | 1 | 1 |  |  |  | Da |  |  |  |  | 7 | 2 |  |
|  | r,byte (r) $\leftarrow(\mathrm{r}) \wedge$ byte | 0 | 1 | 1 |  | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ |  | 11 | 3 |  |
|  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2, byte $\quad(\mathrm{sr} 2) \leftarrow(\mathrm{sr} 2) \wedge$ byte | 0 | 1 | 1 |  | $\begin{array}{rr} 0 \quad 0 \\ \hline & 0 \text { Data } \end{array}$ | 1 |  | 0 | $\mathrm{S}_{3}$ | 0 | 0 | 0 | 1 | $\mathrm{S}_{2}$ |  | $\mathrm{S}_{0}$ | 20 | 3 |  |
| ORI | *A, byte (A) $\leftarrow$ (A) V byte | 0 | 0 | 0 |  | 10 | 1 | 1 | 1 |  |  |  | Da |  |  |  |  | 7 | 2 |  |
|  | r,byte (r) $\leftarrow(\mathrm{r}) \vee$ byte | 0 | 1 | 1 |  | $\begin{array}{r} \hline 10 \\ \hline \text { Data } \end{array}$ |  |  | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{R}_{2}$ |  |  | 11 | 3 |  |
|  | sr2, byte (sr2) $\leftarrow($ sr2) V byte | 0 | 1 | 1 |  | $\begin{array}{r} \hline 0 \quad 0 \\ \hline \text { Data } \end{array}$ |  |  | 0 | $\mathrm{S}_{3}$ | 0 | 0 | 1 | 1 | $\mathrm{S}_{2}$ |  | $\mathrm{S}_{0}$ | 20 | 3 |  |
| XRI | *A, byte (A) $\leftarrow$ ( A$) \mathrm{V}$ byte | 0 | 0 | 0 |  | 10 | 1 | 1 | 0 |  |  |  | Da |  |  |  |  | 7 | 2 |  |
|  | r,byte (r) $\leftarrow(\mathrm{r}) \vee$ byte | 0 | 1 | 1 |  | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{R}_{2}$ | $\mathrm{R}_{1}$ |  | 11 | 3 |  |
|  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2, byte (sr2) $\leftarrow$ (sr2) V byte | 0 | 1 | 1 |  | $\begin{array}{rr} \hline 0 \quad 0 \\ \hline \text { Data } \end{array}$ |  |  | 0 | $\mathrm{S}_{3}$ | 0 | 0 | 1 | 0 | $\mathrm{S}_{2}$ |  |  | 20 | 3 |  |
| GTI | *A, byte (A) - byte - 1 | 0 | 0 | 1 |  | 00 | 1 | 1 | 1 |  |  |  | Da |  |  |  |  | 7 | 2 | No borrow |
|  | r,byte (r) - byte-1. | 0 | 1 | 1 |  | 10 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  |  | $\mathrm{R}_{0}$ | 11 | 3 | No borrow |
|  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | sr2,byte (sr2) - byte - 1 \ | 0 | 1 | 1 |  | $\begin{array}{rr} 0 \quad 0 \\ \hline \text { Data } \end{array}$ | 1 |  | 0 | $\mathrm{S}_{3}$ | 0 | 1 | 0 | 1 | $\mathrm{S}_{2}$ |  | $\mathrm{S}_{0}$ | 14 | 3 | No borrow |
| LTI | *A, byte (A)-byte | 0 | 0 | 1 |  | 10 | 1 | 1 | 1 |  |  |  | Da |  |  |  |  | 7 | 2 | Borrow |
|  | r,byte (r) - byte | 0 | 1 | 1 |  | $\begin{aligned} 10 \\ \hline \text { Data } \end{aligned}$ |  |  | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{R}_{2}$ |  |  | 11 | 3 | Borrow |
|  | sr2,byte (sr2) - byte | 0 | 1 | 1 |  | $\begin{aligned} \hline 0 \quad 0 \\ \hline \text { Data } \end{aligned}$ |  |  | 0 | $\mathrm{S}_{3}$ | 0 | 1 | 1 | 1 |  |  |  | 14 | 3 | Borrow |
| NEI | *A, byte (A) - byte | 0 | 1 | 1 |  | 00 | 1 | 1 | 1 |  |  |  | Da |  |  |  |  | 7 | 2 | No zero |
|  | r,byte (r) - byte | 0 | 1 | 1 |  | $\begin{array}{r} \hline 10 \\ \hline \text { Data } \end{array}$ | 1 |  | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{R}_{2}$ |  | $\mathrm{R}_{0}$ | 11 | 3 | No zero |



Instruction Set (cont)

| Mnemonic Operand <br> Working Register [cont] |  |  | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State(1) | Bytes | $\underset{\text { Skip }}{\text { Condition }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 |  |  | $\begin{array}{r} 81 \\ \hline 83 \\ 4 \quad 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | $\begin{aligned} & \frac{B 2}{B 4} \\ & 4 \\ & \hline \end{aligned}$ |  | 2 | 1 | 0 |  |  |  |
|  |  | Working Register (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORAW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{V}(\mathrm{V}) \bullet(\mathrm{wa}))$ | 0 | 1 |  | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XRAW | wa | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{V}) \bullet(\mathrm{wa})$ ) | 0 | 1 |  | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 |  |
|  |  |  |  |  |  |  | 0 ffset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTAW | wa | (A) $-(\mathrm{V}) \cdot(\mathrm{wa}))-1$ | 0 | 1 |  | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No borrow |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTAW | wa | (A) - ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 |  | 1 | 10 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 14 | 3 | Borrow |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEAW | wa | (A) - ( $(\mathrm{V}) \cdot(\mathrm{wa})$ ) | 0 | 1 |  | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQAW | wa | (A) - ( (V) $\bullet(\mathrm{wa})$ ) | 0 | 1 |  | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONAW | wa | (A) $\wedge($ (V) $\cdot($ wa $)$ ) | 0 | 1. |  | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 14 | 3 | No zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFAW | wa | (A) $\wedge($ (V) $\bullet(\mathrm{wa}))$ | 0 | 1 |  | 1 | 10 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 14 | 3 | Zero |
|  |  |  |  |  |  |  | Offset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANIW | *wa,byte | $((\mathrm{V}) \bullet($ wa $)) \leftarrow((\mathrm{V}) \bullet($ wa $)) \wedge$ byte | 0 | 0 |  | 0 | 00 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORIW | *wa,byte | $((\mathrm{V}) \bullet(\mathrm{wa})) \leftarrow((\mathrm{V}) \bullet(\mathrm{wa})) \mathrm{V}$ byte | 0 | 0 |  | 0 | 10 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 19 | 3 |  |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GTIW | *wa,byte | ((V) $\bullet$ (wa)) - byte - 1 | 0 | 0 |  | 1 |  | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | No borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LTIW | *wa, byte | ( (V) $($ (wa)) - byte | 0 | 0 |  |  |  | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | Borrow |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NEIW | *wa, byte | ((V)•(wa)) - byte | 0 | 1 |  | 1 |  | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EQIW | *wa, byte | ((V)॰(wa)) - byte | 0 | 1 |  | 1 | 10 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ONIW | *wa,byte | $($ (V)•(wa)) $\wedge$ byte | 0 | 1 |  | 0 | $0 \quad 0$ | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | No zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFIW | *wa, byte | $($ (V) $($ wa) ) $\wedge$ byte | 0 | 1 |  | 0 | 10 | 1 | 0 | 1 |  |  |  | Offs |  |  |  |  | 13 | 3 | Zero |
|  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State[1] | Bytes | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | $\begin{array}{r} \hline 81 \\ \hline 83 \\ \hline 3 \end{array}$ | 2 | 1 | 0 | 7 | 6 | 5 | 82 48 4 | 3 | 2 | 1 | 0 |  |  |  |
| 16-Bit Arithmetic |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EADD | EA,r2 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+(\mathrm{r} 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DADD | EA,rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})+(\mathrm{r} 33)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DADC | EA,rp3 | $(E A) \leftarrow(E A)+(\mathrm{r} 3)+(\mathrm{CY})$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DADDNC | EA,rp3 | $(E A) \leftarrow(E A)+(r 03)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | No carry |
| ESUB | EA,r2 | $(\mathrm{EA}) \leftarrow(\mathrm{EA})-(\mathrm{r} 2)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  | $\mathrm{R}_{0}$ | 11 | 2 |  |
| DSUB | EA,rp3 | $(E A) \leftarrow(E A)-(\mathrm{p} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSBB | EA,rp3 | $(E A) \leftarrow(E A)-(r p 3)-(C Y)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DSUBNB | EA,rp3 | $(E A) \leftarrow(E A)-(\mathrm{r} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No borrow |
| DAN | EA,rp3 | $(\mathrm{EA}) \leftarrow(\mathrm{EA}) \wedge(\mathrm{r} 33)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $P_{0}$ | 11 | 2 |  |
| DOR | EA,rp3 | $(E A) \leftarrow(E A) V(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DXR | EA,rp3 | $(E A) \leftarrow(E A) V(r p 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 |  |
| DGT | EA,rp3 | (EA) $-(\mathrm{r} 3$ ) -1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $P_{0}$ | 11 | 2 | No borrow |
| DLT | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | Borrow |
| DNE | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | 11 | 2 | No zero |
| DEQ | EA,rp3 | (EA) - (rp3) | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | $P_{0}$ | 11 | 2 | Zero |
| DON | EA,rp3 | (EA) $\wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  | $P_{0}$ | 11 | 2 | No zero |
| DOFF | EA,rp3 | (EA) $\wedge(\mathrm{rp} 3)$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  | $\mathrm{P}_{0}$ | 11 | 2 | Zero |
| Multiply/Divide |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MUL | r2 | $(\mathrm{EA}) \leftarrow(\mathrm{A}) \times(\mathrm{r} 2)$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  | R0 | 32 | 2 |  |
| DIV | r2 | $(E A) \leftarrow(\mathrm{EA})+(\mathrm{r} 2),(\mathrm{r} 2) \leftarrow$ Remainder | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 59 | 2 |  |
| Increment/Decrement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INR | 12 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)+1$ | 0 | 1 | 0 | 0 | 0 | 0 |  | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Carry |
| INRW | *wa | $($ (V) $\bullet($ wa) $) \leftarrow((\mathrm{V}) \bullet(\mathrm{wa}))+1$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  | Offs |  |  |  |  | 16 | 2 | Carry |
| INX | rp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})+1$ | 0 | 0 | $P_{1}$ | $P_{0}$ | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(E A) \leftarrow(E A)+1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| DCR | r2 | $(\mathrm{r} 2) \leftarrow(\mathrm{r} 2)-1$ | 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ |  |  |  |  |  |  |  |  | 4 | 1 | Borrow |
| DCRW | *wa | $($ (V) $\bullet(\mathrm{wa})) \leftarrow((\mathrm{V}) \bullet(\mathrm{wa}))-1$ | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  | 0 ff |  |  |  |  | 16 | 2 | Borrow |
| DCX | rp | $(\mathrm{rp}) \leftarrow(\mathrm{rp})-1$ | 0 | 0 | $P_{1}$ | $\mathrm{P}_{0}$ | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
|  | EA | $(E A) \leftarrow(E A)-1$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 7 | 1 |  |
| Others |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DAA |  | Decimal Adjust Accumulator | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| STC |  | (CY) $\leftarrow 1$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 8 | 2 |  |
| CLC |  | (CY) $\leftarrow 0$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 8 | 2 |  |



| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | State[1] | Bytes | $\begin{gathered} \text { Skip } \\ \text { Condition } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 |  | ${ }_{4}^{\text {B }}$ | 1 3 | 2 | 1 | 0 | 7 | 6 | 5 | ${ }^{\text {B2 }}$ | 3 | 2 | 1 | 0 |  |  |  |
| Call [cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALT | word | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow((\mathrm{PC})+1) \mathrm{H}, \\ & ((\mathrm{SP})-2)-((\mathrm{PC})+1) \mathrm{l}) \\ & (\mathrm{PC}) \leftarrow(128+2 \mathrm{ta}),(\mathrm{PC}) \\ & (129+2 \mathrm{ta}),(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \\ & \hline \end{aligned}$ | 1 | 0 | 0 | < | - |  | ta |  | $\rightarrow$ |  |  |  |  |  |  |  |  | 16 | 1 |  |
| SOFTI |  | $\begin{aligned} & ((\mathrm{SP})-1) \leftarrow(\mathrm{PSW}),((\mathrm{SP})-2) \leftarrow \\ & ((\mathrm{PC})+1)_{H},((\mathrm{SP})-3) \leftarrow((\mathrm{PC})+1)_{\mathrm{L}}, \\ & (\mathrm{PC}) \leftarrow 0060 \mathrm{H},(\mathrm{SP}) \leftarrow(\mathrm{SP})-3 \end{aligned}$ | 0 | 1 | 1 |  |  | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 16 | 1 |  |
| Return |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RET |  | $\begin{aligned} & \left(P C_{L}\right) \leftarrow((S P)),\left(P_{H}\right) \leftarrow((S P)+1) \\ & (S P) \leftarrow(S P)+2 \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 10 | 1 |  |
| RETS |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC} \mathrm{C}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+2,(\mathrm{PC}) \leftarrow(\mathrm{PC})+n \end{aligned}$ | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  | 10 | 1 | Unconditional Skip |
| RETI |  | $\begin{aligned} & \left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow((\mathrm{SP})),\left(\mathrm{PC} \mathrm{C}_{\mathrm{H}}\right) \leftarrow((\mathrm{SP})+1) \\ & (\mathrm{PSW}) \leftarrow((\mathrm{SP})+2),(\mathrm{SP}) \leftarrow(\mathrm{SP})+3 \end{aligned}$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 13 | 1 |  |
| Skip |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit |  | bit, wa | 0 | 1 | 0 | 1 | 1 | $B_{2}$ | 2 | 1 | $\mathrm{B}_{0}$ |  |  |  |  | Off |  |  |  | 10 | 2 | Bit Test |
| CPU Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SK | 1 | Skip if $\mathrm{f}=1$ | 0 | 1 | 0 |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ | 8 | 2 | $\mathrm{f}=1$ |
| SKN | $\dagger$ | Skip if $\mathrm{f}=0$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ | 8 | 2 | $t=0$ |
| SKIT | irf | Skip if iff $=1$, then reset iff | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 14 | $I_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | 8 | 2 | irf $=1$ |
| SKNIT | irf | $\begin{aligned} & \text { Skip if irf }=0 \\ & \text { Reset irf if iff }=1 \end{aligned}$ | 0 | 1 | 0 |  | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 14 | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | 10 | 8 | 2 | iff $=0$ |
| NOP |  | No operation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| El |  | Enable interrupt | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| DI |  | Disable interrupt | 1 | 0 | 1 | 1 |  | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  | 4 | 1 |  |
| HLT |  | Halt | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 11 | 2 |  |
| Notes: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (1) In the 1-by 2-b 3-by | se of ski e instruc instruc e instruc | condition, the idle states are as follo tion: 4 states 2-byte instru ion: 8 states 3-byte instru tion: 11 states 4-byte instru | $\begin{aligned} & (\text { wit } \\ & (\text { wit } \end{aligned}$ | th * | ):7 | stat | $\begin{aligned} & \text { tes } \\ & \text { ates } \end{aligned}$ |  |  |  | (2) (3) (4) | (D | ta) <br> side <br> D <br> ta): | rpa2 | $=D$ $=D$ | + | byte | H ces B, H | by | $\begin{aligned} & \text { s case } \mathrm{H} \\ & \mathrm{H}+\mathrm{byt} \end{aligned}$ |  |  |

## Description

The NEC $\mu$ PD78PG11 is a prototyping device used to emulate the masked-ROM $\mu$ PD7811. The user can insert a standard EPROM (2732A or 2764) into the terminals on top of the $\mu$ PD78PG11. The program will be executed from the EPROM just as it would be executed from the masked-ROM on the $\mu$ PD7811.

## Features

$\square$ NMOS silicon gate technology requiring +5 V power supply
$\square$ Complete single-chip microcomputer

- 16-bit ALU
- 4K-EPROM (via piggyback socket)
- 256-byte RAM
- 44 I/O linesTwo zero-cross detect inputsTwo 8-bit timersMultifunction 16-bit timer/event counterExpansion capabilities
- 8085A bus-compatible
- 60K-byte external memory address range8-channel, 8-bit A/D converter
- Autoscan mode
- Channel select modeFull duplex USART
- Synchronous and asynchronous
- 153 instruction set
- 16-bit arithmetic, multiply, and divide$1 \mu \mathrm{~S}$ instruction cycle time ( 12 MHz operation)Prioritized interrupt structure
- 2 external
- 9 internal

Standby function
$\square$ On-chip clock generator

## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD78PG11E | 64 -pin ceramic piggyback QUIP | 12 MHz |

## Pin Configuration



Terminal Identification (Note 1)

| Pin |  | Function |
| :---: | :---: | :---: |
| No. | Symbol |  |
| 1 | $V_{\text {cc }}$ | Provides $\mathrm{V}_{\text {PP }}$ pin of ${ }_{\mu} \mathrm{PD} 2764$ with 5 V . |
| 2 | $v_{S S}$ | Maintains OV on $\mathrm{A}_{12}$ address pin of $\mu \mathrm{PD} 2764$ forcing all instruction fetches from lower 4 K of EPROM. |
| $\begin{gathered} 3-10,21 \\ 23-25 \end{gathered}$ | $A_{0}-A_{11}$ | Address Bus. Outputs lower order 12 bits of the program counter which will be used as an EPROM address signal. |
| $\begin{aligned} & 11-13 \\ & 15-19 \end{aligned}$ | $\mathrm{D}_{0}-\mathrm{O}_{7}$ | Data Bus. Inputs data read from EPROM. |
| 14 | $V_{\text {SS }}$ | Connects to the GND terminal of EPROM. |
| 20 | $\overline{C E}$ | Chip Enable. Outputs an EPROM chip enable signal. |
| 22 | $V_{S S}$ | Ties EPROM $\overline{0 E}$ signal to $\mathrm{V}_{\text {SS }}$. |
| 26 | $V_{\text {cc }}$ | Provides $\mu$ PD2732A with +5 V VCC power supply. |
| 27 | $V_{\text {cc }}$ | Maintains +5 V on $\overline{\mathrm{PGM}}$ pin of $\mu \mathrm{PD} 2764$. |
| 28 | $V_{\text {cC }}$ | Provides $\mu$ PD2764 with $+5 \mathrm{~V} \mathrm{~V}_{\text {CC }}$ power supply. |

Note:
(1) Connections from $\mu$ PD78PG11 to EPROM.

## Pin Identification

| Pin |  | Function |
| :---: | :---: | :---: |
| No. | Symbol |  |
| 1-8 | $P A_{0}-P A_{7}$ | Port A: (Three-state input/output) 8-bit programmable I/O port. Each line independently programmable as an input or output. Reset places all lines of Port $A$ in input mode. |
| 9-16 | $\mathrm{PB}_{0}-\mathrm{PB}_{7}$ | Port B: (Three-state input/output) 8 -bit programmable I/O port. Each line independently programmable as an input or output. Reset places all lines of Port B in input mode. |
| 17-24 | $\mathrm{PC}_{0}-\mathrm{PC}_{7}$ | Port C: '(Three-state input/output) 8-bit programmable I/O port. Each line independently programmable as an input or output. Alternatively. Port C may be used as control lines for USART and timer. Reset puts Port C in port mode and all lines in input mode. |
| 17 | $\mathrm{PC}_{0}$ | Transmit Data (T $\times$ D): Serial data output terminal. |
| 18 | $\mathrm{PC}_{1}$ | Receive Data ( $\mathrm{R} \times \mathrm{D}$ ): Serial data input terminat. |
| 19 | $\mathrm{PC}_{2}$ | Serial Clock ( $\overline{\mathrm{SCK}}$ ): Serial clock input/output terminal. When internal clock is used, the output can be selected: when an external clock is used, the input can be selected. |
| 20 | $\mathrm{PC}_{3}$ | Timer Input (TII)/interrupt request input (INT2): Timer clock input terminal; can also be used as falling edge, maskable-interrupt input terminal and AC input zero-cross detection terminal. |
| 21 | $\mathrm{PC}_{4}$ | Timer Output (TO): This output signal is a square wave whose frequency is determined by the timer/counter. |
| 22 | $\mathrm{PC}_{5}$ | Counter Input (CI): External pulse input terminal to the timer/event counter. |
| 23, 24 | $\mathrm{PC}_{6,} \mathrm{PC}_{7}$ | Counter Outputs $0,1\left(\mathrm{CO}_{0}-\mathrm{CO}_{1}\right)$ : Programmable rectangular wave output terminal based on timer/event counter. |
| 25 | $\overline{\text { NMI }}$ | Falling-edge, nonmaskable interrupt (产I) input. |
| 26 | INT1 | A rising-edge, maskable interrupt input. Alternatively, can be used for a zero-cross detection AC input. |
| 27 | MODE1 | Used as input in conjunction with MODEO to select appropriate memory expansion mode. Also outputs M1 signal during each opcode fetch. |
| 28 | $\overline{\text { RESET }}$ | (Input, active low), $\overline{\text { RESET }}$ initializes the $\mu$ PD78PG11. |
| 29 | MODEO | Used as input in conjunction with MODE1 to select appropriate memory expansion mode. Also used to output $10 / \mathrm{M}$. |
| 30-31 | $x_{2} x_{1}$ (crystal) | A crystal connection terminal for system clock osciliation. When an external clock is supplied $X_{1}$ is the input. |
| 32 | $V_{\text {SS }}$ | Power supply ground potential. |
| 33 | $\mathrm{AV}_{\text {SS }}$ | A/D converter power supply ground potential. Sets conversion range lower limit. |


|  | Pin | Function |
| :--- | :--- | :--- |

Notes: 1 clock cycle $=1 \mathrm{CL}=3 / f$.
1 machine cycle $=3$ or 4 clock cycles.
1 instruction cycle $=1$ to 19 machine cycles.
f: System clock frequency ( MHz ).

## Block Diagram



## Absolute Maximum Ratings <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power Supply Voltage $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DP}} \mathrm{AV}_{\mathrm{CC}}$ | -0.5 V to + 7.0V |
| :---: | :---: |
| Input Voltage, $\mathrm{V}_{1}$ | -0.5V to + 7.0V |
| Output Voltage, $\mathrm{V}_{0}$ | -0.5V to + 7.0V |
| Reference Input Voltage. $V_{\text {AREF }}$ | -0.5 V to $+\mathrm{V}_{\text {cc }}$ |
| Operating Temperature, $\mathrm{T}_{\text {OfP }}$ |  |
| $10 \mathrm{MHz}<\mathrm{f}_{\mathrm{XTAL}} \leq 12 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| $\mathrm{f}_{\text {XTAL }} \leq 10 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature, $\mathrm{I}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Operating Conditions

| Oscillator Frequency | $\mathbf{T}_{\mathbf{A}}$ | $\mathbf{V}_{\text {Cc. }} \mathbf{A V}$ CC |
| :--- | :---: | :--- |
| $10 \mathrm{MHz}<\mathrm{I}_{\mathrm{XTAL}} \leq 12 \mathrm{MHz}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+5.0 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{I}_{\mathrm{XTAL}} \leq 10 \mathrm{MHz}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 5.0 \mathrm{~V}+10 \%$ |

## Capacitance

$T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{S S}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Capacitance | $\mathrm{C}_{1}$ |  |  | 10 | pF |  |
| Output Capacitance | C |  |  | 20 | pF | All $\mathrm{AI}_{\mathrm{C}}=1 \mathrm{MHz}$ Unmeasured pin returned |
| 1/0 Capacitance | $\mathrm{C}_{10}$ |  |  | 20 | pF | to OV . |

## DC Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=-5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

| Parameter Symbol |  | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input Low Voltage | $V_{\text {IL }}$ | 0 |  | 0.8 | V |  |
| Input High Voltage | $V_{\text {IHI }}$ | 2.0 |  | $V_{\text {cc }}$ | V | $\text { All except } \overline{\text { SCK }}$ $\text { RESET and } X_{1}$ |
|  | $\mathrm{V}_{\text {H2 }}$ | $0.8 \mathrm{~V}_{\text {cc }}$ |  | $V_{\text {cc }}$ | $V$ | SCK, $X_{1}$ |
|  | $\mathrm{V}_{\text {H3 }}$ | $0.8 \mathrm{~V}_{\text {D0 }}$ |  | $V_{\text {cc }}$ | V | RESET |
| Output Low Voltage | $\mathrm{V}_{0}$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{I}_{\text {OH }}=-200 \mu \mathrm{~A}$ |
| Input Current | 1 |  |  | $\pm 200$ | $\mu \mathrm{A}$ | INTI, TI $\left(\mathrm{PC}_{3}\right)$ : $\begin{aligned} & +0.45 V \leq V_{\text {IW }} \\ & <V_{\text {CC }} \end{aligned}$ |
| Input Leakage Current | $I_{L 1}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | All except INTI. $\mathrm{T}\left\|\mathrm{PC}_{3}\right\| \mathrm{OV} \leq \mathrm{V}_{\mathrm{IN}}$ $\leq V_{\text {CC }}$ |
| Output <br> Leakage <br> Current | $I_{\text {L0 }}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $+0.45 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\text {cc }}$ |
| $V_{D D} \text { Supply }$ <br> Current | $\mathrm{I}_{00}$ |  | 1.5 | 3.5 | mA | $\begin{aligned} & T_{A}=-40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{C C} \text { Supply }$ Current | $\mathrm{I}_{\text {cc }}$ |  | $140{ }^{1}$ | 250 | mA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |

Note: 1. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}$

## Zero-cross Characteristics

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Zero-cross Detection Input | $V_{2 x}$ | 1 |  | 3 | VAC $\mathrm{p}_{\text {- }}$ | AC Coupled |
| Zero-cross Accuracy | $A_{\text {IX }}$ |  |  | $\pm 135$ | mV | 60Hz Sine Wave |
| Zero-cross <br> Detection Input Frequency | $\mathrm{f}_{\mathrm{z}}$ | 0.06 |  | 1 | kHz |  |

## Serial Operation

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{S C K}$ Cycle Time | $\mathrm{t}_{\text {crk }}$ | 1 |  |  | $\mu \mathrm{s}$ | $\overline{\text { Sc }}$ |
|  |  | 500 |  |  | ns | Input |
|  |  | 2 |  |  | $\mu \mathrm{s}$ | SCK Output |
| $\overline{S C K}$ Width Low | $\mathrm{t}_{\mathrm{KKL}}$ | 400 |  |  | ns | $\overline{\text { SCK }}$ |
|  |  | 200 |  |  | ns | Input 1, 2 |
|  |  | 900 |  |  | ns | SCK Output |
| $\overline{S C K}$ Width High | $\mathrm{t}_{\text {KKH }}$ | 400 |  |  | ns | $\overline{\text { SCK }}$ |
|  |  | 200 |  |  | ns | Input 1.2 |
|  |  | 900 |  |  | ns | SCK Output |
| $\begin{aligned} & \text { RxD Set-up } \\ & \text { Time to } \overline{\text { SCK } \uparrow} \end{aligned}$ | $\mathrm{t}_{\mathrm{BXK}}$ | 80 |  |  | ns | Note 1 |
| $\begin{aligned} & \text { RxD Hold } \\ & \text { Time After } \\ & \hline \text { SCK } \uparrow \end{aligned}$ | $t_{\text {KhS }}$ | 80 |  |  | ns | Note 1 |
| $\begin{aligned} & \overline{\text { SCK }} \downarrow \text { TxD } \\ & \text { Delay Time } \end{aligned}$ | ${ }^{\text {t }}$ TX |  |  | 210 | ns | Note 1 |

Notes: 1. 1x Baud rate in Asynchronous, Synchronous, or 1/O interface mode.
2. $16 x$ Baud rate or $64 x$ Baud rate in Asynchronous mode.

## A/D Converter Characteristics

$\mathrm{T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{AV} \mathrm{CC}=+5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=\mathrm{AV} \mathrm{VS}_{\mathrm{SS}}=0 \mathrm{~V}$; $A V_{C C}-0.5 \vee \leq V_{\text {AREF }} \leq A V_{C C}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |  |
| Resolution |  | 8 | Bits |  |  |  |  |
| Absolute Accuracy |  |  | $0.4^{0}$ | LSB | $\begin{aligned} & T_{A}=-10^{\circ} \mathrm{C} \text { to } \\ & +50^{\circ} \mathrm{C} \end{aligned}$ |  |  |
|  |  |  | $\begin{gathered} 0.6 \% \\ \pm 1 / 2 \end{gathered}$ | LSB | T <br> + <br> + | $=-10^{\circ} \mathrm{C} \text { to }$ | Note 1 |
| Conversion Time | ${ }^{\text {t CON }}$ | 576 |  |  | ${ }^{\text {teyc }}$ | $\begin{aligned} & 83 \mathrm{~ns} \leq \mathrm{t}_{\mathrm{CYC}} \\ & \leq 110 \mathrm{ss} \end{aligned}$ |  |
|  |  | 432 |  |  | $t_{\text {cyc }}$ | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{I}_{\mathrm{CYC}} \\ & \leq 170 \mathrm{~ns} \end{aligned}$ |  |
| Sampling <br> Time | $t_{\text {SAMP }}$ | 96 |  |  | ${ }_{\text {tryc }}$ | $\begin{aligned} & 83 \mathrm{~ns} \leq \mathrm{t} \mathrm{CYC} \\ & \leq 110 \mathrm{~ns} \end{aligned}$ |  |
|  |  | 72 |  |  | ${ }^{\text {tyc }}$ | $\begin{aligned} & 110 \mathrm{~ns} \leq \mathrm{t} \text { CYC } \\ & \leq 170 \mathrm{~ns} \end{aligned}$ |  |
| Analog Input Voltage | $V_{\text {IA }}$ | 0 |  | $V_{\text {AREF }}$ | $V$ |  |  |

Note: 1. In case of $\mathrm{f}_{\mathrm{XTAL}} \leq 10 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Bus Timing Depending on tcyc

| Symbol | Calculating Expression | Min/Max |
| :---: | :---: | :---: |
| $t_{\text {R }}$ | 607 | Min |
| ${ }_{1}$ | $6 T$ | Min |
| $\mathrm{tal}^{2}$ | 67 | Min |
| $\mathrm{Cl}^{3}$ | 48 T | Min |
| $\mathrm{t}_{\text {IP }}$ | $36 T$ | Min |
| $t_{\text {AL }}$ | 2T-100 | Min |
| $t_{\text {LA }}$ | T-30 | Min |
| $t_{\text {AR }}$ | 3T-100 | Min |
| $\mathrm{t}_{\mathrm{AD}}$ | 7 T - 220 | Max |
| $\mathrm{t}_{\text {LDR }}$ | 5T-200 | Max |
| $\mathrm{t}_{\text {Ro }}$ | 4T-150 | Max |
| $\mathrm{t}_{\text {LR }}$ | T-50 | Min |
| $\mathrm{t}_{\text {RL }}$ | 2T-50 | Min |
| $t_{\text {RR }}$ | 4T - 50 [Data Read] | Min |
|  | $7 \mathrm{~T}-50$ (Opcode Fetch) |  |
| $t_{L L}$ | 2T-40 | Min |
| $\mathrm{t}_{\text {AW }}$ | 3T-100 | Min |
| $\mathrm{t}_{\text {Low }}$ | $T+110$ | Max |
| ${ }_{\text {L }}$ W | T - 50 | Min |
| $\mathrm{t}_{\text {ow }}$ | 4T-100 | Min |
| $\mathrm{t}_{\text {Woh }}$ | 2T-70 | Min |
| $t_{\text {wi }}$ | 2T-50 | Min |
| $t_{\text {ww }}$ | 4T-50 | Min |
| ${ }_{\text {t }}^{\text {crk }}$ | 12 T [ $\overline{\text { SCK }}$ Input) ${ }^{1}$ | Min |
|  | $24 T$ [SCK Output] |  |
| $\mathrm{t}_{\mathrm{KKL}}$ | $6 \mathrm{~T}-100$ [ $\overline{\text { SCK }}$ Input) 1 | Min |
|  | 12T-100 (SCK Output) |  |
| $\mathrm{t}_{\text {KKH }}$ | $6 \mathrm{~T}-100{\text { [ SCK input) }{ }^{1}}^{1}$ | Min |
|  | 12T-100 (SCK Output) |  |

Notes: 1. 1x Baud rate in Asynchronous, Synchronous, or I/O interface mode. $T=t_{C Y C}=1 f_{\text {XTAL }}$. The items not included in this list are independent of oscillator frequency ( $f_{X T A L}$ ).
2. Event Counter mode.
3. Pulse Width Measurement mode.

AC Characteristics
$\mathrm{T}_{\mathrm{A}}=10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}-0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{CC}}$

| Read/Write Operation <br> Parameter | Symbol | Limits |  |  |  |  | Test Conditions 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | fXTAL $=10 \mathrm{MHz}$ |  | fXTAL $=12 \mathrm{MHz}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \overline{\text { Reset }} \text { Pulse } \\ & \text { Width } \end{aligned}$ | $t_{\text {PP }}$ | 6.0 |  | 5.0 |  | $\mu \mathrm{s}$ |  |
| Interrupt Pulse Width | $t_{1 / P}$ | 3.6 |  | 3.0 |  | $\mu \mathrm{s}$ |  |
| Counter input Pulse Width | $\mathrm{tcl}^{2}$ | 600 |  | 500 |  | ns |  |
|  | $\mathrm{t}_{\mathrm{Cl}}{ }^{3}$ | 4.8 |  | 4.0 |  | $\mu \mathrm{s}$ |  |
| Timer Input Pulse Width | ${ }_{t}{ }_{1}$ | 600 |  | 500 |  | ns |  |
| $\mathrm{X}_{1}$ Input Cycle Time | $\mathrm{t}_{\text {cYC }}$ | 100 |  | 83 |  | ns |  |
| Address Set-Up to ALE | $t_{\text {AL }}$ | 100 |  | 65 |  | ns |  |
| Address Hold after ALE ! | $\mathrm{t}_{\text {LA }}$ | 70 |  | 50 |  | ns |  |
| Address to $\overline{\operatorname{RD}}$ । Delay Time | $t_{\text {AR }}$ | 200 |  | 150 |  | ns |  |
| $\overline{\operatorname{RD}} \mid$ to Address Floating | $t_{\text {AFR }}$ |  | 20 |  | 20 | ns |  |
| Address to Data Input | $t_{\text {AD }}$ |  | 480 |  | 360 | ns |  |
| ALE I to Data Input | $\mathrm{t}_{\text {LIR }}$ |  | 300 |  | 215 | ns |  |
| $\overline{\mathrm{RD}}$ ! to Data Input | $\mathrm{t}_{\text {RD }}$ |  | 250 |  | 180 | ns |  |
| $\overline{A L E}+$ to $\overline{\mathrm{RD}}$ । Delay Time | $t_{\text {LR }}$ | 50 |  | 35 |  | ns |  |
| Data Hold Time to $\overline{\mathrm{RD}}$ । |  | 0 |  | 0 |  | ns | - |
| $\overline{\operatorname{RD}}+$ to ALE $\dagger$ Delay Time | $t_{\text {RL }}$ | 150 |  | 115 |  | ns |  |
| $\overline{\text { RI Width Low }}$ | $t_{\text {R }}$ | 350 |  | 280 |  | ns | Read |
|  |  | 650 |  | 530 |  | ns | de Fetch |
| ALE Width High | $\mathrm{t}_{\mathrm{LL}}$ | 160 |  | 125 |  | ns |  |
| $\begin{aligned} & \text { Address to } \overline{W R} \\ & \text { Delay } \end{aligned}$ | $\mathrm{t}_{\text {AW }}$ | 200 |  | 150 |  | ns |  |
| ALE Ito Data Output | $\mathrm{t}_{\text {Low }}$ |  | 210 |  | 195 | ns |  |
| $\overline{\overline{W R}}$ I to Data Output | ${ }_{\text {Wo }}$ | 130 |  | 100 |  | ns |  |
| $\overline{\text { ALE }+ \text { to } \overline{W R}}$ 1 Delay | $\mathrm{ILW}_{\text {L }}$ | 50 |  | 35 |  | ns |  |
| Data Set-up Time to WiR ; | $\mathrm{t}_{\mathrm{DW}}$ | 300 |  | 230 |  | ns |  |
| Data Hold Time to $\overline{W R}$ : | $t_{\text {Wor }}$ | 130 |  | 95 |  | ns |  |
| Win ; to ALE : Delay Time | $I_{\text {WL }}$ | 150 |  | 115 |  | ns |  |
| $\overline{\text { WR Width Low }}$ | $t_{\text {ww }}$ | 350 |  | 280 |  | ns |  |

Notes: 1. Load Capacitance: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$. 2. Event counter mode. 3. Pulse width measurement mode.
$\mu$ PD78PG11

Timing Waveforms
Read Operation


Write Operation



## Opcode Fetch Operation



Transmit/Receive Timing


Remarks

| 1. sr-sr4 (special register) |  |  |  |
| :---: | :---: | :---: | :---: |
| PA | $=$ Port A | ECNT | = Timer/Event |
| PB | $=$ Port B |  | Counter Upcounter |
| PC | $=$ Port C | ECPT | = Timer/Event |
| $P D$ | $=$ Port 0 |  | Counter Capture |
| PF | $=$ Port F | ETMM | = Timer/Event |
| MA | $=$ Mode A |  | Counter Mode |
| MB | $=$ Mode B | EOM | = Timer/Event |
| MC | $=$ Mode C |  | Counter Output Mode |
| MCC | $=$ Mode Control C | ANM | = A/D Channel Mode |
| MF | $=$ Made F |  |  |
| MM | $=$ Memory Mapping | $\mathrm{CR}_{0}$ | = A/D Conversion |
| TM ${ }_{0}$ | $=$ Timer Register 0 |  | Results 0-3 |
| TM ${ }_{1}$ | = Timer Register 1 | TxB | $=$ TxBuffer |
| TMM | = Timer Mode | RXB | = RxBuffer |
| ETM ${ }_{0}$ | = Timer Event | SMH | $=$ Serial Mode High |
|  | Counter Register 0 | SML | = Serial Mode Low |
| ETM 1 | $\begin{aligned} & =\text { Timer Event } \\ & \text { Counter Reaister } 1 \end{aligned}$ | MKH | = Mask High |
|  | Counter Register 1 | MKL | = Mask Low |
| 2. rp-rp3 (register pair) |  |  |  |
| SP | $=$ Stack Pointer | H | $=\mathrm{HL}$ |
| B | $=B C$ | V | = VA |
| 0 | $=\mathrm{DE}$ | EA | = Extended Accumulator |
| 3. rpa-rpa3 (rp addressing) |  |  |  |
| B | $=(B C)$ | 0++ | $=(\mathrm{DE})++$ |
|  | $=$ (DE) | $\mathrm{H}_{+}+$ | $=[\mathrm{HL})_{+}+$ |
| H | $=(H L)$ | D+byte | $=[\mathrm{DE}+$ byte $]$ |
| $\mathrm{D}_{+}$ | $=(\mathrm{DE})+$ | $\mathrm{H}+\mathrm{A}$ | $=(H L+A)$ |
| H+ | $=[\mathrm{HL}]^{+}$ | $\mathrm{H}+\mathrm{B}$ | $=[H L+B]$ |
| D- | $=(\mathrm{DE})-$ | H+EA | $=(H L+E A)$ |
| H- | $=$ [ H L) - | H+ byte | $=$ ( $\mathrm{HL}+$ byte) |
| 4. (flag) |  |  |  |
| CY = Carry $\quad$ HC |  | Carry | Z = Zero |


| 5. irf (interrupt flag) |  |  |  |
| :---: | :---: | :---: | :---: |
| FNMI | $=$ INTFNMI | FSR | = INTFSR |
| FTO | = INTFTO | FST | = INTFST |
| FTI | $=$ \|NTFTI | ER | = Error |
| F1 | = INTFI | OV | = Overilow |
| F2 | = INTF2 | $\mathrm{AN}_{4}$ | = Analog Input 4-7 |
| FEO | = INTFEO | to |  |
| FE1 | = INTFE1 | $\mathrm{AN}_{4}$ |  |
| FEIN | = INTFEIN | SB | $=$ Standby |
| FAD | $=$ INTFAD |  |  |

Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| - | Transier direction, result |
| $A$ | Logical product (logical AND) |
| $V$ | Logical sum (logical OR) |
| $\forall$ | Exclusive OR |
| - | Complement |
| $\bullet$ | Concatenation |

## Instruction Groups

| 8-bit Data Transfer |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Opcode |  |  |  | State 1 | Operation | Skip Condition |
|  |  | B1 | B2 | B3 | B4 S |  |  |  |
| MOV ******** | r1, A | $00011 T_{2} T_{1} T_{0}$ |  |  |  | 4 | (r1)-(A) |  |
|  | A, rl | $00001 T_{2} \mathrm{~T}_{1} \mathrm{~T}_{0}$ |  |  |  | 4 | (A)-(rl) |  |
|  | sr, A | 01001101 | $110 \mathrm{~S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ |  |  | 10 | $(\mathrm{sr})-[\mathrm{A} \mid$ |  |
|  | A, srl | 01001100 | $11 S_{5} S_{4} S_{3} S_{2} S_{1} S_{0}$ |  |  | 10 | (A)-[sr1] |  |
|  | $r$ r, word | 01110000 | $01101 R_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Low Addr | High Addr | - 17 | [r]-(word] |  |
|  | word, r | 01110000 | 01111R ${ }_{2} \mathrm{R}_{1} \mathrm{H}_{0}$ | Low Addr | High Addr | - 17 | (word)-(r) |  |
| MVI | $r$, byte | $01101 R_{2} R_{1} R_{0}$ | Data |  |  | 7 | (r)-byte <br> String skip, when |  |
|  | sr2, byte | 01100100 | $\mathrm{S}_{3} 0000 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | Data |  | 14 | [sr2]-byte |  |
| MVIW * | wa, byte | 01110001 | Ofiset | Data |  | 13 | (IV), (wa))-byte |  |
| MVIX * | rpal, byte | $010010 A_{1} A_{0}$ | Data |  |  | 10 | (rpal]-byte |  |
| STAW * | wa | 01100011 | Ofiset |  |  | 10 | [(V)](wa)]-A |  |

$\mu$ PD78PG11

## Instruction Groups (cont)

| 8-Bit Data Transfer (cont) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Opcode |  |  |  | State ${ }^{1}$ | Operation |
|  |  | B1 | B2 | B3 | B4 |  |  |
| LDAW * | wa | 00000001 | Offset |  |  | 10 | (A)-(V), (wa)) |
| STAX * | rpa2 | $A_{3} 0111 A_{2} A_{1} A_{0}$ | Data 2 |  |  | 7/13 3 | (rpa2)-(A) |
| LDAX * | rpa2 | $\mathrm{A}_{3} 0101 \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Data 2 |  |  | $7 / 13^{3}$ | (A)-([rpa2)] |
| EXX |  | 00010001 |  |  |  | 8 | $\begin{aligned} & {\left[(B) \rightarrow\left(B^{\prime}\right),(C) \rightarrow\left(C^{\prime}\right),\left[(D) \cdots\left(D^{\prime}\right)\right.\right.} \\ & (E) \rightarrow\left(E^{\prime}\right),(H) \rightarrow\left(H^{\prime}\right),(L) \rightarrow\left(L^{\prime}\right) \end{aligned}$ |
| EXA |  | 00010000 |  |  |  | 8 | $(V) \sim\left(V^{\prime}\right),(A) \cdots\left[A^{\prime}\right],(E A) \sim\left(E A^{\prime}\right)$ |
| EXH |  | 01010000 |  |  |  | 8 | (H) $-\left(\mathrm{H}^{\prime}\right]$, (L) $-\left(\mathrm{L}^{\prime}\right)$ |
| 16-bit Data Transfer |  |  |  |  |  |  |  |
| BLOCK | , | 00110001 | * |  |  | $\begin{gathered} 13 \\ (C+1) \end{gathered}$ | $\begin{aligned} & ([D E)]-[[H L]),(D E)-(D E 1+], \\ & (H L)-(H L)+1,(C)-(C)-1 \\ & \text { End if borrow } \end{aligned}$ |
| DMOV | rp3, EA | $101101 P_{1} P_{0}$ |  |  |  | 4 |  |
|  | EA, rp3 | $101001 P_{1} P_{0}$ |  |  |  | 4 |  |
|  | sr3, EA | 01001000 | $1101001 \mathrm{U}_{0}$ |  |  | 14 | [sr3]-[EA] |
|  | EA, sr4 | $\downarrow$ | $110000 V_{1} V_{0}$ |  |  | 14 | [EA]- [sr4] |
| SBCD | word | 01110000 | $00011110$ | Low Addr | High Addr | 20 | (word)-[C], [ (word] + 1]-[B) |
| SOED | word |  | 00101110 |  |  | 20 | [word]-[E], [(word) + 1]-(D) |
| SHLD | word |  | 00111110 |  |  | 20 | [word)-(L). [(word) + 1)-(H) |
| SSPD | word | $\dagger$ | 00001110 | $\downarrow$ | $\downarrow$ | 20 | $\begin{aligned} & (\text { word })-\left[\mathrm{SP}_{\mathrm{l}}\right],([\text { word }+1]- \\ & {\left[\mathrm{SP}_{\mathrm{H}}\right]} \end{aligned}$ |
| STEAX | гpa3 | 01001000 | $1001 \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}$ | Data 4 |  | 14/20 ${ }^{3}$ | $\begin{aligned} & \text { [(rpa3])-(EAL), ([rpa3) }+1]- \\ & {[E A H]} \end{aligned}$ |
| LBCD | word | 01110000 | 00011111 | Low Addr | High Addr | 20 | [C]-[word). (B)-[(word) + 1] |
| LBCD | word |  | 00101111 |  |  | 20 | (E)-(word), [D]-[(word) + 1] |
| LHLD | word |  | 00111111 |  |  | 20 | (L)-(word), (H)-( (word) +1$]$ |
| LSPB | word | $\downarrow$ | 00001111 | $\downarrow$ | 1 | 20 | $\begin{aligned} & {\left[S P_{\mathrm{L}}\right]-\left(\text { word }^{2}\right),\left[S P_{\mathrm{H}}\right]-(\text { word })} \\ & +1] \end{aligned}$ |
| LDEAX | rpa3 | 01001000 | $1000 \mathrm{C}_{3} \mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}$ | Data 4 |  | 14/20 ${ }^{3}$ | (EAL)-([rpa3)], (EAH)-([rpa3) + 1] |
| PUSH | rpl | $10110 Q_{2} \mathrm{O}_{1} \mathrm{O}_{0}$ |  |  |  | 13 | $\begin{aligned} & {[(S P)-1]-\left([r p)_{H}\right)([S P)-2)-} \\ & \left(r p 1_{U} \\|(S P)-[S P)-2\right. \end{aligned}$ |
| POP | rpl | $101000_{2} 0_{1} 0_{0}$ |  |  |  | 10 | $\begin{aligned} & \left(r p 1_{L}\right]-[(S P)),\left([r)_{H}\right)-\{(S P)+1] \\ & (S P)-(S P)+2) \end{aligned}$ |
| LXI * | rp2, word | $\mathrm{OP}_{2} \mathrm{P}_{1} \mathrm{P}_{0} 0100$ |  | Low Byte | High Byte | 10 | $\begin{aligned} & \text { [rp2]-(word) } \\ & \text { String skip when rp2 }=\mathrm{H} \end{aligned}$ |
|  |  | 8-bit Aritmetic (Register) |  |  |  |  |  |
| TABLE |  | 01001000 | 10101000 |  |  | 17 | $\begin{aligned} & {[C]-[[P C]+3+(A)]} \\ & B-[(P C)+3+(A)+1) \end{aligned}$ |
| ADD | A, r | 01100000 | $11000 R_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 8 | (A) $-(A)+[r]$ |
|  | r, A |  | $01000 R_{2} \mathrm{~B}_{1} \mathrm{R}_{0}$ |  |  | 8 | (r) $-(\mathrm{r})+(\mathrm{A})$ |
| ADC | A, r |  | $11010 R_{2} R_{1} R_{0}$ |  |  | 8 | $(A)-(A)+(r)+(C Y)$ |
|  | r, A | $\downarrow$ | $\mathrm{OLOLOR}_{2} \mathrm{~B}_{1} \mathrm{R}_{0}$ |  |  | 8 | $(\mathrm{r})-(\mathrm{r})+(\mathrm{A})+(\mathrm{CY})$ |

## Instruction Groups (cont)



## Instruction Groups (cont)

| Immediate Data |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Opcode |  |  |  | State ${ }^{1}$ | Operation | Skip Condition |
|  |  | B1 | B2 | B3 | B4 |  |  |  |
| ADI | A, byte | 01000110 | -Data- |  |  | 7 | (A)-(A) + byte |  |
|  | r. byte | 01110100 | $01000 R_{2} R_{1} R_{0}$ | Data |  | 11 | (r]-[r] + byte |  |
|  | sr2, byte | 0110 - | $S_{3} 1000 S_{2} S_{1} S_{0}$ | 1 |  | 20 | [sr2]-[sr2] + byte |  |
| ACI | A, byte | 01010110 | - Data $\rightarrow$ |  |  | 7 | $(\mathrm{A})-(\mathrm{A})+$ byte + [CY) |  |
|  | $r$, byte | 01110100 | $0_{01010 R_{2} R_{1} R_{0}}$ | Data |  | 11 | $(r)-[r]+$ byte $+(C Y)$ |  |
|  | sr2, byte | 0110 . | $\mathrm{S}_{3} 1010 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 20 | [sr2]-[sr2] + byte + [CY) |  |
| ADINC | A, byte | 00100110 | -Data- |  |  | 7 | (A)-(A) + byte | No Carry |
|  | r, byte | 01110100 | $00100 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | $(\mathrm{r})-(\mathrm{r})+$ byte | No Carry |
|  | sr2, byte | 0110 - | $\mathrm{S}_{3} 0100 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 20 | [sr2]-(sr2) + byte | No Carry |
| SUI | A, byte | 01100110 | - Data - |  |  | 7 | (A)-(A) - byte |  |
|  | r, byte | 01110100 | $01100 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | (r)-(r) - byte |  |
|  | sr2, byte | 0110 . | $\mathrm{S}_{3} 1100 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 20 | [sr2]--(sr2) - byte |  |
| SBI | A, byte | 01110110 | - Data $\rightarrow$ |  |  | 7 | (A)-(A) - byte - [CY) |  |
|  | r , byte | 01110100 | $01110 R_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | (r)-[r] - byte - [CY) |  |
|  | sr2, byte | 0110 : | $\mathrm{S}_{3} 1110 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 20 | [sr2]-(sr2)-byte - (CY) |  |
| SUINB | A, byte | 00110110 | $\rightarrow$ - Data - |  |  | 7 | (A)-(A) - byte | No Borrow |
|  | r, byte | 01110100 | $00110 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | [r]-[r] - byte | No Borrow |
|  | sr2, byte | 0110 . | $S_{3} 0110 S_{2} S_{1} S_{0}$ | 1 |  | 20 | (sr2)-[sr2] - byte | No Borrow |
| ANI | A, byte | 00000111 | - Data - |  |  | 7 | [A]-[A]..byte |  |
|  | r, byte | 01110100 | $00001 R_{2} R_{1} R_{0}$ | Data |  | 11 | (r)-(r)abyte |  |
|  | sr2, byte | 01100100 | $\mathrm{S}_{3} 0001 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 20 | (sr2]-[sr2) Abyte |  |
| ORI | A, byte | 00010111 | -Data - |  |  | 7 | (A)-(A) Vbyte |  |
|  | r, byte | 01110100 | $00011 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | (r)-(r)Vbyte |  |
|  | sr2, byte | 0110 - | $\mathrm{S}_{3} 0011 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 20 | (sr2]-[sr2]Vbyte |  |
| XRI | A, byte | 00010110 | - Data- |  |  | 7 | (A)-(A) b byte |  |
|  | r, byte | 01110100 | $00010 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | (r)-(r) ${ }^{\text {b byte }}$ |  |
|  | sr2, byte | 0110 - | $S_{3} 0010 S_{2} S_{1} S_{0}$ | 1 |  | 20 | [sr2]-(sr2)whyte |  |
| GTI | A, byte | 00100111 | - Data- |  |  | 7 | (A) - byte - 1 | No Borrow |
|  | r, byte | 01110100 | $00101 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | (r) - byte - 1 | No Borrow |
|  | sr2, byte | 0110 | $\mathrm{S}_{3} 0101 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 14 | [s55] - byte - 1 | No Borrow |
| LTI | A, byte | 00110111 | - Data- |  |  | 7 | (A) - byte | Borrow |
|  | r, byte | 01110100 | $00111 R_{2} R_{1} R_{0}$ | Data |  | 11 | (r) - byte | Borrow |
|  | sr2, byte | 0110 ! | $\mathrm{S}_{3} 0111 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 14 | [sr5] - byte | Borrow |
| NEI | A, byte | 01100111 | - Data- |  |  | 7 | (A) - byte | No Zero |
|  | r. byte | 01110100 | $01101 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data |  | 11 | (r) - byte | No Zero |
|  | sr2, byte | 0110 . | $S_{3} 1101 S_{2} S_{1} S_{0}$ | . |  | 14 | (sr5) - byte | No Zero |
| EQI | A, byte | 01110111 | - Data - |  |  | 7 | (A) - byte | Zero |
|  | r. byte | 01110100 | $0^{1 / 111 R_{2} R_{1} R_{0}}$ | Data |  | 11 | (r) - byte | Zero |
|  | sr2, byte | 0110 ! | $\mathrm{S}_{3} 1111 \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | 1 |  | 14 | (sr5) - byte | Zero |

## Instruction Groups (cont)



## Instruction Groups (cont)

| 16-Bit Arithmetic (cont) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Opcode |  |  |  | State 1 | Operation | Skip Condition |
|  |  | B1 | B2 | B3 | B4 |  |  |  |
| DOR | EA, rp3 | 01110100 | $100111 P_{1} P_{0}$ |  |  | 11 | (EA)-(EA)V(rp3) |  |
| DXR | EA, rp3 |  | $100101 P_{1} P_{0}$ |  |  | 11 | [ $E A$ ]-[EA) H (rp3] |  |
| DGT | EA, rp3 |  | $101011 \mathrm{P}_{1} \mathrm{P}_{0}$ |  |  | 11 | [EA] - [rp3] - 1 | No Borrow |
| DLT | EA, rp3 |  | 1011 |  |  | 11 | (EA) - [rp3) | Borrow |
| DNE | EA, rp3 |  | 1110 |  |  | 11 | [EA] - [rp3] | No Zero |
| DEQ | EA, rp3 |  | 1111 |  |  | 11 | [EA] - [rp3] | Zero |
| DON | EA, rp3 |  | 1100 |  |  | 11 | [EA). . $1 \mathrm{rp3}$ ] | No Zero |
| DOFF | EA, rp3 | $\downarrow$ | 1101 |  |  | 11 | [EA). . (rp3) | Zero |
| Multiply/Divide |  |  |  |  |  |  |  |  |
| MUL | r2 | 01001000 | $001011 \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  | 32 | $(E A)-(A) \times(r 2)$ |  |
| DIV | r2 | 1 | 0011 . |  |  | 59 | $\begin{aligned} & {[E A]-(E A)+[r 2],} \\ & (\mathrm{r} 2)-\text { Remainder } \end{aligned}$ |  |


| Increment/Decrement |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INR | r2 | $010000 \mathrm{R}_{1} \mathrm{R}_{0}$ |  | 4 | (r2) - r 2$)+1$ | Carry |
| INRW | * wa | 00100000 | -0fiset - | 16 | ([V]. [wa)]-([V). (wa)] + 1 | Carry |
| INX | rp | ${ }^{00} \mathrm{P}_{1} \mathrm{P}_{0} 0010$ |  | 7 | $(r p)-(r p)+1$ |  |
| INX | EA | 10101000 |  | 7 | (EA]-[EA] + 1 |  |
| DCR | r2 | $010100 \mathrm{R}_{1} \mathrm{R}_{0}$ |  | 4 | $(\mathrm{r} 2)-(\mathrm{r} 2)-1$ | Borrow |
| DCRW | * wa | 00110000 | -0ffset - | 16 | ([V]), (wa)]-[(V), (wal) - 1 | Borrow |
|  | rp | $0_{0} P_{1} P_{0} 0011$ |  | 7 | (rp)-(rp)-1 |  |
| X | EA | 10101001 |  | 7 | (EA)-(EA) - 1 |  |

Others

| DAA |  | 01100001 |  | 4 | Decimal Adjust Accumulator |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STC |  | 01001000 | 00101011 | 8 | [CY)-1 |  |
| CLC |  | 1 | 00101010 | 8 | (CY)-0 |  |
| NEGA |  | 1 | 00111010 | 8 | (A) $-(\mathrm{A})+1$ |  |
| Rotate and Shift |  |  |  |  |  |  |
| RLD |  | 01001000 | 00111000 | 17 | Rotate Left Digit |  |
| RRD |  |  | 11001 | 17 | Rotate Right Digit |  |
| RLL | r2 | 01001000 | $001101 \mathrm{R}_{1} \mathrm{R}_{0}$ | 8 | $\begin{aligned} & \left(r^{2} m+1\right)-\left(r^{2} m\right),\left(\mathrm{r}_{0}\right)-(\mathrm{CY}), \\ & (\mathrm{CY})-\left(\mathrm{r} 2_{7}\right) \end{aligned}$ |  |
| RLR | r2 |  | $!00 R_{1} \mathrm{R}_{0}$ | 8 | $\begin{aligned} & \left(\mathrm{r} 2^{m}+(1)-(\mathrm{r} 2 m),\left(\mathrm{r} 2_{7}\right]-(\mathrm{CY}),\right. \\ & {[\mathrm{CY}]-\left(\mathrm{r} 2_{0}\right)} \end{aligned}$ |  |
| SLL | r2 |  | $001001 \mathrm{R}_{1} \mathrm{R}_{0}$ | 8 | $\begin{aligned} & \left(r^{2} m+()-\left(r^{2} m\right),\left(r 2_{0}\right)-0,\right. \\ & (C Y)-(r 27) \end{aligned}$ |  |
| SLR | r2 |  | $100 R_{1} \mathrm{R}_{0}$ | 8 | $\begin{aligned} & {\left[r 2^{2} m-1\right]-\left[r 2_{m}\right),\left(\left[2_{7}\right]-0,\right.} \\ & (C Y)-\left(r 2_{0}\right) \end{aligned}$ |  |
| SLLC | r2 |  | $000001 \mathrm{R}_{1} \mathrm{R}_{0}$ | 8 | $\begin{aligned} & \left(r^{2} m++1\right)-\left(r^{2} m\right)\left(\left(r^{2}\right)-0 .\right. \\ & \left.(C Y)-\left(r^{2}\right)_{7}\right) \end{aligned}$ | Carry |
| SLRC | r2 | $\dagger$ | ${ }^{100} \mathrm{R}_{1} \mathrm{R}_{0}$ | 8 | $\begin{aligned} & \left.\left(\mathrm{r} 2_{m}-1\right)^{-(r 2} 2^{2}\right) \cdot\left(\mathrm{r} 2_{7}\right]-0 . \\ & (C Y)-\left(\mathrm{r} 0_{0}\right) \end{aligned}$ | Carry |

## $\mu$ PD78PG11

## Instruction Groups (cont)

| Rotate and Shift (cont) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Opcode |  |  |  | State ${ }^{1}$ | Operation | Skip Condition |
|  |  | B1 | B2 | B3 | B4 |  |  |  |
| DRLL | EA | 01001000 | 10110100 |  |  | 8 | $\begin{aligned} & \left(E A_{N}+1\right)-\left(E A_{N}\right),\left(E A_{0}\right]-(C Y), \\ & (C Y)-\left(E A_{15}\right) \end{aligned}$ |  |
| DRLR | EA |  | 10000 |  |  | 8 | $\begin{aligned} & \left(E A_{N}-1\right)-\left(E A_{N}\right),\left(E A_{15}\right)-(C Y), \\ & (C Y)-\left(E A_{0}\right) \end{aligned}$ |  |
| DSLL. | EA |  | 10100100 |  |  | 8 | $\begin{aligned} & \left(E A_{N}+1\right)-\left(E A_{N}\right),\left(E A_{0}\right)-0, \\ & {[C Y]-\left(E A_{15}\right)} \end{aligned}$ |  |
| DSLR | EA | $\checkmark$ | 10000 |  |  | 8 | $\left[E A_{N-1}\right)-\left(E A_{N}\right],\left(E A_{15}\right)-0$ |  |
| Jump |  |  |  |  |  |  |  |  |
| JMP * | word | 01010100 | -Low Addr $\rightarrow$ | High Addr |  | 10 | [PC]-word |  |
| JB |  | 00100001 |  |  |  | 4 | $\left(P_{H}\right)-(B),\left(P_{L}\right)-(C)$ |  |
| JR | word | 11-jdisp 1- |  |  |  | 10 | $(P C)-(P C)+1+$ jdisp 1 |  |
| JRE * | word | 0100111 - | jdisp- |  |  | 10 | [PC]-[PC] + $2+\mathrm{jdisp}$ |  |
| JEA |  | 01001000 | 00101000 |  |  | 8 | (PC)-EA |  |
| Call |  |  |  |  |  |  |  |  |
| CALL * | word | 01000000 | -Low Addr - | High Addr |  | 16 | $\begin{aligned} & {[(S P)-1]-[(\mathrm{PC}]+3)_{\mathrm{H}}} \\ & ([\mathrm{SP})-2]-([\mathrm{PC}]+3)_{\mathrm{L}} \\ & (\mathrm{PC})-\text { word, }[\mathrm{SP}]-(\mathrm{SP}]-2 \end{aligned}$ |  |
| CALB |  | 01001000 | 00101001 |  |  | 17 | $\begin{aligned} & {\left[([S P]-1]-([P C)+2)_{H}\right.} \\ & ([S P]-2)-([P C)+2) L \\ & \left(P C_{H}\right)-(B) .(S P)-(S P)-2 \end{aligned}$ |  |
| CALF * | word | 01111- | $f \mathrm{a} \rightarrow$ |  |  | 13 | $\begin{aligned} & {[(S P)-1]-([P C)+2)_{H},} \\ & ((S P)-2)-((P C)+2)_{L} . \\ & \left(P C_{15-11}\right)-00001, \\ & \left(P_{10-0}\right)-(\mathrm{aa},(S P)-(S P)-2 \end{aligned}$ |  |
| CALT | word | 100-ta- |  |  |  | 16 |  |  |
| SOFTI |  | 01110010 |  |  |  | 16 |  |  |
| Return |  |  |  |  |  |  |  |  |
| RET |  | 10111000 |  |  |  | 10 | $\begin{aligned} & {[\mathrm{PC}]-[(\mathrm{SP}]),\left(\mathrm{PC}_{H}\right]-[(\mathrm{SP}]+1]} \\ & (\mathrm{SP})-(\mathrm{SP})+2 \end{aligned}$ |  |
| RETS |  | 11001 |  |  |  | 10 | $\begin{aligned} & \left.\left(P C_{j}\right]-[(S P)]\right) .\left(P C_{H}\right]-[(S P)+1) \\ & (S P)]-(S P)+2,(P C)-(P C)+n \end{aligned}$ | $\cdots$ |
| RETI |  | 01100010 |  |  |  | 13 |  | Unconditional Skip |
| Skip |  |  |  |  |  |  |  |  |
| BIT | bit, wa | $01011 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | -Offset- |  |  | 10 | Bit Test | $\begin{aligned} & \text { [IV]. [wa]) } \\ & \text { bit }=1 \end{aligned}$ |
| CPU Control |  |  |  |  |  |  |  |  |
| SK | 1 | 01001000 | $0001 F_{2} F_{1} F_{0}$ |  |  | 8 | Skip if $\mathrm{f}=1$ | $f=1$ |
| SKN | 1 | 1 | 0001 . |  |  | 8 | Skip if $\mathrm{f}=0$ | $\mathrm{f}=0$ |
| SKIT | iri |  | $01014{ }_{4} 121,10$ |  |  | 8 | Skip if iri $=1$, then reset lri | irf $=1$ |

## Instruction Groups (cont)

| CPU Control (cont) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Opcode |  |  |  |  |  | State 1 | Operation | Skip Condition |
| Mnemonic | Operand | B1 | B2 | B3 | B4 |  |  |  |
| SKNIT | iff | 01001000 | $01111_{4} 1_{2} 1_{1} \mathrm{l}_{0}$ |  |  | 8 | Skip if irf = 0 <br> Reset irf, if irf = 1 | irf = 1 |
| NOP |  | 00000000 |  |  |  | 4 | No Operation |  |
| El |  | 10101010 |  |  |  | 4 | Enable Interrupt |  |
| D1 |  | 10111010 |  |  |  | 4 | Disable Interrupt |  |
| HLT |  | 01001000 | 00111011 |  |  | 11 | Halt |  |

Notes: * 1 :In the case of skip condition, the idle states are as follows:
1-byte instruction: 4 states 2-byte instruction (with *): 7 states
2-byte instruction: 8 states 3-byte instruction (with *): 10 states
3-byte instruction: 11 states 4-byte instruction (with *): 14 states

* 2 : B2 (Data):rpa2 = D + byte. H + byte.
* 3: Right side of slash (/) in states indicate case rpa2, rpa3 = D + byte, H + A, H + B, H + EA, H + byte.
* 4 : B3 (Data): rpa3 = D + byte, H + byte .


## Emulating the $\mu$ PD7811

To emulate the $\mu$ PD7811: tie MODEO to ground and pull up MODE1 through a $10-\mathrm{k} \Omega$ resistor; insert a 2732A or 2764 into the upper terminals of the $\mu$ PD78PG11. If a 2732 is used it should be inserted so that pin 1 of the 2732A goes into terminal 3 (see pin configuration). If a 2764 is used, address line $A_{12}$ will be held low so that only memory locations 0 -OFFFH (the lower 4 K bytes) of the 2764 will be accessed. This simulates accessing 4 K bytes of masked-ROM in the $\mu$ PD7811. In other respects $\mu$ PD78PG11 is functionally equivalent to $\mu$ PD7811.

## Input/Output

8 Analog Input Lines
44 Digital I/O Lines: five 8-bit ports (Port A, Port B, Port C, Port D, Port F) and 4 input lines ( $\mathrm{AN}_{4}-\mathrm{AN}_{7}$ )

1. Analog Input Lines
$\mathrm{AN}_{0}-\mathrm{AN}_{7}$ are configured as analog input lines for on-chip A/D converter.
2. Port Operation
-Port A, Port B, Port C, Port F
Each line of these ports can be individually programmed as an input or as an output. When used as I/O ports, all have latched outputs, high-impedance inputs.
-Port D
Port D can be programmed as a byte input or a byte output.
$-\mathrm{AN}_{4}-\mathrm{AN}_{7}$
The high-order analog input lines, $\mathrm{AN}_{4}-\mathrm{AN}_{7}$ can be used as digital input lines for falling edge detection.
3. Control Lines

Under software control, each line of Port C can be configured individually to provide control lines for serial interface, timer, and timer/event counter.
4. Memory Expansion

In addition to the single-chip operation mode, $\mu$ PD78PG11 has 4 memory expansion modes. Under software control, Port D can provide multiplexed low-order address and data bus and Port F can provide high-order address bus. The relation between memory expansion modes and the pin configurations of Port D and Port $F$ is shown in the table that follows.

| Memory Expansion | Port Configuration |  |
| :---: | :---: | :---: |
| None | Port 0 | 1/0 Port |
|  | Port F | 1/O Port |
| 256 Bytes | Port 0 | Multiplexed Address/Data Bus |
|  | Port F | I/O Port |
| 4K Bytes | Port 1 | Multiplexed Address/Data Bus |
|  | Port $F_{0}-F_{3}$ | Address Bus |
|  | Port $\mathrm{F}_{4}-\mathrm{F}_{7}$ | 1/0 Port |
| 16K Bytes | Port D | Multiplexed Address/Data Bus |
|  | Port $F_{0}-F_{5}$ | Address Bus |
|  | Port $F_{6}-F_{7}$ | I/O Port |
| 60K Bytes | Port D | Multiplexed Address/Data Bus |
|  | Port F | Address Bus |

## Memory Map

The $\mu$ PD78PG11 can directly address up to 64 K bytes of memory. Except for the EPROM $(0-4,095)$ and RAM ( $65,280-65,535$ ), any memory location can be used as ROM or RAM. The following memory map defines the $0-64 \mathrm{~K}$-byte memory space for the $\mu$ PD78PG11.

Memory Map


## Timers

The timer/event counter consists of two 8-bit timers. The timers may be programmed independently or may be cascaded and used as a 16-bit timer. The timer can be set in software to increment at intervals of 4 machine cycles ( $1 \mu \mathrm{~s}$ at 12 MHz operation) or 128 machine cycles $(32 \mu \mathrm{~s}$ at 12 MHz$)$, or to increment on receipt of a pulse at T1.

## Timer/Event Counter

The 16-bit multifunctional timer/event counter can be used for the following operations:
$\square$ Interval timerExternal event timer
$\square$ Frequency measurement
$\square$ Pulse width measurement
$\square$ Programmable square-wave output

## Timer Block Diagram



## Block Diagram for Timer/Event Counter



## 8-Bit A/D Converter

- 8 input channels
- 4 conversion result registers
$\square 2$ powerful operation modes
-Autoscan mode
-Channel select modeSuccessive approximation techniqueAbsolute accuracy: $\pm 1.5$ LSB ( $\pm 0.6 \%$ )Conversion range: 0 V to 5 VConversion time: $50 \mu \mathrm{~s}$Interrupt generation


## Analog/Digital Converter

The $\mu$ PD78PG11 features an 8-bit, high-speed, highaccuracy A/D converter. The A/D converter consists of a 256 -resistor ladder and a successive approximation register (SAR). There are four conversion result registers $\left(\mathrm{CR}_{0}-\mathrm{CR}_{3}\right)$. The 8 -channel analog input may be operated in either of two modes. In the select mode, the conversion value of one analog input is sequentially stored in $\mathrm{CR}_{0}-\mathrm{CR}_{3}$. In the scan mode, the upper four
channels or the lower four channels may be specified. Then those four channels will be consecutively selected and the conversion results stored sequentially in the four conversion result registers.

## A/D Converter Block Diagram



## Interrupt Structure

There are 11 interrupt sources. Three are external interrupts and 8 are internal. These 11 interrupt sources are divided into 6 priority levels as shown in the table below.

| Interrupt Request | Interrupt |  | ype of Interrupt | In/Ext |
| :---: | :---: | :---: | :---: | :---: |
| IRQ0 | 4 | NMI | (Nonmaskable interrupt) | External |
| IRQ1 | 8 | INTTO INTTI | (Coincidence signal from timer 0) <br> (Coincidence signal from timer 1) | Internal |
| IRQ2 | 16 | $\frac{\operatorname{INT1}}{\text { INT2 }}$ | (Maskable interrupt) (Maskable interrupt) | External |
| IRQ3 | 24 | INTEO INTE1 | (Coincidence signal from timer/event counter) <br> (Coincidence signal from timer/event counter) | Internal |
| IRQ4 | 32 | INTEIN INTAD | (Falling signal of Cl and TO counter) <br> (A/D converter interrupt) | In/External |
| IRO5 | 40 | $\begin{aligned} & \text { INTSR } \\ & \text { INST } \end{aligned}$ | (Serial receive interrupt) (Serial send interrupt) | Internal |

Interrupt Structure Block Diagram


## Standby Function

The $\mu$ PD78PG11 offers a standby function that allows the user to save up to 32 bytes of RAM with backup power ( $\mathrm{V}_{\mathrm{DD}}$ ) if the main power ( $\mathrm{V}_{\mathrm{CC}}$ ) fails. On powerup the $\mu$ PD78PG11 checks whether recovery was made from standby mode or from cold start.

## Universal Serial Interface

The serial interface can operate in any of three modes: synchronous, asynchronous, and I/O interface. The I/O interface mode transfers data MSB first for ease of communication with certain peripheral devices. Synchronous and asynchronous modes transfer data LSB first. Synchronous operation offers two modes of data reception. In the search mode, data is transferred one bit at a time from serial register to receive buffer. This allows a software search for a sync character. In the nonsearch mode, data transfer from serial register to transmit buffer occurs 8 bits at a time.

## Universal Serial Interface Block Diagram



## Zero-crossing Detector

The INT1 and INT2 terminals (used common to TI and $\mathrm{PC}_{3}$ ) can be used to detect the zero-crossing point of slow moving AC signals. When driven directly, these pins respond as a normal digital input.
To utilize the zero-cross detection mode, an AC signal of approximately $1-3 \mathrm{~V}$ AC peak-to-peak magnitude and a maximum frequency of 1 kHz is coupled through an external capacitor to these pins.
For the INT1 pin, the internal digital state is sensed as a zero until the rising edge crosses the $D C$ average level, when it becomes a one and INT1 interrupt is generated.
For the $\overline{\mathrm{NT} 2}$ pin, the state is sensed as a one until the falling edge crosses the DC average level, when it becomes a zero and $\overline{\mathrm{INT} 2}$ interrupt is generated.

The zero-cross detection capability allows the user to make the $50-60 \mathrm{~Hz}$ power signal the basis for system timing and to control voltage phase sensitive devices.

## Zero-Crossing Detection Circuit



## Operand Format/Description

| Format | Description |
| :---: | :---: |
| $r$ | V, A, B, C, D, E, H, L |
| r 1 | EAH, EAL, B, C, D, E, H, L |
| r2 | A, B, C |
| Sr | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, SML, EOM, ETMM, TMM, MM, MCC, MA, MB, MC MF, TxB, $\mathrm{TM}_{0}, \mathrm{TM}_{1}$ |
| srl | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM, RxB, $\mathrm{CR}_{0}, \mathrm{CR}_{1}, \mathrm{CR}_{2}, \mathrm{CR}_{3}$ |
| sr2 | PA, PB, PC, PD, PF, MKH, MKL, ANM, SMH, EOM, TMM |
| sr3 | ETM ${ }_{0}$, ETM $_{1}$ |
| sr4 | ECNT, ECPT |
| rp | SP, B, D, H |
| rp1 | V, B, D, H, EA |
| rp2 | SP, B, D, H, EA |
| rp3 | B, D, H |
| rpa | B, D, H, $\mathrm{D}^{+}, \mathrm{H}^{+}, \mathrm{D}-, \mathrm{H-}$ |
| rpal | B, D, H |
| rpa2 | B, D, H, $\mathrm{D}_{+}, \mathrm{H}+, \mathrm{D}-, \mathrm{H}-\mathrm{D}+$ byte, $\mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \mathrm{H}+\mathrm{EA}, \mathrm{H}+$ byte |
| rpa3 | $\mathrm{D}, \mathrm{H}, \mathrm{D}+, \mathrm{H}++, \mathrm{D}+$ byte, $\mathrm{H}+\mathrm{A}, \mathrm{H}+\mathrm{B}, \mathrm{H}+\mathrm{EA}, \mathrm{H}+$ byte |
| wa | 8-bit immediate data |
| word | 16-bit immediate data |
| byte | 8-bit immediate data |
| bit | 3-bit immediate data |
| 1 | CY, HC, Z |
| iri | FNMI, FTO, FT1, F1, F2, FEO, FEI, FEIN, FAD, FSR, FST, ER, OV, $A N_{4}, A N_{5}, A N_{6}, A N_{7}, S B$ |

## $\mu$ PD78310/312 8-BIT, SINGLE-CHIP CMOS MICROCOMPUTERS, REAL-TIME CONTROL ORIENTED

## Description

The $\mu$ PD78310 and $\mu$ PD78312 microcomputers are designed for use in process control. They perform all the usual process control functions and are particularly well-suited for driving de motors in servo loops and stepping motors. The processor includes on-chip memory, timers, input/output registers, and a powerful interrupt handling facility. The $\mu$ PD78310/312 is constructed of high-speed CMOS circuitry and operates from a +5 V power supply.
The input frequency (maximum 12 MHz ) is derived from an external crystal or an external oscillator. The internal processor clock is two-phase, and thus machine states are executed at a rate of 6 MHz . The shortest instructions require three states, making the minimum time 500 ns . The CPU contains a three-byte instruction prefetch queue which allows a subsequent instruction to be fetched during execution of an instruction that does not reference memory.

Program memory is 8 K bytes of mask-programmable ROM ( $\mu$ PD78312 only), and data memory is 256 bytes of static RAM. The $\mu$ PD78310 is the ROM-less version.

Note: $\mu$ PD78P312, available in 3Q86, is a prototyping chip for $\mu$ PD78312. It has an on-chip 8K EPROM instead of a mask ROM.

## Features

Complete single-chip microcomputer

- 16-bit ALU
- 8K ROM ( $\mu$ PD78312 only)
- 256 bytes RAM
- 1-bit and 8-bit logic

Instruction prefetch queue
16-bit unsigned multiply and divide
String instructions
Memory expansion

- 8085A bus-compatible
- Total 64K address space
$\square$ Large I/O capacity
- Up to 32 I/O port lines
$\square$ Extensive timer/counter system
- Two 16-bit up/down counters
- Two 16-bit timers
- Free running counter with two 16-bit capture registers
- Pulse-width modulated outputs
- Timebase counter

Four-channel 8-bit A/D converterTwo 4-bit real-time output portsTwo nonmaskable interrupts
Eight hardware priority interrupt levels
$\square$ Macro service facility for interrupts

- Gives the effect of 8 DMA channelsBidirectional serial port
- Either UART or interface mode
- Dedicated baud rate generator

Watchdog timerRefresh output for pseudostatic RAMProgrammable HALT and STOP modesOne-byte call instructionOn-chip clock generator
CMOS silicon gate technology
+5 V power supply

## Pin Configurations

## 64-Pin DIP and QUIP



## Pin Configurations (cont)

## 64-Pin Miniflat



Ordering Information

| Part Number | Package Type | Max Frequency of Operation |
| :---: | :---: | :---: |
| $\begin{aligned} & \mu \mathrm{PD} 78310 \mathrm{CW} \\ & \mu \mathrm{PD} 78312 \mathrm{CW} \end{aligned}$ | 64-pin plastic shrink DIP | 12 MHz |
| $\mu \mathrm{PD} 78310 \mathrm{G}-36$ $\mu$ PD78312G-36 $\mu$ PD78P312G-36 | 64-pin plastic QUIP | 12 MHz |
| $\mu \mathrm{PD} 78310 \mathrm{G}-1 \mathrm{~B}$ <br> $\mu$ PD78312G-1B | 64-pin plastic miniflat | 12 MHz |
| $\mu \mathrm{PD78310L}$ $\mu \mathrm{PD} 78312 \mathrm{~L}$ | 68-pin PLCC | 12 MHz |

## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{PO}_{0}-\mathrm{PO}_{7}$ | 1/0 port 0 |
| $\mathrm{P1}_{0}-\mathrm{P1} 7_{7}$ | 1/0 port 1 |
| $\mathrm{P}_{2} / \mathrm{NMI}$ | Nonmaskable interrupt input |
|  | Masaskable interrupt inputs |
| $\mathrm{P} 24^{4} / \mathrm{TxD}$ | I/0 port 2/Serial transmit output |
| $\mathrm{P}_{2} / \mathrm{RxD}$ | 1/0 port 2/Serial transmit output |
| $\underline{\mathrm{P}_{6} / \overline{\mathrm{SCK}}}$ | 1/0 port 2/Serial clock output |

## Pin Identification (cont)

| Symbol | Function |
| :---: | :---: |
| $\mathrm{P} 27^{7} / \overline{\mathrm{CTS}}$ | 1/0 port 2/Clear to send input |
| $\overline{\text { RFSH }}$ | Refresh output |
| $\mathrm{P3}_{3} / \mathrm{ClO}$ | Up/down counter 0 input |
| $\mathrm{P3}_{1} /$ CTRLO | Up/down counter 0 control input |
| $\mathrm{P}_{2} / \mathrm{Cl} 1$ | Up/down counter 1 input |
| $\mathrm{P}_{3} /$ CTRL1 | Up/down counter 1 control input |
| X1 | External crystal/External clock input |
| X2 | External crystal |
| $\mathrm{V}_{\text {SS }}$ | Power return |
| $\mathrm{AN}_{0}-\mathrm{AN}_{3}$ | A/D converter inputs |
| $\mathrm{AV}_{\text {REF }}$ | A/D reference voltage |
| $\mathrm{AV}_{\text {SS }}$ | Analog ground |
| $\mathrm{P3}_{4} / \mathrm{PWM0}$ | $1 / 0$ port $3 /$ Pulse width modulated output 0 |
| $\mathrm{P3}_{5} /$ PWM1 | I/0 port 3/Pulse width modulated output 1 |
| $\mathrm{P3}_{6} /$ CLRO/T00 | 1/0 port 3/Counter 0 clear input/Timer 0 output |
| $\mathrm{P} 37^{7} / \mathrm{CLR1/T01}$ | 1/0 port 3/Counter 1 clear input/Timer 1 output |
| $\mathrm{P5}_{0}-\mathrm{P}_{7} / \mathrm{A}_{8}-\mathrm{A}_{15}$ | 1/0 port 5/High address byte output |
| $\overline{E A}$ | External access control input |
| $\overline{\overline{\text { RESET }}}$ | External reset input |
| $\overline{\overline{R D}}$ | Read strobe output |
| $\overline{\overline{W R}}$ | Write strobe output |
| ALE | Address latch enable output |
| $\mathrm{P4}_{0}-\mathrm{P4}_{7} / \mathrm{AD}_{0}-\mathrm{AD}_{7}$ | I/0 port 4/External address/Data bus |
| $V_{\text {DD }}$ | Power supply |

## Pin Functions <br> $\mathrm{PO}_{\mathbf{0}}-\mathrm{PO}_{7}$ [Port 0]

Port 0 consists of 8 bits, individually programmable for input/output or two 4-bit real-time (timer controlled) output ports.

## $\mathrm{P1}_{0}-\mathrm{P1}_{7}$ [Port 1]

Port 1 consists of 8 bits, individually programmable for input/output.

## P2 $\mathbf{0}_{0}$ NMI

Port $\mathrm{P}_{2}$ is dedicated to NMI , the nonmaskable external interrupt request.

## P2 ${ }_{1}$ - $\mathbf{P 2}_{\mathbf{3}}$ /INTE0-INTE2

Ports $\mathrm{P} 2_{1}-\mathrm{P} 2_{3}$ are dedicated to INTEO, INTE1, and INTE2, the maskable external interrupt requests.

## P24/TxD

$\mathrm{P}_{2}$ is an I/O port bit or the transmitted serial data output.

## P25/RxD

$\mathrm{P} 2_{5}$ is an I/O port bit or the received serial data input.

## P2 ${ }_{6} / \overline{\text { SCK }}$

$\mathrm{P} 2_{6}$ is an $1 / \mathrm{O}$ port bit or the serial shift clock output.

## P27/CTS

P 27 is an $\mathrm{I} / \mathrm{O}$ port bit or clear-to-send input (external serial transmission control) in the asynchronous communication mode. In the serial I/O interface mode, it becomes the serial receive clock 1/O pin.

## $\overline{\text { RFSH }}$

$\overline{\text { RFSH }}$ is the refresh pulse output to be used for external pseudostatic DRAM.

## P30/CIO

Port $\mathrm{P}_{0}$ is dedicated to Cl 0 , the external count input for up/down counter 0 .

## $\mathrm{P}_{1} /$ /CTRLO

Port $\mathrm{P3}_{1}$ is dedicated to CTRLO, the external control input for up/down counter 0 .

## P32/Cl1

Port $\mathrm{P}_{2}$ is dedicated to Cl 1 , the external count input for up/down counter 1.

## $\mathrm{P}_{3}$ /CTRL1

Port $\mathrm{P3}_{3}$ is dedicated to CTRL1, the external control input for up/down counter 1.

## X1

X 1 is the external oscillator input or one of the connections for an external crystal. It is used to generate the system clock. The system clock frequency is half the input frequency.

## X2

X 2 is the second connection for an external crystal.

## $V_{s s}$

$V_{S S}$ is the power supply return, normally ground.


#### Abstract

$\mathrm{AN}_{0}-\mathrm{AN}_{3}$ $\mathrm{AN}_{0}-\mathrm{AN}_{3}$ are the four program selectable input channels for the $A / D$ converter.


## AV $\mathbf{R E F}$

$A V_{\text {REF }}$ is the reference voltage input for the $A / D$ converter.

## $A V_{S S}$

$A V_{S S}$ is the analog ground pin.

## $\mathrm{P3}_{4} /$ PWMO

$\mathrm{P}_{4}$ is an $1 / O$ port bit or the pulse-width modulated output 0 .

## P35/PWM1

$\mathrm{P}_{5}$ is an $\mathrm{I} / \mathrm{O}$ port bit or the pulse-width modulated output 1.

## P3 ${ }_{6}$ /CLRO/TOO

$\mathrm{P}_{6}$ is an I/O port bit, or the clear input for up/down counter 0 , or the timer 0 flip-flop output.

## P37/CLR1/TO1

$\mathrm{P}_{3}$ is an I/O port bit, or the clear input for up/down counter 1, or the timer 1 flip -flop output.

## P5 $\mathbf{0}_{\mathbf{0}}$-P57 $/ \mathbf{A}_{\mathbf{8}}$ - $\mathbf{A}_{\mathbf{1 5}}$ [Port 5]

Port 5 consists of 8 bits, individually programmable for input or output, or the high-order address bits for external memory. Under control of the memory mask register, bits $\mathrm{P}_{5}-\mathrm{P} 5_{3}$ are used for 4 K memory expansion, bits $\mathrm{P5}_{0}-\mathrm{P} 55$ are used for 16 K memory expansion, or bits $\mathrm{P}_{0}-\mathrm{P} 57$ are used for 56 K memory expansion.

## EA [External Access]

On $\mu$ PD78312, a low on $\overline{E A}$ enables use of external memory in place of on-chip ROM. The EA pin must be low on $\mu$ PD78310.

## $\overline{\text { RESET }}$

This pin is used for the external reset input. A low level sets all registers to their specified reset values.

## $\overline{\text { RD }}$

$\overline{\mathrm{RD}}$ is the read strobe output. It is to be used by external memory (or data registers) to place data on the I/O bus during a read operation.

## $\overline{W R}$

$\overline{W R}$ is the write strobe output. It is to be used by external memory (or data registers) to latch data from the I/O bus during a write operation.

## ALE

ALE is the address latch enable. It is to be used by external circuitry to latch the low-order 8 address bits during the first part of a read or write cycle.

## P40-P47/AD $\mathbf{0}_{\mathbf{0}}-\mathrm{AD}_{7}$ [Port 4]

Port 4 consists of 8 bits, programmable as a unit for input or output, or as the multiplexed address/data bus if external memory or external interface circuitry is used. The port is controlled by the memory mapping register.
$V_{D D}$
$V_{D D}$ is the positive power supply input.

## Block Diagram



## Functional Description

On-chip features designed to facilitate process control include two 16-bit timers, two 16-bit up/down counters, two pulse-width modulated outputs, a free-running counter with two capture registers, two 4-bit real-time (timer controlled) output ports, an 8-bit A/D converter with 4 input channels, a timebase counter to generate widely spaced interrupts, and a watchdog timer to guard against infinite program loops.

In addition there is a serial I/O port which can be used in either an interface mode or an asynchronous communication mode. HALT and STOP modes are provided to conserve power at times when the action of the CPU is not required.
All I/O, timer, and control registers are defined as special function registers and assigned addresses in the top 256 bytes of memory. The special function registers may be operated on directly by many of the arithmetic, logic, and move instructions of the CPU. Table 2 at the end of the Functional Description describes the registers.

## Addressing

The $\mu$ PD78310/312 features 1-byte addressing of the special function registers and 1-byte addressing of the internal RAM. There are nine modes of addressing main memory, including autoincrement, autodecrement, indexing, and double indexing. There are 8-and 16-bit immediate operands.

## External Memory

External memory (figure 1 ) is supported by I/O port 4, an 8-bit multiplexed address/data bus. The memory mapping register controls the size of external memory as well as the number of additional wait states. Highorder address bits are taken from I/O port 5 as required. No bits are required for 256 bytes of external memory; bits $\mathrm{P5}_{0}-\mathrm{P}_{3}$ are used for 4 K bytes, $\mathrm{P}_{0}-\mathrm{P}_{5}$ for 16 K bytes, and $\mathrm{P} 5_{0}-\mathrm{P} 5_{7}$ for 56 K bytes. Any remaining port 5 bits are available for I/O.

## Refresh

The $\mu$ PD78310/312 has a refresh signal for use with the pseudostatic RAM. The refresh cycle can be set to one of four intervals ranging from 2.67 to $21.3 \mu \mathrm{~s}$. The refresh is timed to follow a read or write operation so that the CPU does not have to wait.

## General Registers

The CPU has 168 -bit registers (figure 2) that can also be used in pairs to function as 16 -bit registers. A complete set of 16 general registers is mapped into each of 8 program-selectable register banks, stored in RAM. Three bits in the PSW specify which of the register banks is active at any given time. Each register bank has two program-selectable accumulators.

Figure 1. Memory Map


Figure 2. Register Designation and Storage


## Program Status Word

Following is the program status word format.

| 15 8 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{RB}_{2}$ | $\mathrm{RB}_{1}$ | $\mathrm{RB}_{0}$ | 0 | 0 | IE | 0 |
| 7 0 |  |  |  |  |  |  |  |
| S | z | RSS | AC | UF | P/V | SUB | CY |


| $\mathrm{RB}_{2}-\mathrm{RB}_{0}$ | Active register bank number |
| :--- | :--- |
| IE | Interrupt enable |
| S | Sign (1 if last result was negative) |
| Z | Zero (1 if last result was zero) |
| RSS | Register set select |
| AC | Auxiliary carry (carry out of 3 bit) |
| UF | User flag |
| P/V | Parity or arithmetic overflow |
| SUB | Subtract (1 if last operation was |
|  | Subtract) |
| CY | Carry |

## Input/Output

All ports may be used for either latched output or highimpedance input. All ports except port 4 are bitprogrammable for input or output. Port 0 is used for real-time or normal I/O. Port 1 is used for normal I/O. The low nibble of ports 2 and 3 is always used for control and the high nibble for control or normal I/O. Port 4 is used for the external address/data bus or byte-programmable I/O. Port 5 is used for the high bits of the external address or for normal I/O.

## Real-Time Output Port

The real-time output port shares pins with I/O port 0. The high and low nibbles are treated separately or together. Data is transferred from a buffer to the port latches on either a timer or software command.

## Serial Port

The serial port can operate in UART or interface mode with the baud rate and byte format under program control. The serial port also includes a dedicated baud rate generator.

## Pulse-Width Modulated Outputs

The two independent pulse-width modulated outputs are controlled by two 16 -bit modulus registers and counters. There are four programmable repetition rates ranging from 91.6 Hz to 23.4 kHz . Figure 3 shows one of these outputs.

Figure 3. Pulse-Width Modulated Output


## Timers

The $\mu$ PD78310/312 has two 16 -bit timers. The inputs to these timers may be the internal clock divided by 6 or by 128 . Each timer has an associated modulus register to store the timer count. The timer counts down to zero, sets a flag, reloads from the modulus register, and then counts down again. The timer flags can be used under program control to generate interrupt requests and/or a square-wave output. TMO also functions optionally as two one-shot timers.

Figure 4 is a diagram of the interval timers.
There is a free-running counter that counts the internal clock divided by 4 or by 16 . The counter has two 16 -bit capture registers. Capture is triggerd by an external interrupt request or by the up/down counter clock.

The timebase counter generates a signal at one of four intervals ranging from $170 \mu \mathrm{~s}$ to 175 ms . The signal can be used to generate an interrupt request and/or an up/down counter capture.

## Up/Down Counters

The $\mu$ PD78310/312 has two 16 -bit up/down counters, each of which has two capture/compare registers. There are three modes of operation: compare and interrupt, capture on external command, and capture on timebase counter command. There are five sources of counts: the internal clock divided by 3 , the external clock, external independent up and down inputs, external clock with direction control, and external clock with automatic up/down discrimination. Figure 5 shows an up/down counter.

Figure 4. Timer Block Diagram


## Standby Modes

HALT and STOP modes conserve power when CPU action is not required. In HALT mode, the CPU stops and the clock continues to run. Maskable interrupts can restart the CPU.

In STOP mode, the CPU and clock are both stopped. A RESET pulse or the nonmaskable external interrupt is required to restart them.

There is also the option of slowing the system clock by a factor of four. The standby control register controls the standby modes and is a protected location written to only by a special instruction.

## Watchdog Timer

The watchdog timer protects agains inadvertent program loops. A nonmaskable interrupt occurs if the timer is not reset before a timeout occurs. There are four program-selectable intervals ranging from -5.5 ms to 349.3 ms . The watchdog timer can be disabled by software. The watchdog timer mode register controls the watchdog timer and is a protected location written to by a special instruction.

## A/D Converter

The A/D converter has four input channels and can operate in either scan or select mode. The A/D converter performs 8-bit successive approximation conversions, has a $30-\mu$ s conversion time, and is triggered either internally or externally. The A/D converter includes an on-chip sample and hold amplifier.

Figure 5. Up/Down Counter Block Diagram


## Interrupts

There are two nonmaskable interrupt sources: the external nonmaskable interrupt and the watchdog timer. Their relative priorities are software selectable.
There are eight hardware priority interrupt levels, level 0 having the highest priority and level 7 the lowest. The fifteen maskable interrupt sources (table 1) are divided into five groups, and each group can, under program control, be assigned to any one of the priority levels.

Interrupts may be serviced by routines entered either by vectoring or by context switching. Context switching automatically saves all the general registers, the program status word, and the program counter. Figure 6 illustrates the mechanism of context switching.

Finally, there is an optional macro service function that transfers data between any one special function register and memory without program intervention.

## Macro Service

The macro service controller can be programmed to perform word or byte transfers. It can transfer data from a special function register to memory or from memory to a special function register. Transfer events are triggered by interrupt requests and take place without software intervention.

There are eight macro service channels; channel control information is stored in RAM. This information (figure 7) consists of a 16-bit memory address (optionally incremented at each transfer), an 8-bit special function register designator, and an 8-bit transfer counter (decremented at each transfer.) When the count equals 0 , a context switch or vectored interrupt occurs.
$\mu$ PD78310/312

Table 1. Interrupt Sources and Vector Addresses

|  | Defautt Priority | Source | Interrupt Service | Macro Service | Vector |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Nonmaskable interrupts | - | BRK | Break instruction | No | 003EH |
|  | - | NMI | External nonmaskable interrupt | No | 0002H |
|  | - | WDT | Watchdog timer | No | 000AH |
| Maskable interrupts | 0 | CRF00 | Up/down counter | Yes | 001AH |
|  | 1 | CRF01 | Up/down counter | No | 001 CH |
|  | 2 | CRF10 | Up/down counter | Yes | 001EH |
|  | 3 | CRF11 | Up/down counter | No | 0020H |
|  | 4 | EXIFO | External interrupt 0 | Yes | 0004H |
|  | 5 | EXIF1 | External interrupt 1 | Yes | 0006H |
|  | 6 | EXIF2 | External interrupt 2 | Yes | 0008H |
|  | 7 | TIMF0 | Timer flag 0 | Yes | 000EH |
|  | 8 | TIMF1 | Timer flag 1 | Yes | 0010H |
|  | 9 | TIMF2 | Timer flag 2 | Yes | 0012H |
|  | 10 | SEF | Serial port error | No | 0022H |
|  | 11 | SRF | Serial port receive buffer | Yes | 0024H |
|  | 12 | STF | Serial port transmit buffer | Yes | 0026H |
|  | 13 | ADF | A/D converter done flag | Yes | 0028H |
|  | 14 | TBF | Timebase counter flag | No | 000 CH |
|  | - | RESET | External reset line | - | 0000H |

Figure 6. Hardware Context Switching


Figure 7. $\mu$ PD78312 Macro Service Pointer Addresses


Note:
[1] The macro service pointers share storage with register banks 0 and 1.
[2] MSP = Memory address pointer
SFRP - Special function register pointer
MSC : Transfer counter

Table 2. Special Function Registers

| Address | Function | Mnemonic | Read/ Write | 16-Bit Transfer | Reset State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FFOOH | 1/0 port 0 | P0 | R/W | No | Undefined |
| FF01H | 1/0 port 1 | P1 | R/W | No | Undefined |
| FF02H | $1 / 0$ port 2 | P2 | R/W | No (Note 1) | Undefined |
| FF03H | 1/0 port 3 | P3 | R/W | No (Note 1) | Undefined |
| FF04H | 1/0 port 4 | P4 | R/W | No | Undefined |
| FF05H | 1/0 port 5 | P5 | R/W | No | Undefined |
| FF08H FF09H | Capture/compare register 00 | CROOL CROOH | R/W | Yes | Undefined |
| FFOAH FFOBH | Capture/compare register 01 | CRO1L CR01H | R/W | Yes | Undefined |
| FFOCH FFODH | Capture/compare register 10 | $\begin{aligned} & \text { CR10L } \\ & \text { CR10H } \end{aligned}$ | R/W | Yes | Undefined |
| FFOEH FFOFH | Capture/compare register 11 | CR11L CR11H | R/W | Yes | Undefined |
| FF10H FF11H | Capture register 0 (from FRC) | CPTOL CPTOH | R/W | Yes | Undefined |
| FF12H FF13H | Capture register 1 (from FRC) | CPT1L CPT1H | R/W | Yes | Undefined |
| $\begin{aligned} & \text { FF14H } \\ & \text { FF15H } \end{aligned}$ | PWM register 0 (duration) | PWMOL PWMOH | R/W | Yes | Undefined |
| FF16H FF17H | PWM register 1 (duration) | PWM1L PWM1H | R/W | Yes | Undefined |
| FF1CH FF1DH | Presettable up/down counter 0 | UDCOL UDCOH | R/W | Yes | Undefined |
| FF1EH FF1FH | Presettable up/down counter 1 | UDC1L UDC1H | R/W | Yes | Undefined |
| FF20H | Port 0 mode register | PM0 | R/W | No | FFH |
| FF21H | Port 1 mode register | PM1 | R/W | No | FFH |
| FF22H | Port 2 mode register | PM2 | R/W | No | FFH |
| FF23H | Port 3 mode register | PM3 | R/W | No | FFH |
| FF25H | Port 5 mode register | PM5 | R/W | No | FFH |
| FF32H | Port 2 mode control register | PMC2 | R/W | No | OFH |
| FF33H | Port 3 mode control register | PMC3 | R/W | No | OFH |
| FF38H | Real-time output port control register | RTPC | R/W | No | 08H |

Table 2. Special Function Registers (cont)

| Address | Function | Mnemonic | $\begin{aligned} & \text { Read/ } \\ & \text { Write } \end{aligned}$ | $\begin{aligned} & \text { 16-Bit } \\ & \text { Transfer } \end{aligned}$ | Reset <br> State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { FF3AH } \\ & \text { FF3BH } \end{aligned}$ | Port 0 buffer register (Note 2) | $\begin{aligned} & \hline \mathrm{POL} \\ & \mathrm{POH} \end{aligned}$ | $\begin{aligned} & \mathrm{R} / \mathrm{W} \\ & \mathrm{R} / \mathrm{W} \end{aligned}$ | $\begin{aligned} & \hline \text { No } \\ & \text { No } \end{aligned}$ | Undefined Undefined |
| FF40H | Memory mapping register | MM | R/W | No | 3 OH |
| FF41H | Refresh mode register | RFM | R/W | No | 10 H |
| FF42H | Watchdog timer mode register | WDM | R/W | No | OOH |
| FF44H | Standby control register | STBC | R/W | No | 2nH (Note 3) |
| FF46H | Timebase mode register | TMB | R/W | No | 00 H |
| FF48H | Interrupt mode register | INTM | R/W | No | 00 H |
| FF4AH | In-service priority register | ISPR | R/W | No | 0 OH |
| FF4EH | CPU control word | CCW | R/W | No | 0 OH |
| FF50H | Serial communication mode register | SCM | R/W | No | 0 OH |
| FF52H | Serial communication control register | SCC | R/W | No | OOH |
| FF53H | Baud rate generator | BRG | R/W | No | OOH |
| FF56H | Serial communication receive buffer | RXB | R | No | Undefined |
| FF57H | Serial communication transmit buffer | TXB | W | No | Undefined |
| FF60H | Free-running counter control register | FRCC | R/W | No | 00H |
| FF64H | Capture mode register | CPTM | R/W | No | OOH |
| FF66H | PWM mode register | PWMM | R/W | No | 0 OH |
| FF68H | A/D converter mode register | ADM | R/W | No | OOH |
| FF6AH | A/D converter result register | ADCR | R | No | Undefined |
| FF70H | Count unit input mode register | CUIM | R/W | No | OOH |
| FF72H | Up/down counter control register 0 | UDCCO | R/W | No | 00H |
| FF74H | Capture/compare control register | CRC | R/W | No | OOH |
| FF80H | Timer 0 control register | TMCO | R/W | No | OOH |
| FF82H | Timer 1 control register | TMC1 | R/W | No | 00 H |
| FF88H FF89H | Timer 0 | $\begin{aligned} & \text { TMOL } \\ & \text { TMOH } \end{aligned}$ | R/W | Yes | Undefined |
| FF8AH FF8BH | Modulus/timer register 0 | MDOL MDOH | R/W | Yes | Undefined |
| $\begin{aligned} & \text { FF8CH } \\ & \text { FF8DH } \end{aligned}$ | Timer 1 | TM1L TM1H | R/W | Yes | Undefined |
| FF8EH FF8FH | Modulus register 1 | MD1L MD1H | R/W | Yes | Undefined |
| $\begin{aligned} & \text { FFBOH- }- \\ & \text { FFBFH } \end{aligned}$ | External area (Note 4) |  |  |  | $\cdots$ |

Table 2. Special Function Registers (cont)

| Address | Function |  | Mnemonic | Read/ Write | 16-Bit Transfer | Reset State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FFCOH | Interrupt control 00 | Up/down counter | CRICOO | R/W | No | 47H |
| FFC1H | Macro service control 00 | Up/down counter | CRMS00 | R/W | No | Undefined |
| FFC2H | Interrupt control 01 | Up/down counter | CRIC01 | R/W | No | 47H |
| FFC4H | Interrupt control 10 | Up/down counter | CRIC10 | R/W | No | 47H |
| FFC5H | Macro service control 10 | Up/down counter | CRMS10 | R/W | No | Undefined |
| FFC6H | Interrupt control 11 | Up/down counter | CRIC11 | R/W | No | 47H |
| FFC8H | EXIFO interrupt control | External interrupt | EXIC0 | R/W | No | 47H |
| FFC9H | EXIFO macro service control | External interrupt | EXMSO | R/W | No | Undefined |
| FFCAH | EXIF1 interrupt control | External interrupt | EXIC1 | R/W | No | 47H |
| FFCBH | EXIF1 macro service control | External interrupt | EXMS1 | R/W | No | Undefined |
| FFCCH | EXIF2 interrupt control | External interrupt | EXIC2 | R/W | No | 47H |
| FFCDH | EXIF2 macro service control | External interrupt | EXMS2 | R/W | No | Undefined |
| FFCEH | TMF0 interrupt control | Timer flag | TMIC0 | R/W | No | 47H |
| FFCFH | TMF0 macro service control | Timer flag | TMMSO | R/W | No | Undefined |
| FFDOH | TMF1 interrupt control | Timer flag | TMIC1 | R/W | No | 47H |
| FFD1H | TMF1 macro service control | Timer flag | TMMS1 | R/W | No | Undefined |
| FFD2H | TMF2 interrupt control | Timer flag | TMIC2 | R/W | No | 47H. |
| FFD3H | TMF2 macro service contro! | Timer flag | TMMS2 | R/W | No | Undefined |
| FFDAH | Error interrupt control | Serial port | SEIC | R/W | No | 47H |
| FFDCH | Receive interrupt control | Serial port | SRIC | R/W | No | 47H |
| FFDDH | Receive macro service control | Serial port | SRMS | R/W | No | Undefined |
| FFDEH | Transmit interrupt control | Serial port | STIC | R/W | No | 47H |
| FFDFH | Transmit macro service control | Serial port | STMS | R/W | No | Undefined |
| FFEOH | A/D converter interrupt control |  | ADIC | R/W | No | 47H |
| FFE1H | A/D converter macro service control |  | ADMS | R/W | No | Undefined |
| FFE2H | Timebase counter interrupt control |  | TBIC | R/W | No | 47H |
| $\begin{aligned} & \text { FFFCH } \\ & \text { FFFDH } \end{aligned}$ | Stack pointer (Note 5) |  | $\begin{aligned} & \mathrm{SPL} \\ & \mathrm{SPH} \end{aligned}$ | R/W | Yes | Undefined |
| FFFEH FFFFH | Program status word (Note 5) |  | PSWL PSWH | R/W | Yes | OOH |

## Note:

(1) Bits $0-3$ of port 2 and port 3 are read-only.
(2) POH and POL are 4-bit buffer registers used to store data to be loaded into the high and low nibbles of the real-time output (P0).
(3) Bit 3 of the STBC is not affected by RESET ( $n=0$ or 8 ).
(4) External registers interfaced with these addresses can be accessed by special function register addressing.
(5) SP and PSW do not have real SFR addresses and can be accessed only by special instructions.

## Instruction Set

The instruction set for the $\mu$ PD78310/312 has 8 - and 16 -bit arithmetic instructions including a $16 \times 16$-bit unsigned multiply with a 32 -bit product and a 32 by 16-bit unsigned divide with a 32 -bit quotient and a 16 -bit remainder. The instruction set also excutes an 8 -bit and a 16 -bit shift and rotate by count, 1 - and 8 -bit logic, and 1-, 2-, and 3 -byte call instructions. String manipulation instructions are also included.

There are four addressing modes for unconditional branching. Branch instructions exist to test single bits in the program status word, the 16-bit accumulator, the special function registers, and internal RAM. The instruction set also includes multiple register PUSH and POP instructions.

Following are several tables explaining symbols, designations, and codes in the Instruction Set. Machine codes are omitted from the instructions but they are in the User's Manual.

## Symbols in the Operand and Operation Columns

| Symbol | Meaning |
| :---: | :---: |
| $r$ | R0-R15 |
| r1 | R0-R7 |
| r2 | C,B |
| rp | RP0-RP7* |
| rp1 | RP0-RP7* |
| rp2 | DE, HL, VP, UP |
| sfr | Special function register, 8 bits |
| sfrp | Special function register, 16 bits |
| post | RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 <br> Bits set to 1 indicate register pairs to be pushed/popped <br> to/from the stack <br> RP5 pushed/popped by PUSH/POP: <br> $S P$ is stack pointer <br> PSW pushed/popped by PUSHU/POPU: <br> RP5 is stack pointer |
| mem | (DE), (HL), (DE+), (HL+), (DE-), (HL-), (VP), (UP); register indirect <br> $(D E+A),(H L+A),(D E+B),(H L+B),(V P+D E)$, <br> (VP + HL); base/index mode <br> (DE + byte), (HL + byte), (VP + byte), (UP + byte), <br> (SP + byte); base mode <br> Word (A), word (B), word (DE), word (HL); index mode |
| saddr | FF20H-FF1FH: immediate byte addresses one byte in RAM, or label |
| saddrp | FE20H-FF1FH: immediate byte (bit $0=0$ ) addresses one word in RAM |
| word | 16 bits of immediate data |
| byte | 8 bits of immediate data |
| jdisp | 8-bit two's complement displacement (immediate data) |
| bit | 3 bits of immediate data (bit position in byte), or label |
| n | 3 bits of immediate data |
| addr16 | O000H-FEFFH: 16-bit immediate address (up to FFFFH in MOV instruction) |
| !addr16 | 0000 H -FEFFH: 16 -bit absolute branch address (immediate data) |
| \$addr16 | Relative branch address ((PC)+jdisp)) |
| addrt1 | 0800H-OFFFH: $0800 \mathrm{H}+$ (11-bit immediate address), or label |
| addr5 | $0040 \mathrm{H}-007 \mathrm{EH}: 0040 \mathrm{H}+2 \times$ ( 5 -bit immediate address), or label |

$\mu$ PD78310/312

Symbols in the Operand and Operation Columns (cont)

| Symbol | Meaning |
| :---: | :---: |
| A | A register (8-bit accumulator) |
| X | $X$ register |
| B | B register |
| C | C register |
| D | D register |
| E | E register |
| H | H register |
| L | L register |
| R0-R15 | Register 0-15 |
| AX | Register pair AX (16-bit accumulator) |
| BC | Register pair BC |
| DE | Register pair DE |
| HL | Register pair HL |
| RP0-RP7 | Register pair 0-7 |
| PC | Program counter |
| SP | Stack pointer |
| UP | User stack pointer (RP5) |
| PSW | Program status word |
| CY | Carry flag |
| AC | Auxiliary carry flag |
| Z | Zero flag |
| P/V | Parity/overflow flag |
| S | Sign flag |
| SUB | Subtract flag |
| TPF | Table position flag |
| RBS | Register bank select flag |
| RSS | Register set select flag |
| IE | Interrupt enable flag |
| EOS | End of software interrupt flag |
| STBC | Standby control register |
| WDM | Watchdog timer mode register |
| ( ) | Contents of the location whose address is within ( ); (+) and ( - ) indicate that the address is incremented after or decremented before it is used. |
| ( ) | Contents of the memory location defined by the contents of the location defined by the quantity within the (( )). |
| XXH | Hexadecimal number |
| XH, XL | High-order 8 bits and low-order 8 bits of $X$ |

[^3]Flag Indicators

| Symbol | Meaning |
| :--- | :--- |
| (blank) | No change |
| 0 | Cleared to 0 |
| 1 | Set to 1 |
| $X$ | Set or cleared according to result |
| P | Parity of result |
| V | Arithmetic overflow |
| U | Undefined |
| R | Restored from saved PSW |

## Execution Times of Memory Reference Instructions: Number of Processor States

| Instruction |  | Memory Reference Mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Register Indirect | $\begin{aligned} & \text { Base } \\ & \text { Index } \end{aligned}$ | Base | Index |
| MOV | A, mem | 5 | 6 | 6 | 6 |
|  | mem, A |  |  |  |  |
| $\overline{\mathrm{XCH}}$ | A, mem | 7 | 8 | 8 | 8 |
|  | mem, A |  |  |  |  |
| $\begin{aligned} & \text { ADD, ADDC, } \\ & \text { SUB, SUBC, } \\ & \text { AND, OR, XOR } \end{aligned}$ | A, mem | 6 | 7 | 7 | 7 |
|  | mem, A | 7 | 8 | 8 | 8 |
| CMP | A, mem | 6 | 7 | 7 | 7 |
|  | mem, A |  |  |  |  |

## Memory Addressing Modes

| mem |  |  | mod | 10110 | 10111 | 00110 | 01010 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Register Indirect | Base <br> Index | Base | Index |
| 0 | 0 | 0 |  |  | (DE+)* | ( $\mathrm{DE}+\mathrm{A}$ ) | (DE + byte) | word (DE) |
| 0 | 0 | 1 |  | ( $\mathrm{HL}+)^{*}$ | ( $\mathrm{HL}+\mathrm{A}$ ) | (SP + byte) | word (A) |
| 0 | 1 | 0 |  | (DE-)* | ( $\mathrm{DE}+\mathrm{B}$ ) | (HL + byte) | word (HL) |
| 0 | 1 | 1 |  | ( $\mathrm{HL}-)^{*}$ | ( $\mathrm{HL}+\mathrm{B}$ ) | (UP + byte) | word (B) |
| 1 | 0 | 0 |  | (DE)* | (VP + DE) | (VP + byte) | - |
| 1 | 0 | 1 |  | $(\mathrm{HL})^{*}$ | (VP + HL) | - | - |
| 1 | 1 | 0 |  | (VP) | - | - | - |
| 1 | 1 | 1 |  | (UP) | - | - | - |

*1-byte instructions: defined by special opcode and mem only.

General Register Designations

| R3 | R2 | R1 | RO | reg |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | R0 |  |
| 0 | 0 | 0 | 1 | R1 |  |
| 0 | 0 | 1 | 0 | R2 |  |
| 0 | 0 | 1 | 1 | R3 |  |
| 0 | 1 | 0 | 0 | R4 | r1 |
| 0 | 1 | 0 | 1 | R5 |  |
| 0 | 1 | 1 | 0 | R6 |  |
| 0 | 1 | 1 | 1 | R7 |  |
| 1 | 0 | 0 | 0 | R8 |  |
| 1 | 0 | 0 | 1 | R9 |  |
| 1 | 0 | 1 | 0 | R10 |  |
| 1 | 0 | 1 | 1 | R11 |  |
| 1 | 1 | 0 | 0 | R12 |  |
| 1 | 1 | 0 | 1 | R13 |  |
| 1 | 1 | 1 | 0 | R14 |  |
| 1 | 1 | 1 | 1 | R15 |  |


| r2 |  |
| :--- | :--- |
| $\mathbf{C}$ | reg |
| 0 | $C$ |
| 1 | $B$ |


| P2 | P1 | PO | reg-pair |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | RPO |
| 0 | 0 | 1 | RP1 |
| 0 | 1 | 0 | RP2 |
| 0 | 1 | 1 | RP3 |
| 1 | 0 | 0 | RP4 |
| 1 | 0 | 1 | RP5 |
| 1 | 1 | 0 | RP6 |
| 1 | 1 | 1 | RP7 |
| rp1 |  |  |  |
| 02 | 01 | Q0 | reg-pair |
| 0 | 0 | 0 | RPO |
| 0 | 0 | 1 | RP4 |
| 0 | 1 | 0 | RP1 |
| 0 | 1 | 1 | RP5 |
| 1 | 0 | 0 | RP2 |
| 1 | 0 | 1 | RP6 |
| 1 | 1 | 0 | RP3 |
| 1 | 1 | 1 | RP7 |


| rp2 |  |  |
| :--- | :---: | :---: |
| $\mathbf{S 1}$ | SO | reg-pair |
| 0 | 0 | VP |
| 0 | 1 | UP |
| 1 | 0 | DE |
| 1 | 1 | HL |

## Instruction Set

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | Z | AC | P/V | SUB | CY |
| MOV | r1, \#byte | $\mathrm{r} 1 \leftarrow$ byte | 3 | 2 |  |  |  |  |  |  |
|  | saddr, \#byte | (saddr) $\leftarrow$ byte | 3 | 3 |  |  |  |  |  |  |
|  | sfr**, \#byte | $\mathrm{sfr} \leftarrow$ byte | 3 | 3 |  |  |  |  |  |  |
|  | r, r1 | $r<r 1$ | 3 | 2 |  |  |  |  |  |  |
|  | A, r1 | $A \leftarrow r 1$ | 3 | 1 |  |  |  |  |  |  |
|  | A, saddr | $\mathrm{A} \leftarrow$ (saddr) | 3 | 2 |  |  |  |  |  |  |
|  | saddr, A | (saddr) $\leftarrow \mathrm{A}$ | 3 | 2 |  |  |  |  |  |  |
|  | saddr, saddr | (saddr) $\leftarrow$ (saddr) | 4 | 3 |  |  |  |  |  |  |
|  | A, sfr | $\mathrm{A} \leftarrow \mathrm{sfr}$ | 3 | 2 |  |  |  |  |  |  |
|  | sfr, A | $\mathrm{str} \leftarrow \mathrm{A}$ | 3 | 2 |  |  |  |  |  |  |
|  | A, mem* | $A \leftarrow(\mathrm{mem})$ | 5 | 1 |  |  |  |  |  |  |
|  | A, mem | $A \leftarrow($ mem $)$ | 5-6 | 2-4 |  |  |  |  |  |  |
|  | mem, $A^{*}$ | $($ mem $) \leftarrow A$ | 5 | 1 |  |  |  |  |  |  |
|  | mem, A | (mem) $\leftarrow \mathrm{A}$ | 5-6 | 2-4 |  |  |  |  |  |  |
|  | A, (saddrp) | $\mathrm{A} \leftarrow(($ saddrp $))$ | 5 | 2 |  |  |  |  |  |  |
|  | (saddrp), A | $(($ saddrp) $) \leftarrow A$ | 4 | 2 |  |  |  |  |  |  |
|  | A, addr16 | $A \leftarrow$ (addr16) | 4 | 4 |  |  |  |  |  |  |
|  | addr16, A | (addr16) $\leftarrow$ A | 3 | 4 |  |  |  |  |  |  |
|  | PSWL, \#byte | $\mathrm{PSW}_{\mathrm{L}} \leftarrow$ byte | 3 | 3 | X | X | X | X | X | X |
|  | PSWH, \#byte | $\mathrm{PSW}_{\mathrm{H}} \leftarrow$ byte | 3 | 3 |  |  |  |  |  |  |
|  | PSWL, A | $\mathrm{PSW}_{\mathrm{L}} \leftarrow \mathrm{A}$ | 3 | 2 | X | X | X | X | X | X |
|  | PSWH, A | $\mathrm{PSW}_{H} \leftarrow \mathrm{~A}$ | 3 | 2 |  |  |  |  |  |  |
|  | A, PSWL | $\mathrm{A} \leftarrow \mathrm{PSW}_{\mathrm{L}}$ | 3 | 2 |  |  |  |  |  |  |
|  | A, PSWH | $\mathrm{A} \leftarrow \mathrm{PSW}_{\mathrm{H}}$ | 3 | 2 |  |  |  |  |  |  |
| $\overline{\mathrm{XCH}}$ | A, r1 | $A \longleftrightarrow r 1$ | 4 | 1 |  |  |  |  |  |  |
|  | r, r1 | $r \longleftrightarrow r 1$ | 4 | 2 |  |  |  |  |  |  |
|  | A, mem | $A \longleftrightarrow$ (mem) | 7-8 | 2-4 |  |  |  |  |  |  |
|  | A, saddr | $A \longleftrightarrow$ (saddr) | 4 | 2 |  |  |  |  |  |  |
|  | A, str | $A \longleftrightarrow \mathrm{sfr}$ | 7 | 3 |  |  |  |  |  |  |
|  | A, (saddrp) | $A \longleftrightarrow$ ( saddrp)) | 6 | 2 |  |  |  |  |  |  |
|  | saddr, saddr | (saddr) $\longleftrightarrow$ (saddr) | 8 | 3 |  |  |  |  |  |  |

[^4]
## Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | 2 | AC | P/V | SUB | CY |
| MOVW | rp1, \#word | rp1 $\leftarrow$ word | 3 | 3 |  |  |  |  |  |  |
|  | saddrp, \#word | (saddrp) ヶ-word | 4 | 4 |  |  |  |  |  |  |
|  | sfrp, \#word | $\operatorname{sfrp} \leftarrow$ word | 3 | 4 |  |  |  |  |  |  |
|  | rp, rp1 | $r p \leftarrow r p 1$ | 3 | 2 |  |  |  |  |  |  |
|  | AX, saddrp | $A X \leftarrow$ (saddrp) | 3 | 2 |  |  |  |  |  |  |
|  | saddrp, AX | (saddrp) $\leftarrow \mathrm{AX}$ | 3 | 2 |  |  |  |  |  |  |
|  | saddrp, saddrp | (saddrp) $-($ saddrp) | 4 | 3 |  |  |  |  |  |  |
|  | AX, sfrp | $A X \leftarrow$ sfrp | 3 | 2 |  |  |  |  |  |  |
|  | sfrp, AX | $\operatorname{sfr} p \leftarrow A X$ | 3 | 2 |  |  |  |  |  |  |
| XCHW | AX, saddrp | $A X \longleftrightarrow$ (saddrp) | 4 | 2 |  |  |  |  |  |  |
|  | AX, sfrp | $A X \longleftrightarrow \operatorname{sfrp}$ | 7 | 3 |  |  |  |  |  |  |
|  | saddrp, saddrp | (saddrp) $\longleftrightarrow$ (saddrp) | 8 | 3 |  |  |  |  |  |  |
|  | rp rp1 | $\mathrm{rp} \longleftrightarrow \mathrm{rp1}$ | 5 | 2 |  |  |  |  |  |  |
| $\overline{\text { ADD }}$ | A, \#byte | A, CY $-\mathrm{A}+$ byte | 3 | 2 | X | X | X | V | 0 | $x$ |
|  | saddr, \#byte | (saddr), CY $\leftarrow$ (saddr) + byte | 4 | 3 | X | X | X | V | 0 | X |
|  | sfr, \#byte | sfr, CY $\leftarrow$ sfr + byte | 7 | 4 | X | X | X | V | 0 | X |
|  | r, r1 | $r, C Y \leftarrow r+r 1$ | 3 | 2 | X | X | X | V | 0 | X |
|  | A, saddr | $A, C Y \leftarrow A+$ (saddr $)$ | 3 | 2 | X | X | X | V | 0 | X |
|  | A, str | A, CY $\leftarrow \mathrm{A}+\mathrm{sfr}$ | 6 | 3 | X | X | X | V | 0 | X |
|  | saddr, saddr | (saddr), CY $\leftarrow$ (saddr) + (saddr) | 6 | 3 | X | X | X | V | 0 | X |
|  | A, mem | A, CY $\leftarrow \mathrm{A}+(\mathrm{mem})$ | 6-7 | 2-4 | X | X | X | V | 0 | X |
|  | mem, A | (mem), $\mathrm{CY} \leftarrow$ (mem) +A | 7-8 | 2-4 | X | X | X | V | 0 | X |
| $\overline{\text { ADDC }}$ | A, \#byte | A, CY $\leftarrow \mathrm{A}+$ byte + CY | 3 | 2 | X | X | X | V | 0 | X |
|  | saddr, \#byte | (saddr), CY $\leftarrow$ (saddr) + byte + CY | 4 | 3 | X | X | X | V | 0 | X |
|  | sfr, \#byte | sfr, $\mathrm{CY} \leftarrow \mathrm{sfr}+$ byte + CY | 7 | 4 | X | X | X | V | 0 | X |
|  | r, r1 | $r, C Y \leftarrow r+r 1+C Y$ | 3 | 2 | X | X | X | V | 0 | X |
|  | A, saddr | A, CY $\leftarrow \mathrm{A}+($ saddr $)+\mathrm{CY}$ | 3 | 2 | X | X | X | V | 0 | X |
|  | A, sfr | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+\mathrm{sfr}+\mathrm{CY}$ | 6 | 3 | X | X | X | V | 0 | X |
|  | saddr, saddr | $\begin{aligned} & \text { (saddr), CY } \leftarrow \\ & \text { (saddr) }+ \text { (saddr) }+ \text { CY } \end{aligned}$ | 6 | 3 | X | X | X | V | 0 | X |
|  | A, mem | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{mem})+\mathrm{CY}$ | 6-7 | 2-4 | $x$ | X | X | V | 0 | X |
|  | mem, A | (mem), $\mathrm{CY} \leftarrow$ (mem) $+\mathrm{A}+\mathrm{CY}$ | 7-8 | 2-4 | X | X | X | V | 0 | X |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | 2 | AC | P/V | SUB | CY |
| SUB | A, \#byte | A, CY $\leftarrow \mathrm{A}$ - byte | 3 | 2 | X | X | X | V | 1 | X |
|  | saddr, \#byte | (saddr), CY $\leftarrow$ (saddr) - byte | 4 | 3 | X | X | X | V | 1 | X |
|  | sfr, \#byte | sfr, CY $\leftarrow \mathrm{sfr}$ - byte | 7 | 4 | X | X | X | V | 1 | X |
|  | r, r1 | $r, C Y \leftarrow r-r 1$ | 3 | 2 | X | X | X | V | 1 | X |
|  | A, saddr | A, CY $\leftarrow \mathrm{A}$ - (saddr) | 3 | 2 | X | X | X | V | 1 | X |
|  | A, sfr | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-\mathrm{sfr}$ | 6 | 3 | X | X | X | V | 1 | X |
|  | saddr, saddr | (saddr), CY $\leftarrow$ (saddr) - (saddr) | 6 | 3 | X | X | X | V | 1 | X |
|  | A, mem | $A, C Y \leftarrow A-(m e m)$ | 6-7 | 2-4 | X | X | X | V | 1 | X |
|  | mem, A | (mem), CY $\leftarrow$ (mem) - A | 7-8 | 2-4 | X | X | X | V | 1 | $x$ |
| SUBC | A, \#byte | A, CY $-A-$ byte - CY | 3 | 2 | X | X | X | V | 1 | X |
|  | saddr, \#byte | $\begin{aligned} & \text { (saddr), CY } \leftarrow \\ & \text { (saddr) }- \text { byte }-\mathrm{CY} \end{aligned}$ | 4 | 3 | X | X | X | V | 1 | X |
|  | sfr, \#byte | sfr, CY $\leftarrow \mathrm{sfr}-$ byte - CY | 7 | 4 | X | X | X | V | 1 | X |
|  | r, r1 | $r$, CY $\leftarrow r-r 1-\mathrm{CY}$ | 3 | 2 | X | X | X | V | 1 | X |
|  | A, saddr | A, CY $\leftarrow \mathrm{A}-$ (saddr) - CY | 3. | 2 | X | X | X | V | 1 | X |
|  | A, sfr | A, CY $\leftarrow \mathrm{A}-\mathrm{str}-\mathrm{CY}$ | 6 | 3 | X | X | X | V | 1 | X |
|  | saddr, saddr | $\begin{aligned} & \text { (saddr), } \mathrm{CY} \leftarrow \\ & \text { (saddr) }- \text { (saddr) }-\mathrm{CY} \end{aligned}$ | 6 | 3 | X | X | X | V | 1 | X |
|  | A, mem | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-$ (mem) - CY | 6-7 | 2-4 | X | X | X | V | 1 | X |
|  | mem, A | (mem), CY $\leftarrow$ (mem) - A - CY | 7-8 | 2-4 | X | X | X | V | 1 | X |
| AND | A, \#byte | $A \leftarrow A \wedge$ byte | 3 | 2 | X | X | U | P | 0 | 0 |
|  | saddr, \#byte | (saddr) - (saddr) $\wedge$ byte | 4 | 3 | X | X | U | P | 0 | 0 |
|  | sfr, \#byte | sfr $\leftarrow \mathrm{sfr} \wedge$ byte | 7 | 4 | X | X | U | P | 0 | 0 |
|  | r, r1 | $r \leftarrow r \wedge r 1$ | 3 | 2 | X | X | U | P | 0 | 0 |
|  | A, saddr | $A \leftarrow A \wedge$ (saddr) | 3 | 2 | X | X | U | P | 0 | 0 |
|  | A, sfr | $\mathrm{A} \rightarrow \mathrm{A} \wedge \mathrm{sfr}$ | 6 | 3 | X | X | U | P | 0 | 0 |
|  | saddr, saddr | $($ saddr $) \leftarrow($ saddr $) \wedge($ saddr $)$ | 6 | 3 | X | X | U | P | 0 | 0 |
|  | A, mem | $A \leftarrow A \wedge$ (mem) | 6-7 | 2-4 | X | X | U | P | 0 | 0 |
|  | mem, A | $($ mem $) \leftarrow($ mem $) \wedge A$ | 7-8 | 2-4 | X | X | U | P | 0 | 0 |
| $\overline{O R}$ | A, \#byte | $\mathrm{A} \leftarrow \mathrm{A} V$ byte | 3 | 2 | X | X | U | P | 0 | 0 |
|  | saddr, \#byte | (saddr) $\leftarrow$ (saddr) V byte | 4 | 3 | X | X | U | P | 0 | 0 |
|  | sfr, \#byte | sfr $\leftarrow \operatorname{sfr} \mathrm{V}$ byte | 7 | 4 | X | X | U | P | 0 | 0 |
|  | r, r1 | $r \leftarrow r V r 1$ | 3 | 2 | X | X | U | P | 0 | 0 |
|  | A, saddr | $A \leftarrow A V$ (saddr) | 3 | 2 | X | X | U | P | 0 | 0 |
|  | A, sfr | $\mathrm{A} \leftarrow \mathrm{A} V \mathrm{sfr}$ | 6 | 3 | X | X | U | P | 0 | 0 |
|  | saddr, saddr | (saddr) $\leftarrow$ (saddr) V (saddr) | 6 | 3 | X | X | $U$ | P | 0 | 0 |
|  | A, mem | $\mathrm{A} \leftarrow \mathrm{AV}$ (mem) | 6-7 | 2-4 | X | X | U | P | 0 | 0 |
|  | mem, A | $(\mathrm{mem}) \leftarrow(\mathrm{mem}) \vee \mathrm{A}$ | 7-8 | 2-4 | X | X | U | P | 0 | 0 |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | Z | AC | P/V | SUB | CY |
| XOR | A, \#byte | A $\leftarrow \forall$ byte | 3 | 2 | X | X | U | P | 0 | 0 |
|  | saddr, \#byte | (saddr) $\leftarrow$ (saddr) $\forall$ byte | 4 | 3 | X | X | U | P | 0 | 0 |
|  | sfr, \#byte | sfr $\leftarrow$ sfr $\forall$ byte | 7 | 4 | X | X | U | P | 0 | 0 |
|  | r, r1 | $r \leftarrow r \forall r 1$ | 3 | 2 | X | X | U | P | 0 | 0 |
|  | A, saddr | $A \leftarrow A \forall$ (saddr) | 3 | 2 | X | X | U | P | 0 | 0 |
|  | A, sfr | $A \leftarrow A \forall \mathrm{sfr}$ | 6 | 3 | X | X | U | P | 0 | 0 |
|  | saddr, saddr | (saddr) $\leftarrow$ (saddr) $\psi$ ( saddr) | 6 | 3 | X | X | U | P | 0 | 0 |
|  | A, mem | $A \leftarrow A \forall$ (mem) | 6-7 | 2-4 | X | X | U | P | 0 | 0 |
|  | mem, $A$ | $($ mem $) \leftarrow$ (mem) $\forall A$ | 7-8 | 2-4 | X | X | U | P | 0 | 0 |
| CMP | A, \#byte | A - byte | 3 | 2 | X | X | X | V | 1 | X |
|  | saddr, \#byte | (saddr) - byte | 4 | 3 | X | X | X | V | 1 | $x$ |
|  | sfr, \#byte | sfr - byte | 7 | 4 | X | X | X | V | 1 | X |
|  | r, r1 | r-r1 | 3 | 2 | X | X | X | V | 1 | X |
|  | A, saddr | A - (saddr) | 3 | 2 | X | X | X | V | 1 | X |
|  | A, sfr | A - sfr | 6 | 3 | X | X | X | V | 1 | X |
|  | saddr, saddr | (saddr) - (saddr) | 6 | 3 | X | X | X | V | 1 | X |
|  | A, mem | A - (mem) | 6-7 | 2-4 | X | X | X | V | 1 | X |
|  | mem, A | (mem) - A | 6-7 | 2-4 | X | X | X | V | 1 | X |
| ADDW | AX, \#word | $A X, C Y \leftarrow A X+$ word | 4 | 3 | X | X | U | V | 0 | X |
|  | saddrp, \#word | (saddrp), CY $\leftarrow$ (saddrp) + word | 5 | 4 | X | X | U | V | 0 | X |
|  | sfrp, \#word | sfrp, CY $-\operatorname{sfrp}+$ word | 8 | 5 | X | X | U | V | 0 | X |
|  | rp, rp1 | $r p, C Y \leftarrow r p+r p 1$ | 4 | 2 | X | X | U | V | 0 | X |
|  | AX, saddrp | $A X, C Y \leftarrow A X+$ ( addrp) | 4 | 2 | X | X | U | V | 0 | X |
|  | AX, strp | $A X, C Y \leftarrow A X+$ sfrp | 7 | 3 | X | X | U | V | 0 | X |
|  | saddrp, saddrp | $\begin{aligned} & \text { (saddrp), CY } \leftarrow \\ & \text { (saddrp) }+ \text { (saddrp) } \end{aligned}$ | 6 | 3 | X | X | U | V | 0 | X |
| SUBW | AX, \#word | $A X, C Y \leftarrow A X-$ word | 4 | 3 | X | X | U | V | 1 | X |
|  | saddrp, \#word | (saddrp), CY $\leftarrow$ (saddrp) - word | 5 | 4 | X | X | U | V | 1 | X |
|  | sfrp, \#word | sfrp, CY $\leftarrow \mathrm{sfrp}$ - word | 8 | 5 | X | X | U | V | 1 | X |
|  | rp, rp1 | $\mathrm{rp}, \mathrm{CY} \leftarrow \mathrm{rp}-\mathrm{rp1}$ | 4 | 2 | X | X | U | V | 1 | X |
|  | AX, saddrp | $A X, C Y \leftarrow A X-$ (saddrp) | 4 | 2 | X | X | U | V | 1 | X |
|  | AX, strp | $A X, C Y \leftarrow A X-\operatorname{sfrp}$ | 7 | 3 | X | X | U | V | 1 | X |
|  | saddrp, saddrp | $\begin{aligned} & \text { (saddrp), CY } \leftarrow \\ & \text { (saddrp) }- \text { (saddrp) } \end{aligned}$ | 6 | 3 | X | X | U | V | 1 | X |
| CMPW | AX, \#word | AX - word | 4 | 3 | X | X | U | V | 1 | X |
|  | saddrp, \#word | (saddrp) - word | 5 | 4 | X | X | U | V | 1 | X |
|  | sfrp, \#word | sfrp - word | 8 | 5 | X | X | U | V | 1 | X |
|  | rp, rp1 | rp-rp1 | 4 | 2 | X | X | U | V | 1 | X |
|  | AX, saddrp | AX - (saddrp) | 4 | 2 | X | X | U | V | 1 | X |
|  | AX, sfrp | AX - sfrp | 7 | 3 | X | X | U | V | 1 | X |
|  | saddrp, saddrp | (saddrp) - (saddrp) | 6 | 3 | X | X | U | V | 1 | X |

Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | Z | AC | P/V | SUB | cY |
| MULU | r 1 | $A X \leftarrow A \times r 1$ | 18 | 2 |  |  |  |  |  |  |
| DIVU | r1 | AX (Quotient), 11 (Remainder) $\leftarrow A X \div r 1$ | 18 | 2 |  |  |  |  |  |  |
| MULUW | rp1 | AX (High Order 16 Bits), rp1 (Low Order 16 Bits), $\leftarrow A X \times r p 1$ | 27 | 2 |  |  |  |  |  |  |
| DIVUX | rp1 | AXDE (Quotient), rp1 (Remainder) $\leftarrow A X D E \div r p 1$ | 50 | 2 |  |  |  |  |  |  |
| INC | r1 | $\mathrm{r} 1 \leftarrow \mathrm{r} 1+1$ | 3 | 1 | X | X | X | V | 0 |  |
|  | saddr | (saddr) $\leftarrow$ (saddr) +1 | 4 | 2 | X | X | X | V | 0 |  |
| $\overline{\text { DEC }}$ | r1 | $\mathrm{r} 1 \leftarrow \mathrm{rl} 1-1$ | 3 | 1 | X | X | X | V | 1 |  |
|  | saddr | (saddr) $\leftarrow$ (saddr) -1 | 4 | 2 | X | X | X | V | 1 |  |
| INCW | rp2 | $\mathrm{rp2} \leftarrow \mathrm{rp2}+1$ | 3 | 1 |  |  |  |  |  |  |
|  | saddrp | $($ saddrp) $\leftarrow($ saddrp) +1 | 6 | 3 |  |  |  |  |  |  |
| DECW | rp2 | $\mathrm{rp2}$ ¢ $\mathrm{rp2}-1$ | 3 | 1 |  |  |  |  |  |  |
|  | saddrp | (saddrp) $\leftarrow$ (saddrp) - 1 | 6 | 3 |  |  |  |  |  |  |
| ROR | $\mathrm{r1}, \mathrm{n}$ | $\begin{aligned} & \left(\mathrm{CY}, \mathrm{r} 1_{7} \leftarrow \mathrm{r} 1_{0} ;\right. \\ & \left.\mathrm{r} 1_{\mathrm{m}}-1 \leftarrow \mathrm{r} \frac{\mathrm{~m}}{}\right) \times \mathrm{n} \\ & \hline \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| ROL | r1, $n$ | $\begin{aligned} & \left(\mathrm{CY}, \mathrm{r} 1_{0} \leftarrow \mathrm{r} 1_{7} ;\right. \\ & \left.\mathrm{r} 1_{\mathrm{m}}+1 \leftarrow \mathrm{r} 1_{\mathrm{m}}\right) \times \mathrm{n} \\ & \hline \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| RORC | r1, $n$ | $\begin{aligned} & \left(C Y \leftarrow r 1_{0} ;\right. \\ & r 1_{7} \leftarrow C Y ; \\ & \left.r 1_{m}-1 \leftarrow r 1_{m}\right) \times n \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| ROLC | r1, $n$ | $\begin{aligned} & \left(\mathrm{CY} \leftarrow \mathrm{r} 1_{7} ;\right. \\ & \mathrm{r} 1_{0} \leftarrow \mathrm{CY} ; \\ & \left.\mathrm{r} 1_{\mathrm{m}}+1 \leftarrow \mathrm{r} 1_{\mathrm{m}}\right) \times \mathrm{n} \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| SHR | r1, $n$ | $\begin{aligned} & \left(C Y \leftarrow r 1_{0} ;\right. \\ & r 1_{7} \leftarrow 0 ; \\ & \left.r 1_{m}-1 \leftarrow r 1_{m}\right) \times n \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| SHL | r1, $n$ | $\begin{aligned} & \mathrm{CY} \leftarrow \mathrm{r} 1_{7} ; \\ & \mathrm{r} 1_{0} \leftarrow 0 ; \\ & \left.\mathrm{r} 1_{\mathrm{m}}+1 \leftarrow \mathrm{r} 1_{\mathrm{m}}\right) \times \mathrm{n} \\ & \hline \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| SHRW | rp1, n | $\begin{aligned} & \left(C Y \leftarrow r p_{0} ;\right. \\ & r p_{15} \leftarrow 0 ; \\ & \left.r p_{m-1} \leftarrow r p_{m}\right) \times n \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| SHLW | rp1, $n$ | $\begin{aligned} & \left(C Y \leftarrow r p_{15} ;\right. \\ & r p_{0} \leftarrow 0 ; \\ & \left.r p_{m}+1 \leftarrow r p_{m}\right) \times n \end{aligned}$ | $4+3 n$ | 2 | X | X | 0 | P | 0 | X |
| ROR4 | (rp1) | $\mathrm{A}_{3-0} \leftarrow(\mathrm{rp} 1)_{3-0}$; $(\mathrm{rp} 1)_{7-4} \leftarrow \mathrm{~A}_{3-0}$; <br> $(\mathrm{rp1})_{3-0} \leftarrow(\mathrm{rp1})_{7-4}$ | 8 | 2 | X | X | 0 | P | 0 |  |
| ROL4 | (rp1) | $\mathrm{A}_{3-0} \leftarrow(\mathrm{rp} 1)_{7-4} ;$ $(\mathrm{rp} 1)_{3-0} \leftarrow \mathrm{~A}_{3-0}$; $(\mathrm{rp} 1)_{7-4} \leftarrow(\mathrm{rp})_{3-0}$ | 8 | 2 | X | X | 0 | P | 0 |  |
| ADJ4 |  | Decimal Adjust Accumulator | 3 | 1 | X | X | X | V | 0 | X |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | Z | AC | P/V | SUB | CY |
| M0V1 | CY, saddr.bit | $\mathrm{CY} \leftarrow$ (saddr. bit) | 6 | 3 |  |  |  |  |  | X |
|  | CY, str.bit | CY $\leftarrow$ sfr.bit | 6 | 3 |  |  |  |  |  | X |
|  | CY, A.bit | CY $\leftarrow$ A.bit | 6 | 2 |  |  |  |  |  | X |
|  | CY, X bit | $\mathrm{CY} \leftarrow \mathrm{X}$. bit | 6 | 2 |  |  |  |  |  | X |
|  | CY, PSWH, bit | CY $\leftarrow \mathrm{PSW}_{\mathrm{H}}$. bit | 6 | 2 |  |  |  |  |  | X |
|  | CY, PSWL, bit | CY $\leftarrow$ PSW L.bit | 6 | 2 |  |  |  |  |  | X |
|  | saddr.bit, CY | (saddr.bit) $\leftarrow C$ C | 7 | 3 |  |  |  |  |  |  |
|  | sfr.bit, CY | sfr.bit $\leftarrow$ CY | 7 | 3 |  |  |  |  |  |  |
|  | A.bit, CY | A.bit $\leftarrow \mathrm{CY}$ | 8 | 2 |  |  |  |  |  |  |
|  | X.bit, CY | $X$.bit $\leftarrow$ CY | 8 | 2 |  |  |  |  |  |  |
|  | PSWH.bit, CY | PSW ${ }_{\text {H }}$ bit $\leftarrow$ CY | 8 | 2 |  |  |  |  |  |  |
|  | PSWL.bit, CY | PSW ${ }_{\text {L }}$.bit $\leftarrow \mathrm{CY}$ | 8 | 2 |  |  |  |  |  |  |
| AND1 | CY, saddr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (saddr.bit) | 6 | 3 |  |  |  |  |  | X |
|  | CY,/saddr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (saddr.bit) | 6 | 3 |  |  |  |  |  | $x$ |
|  | CY, sfr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ sfr.bit | 6 | 3 |  |  |  |  |  | X |
|  | CY,/sfr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ sfr.bit | 6 | 3 |  |  |  |  |  | X |
|  | CY, A.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ A.bit | 6 | 2 |  |  |  |  |  | X |
|  | CY,/A.bit | $C Y \leftarrow C Y \wedge \overline{A . b i t}$ | 6 | 2 |  |  |  |  |  | X |
|  | CY, X. bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \mathrm{X}$.bit | 6 | 2 |  |  |  |  |  | X |
|  | CY,/X.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \overline{\mathrm{X} . \mathrm{bit}}$ | 6 | 2 |  |  |  |  |  | X |
|  | CY, PSWH.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \mathrm{PSW}_{\mathrm{H}}$. bit | 6 | 2 |  |  |  |  |  | X |
|  | CY,/PSWH.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \overline{\mathrm{PSW}}_{\mathrm{H} \cdot \mathrm{bit}}$ | 6 | 2 |  |  |  |  |  | X |
|  | CY, PSWL.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ PSW ${ }_{\mathrm{L}}$.bit | 6 | 2 |  |  |  |  |  | X |
|  | CY,/PSWL.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \overline{\mathrm{PSW}}$ L. bit | 6 | 2 |  |  |  |  |  | X |
| OR1 | CY, saddr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} V$ (saddr.bit) | 6 | 3 |  |  |  |  |  | X |
|  | $\underline{\text { CY,/saddr.bit }}$ | $\mathrm{CY} \leftarrow \mathrm{CYV}$ (saddr.bit) | 6 | 3 |  |  |  |  |  | X |
|  | CY, sfr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee$ sfr.bit | 6 | 3 |  |  |  |  |  | X |
|  | CY,/sfr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \overline{\text { sfr.bit }}$ | 6 | 3 |  |  |  |  |  | X |
|  | CY, A.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee$ A.bit | 6 | 2 |  |  |  |  |  | X |
|  | CY, IA.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \overline{\mathrm{A} . \mathrm{bit}}$ | 6 | 2 |  |  |  |  |  | X |
|  | CY, X. bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \times$. bit | 6 | 2 |  |  |  |  |  | X |
|  | CY, IX.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \overline{\mathrm{X} . \text { bit }}$ | 6 | 2 |  |  |  |  |  | X |
|  | CY, PSWH.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \mathrm{PSW}_{\mathrm{H}}$. bit | 6 | 2 |  |  |  |  |  | X |
|  | CY,/PSWH.bit | $\mathrm{CY} \leftarrow \mathrm{CYV} \overline{\mathrm{PSW}_{\mathrm{H}} \cdot \mathrm{bit}}$ | 6 | 2 |  |  |  |  |  | X |
|  | CY, PSWL.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \mathrm{PSW}_{\mathrm{L}}$.bit | 6 | 2 |  |  |  |  |  | X |
|  | CY,/PSWL.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \vee \overline{\text { PSW }}$ L. bit | 6 | 2 |  |  |  |  |  | X |

Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | Z | AC | P/V. | SUB | CY |
| X0R1 | CY, saddr.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \forall$ (saddr. bit) | 6 | 3 |  |  |  |  |  | X |
|  | CY, sfr.bit | CY $\leftarrow$ CY $\forall$ sfr.bit | 6 | 3 |  |  |  |  |  | X |
|  | CY, A.bit | CY $\leftarrow C Y \forall A$. bit | 6 | 2 |  |  |  |  |  | X |
|  | CY, X.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \forall \mathrm{X}$. bit | 6 | 2 |  |  |  |  |  | X |
|  | CY, PSWH.bit | CY $\leftarrow \mathrm{CY} \forall \mathrm{PSW}_{\mathrm{H}}$. bit | 6 | 2 |  |  |  | : |  | X |
|  | CY, PSWL.bit | $\mathrm{CY} \leftarrow \mathrm{CY} \forall \mathrm{PSW}_{\text {L }}$.bit | 6 | 2 |  |  |  |  |  | X |
| SET1 | saddr.bit | (saddr.bit) $\leftarrow 1$ | 5 | 2 |  |  |  |  |  |  |
|  | sfr.bit | sfr.bit $\leftarrow 1$ | 6 | 3 |  |  |  |  |  |  |
|  | A.bit | A.bit $\leftarrow 1$ | 7 | 2 |  |  |  |  |  |  |
|  | X.bit | X.bit $\leftarrow 1$ | 7 | 2 |  |  |  |  |  |  |
|  | PSWH.bit | PSW $_{\text {H }}$. bit $\leftarrow 1$ | 7 | 2 |  |  |  |  |  |  |
|  | PSWL.bit | PSW L $^{\text {bit }} \leftarrow 1$ | 7 | 2 |  |  |  |  |  |  |
| CLR1 | saddr.bit | (saddr.bit) $\leftarrow 0$ | 5 | 2 |  |  |  |  |  |  |
|  | sfr.bit | sfr.bit $\leftarrow 0$ | 6 | 3 |  |  |  |  |  |  |
|  | A.bit | A.bit $\leftarrow 0$ | 7 | 2 |  |  |  |  |  |  |
|  | X.bit | X.bit $\leftarrow 0$ | 7 | 2 |  |  |  |  |  |  |
|  | PSWH.bit | PSW $_{\text {H }}$ bit $\leftarrow 0$ | 7 | 2 |  |  |  |  |  |  |
|  | PSWL.bit | PSW ${ }_{\text {L }}$.bit $\leftarrow 0$ | 7 | 2 |  |  |  |  |  |  |
| NOT1 | saddr.bit | (saddr.bit) $\leftarrow \overline{\text { (saddr.bit) }}$ | 6 | 3 |  |  |  |  |  |  |
|  | sfr.bit | sfr.bit $\leftarrow$ sfr.bit | 6 | 3 |  |  |  |  |  |  |
|  | A.bit | A.bit $\leftarrow \widetilde{\text { A.bit }}$ | 7 | 2 |  |  |  |  |  |  |
|  | X.bit | X.bit $\leftarrow \overline{\text { X.bit }}$ | 7 | 2 |  |  |  |  |  |  |
|  | PSWH.bit | $\mathrm{PSW}_{\text {H. }}$ bit $\leftarrow \overline{\text { PSW }}$ H. bit | 7 | 2 |  |  |  |  |  |  |
|  | PSWL.bit | $\mathrm{PSW}_{\text {L }}$.bit $\leftarrow \mathrm{PSW}_{\text {L }}$. bit | 7 | 2 |  |  |  |  |  |  |
| SET1 | CY | CY $\leftarrow 1$ | 3 | 1 |  |  |  |  |  | 1 |
| CLR1 | CY | $C Y \leftarrow 0$ | 3 | 1 |  |  |  |  |  | 0 |
| NOT1 | CY | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ | 3 | 1 |  |  |  |  |  | X |
| CALL | !addr16 | $\begin{aligned} & (S P-1) \leftarrow(P C+3) H ; \\ & (S P-2) \leftarrow(P C+3) L ; \\ & P C \leftarrow \text { addr16; } \\ & S P \leftarrow S P-2 \end{aligned}$ | 8 | 3 |  |  |  |  |  |  |
| CALLF | !addr11 | $\begin{aligned} & (S P-1) \leftarrow(P C+2) \mathrm{H} ; \\ & (S P-2) \leftarrow(P C+2) L ; \\ & P C \leftarrow \text { addr11; } \\ & S P \leftarrow S P-2 \end{aligned}$ | 8 | 2 |  |  |  |  | - |  |
| CALLT | (addr5) | $\begin{aligned} & (S P-1) \leftarrow(P C+1))_{H} \\ & (S P-2) \leftarrow(P C+1) \mathrm{L} ; \\ & P C_{H} \leftarrow(T P F X 8000 H+\text { add } \\ & P C_{H} \leftarrow(T P F X 8000 H+\text { add } \\ & S P \leftarrow S P-2 \end{aligned}$ | 10 | 1 |  |  | , |  |  |  |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | Z | AC | P/V | SUB | CY |
| CALL | rp1 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+2)_{H} ; \\ & (\mathrm{SP}-2) \leftarrow(\mathrm{PC}+2)_{\mathrm{L}} ; \\ & \mathrm{PC}_{H} \leftarrow \mathrm{rp} 1_{H} ; \\ & \mathrm{PC}_{\mathrm{L}} \leftarrow \mathrm{rp} 1_{\mathrm{L}} ; \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ | 13 | 2 |  |  |  |  |  |  |
|  | (rp1) | $\begin{aligned} & (S P-1) \leftarrow(P C+2)_{H} ; \\ & (S P-2) \leftarrow(P C+2)_{L} ; \\ & P C_{H} \leftarrow(r p 1)_{H} ; \\ & P C_{L} \leftarrow(r p 1)_{L} ; \\ & S P \leftarrow S P-2 \end{aligned}$ | 11 | 2 |  |  |  |  |  |  |
| BRK |  | $\begin{aligned} & (S P-1) \leftarrow P S W_{H} ; \\ & (S P-2) \leftarrow P S W_{L} ; \\ & (S P-3) \leftarrow(P C+1) H ; \\ & (S P-4) \leftarrow(P C+1) L ; \\ & P C_{L} \leftarrow(003 E H) ; \\ & P C_{H} \leftarrow(003 F H) ; \\ & S P \leftarrow S P-4 \end{aligned}$ | 16 | 1 |  |  |  |  |  |  |
| RET |  | $\begin{aligned} & P C_{L} \leftarrow(S P) ; \\ & P C_{H} \leftarrow(S P+1) ; \\ & S P \leftarrow S P+2 \end{aligned}$ | 8 | 1 |  |  |  |  |  |  |
| RETI |  | $\begin{aligned} & \text { PC } C_{L} \leftarrow(S P) ; \\ & P C_{H} \leftarrow(S P+1) ; \\ & \text { PSW }_{L} \leftarrow(S P+2) ; \\ & \text { PSW }_{H} \leftarrow(S P+3) ; \\ & S P \leftarrow S P+4 ; \\ & E O S \leftarrow 0 \end{aligned}$ | 14 | 1 | R | R | R | R | R | R |
| PUSH | post | $\begin{aligned} & \left((S P-1) \leftarrow \text { post }_{H} ;\right. \\ & (S P-2) \leftarrow \text { post }_{L} ; \\ & S P \leftarrow S P-2) \times n . \end{aligned}$ | $7+8 n$ | 2 |  |  |  | - |  |  |
|  | PSW | $\begin{aligned} & (S P-1) \leftarrow P S W_{H} \\ & (S P-2) \leftarrow P S W_{L} ; \\ & S P \leftarrow S P-2 \end{aligned}$ | 5 | 1 |  |  |  |  |  |  |
| PUSHU | post | $\begin{aligned} & \left((U P-1) \leftarrow \text { post }_{;} ;\right. \\ & (U P-2) \leftarrow \text { post }_{[ } ; \\ & U P \leftarrow U P-2) \times n \end{aligned}$ | $8+8 n$ | 2 |  |  |  |  |  |  |
| POP | post | $\begin{aligned} & \text { (post } L_{L} \leftarrow(S P) ; \\ & \text { (post } \leftarrow(S P+1) ; \\ & S P \leftarrow S P+2) \times n . \end{aligned}$ | $7+8 n$ | 2 |  |  |  |  |  |  |
|  | PSW | $\begin{aligned} & \mathrm{PSW}_{\mathrm{L}} \leftarrow(\mathrm{SP}) ; \\ & \mathrm{PSW} \leftarrow \mathrm{H} \leftarrow(\mathrm{SP}+1) ; \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2 \end{aligned}$ | 5 | 1 | R | R | R | R | R | R |
| POPU | post | (post $\leftarrow(U P) ;$ post $_{L} \leftarrow(U P+1) ;$ $U P \leftarrow U P+2) \times n$ | $8+8 \mathrm{n}$ | 2 |  |  |  |  |  |  |
| MOVW | SP, \#word | $S P \leftarrow$ word | 3 | 4 |  |  |  |  |  |  |
|  | SP, AX | $\mathrm{SP} \leftarrow \mathrm{AX}$ | 3 | 2 |  |  |  |  |  |  |
|  | AX, SP | $A X \leftarrow S P$ | 3 | 2 |  |  |  |  |  |  |
| INCW | SP | $\mathrm{SP} \leftarrow \mathrm{SP}+1$ | 6 | 2 |  |  |  |  |  |  |
| DECW | SP | $S P \leftarrow S P-1$ | 6 | 2 |  |  |  |  |  |  |

Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | s | 2 | AC | P/V | SUB | CY |
| BR | !addr16 | $\mathrm{PC} \leftarrow$ addr 16 | 4 | 3 |  |  |  |  |  |  |
|  | rp1 | $\begin{aligned} & P C_{H} \leftarrow r p 1_{H} ; \\ & P C_{L} \leftarrow r p 1_{L} \\ & \hline \end{aligned}$ | 6 | 2 |  |  |  |  |  |  |
|  | (rp1) | $\begin{aligned} & P C_{H} \leftarrow(\mathrm{rp} 1)_{\mathrm{H}} ; \\ & P C_{\mathrm{L}} \leftarrow(\mathrm{rp} 1)_{\mathrm{L}} ; \end{aligned}$ | 9 | 2 |  |  |  |  |  |  |
|  | \$addr16 | $\mathrm{PC} \leftarrow$ addr 16 | 7 | 2 |  |  |  |  |  |  |
| $\begin{aligned} & \overline{\mathrm{BC}} \\ & \mathrm{BL} \end{aligned}$ | \$addr16 | $\mathrm{PC} \leftarrow \mathrm{addr} 16$ if $\mathrm{CY}=1$ | 7(3) | 2 |  |  |  |  |  |  |
| $\begin{aligned} & \overline{B N C} \\ & B N L \end{aligned}$ | \$addr16. | $\mathrm{PC} \leftarrow$ addr 16 if $\mathrm{CY}=0$ | 7(3) | 2 |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{BZ} \\ & \mathrm{BE} \end{aligned}$ | \$addr16 | $\mathrm{PC} \leftarrow \operatorname{addr16}$ if $\mathrm{Z}=1$ | 7(3) | 2 |  |  |  |  |  |  |
| $\begin{aligned} & \overline{\mathrm{BNZ}} \\ & \mathrm{BNE} \end{aligned}$ | \$addr16 | $\mathrm{PC} \leftarrow \operatorname{addr16}$ if $\mathrm{Z}=0$ | 7(3) | 2 |  |  |  |  |  |  |
| $\begin{aligned} & \text { BV } \\ & \text { BPE } \end{aligned}$ | \$addr16 | $P C \leftarrow$ addr 16 if $P / V=1$ | 7(3) | 2 |  |  |  |  |  |  |
| $\begin{aligned} & \overline{B N V} \\ & B P O \end{aligned}$ | \$addr16 | $\mathrm{PC} \leftarrow$ addr16 if $\mathrm{P} / \mathrm{V}=0$ | 7(3) | 2 |  |  |  |  |  |  |
| BN | \$addr16 | PC $\leftarrow \operatorname{addr16~if~} \mathrm{S}=1$ | 7(3) | 2 |  |  |  |  |  |  |
| BP | \$addr16 | $\mathrm{PC} \leftarrow \operatorname{addr16}$ if $\mathrm{S}=0$ | 7(3) | 2 |  |  |  |  |  |  |
| BGT | \$addr16 | $\mathrm{PC} \leftarrow \operatorname{addr16}$ if $(P / V \forall S) V \mathrm{Z}=0$ | 9(5) | 3 |  |  |  |  |  |  |
| BGE | \$addr16 | $P C \leftarrow$ addr16 if P/V $\forall \mathrm{S}=0$ | 9(5) | 3 |  |  |  |  |  |  |
| BLT | \$addr16 | $\mathrm{PC} \leftarrow \operatorname{addr16}$ if P/V $\forall \mathrm{S}=1$ | $9(5)$ | 3 |  |  |  |  |  |  |
| BLE | \$addr16 | $P C \leftarrow \operatorname{addr16~if~}(P / V \forall S) \vee Z=1$ | $9(5)$ | 3 |  |  |  |  |  |  |
| BH | \$addr16 | $P C \leftarrow \operatorname{addr} 16$ if $Z+C Y=0$ | $9(5)$ | 3 |  |  |  |  |  |  |
| BNH | \$addr16 | $P C \leftarrow \operatorname{addr16~if~} Z+C Y=1$ | $9(5)$ | 3 |  |  |  |  |  |  |
| BT | saddr.bit, \$addr16 | PC $\leftarrow$ addr16 if (saddr.bit) $=1$ | $9(7)$ | 3 |  |  |  |  |  |  |
|  | sfr.bit, \$addr 16 | PC $\leftarrow$ addr16 if (sfr.bit) $=1$. | 10(7) | 4 |  |  |  |  |  |  |
|  | A.bit, \$addr16 | $P C \leftarrow$ addr 16 if $A$. bit $=1$ | 10(7) | 3 |  |  |  |  |  |  |
|  | X.bit, \$addr16 | PC $\leftarrow$ addr16 if X . bit $=1$ | 10(7) | 3 |  |  |  |  |  |  |
|  | PSWH.bit, \$addr16 | $\mathrm{PC} \leftarrow$ addr 16 if $\mathrm{PSW}_{\mathrm{H}}$. bit $=1$ | 10(7) | 3 |  |  |  |  |  |  |
|  | PSWL.bit, \$addr16 | $\mathrm{PC} \leftarrow$ addr16 if $\mathrm{PSW}_{\mathrm{L}}$. bit $=1$ | 10(7) | 3 |  |  |  |  |  |  |
| BF | saddr. bit, \$addr16 | PC $\leftarrow$ addr16 if (saddr.bit) $=0$ | 10(7) | 4 |  |  |  |  |  |  |
|  | sfr.bit, \$addr16 | PC $\leftarrow$ addr16 if (sfr.bit) $=0$ | 10(7) | 4 |  |  |  |  |  |  |
|  | A.bit, \$addr16 | $\mathrm{PC} \leftarrow$ addr16 if A. bit $=0$ | 10(7) | 3 |  |  |  |  |  |  |
|  | X. bit, \$addr16 | PC $\leftarrow$ addr16 if X . bit $=0$ | $10(7)$ | 3 |  |  |  |  |  |  |
|  | PSWH.bit, \$addr16 | $\mathrm{PC} \leftarrow$ addr16 if $\mathrm{PSW}_{\mathrm{H}}$. bit $=0$ | 10(7) | 3 |  |  |  |  |  |  |
|  | PSWL.bit, \$addr16 | $\mathrm{PC} \leftarrow$ addr16 if PSW L. . $\mathrm{bit}=0$ | 10(7) | 3 |  |  |  |  |  |  |
| BTCLR | saddr.bit, \$addr16 | $\mathrm{PC} \leftarrow \text { addr16 if }(\text { saddr bit })=1$ then reset (saddr.bit) | 12(7) | 4 |  |  |  |  |  |  |
|  | str.bit, \$addr16 | $\begin{aligned} & \text { PC } \leftarrow \text { addr16 if (sfr.bit) }=1 \\ & \text { then reset (sfr.bit) } \end{aligned}$ | 12(7) | 4 |  |  |  |  |  |  |
|  | A.bit, \$addr16 | $\mathrm{PC} \leftarrow \operatorname{addr} 16 \text { if } \mathrm{A} . \text { bit }=1$ then reset A.bit | 11(7) | 3 |  |  |  |  |  |  |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $s$ | 2 | AC. | P/V | SUB | CY |
| BTCLR (cont) | X.bit, \$addr16 | $\begin{aligned} & P C \leftarrow \text { addr16 if } X . \text { bit }=1 \\ & \text { then reset } X \text {.bit } \end{aligned}$ | 11(7) | 3 |  |  |  |  |  |  |
|  | PSWH.bit, \$addr16 | $\begin{aligned} & \mathrm{PC} \leftarrow \operatorname{addr} 16 \text { if } \mathrm{PSW}_{\mathrm{H}} \cdot \text { bit }=1 \\ & \text { then reset } \mathrm{PSW} W_{\mathrm{H}} \cdot \text { bit } \end{aligned}$ | 12(7) | 3 |  |  |  |  |  |  |
|  | PSWL.bit, \$addr16 | $\mathrm{PC} \leftarrow$ addr16 if $\mathrm{PSW}_{\mathrm{L}}$. bit $=1$ then reset PSW ${ }_{\text {L }}$.bit | 12(7) | 3 |  |  |  |  |  |  |
| BFSET | saddr.bit, \$addr16 | $\begin{aligned} & \text { PC } \leftarrow \text { addr16 if (saddr.bit) }=0 \\ & \text { then set (saddr.bit) } \end{aligned}$ | 12(7) | 4 |  |  |  |  |  |  |
|  | sfr.bit, \$addr16 | $\begin{aligned} & \text { PC } \leftarrow \text { addr16 if (sfr.bit) }=0 \\ & \text { then set (sfr.bit) } \end{aligned}$ | 12(7) | 4 |  |  |  |  |  |  |
|  | A.bit, \$addr16 | $\begin{aligned} & \mathrm{PC} \leftarrow \text { addr16 if A.bit }=0 \\ & \text { then set A.bit } \end{aligned}$ | 11(7) | 4 |  |  |  |  |  |  |
|  | X.bit, \$addr16 | $\begin{aligned} & \mathrm{PC} \leftarrow \operatorname{addr} 16 \text { if } X \text {.bit }=0 \\ & \text { then set } X \text {. bit } \end{aligned}$ | 11(7) | 3 |  |  |  |  |  |  |
|  | PSWH.bit, \$addr16 | $\begin{aligned} & \text { PC } \leftarrow \text { addr16 if } P S W_{H} \cdot \text { bit }=0 \\ & \text { then set } P S W_{H} \cdot \text { bit } \end{aligned}$ | 12(7) | 3 |  |  |  |  |  |  |
|  | PSWL.bit, \$addr16 | $\begin{aligned} & \mathrm{PC} \leftarrow \text { addr } 16 \text { if } \mathrm{PSW}_{\mathrm{L}} . \mathrm{bit}=0 \\ & \text { then set } \mathrm{PSW} W_{\mathrm{L}} \text {. bit } \end{aligned}$ | 12(7) | 3 |  |  |  |  |  |  |
| DBNZ | r2, \$addr16 | $\begin{aligned} & \mathrm{r} 2 \leftarrow \mathrm{r} 2-1 ; \\ & \text { then } \mathrm{PC} \leftarrow \text { addr16 if } \mathrm{r} 2 \neq 0 \end{aligned}$ | 8(5) | 2 |  |  |  |  |  |  |
|  | saddr, \$addr 16 | $\begin{aligned} & \text { (saddr) } \leftarrow \text { (saddr) }-1 ; \\ & \text { then } P C \leftarrow \text { addr16 if saddr } \neq 0 \end{aligned}$ | 7(6) | 3 |  |  |  |  |  |  |
| BRKCS | RBn | $\begin{aligned} & \mathrm{PC}_{\mathrm{H}} \longleftrightarrow \mathrm{RS} ; \\ & \mathrm{PC}_{\mathrm{L}} \longleftrightarrow \mathrm{R} 4 ; \\ & \mathrm{R} 7 \longleftrightarrow \mathrm{PSW} \\ & \mathrm{H} ; \end{aligned}$ | 13 | 2 |  |  |  |  |  |  |
| RETCS | !addr16 | $\begin{aligned} & \mathrm{PC}_{H} \leftarrow \mathrm{RS} ; \\ & \mathrm{PC} \text { L } \leftarrow \mathrm{R4;} \\ & \mathrm{R4} 4, \mathrm{R5} \leftarrow \text { (addr16); } \\ & \mathrm{PSW}_{H} \leftarrow \mathrm{R7} ; \\ & \mathrm{PSW} \text { L } \leftarrow \mathrm{R} ; \\ & \mathrm{EOS} \leftarrow 0 \end{aligned}$ | 6 | 3 |  | * |  |  |  |  |
| MOVM | (DE+), A | $\begin{aligned} & (\mathrm{DE}+) \leftarrow A ; \\ & C \leftarrow C-1, \text { End if } C=0 \end{aligned}$ | $2+7 n$ | 2 |  |  |  |  |  |  |
|  | (DE--), A | $\begin{aligned} & (D E-) \leftarrow A ; \\ & C \leftarrow C-1, \text { End if } C=0 \end{aligned}$ | $2+7 n$ | 2 |  |  |  |  |  |  |
| MOVBK | ( $\mathrm{DE}+$ ), ( $\mathrm{HL}+$ ) | $\begin{aligned} & (\mathrm{DE}+) \leftarrow(\mathrm{HL}+) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1, \mathrm{End} \text { if } \mathrm{C}=0 \end{aligned}$ | $2+10 n$ | 2 |  |  |  |  |  |  |
|  | (DE-), (HL-) | $\begin{aligned} & (\mathrm{DE}-) \leftarrow(\mathrm{HL}-) ; \\ & C \leftarrow C-1 \text {, End if } \mathrm{C}=0 \end{aligned}$ | $2+10 n$ | 2 |  |  |  |  |  |  |
| ХСНM | ( $\mathrm{DE}+$ ), A | $\begin{aligned} & (D E+) \longleftrightarrow A ; \\ & C \leftarrow C-1, \text { End if } C=0 \end{aligned}$ | $2+12 n$ | 2 |  |  |  |  |  |  |
|  | (DE-), A | $\begin{aligned} & (\overline{D E}-) \longleftrightarrow A_{i} \\ & C \leftarrow C-1, \text { End if } C=0 \end{aligned}$ | $2+12 \mathrm{n}$ | 2 |  |  |  |  |  |  |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | States | Bytes | Flags |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | S | 2 | AC | P/V | SUB | CY |
| XCHBK | ( $\mathrm{DE}+$ ), ( $\mathrm{HL}+$ ) | $\begin{aligned} & (\mathrm{DE}+) \longleftrightarrow(\mathrm{HL}+) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1 \text {, End if } \mathrm{C}=0 \end{aligned}$ | $2+15 n$ | 2 |  |  |  |  |  |  |
|  | ( $\mathrm{DE}-$ ), ( $\mathrm{HL}-$ ) | $\begin{aligned} & (\mathrm{DE}-) \longleftrightarrow(\mathrm{HL-}) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1, \text { End if } \mathrm{C}=0 \end{aligned}$ | $2+15 n$ | 2 |  |  |  |  |  |  |
| CMPME | (DE+), A | $\begin{aligned} & (\mathrm{DE}+)-\mathrm{A} ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1 \text {, End if } \mathrm{C}=0 \text { or } \mathrm{Z}=0 \end{aligned}$ | $2+8 \mathrm{n}$ | 2 | X | X | X | V | 1 | X |
|  | (DE-), A | $\begin{aligned} & (D E-)-A ; \\ & C \leftarrow C-1, \text { End if } C=0 \text { or } Z=0 \end{aligned}$ | $2+8 \mathrm{n}$ | 2 | X | X | X | V | 1 | X |
| CMPBKE | ( $\mathrm{EE}+$ ), (HL+) | $\begin{aligned} & (\mathrm{DE}+)-(\mathrm{HL}+) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1 \text {, End if } \mathrm{C}=0 \text { or } \mathrm{Z}=0 \end{aligned}$ | $2+11 n$ | 2 | X | $x$ | X | V | 1 | X |
|  | (DE-), (HL-) | $\begin{aligned} & (\mathrm{DE}-)-(\mathrm{HL-}) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1 \text {, End if } \mathrm{C}=0 \text { or } \mathrm{Z}=0 \end{aligned}$ | $2+11 n$ | 2 | X | X | X | V | 1 | X |
| CMPMNE | (DE+), A | $\begin{aligned} & (\mathrm{DE}+)-\mathrm{A}_{;} \\ & \mathrm{C}-\mathrm{C}-1, \text { End if } \mathrm{C}=0 \text { or } \mathrm{Z}=1 \end{aligned}$ | $2+8 n$ | 2 | X | X | X | V | 1 | X |
|  | (DE-), A | $\begin{aligned} & (D E-)-A ; \\ & C \leftarrow C-1 \text {, End if } C=0 \text { or } Z=1 \end{aligned}$ | $2+8 \mathrm{n}$ | 2 | X | X | X | V | 1 | X |
| CMPBKNE | ( $\mathrm{DE}+$ ), (HL+) | $\begin{aligned} & (\mathrm{DE}+)-(\mathrm{HL}+) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1 \text {, End if } \mathrm{C}=0 \text { or } \mathrm{Z}=1 \end{aligned}$ | $2+11 \mathrm{n}$ | 2 | X | X | X | V | 1 | X |
|  | ( DE -), ( $\mathrm{HL}-$ ) | $\begin{aligned} & (\mathrm{DE}-)-(\mathrm{HL}-) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1 \text {, End if } \mathrm{C}=0 \text { or } \mathrm{Z}=1 \end{aligned}$ | $2+11 n$ | 2 | X | X | X | V | 1 | X |
| CMPMC | ( $\mathrm{DE}+$ ), A | $\begin{aligned} & (D E+)-A ; \\ & C \leftarrow C-1, \text { End if } C=0 \text { or } C Y=0 \end{aligned}$ | $2+8 n$ | 2 | X | X | X | V | 1 | X |
|  | (DE-), A | $\begin{aligned} & (\mathrm{DE}-)-\mathrm{A} ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1, \text { End if } \mathrm{C}=0 \text { or } \mathrm{CY}=0 \end{aligned}$ | $2+8 n$ | 2 | X | X | X | V | 1 | X |
| CMPBKC | ( $\mathrm{DE}+$ ), (HL+) | $\begin{aligned} & (\mathrm{DE}+\mathrm{+})-(\mathrm{HL}+) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1, \text { End if } \mathrm{C}=0 \text { or } \mathrm{CY}=0 \end{aligned}$ | $2+11 n$ | 2 | X | X | X | V | 1 | X |
|  | (DE-), (HL-) | $\begin{aligned} & (\mathrm{DE}-)-(\mathrm{HL}-) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1, \mathrm{End} \text { if } \mathrm{C}=0 \text { or } \mathrm{CY}=0 \end{aligned}$ | $2+11 n$ | 2 | X | X | X | V | 1 | X |
| CMPMNC | (DE+), A | $\begin{aligned} & (D E+)-A ; \\ & C \leftarrow C-1, \text { End if } C=0 \text { or } C Y=1 \end{aligned}$ | $2+8 n$ | 2 | X | X | X | V | 1 | X |
|  | (DE-), A | $\begin{aligned} & (D E-)-A ; \\ & C \leftarrow C-1, \text { End if } C=0 \text { or } C Y=1 \end{aligned}$ | $2+8 n$ | 2 | X | X | X | V | 1 | X |
| CMPBKNC | ( $\mathrm{DE}+$ ), ( $\mathrm{HL}+$ ) | $\begin{aligned} & (D E+)-(H L+) ; \\ & C \leftarrow C-1 \text {, End if } C=0 \text { or } C Y=1 \end{aligned}$ | $2+11 n$ | 2 | X | X | X | v | 1 | X |
|  | (DE-), (HL-) | $\begin{aligned} & (\mathrm{DE}-)-(\mathrm{HL}-) ; \\ & \mathrm{C} \leftarrow \mathrm{C}-1, \text { End if } \mathrm{C}=0 \text { or } \mathrm{CY}=1 \end{aligned}$ | $2+11 n$ | 2 | X | X | X | V | 1 | X |
| MOV | STBC, \#byte | STBC $\leftarrow$ byte | 5 | 4 |  |  |  |  |  |  |
|  | WDM, \#byte | WDM $\leftarrow$ byte | 5 | 4 |  |  |  |  |  |  |
| SWRS |  | RSS $-\overline{\text { RSS }}$ | 3 | 1 |  |  |  |  |  |  |
| SEL | RBn | $\begin{aligned} & \text { RSS } \leftarrow 0 ; \\ & \text { RBS2- } 0 \leftarrow n \end{aligned}$ | 3 | 2 |  |  |  |  |  |  |
|  | RBn, ALT | $\begin{aligned} & \text { RSS } \leftarrow 1 ; \\ & \text { RBS2-0 } \leftarrow n \end{aligned}$ | 3 | 2 |  |  |  |  |  | - |
| NOP |  | No Operation | 3 | 1 |  |  |  |  |  |  |
| El |  | $\mathrm{IE} \leftarrow 1$ (Enable Interrupt) | 3 | 1 |  |  |  |  |  |  |
| D1 |  | $\mathrm{IE} \leftarrow 0$ (Disable Interrupt | 3 | 1 |  |  |  |  |  |  |

## Description

The $\mu$ PD8035HL and the $\mu \mathrm{PD} 8048 \mathrm{H}$ make up the $\mu$ PD8048H family of single-chip 8 -bit microcomputers. The processors in this family differ only in their internal program memory options: the $\mu \mathrm{PD} 8048 \mathrm{H}$ with $1 \mathrm{~K} \times 8$ bytes of mask ROM and the $\mu$ PD8035HL with external memory.

The NEC $\mu$ PD8035HL and $\mu$ PD8048H are single component, 8 -bit, parallel microprocessors using n-channel silicon gate MOS technology. The $\mu$ PD8048H family of components functions efficiently in control as well as in arithmetic applications. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.
The $\mu \mathrm{PD} 8035 \mathrm{HL} / 48 \mathrm{H}$ instruction set comprises 1 and 2 byte instructions with over $70 \%$ of them single-byte. Execution requires only 1 or 2 cycles per instruction and over $50 \%$ are single-cycle instructions.
The functions of the $\mu \mathrm{PD} 8048 \mathrm{H}$ series of microprocessors can easily be expanded using standard 8080A/8085A peripherals and memories.
The $\mu \mathrm{PD} 8048 \mathrm{H}$ contains the following functions usually found in external peripheral devices: $1024 \times 8$ bits of ROM program memory; $64 \times 8$ bits of RAM data memory; 27 I/O lines; an 8 -bit interval timer/event counter; oscillator and clock circuitry.
The $\mu$ PD8035HL is intended for applications using external program memory only. It contains all the features of the $\mu \mathrm{PD} 8048 \mathrm{H}$ except the $1024 \times 8$-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.

## Features

$\square$ Fully compatible with industry standard 8048/8748/8035
$\square 2.5 \mu \mathrm{~s}$ cycle time: all instructions 1 or 2 bytes
$\square$ Interval timer/event counter

- $64 \times 8$-byte RAM data memory
$\square$ External and timer interrupts
$\square 96$ instructions: $70 \%$ single byte
- 27 I/O lines
$\square$ Internal clock generator
$\square 8$ level stack
$\square$ Compatible with 8080A/8085A peripherals
- HMOS silicon gate technology
$\square$ Single +5 V power supply


## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD8035HLC | 40-pin plastic DIP | 6 MHz |
| $\mu$ PD8048HC | 40 -pin plastic DIP | 6 MHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | T0 | Test 0 input/ output |
| 2 | XTAL1 | Crystal 1 input |
| 3 | XTAL2 | Crystal 2 input |
| 4 | $\overline{\text { RESET }}$ | Reset input |
| 5 | SS | Single step input |
| 6 | $\overline{\text { INT }}$ | Interrupt input |
| 7 | EA | External access input |
| 8 | $\overline{\mathrm{RD}}$ | Read output |
| 9 | $\overline{\text { PSEN }}$ | Program store enable output |
| 10 | $\overline{\text { WR }}$ | Write output |
| 11 | ALE | Address latch enable output |
| 12-19 | $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | Bidirectional data bus |
| 20 | $\mathrm{V}_{S S}$ | Ground |
| 21-24, 35-38 | $\mathrm{P} 20-\mathrm{P} 27$ | Quasi-bidirectional Port 2 |
| 25 | $\overline{\text { PROG }}$ | Program output |

Pin Identification (cont)

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 26 | $\mathrm{~V}_{\mathrm{DD}}$ | RAM power supply |
| $27-34$ | $\mathrm{P1}_{0}-\mathrm{P1} 1_{7}$ | Quasi-bidirectional Port 1 |
| 39 | $\mathrm{T1}$ | Test 1 input |
| 40 | $\mathrm{~V}_{\mathrm{CC}}$ | Primary power supply |

## Pin Functions

XTAL 1 (Crystal 1)
XTAL1 is one side of the crystal, LC, or external frequency source (non-TTL-compatible $\mathrm{V}_{\mathrm{IH}}$ ).

## XTAL 2 (Crystal 2)

XTAL2 is the other side of the crystal or frequency source.

## TO (Test 0)

TO is the testable input using conditional transfer functions JTO and JNTO. The internal state clock (CLK) is available to TO using the ENTO CLK instruction. TO can also be used during programming as a testable flag.

## T1 (Test 1 )

T1 is the testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.

## RESET (Reset)

An active low on $\overline{R E S E T}$ initializes the processor. $\overline{\text { RE- }}$ $\overline{S E T}$ is also used for PROM programming verification and power-down (non-TTL compatible $\mathrm{V}_{\mathrm{IH}}$ ).

## $\overline{\mathbf{S S}}$ (Single Step)

An active low on $\overline{\mathrm{SS}}$, together with ALE, causes the processor to execute the program one step at a time.

## $\overline{\text { INT }}$ (Interrupt)

An active low on $\overline{\mathrm{NT}}$ starts an interrupt if interrupts are enabled. A reset disables an interrupt. INT can be tested with the JNI instruction and, depending on the results, a jump to the specified address can occur.

## EA (External Access)

An active high on EA disables internal program memory and fetches and accesses external program memory. EA is used for system testing and debugging.

## $\overline{\mathrm{RD}}$ (Read)

$\overline{\mathrm{RD}}$ will pulse low when the processor performs a bus read. An active low on $\overline{R D}$ enables data onto the processor bus from a peripheral device and functions as a read strobe for external data memory.

## $\overline{\text { WR }}$ (Write)

$\overline{\text { WR }}$ will pulse low when the processor performs a bus write. WR can also function as a write strobe for external data memory.

## PSEN (Program Store Enable)

$\overline{\text { PSEN }}$ becomes active only during an external memory fetch. (Active low).

## ALE (Address Latch Enable)

ALE occurs at each cycle. ALE can also be used as a clock output. The falling edge of ALE addresses external data memory or external program memory.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)

$D B_{0}-D B_{7}$ is a bidirectional port. Synchronous reads and writes can be performed on this port using $\overline{R D}$ and $\overline{W R}$ strobes. The contents of the $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ bus can be latched in a static mode.

During an external memory fetch, $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ output the low-order eight bits of the memory address. PSEN fetches the instruction. $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ also output the address of an external data memory fetch. The addressed data is controlled by ALE, $\overline{\mathrm{RD}}$, and $\overline{W R}$.

## $\mathrm{P1}_{10}-\mathrm{P1}_{7}$ (Port 1)

$\mathrm{P}_{1}-\mathrm{P} 1_{7}$ is an 8 -bit quasi-bidirectional port.

## P20-P27 (Port 2)

$\mathrm{P}_{2}{ }_{0}-\mathrm{P}_{7}$ is an 8 -bit quasi-bidirectional port. $\mathrm{P}_{2}{ }_{0}-\mathrm{P} 2_{3}$ output the high-order four bits of the address during an external program memory fetch. $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}$ also function as a 4-bit I/O bus for the $\mu \mathrm{PD} 82 \mathrm{C} 43$ I/O port expander.

## $\overline{\text { PROG }}$ (Program Pulse)

$\overline{\text { PROG }}$ is used as an output pulse during a fetch when interfacing with the $\mu$ PD82C43 I/O port expander.

## VCC (Primary Power Supply)

$\mathrm{V}_{\mathrm{CC}}$ is the primary power supply. $\mathrm{V}_{\mathrm{CC}}$ is +5 V during normal operation.

## $V_{D D}$ (RAM Power Supply)

$V_{D D}$ must be set to +5 V for normal operation. $V_{D D}$ supplies power to the internal RAM during standby mode.

## $V_{\text {ss }}$ (Ground)

$\mathrm{V}_{\mathrm{SS}}$ is ground potential.

## Block Diagram



## Logic Symbol



83-002892A

## Absolute Maximum Ratings

| $T_{A}=25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | -0.5 V to $+7 \mathrm{~V}($ Note 1$)$ |
| Voltage on any pin, $\mathrm{V}_{\mathrm{I} / \mathrm{O}}$ | 1.5 W |
| Power dissipation, $\mathrm{P}_{\mathrm{D}}$ |  |

## Note:

(1) With respect to ground.

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input low voltage (All except XTAL1, XTAL2) | $\mathrm{V}_{\text {IL }}$ | -0.5 |  | 0.8 | V |  |
| Input low voltage ( $\overline{\text { RESET }}$, X1, X2) | VIL1 | -0.5 |  | 0.8 | V |  |
| Input high voltage (All except XTAL1, XTAL2, $\overline{\text { RESET }}$ | $\mathrm{V}_{\mathrm{H}}$ | 2.0 |  | $V_{\text {CC }}$ | V |  |
| Input high voltage (XTAL1, XTAL2, RESET) | $\mathrm{V}_{\mathrm{H} 1}$ | 3.8 |  | $V_{\text {cC }}$ | V |  |
| Output low voltage (bus) | $\mathrm{V}_{0}$ |  |  | 0.45 | V | $10 \mathrm{~L}=2.0 \mathrm{~mA}$ |
| Output low voltage ( $\overline{\mathrm{RD}}$, $\overline{\mathrm{WR}}, \mathrm{PSEN}$, ALE) | $\mathrm{V}_{0 \mathrm{~L} 1}$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| Output low voltage ( $\overline{\mathrm{PROG}}$ ) | $\mathrm{V}_{\text {OL2 }}$ |  |  | 0.45 | V | $10 \mathrm{~L}=2.0 \mathrm{~mA}$ |

DC Characteristics (cont)
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIn | Typ | Max |  |  |
| Output low voltage (all other outputs) | $\mathrm{V}_{0}$ L3 |  |  | 0.45 | V | ${ }^{1} \mathrm{OL}=2.0 \mathrm{~mA}$ |
| Output high voltage (bus) | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Output high voltage ( $\overrightarrow{R D}$, $\overline{W R}, \overline{\text { PSEN }}, \overline{A L E})$ | $\mathrm{V}_{\mathrm{OH} 1}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Output high voltage (all other outputs) | $\mathrm{V}_{\mathrm{OH} 2}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}$ |
| Input leakage current ( $\mathrm{T} 1, \overline{\mathrm{INT}}$ ) | $I_{I L}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $V_{S S} \leqslant V_{\text {IN }} \leqslant V_{\text {CC }}$ |
| Input leakage current ( $\mathrm{Pl}_{0}-\mathrm{Pl}_{7}$, $\mathrm{P}_{2} \mathrm{SO}^{-\mathrm{P} 27}, \mathrm{EA}$, SS) | $1 / 14$ |  |  | -500 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C} \geqslant V_{\mathbb{I N}} \geqslant \\ & V_{S S}+0.45 \mathrm{~V} \end{aligned}$ |
| Output leakage current (bus, TO, high impedance state) | 10 L |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C} \geqslant V_{\text {IN }} \geqslant \\ & V_{S S}+0.45 \mathrm{~V} \end{aligned}$ |
| Power down supply current | ${ }^{\text {I D }}$ |  | 4 | 8 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Total supply current | $\begin{aligned} & \mathrm{I}_{\mathrm{DD}}+ \\ & \mathrm{lcC} \end{aligned}$ |  | 50 | 80 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| RAM standby voltage | $V_{D D}$ | 2.2 |  | 5.5 | V | Standby mode. <br> Reset $\leqslant 0.6 \mathrm{~V}$ |

## AC Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| ALE pulse width | tLL | 410 |  |  | ns | (Note 1) |
| Address setup to ALE | $t_{\text {AL }}$ | 220 |  |  | ns | (Note 1) |
| Address hold from ALE | tLA | 120 |  |  | ns | (Note 1) |
| Control pulse width ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | ${ }_{\text {tect }}$ | 1050 |  |  | ns | (Note 1) |
| Control pulse width (PSEN) | ${ }_{\text {tcC2 }}$ | 800 |  |  | ns | (Note 1) |
| $\overline{\text { Data setup } \overline{W R}}$ | $\mathrm{t}_{\text {DW }}$ | 880 |  |  | ns | (Note 1) |
| Data hold after $\overline{W R}$ | twd | 110 |  |  | ns | (Note 2) |
| $\begin{aligned} & \text { Data hold ( } \overline{\mathrm{RD}}, \\ & \hline \text { PSEN } \text {, } \end{aligned}$ | $t_{\text {DR }}$ | 0 |  | 220 | ns | (Note 1) |
| $\overline{\overline{R D}}$ to data in | $\mathrm{t}_{\mathrm{RO1}}$ |  |  | 800 | ns | (Note 1) |
| $\overline{\overline{\text { SSEN }} \text { to data in }}$ | $\mathrm{t}_{\text {RD2 }}$ |  |  | 550 | ns | (Note 1) |

## AC Characteristics (cont)

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Address setup to $\overline{W R}$ | $t_{\text {AW }}$ | 680 |  |  | ns | (Note 1) |
| Address setup <br> to data ( $\overline{\mathrm{RD}}$ ) | ${ }^{\text {t }}$ AD |  |  | 1570 | ns | (Note 1) |
| Address setup to data (PSEN) | $\mathrm{t}_{\mathrm{AD} 2}$ |  |  | 1090 | ns | (Note 1) |
| Address float to $\overline{R D}, \overline{W R}$ | $\mathrm{t}_{\text {AFC1 }}$ | 290 |  |  | ns | (Note 1) |
| Address float to PSEN | $\mathrm{t}_{\text {AFC2 }}$ | 40 |  |  | ns | (Note 1) |
| ALE to control ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $t_{\text {LAFC1 }}$ | 420 |  |  | ns | (Note 1) |
| ALE to control (PSEN) | t lafC2 | 170 |  |  | ns | (Note 1) |
| Control to ALE ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{PROG}}$ ) | ${ }^{\text {tca }}$ | 120 |  |  | ns | (Note 1) |
| $\begin{aligned} & \text { Control to ALE } \\ & (\overline{\mathrm{PSEN}}) \end{aligned}$ | ${ }_{\text {t }}{ }^{\text {a }}$ | 620 |  |  | ns | (Note 1) |
| Port control setup to $\overline{\text { PROG }}$ | ${ }^{\text {t }}$ P | 210 |  |  | ns | (Note 1) |
| Port control hold to $\overline{\text { PROG }}$ | tpC | 460 |  |  | ns | (Note 1) |
| $\overline{\text { PROG to P2 }}$ input valid | tPR |  |  | 1300 | ns | (Note 1) |
| Input data hold from PROG | tPF |  |  | 250 | ns | (Note 1) |
| Output data setup | $t_{\text {DP }}$ | 850 |  |  | ns | (Note 1) |
| Output data hold | tpD | 200 |  |  | ns | (Note 1) |
| $\overline{\text { PROG puise }}$ width | $t_{p p}$ | 1500 |  | , | ns | (Note 1) |
| Port 21/0 data setup to ALE | $t_{\text {PL }}$ | 460 |  |  | ns | (Note 1) |
| Port 2I/0 data hold to ALE | $t_{L P}$ | 150 |  |  | ns | (Note 1) |
| Port output from ALE | tpv |  |  | 850 | ns | (Note 1) |
| Cycle time | $\mathrm{t}_{\text {cr }}$ | 2.5 |  | 15 | $\mu \mathrm{S}$ | (Note 1) |
| TO rep rate | toprR | 500 |  |  | ns | (Note 1) |

## Note:

(1) Control outputs: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$, bus outputs: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$
(2) Bus high impedance, load $=20 \mathrm{pF}$

## Timing Waveforms

Instruction Fetch from External Memory


## Read from External Data Memory



## Write to External Memory



## Timing Waveforms (cont)

Port 2 Timing


Bus Timing Requirements

| Symbol | Timing Formula | Min/Max | Unit |
| :---: | :---: | :---: | :---: |
| $t_{\text {LL }}$ | $(7 / 30) \mathrm{t}_{\mathrm{CY}}-170$ | Min | ns |
| ${ }_{\text {tal }}$ | $(2 / 15) t_{C Y}-110$ | Min | ns |
| tLA | $(1 / 15) t_{\text {cY }}-40$ | Min | ns |
| $\mathrm{t}_{\mathrm{CC1}}$ | (1/2) t CY -200 | Min | ns |
| ${ }^{\text {c CC2 }}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| $\mathrm{t}_{\text {DW }}$ | $(13 / 30) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| twD | $(1 / 15) \mathrm{t}_{\mathrm{CY}}-50$ | Min | ns |
| $t_{D R}$ | $(1 / 10) t_{\text {cY }}-30$ | Max | ns |
| $t_{\text {RD1 }}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-200$ | Max | ns |
| $t_{\text {RD2 }}$ | $(3 / 10) t_{\text {cy }}-200$ | Max | ns |
| $t_{\text {AW }}$ | $(1 / 3) \mathrm{t}_{\text {CY }}-150$ | Min | ns |
| ${ }_{\text {t }}^{\text {AD1 }}$ | $(11 / 15) \mathrm{t}_{\mathrm{CY}}-250$ | Max | ns |
| $t_{\text {AD2 }}$ | $(8 / 15) \mathrm{t}_{\mathrm{CY}}-250$ | Max | ns |
| $t_{\text {AFC1 }}$ | $(2 / 15) \mathrm{t}_{\mathrm{cr}}-40$ | Min | ns |
| $t_{\text {AFC2 }}$ | $(1 / 30) t_{C Y}-40$ | Min | ns |
| $\mathrm{t}_{\text {LAFC1 }}$ | $(1 / 5) t_{C Y}-75$ | Min | ns |
| t LAFC2 | $(1 / 10) \mathrm{t}_{\mathrm{CY}-75}$ | Min | ns |
| $\mathrm{t}_{\text {CA1 }}$ | $(1 / 15) t_{\text {cy }}-40$ | Min | ns |
| $\mathrm{t}_{\text {CA2 }}$ | $(4 / 15) t_{\text {cY }}-40$ | Min | ns |
| $t_{\text {CP }}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}-40}$ | Min | ns |
| ${ }_{t P C}$ | $(4 / 15) t_{C Y}-200$ | Min | ns |
| $t_{\text {PR }}$ | $(17 / 30) t_{\text {cY }}-120$ | Max | ns |
| $t_{\text {PF }}$ | $(1 / 10) t_{\text {cY }}$ | Max | ns |
| $t_{\text {DP }}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-150$ | Min | ns |
| $t_{P D}$ | $(1 / 10) t_{\text {cY }}-50$ | Min | ns |
| tpp | $(7 / 10) t_{\text {cY }}-250$ | Min | ns |
| $t_{\text {PL }}$ | $(4 / 15) t_{\text {CY }}-200$ | Min | ns |
| $t_{L P}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-100$ | Min | ns |
| tpV | $(3 / 10) t_{\text {CY }}-100$ | Max | ns |
| topRR | (3/15) tcy | Min | ns |
| $t_{C Y}$ | 6 MHz |  | $\mu \mathrm{S}$ |

## Instruction Set

| Mnemonic | Function | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | FO | F1 |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD A, \# data | $(A) \leftarrow(A)+$ data | Add immediate the specified data to the accumulator. | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 | - |  |  |  |
| ADD A, Rr | $\begin{aligned} & (A) \leftarrow(A)+(R r) \\ & r=0-7 \end{aligned}$ | Add contents of designated register to the accumulator. | 0 | 1 | 1 | 0 | 1 | r | r | r | 1 | 1 | - |  |  |  |
| ADDA, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+((R r)) \\ & r=0-1 \end{aligned}$ | Add indirect the contents of the data memory location to the accumulator. | 0 | 1. | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 | - |  |  |  |
| ADDC A, \# data | $(A) \leftarrow(A)+(C)+$ data | Add immediate with carry the specified data to the accumulator. | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{2} \end{aligned}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 | - |  |  |  |
| ADDC A, Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+(\mathrm{Rr}) \\ & \text { for } \mathrm{r}=0-7 \end{aligned}$ | Add with carry the contents of the designated register to the accumulator. | 0 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 | - |  |  |  |
| ADDCA, @Rr | $\begin{aligned} & (A) \leftarrow(A)+(C)+((\mathrm{Rr})) \\ & \text { for } r=0-1 \end{aligned}$ | Add indirect with carry the contents of data memory location to the accumulator. | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 | - |  |  |  |
| ANL A, \# data | $(\mathrm{A})<(\mathrm{A})$ AND data | Logical AND specified immediate data with accumulator. | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ANLA, Rr | $\begin{aligned} & (A) \leftarrow(A) \text { AND (Rr) } \\ & r=0-7 \end{aligned}$ | Logical AND contents of designated register with accumulator. | 0 | 1 | 0 | 1 | 1 | $r$ | r | r | 1 | 1 |  |  |  |  |
| ANLA, @Rr | $\begin{aligned} & (\mathrm{A}) \longleftarrow(\mathrm{A}) \text { AND }(\mathrm{Rr})) \\ & \mathrm{r}=0-1 \end{aligned}$ | Logical AND indirect the contents of data memory with accumulator. | 0 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| CPL A | (A) $\leftarrow \mathrm{NOT} \mathrm{( } \mathrm{~A})$ | Complement the contents of the accumulator. | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| CLRA | $(\mathrm{A}) \leftarrow 0$ | Clear the contents of the accumulator. | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| DAA |  | Decimal adjust the contents of the accumulator. | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| DEC A | (A) $-(\mathrm{A})-1$ | Decrement by 1 the accumulator's contents. | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| INC A | (A) $\leftarrow(A)+1$ | Increment by 1 the accumulator's contents. | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| ORL A, \# data | (A) $\leftarrow$ (A) OR data | Logical OR specified immediate data with accumulator. | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ORL A, Rr | $\begin{aligned} & (A)-(A) O R(R r) \text { for } \\ & r=0-7 \end{aligned}$ | Logical OR contents of designated register with accumulator. | 0 | 1 | 0 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| ORLA, @ Rr | $\begin{aligned} & \text { (A) }-(A) O R((R r)) \text { for } \\ & r=0-1 \end{aligned}$ | Logical OR indirect the contents of data memory location with accumulator. | 0 | 1 | 0 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| RLA | $\begin{aligned} & (A N+1)-(A N) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) \end{aligned}$ | Rotate accumulator left by 1 bit without carry. | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| RLC A | $\begin{aligned} & (A N+1) \leftarrow(A N) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) \end{aligned}$ | Rotate accumulator left by 1 bit through carry. | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| RRA | $\begin{aligned} & (A N) \leftarrow(A N+1) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotate accumulator right by 1 bit without carry. | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |


|  |  |  | Operation Code |  |  |  |  |  |  |  | Cycles | Bytos | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnomonic | Function | Description | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | Fo | F1 |
| Accumulator (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RRC A | $\begin{aligned} & (A N) \leftarrow(A N+1) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{0}\right) \\ & \hline \end{aligned}$ | Rotate accumulator right by 1 bit through carry. | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| SWAPA | $\left(A_{4}-A_{7}\right) \sim\left(A_{0}-A_{3}\right)$ | Swap the two 4-bit nibbles in the accumulator. | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| XRL A, \# data | $(\mathrm{A})-(\mathrm{A}) \times \mathrm{X}$ data | Logical XOR specified immediate data with accumulator. | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{3} \end{aligned}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| XRLA, Rr | $\begin{aligned} & \text { (A) }-(A) \times O R(R r) \text { for } \\ & r=0-7 \end{aligned}$ | Logical XOR contents of designated register with accumulator. | 1 | 1 | 0 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| XRLA, @ Rr | $\begin{aligned} & (A)-(A) \times O R((\mathrm{Rr})) \text { for } \\ & r=0-1 \end{aligned}$ | Logical XOR indirect the contents of data memory location with accumulator. | 1 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| Branch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DJNZ Rr, addr | $\begin{aligned} & (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \mathrm{r}=0-7 \\ & \mathrm{If}(\mathrm{Rr})=0 ; \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right)-\text { addr } \\ & \hline \end{aligned}$ | Decrement the specified register and test contents. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 1 \\ a_{3} \end{gathered}$ | $\begin{gathered} r \\ a_{2} \end{gathered}$ | $\begin{gathered} r \\ a_{1} \end{gathered}$ | $\begin{aligned} & r \\ & a_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |
| JBb addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{B}_{\mathrm{b}}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{B}_{\mathrm{b}}=0 \end{aligned}$ | Jump to specified address if accumulator bit is set. | $\begin{aligned} & b_{2} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & b_{1} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{b}_{0} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 0 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JC addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=0 \end{aligned}$ | Jump to specified address if carry flag is set. | $\begin{gathered} 1 \\ \mathrm{a}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{5} \end{array}$ | $\begin{aligned} & 1 \\ & \mathrm{a}_{4} \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JF0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{FO}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{FO}=0 \end{aligned}$ | Jump to specified address if flag F0 is set. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{5} \end{array}$ | $\begin{aligned} & 1 \\ & \mathrm{a}_{4} \end{aligned}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{2} \end{aligned}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JF1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{F} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{F} 1=0 \end{aligned}$ | Jump to specified address if flag F1 is set. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JMP addr | $\begin{aligned} & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8}-\operatorname{addr}_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addro }_{-} \text {addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Direct jump to specified address within the 2 K address block. | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & a_{g} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & a_{8} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 0 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JMPP@A | $\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right)-((\mathrm{A}))$ | Jump indirect to specified address with address page. | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| JNC addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=1 \end{aligned}$ | Jump to specified address if carry flag is low. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ |  | $\begin{aligned} & 0 \\ & a_{4} \end{aligned}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JNI addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } 1=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{I}=1 \end{aligned}$ | Jump to specified address if interrupt is low. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ |  | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JNT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{TO}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=1 \end{aligned}$ | Jump to specified address if test 0 is low. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{2} \end{aligned}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JNT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{T}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=1 \end{aligned}$ | Jump to specified address if test 1 is low. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & a_{4} \end{aligned}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{2} \end{aligned}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JNZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { add if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \end{aligned}$ | Jump to specified address if accumulator is non-zero. | $\begin{array}{r} 1 \\ a_{7} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ a_{6} \\ \hline \end{gathered}$ |  | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \text { a } \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| JTF addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if TF }=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TF}=0 \end{aligned}$ | Jump to specitied address if timer flag is set to 1. | $\begin{gathered} 0 \\ \mathrm{a}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{5} \end{aligned}$ | $\begin{aligned} & 1 \\ & a_{4} \end{aligned}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | 1 <br> $\mathrm{a}_{2}$ | $\begin{aligned} & \hline 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |

Instruction Set (cont)

|  |  |  | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Function | Description | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Branch (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=0 \end{aligned}$ | Jump to specified address if test 0 is a 1. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |
| JT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=0 \end{aligned}$ | Jump to specified address if test 1 is a 1. | $\begin{gathered} 0 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{5} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{4} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \end{array}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \\ & \hline \end{aligned}$ | Jump to specified address if accumulator is 0 . | $\begin{gathered} 1 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{6} \\ \hline \end{array}$ | $\begin{gathered} \hline 0 \\ a_{5} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENI |  | Enable the external interrupt input. | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1. | 1 | 1 |  |  |  |  |
| DISI |  | Disable the external interrupt input. | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| ENTO CLK |  | Enable the clock output pin TO. | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL MBO | (DBF) $\leftarrow 0$ | Select bank 0 (locations 0-2047) of program memory. | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL MB1 | (DBF) $<1$ | Select bank 1 (locations 2048-4095) of program memory. | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL RBO | $(\mathrm{BS}) \leftarrow 0$ | Select bank 0 (locations 0-7) of data memory. | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL RB1 | $(\mathrm{BS}) \leftarrow 1$ | Select bank 1 (locations 24-31) of data memory. | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV A, \# data | $(\mathrm{A}) \leftharpoonup$ data | Move immediate the specified data into the accumulator. | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV A, Rr | $(A)-(R r) ; ~ r=0-7$ | Move the contents of the designated registers into the accumulator. | 1 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| MOV A, @ Rr | $(\mathrm{A}) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of data memory location into the accumulator. | 1 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| MOV A, PSW | $($ A $) \leftarrow($ PSW $)$ | Move contents of the program status word into the accumulator. | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| MOV Rr, \# data | $(\mathrm{Rr}) \leftarrow$ data; $\mathrm{r}=0-7$ | Move immediate the specified data into the designated register. | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{4} \end{aligned}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} r \\ d_{1} \end{gathered}$ | $\begin{gathered} r \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV Rr, A | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | Move accumulator contents into the designated register. | 1 | 0 | 1 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| MOV @ Rr, A | $((\mathrm{Rr}))$-(A); $\mathrm{r}=0-1$ | Move indirect accumulator contents into data memory location. | 1 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| $\begin{aligned} & \text { MOV @ Rr, } \\ & \text { \# data } \end{aligned}$ | $((\mathrm{Rr})) \leftarrow$ data; $\mathrm{r}=0-1$ | Move immediate the specified data into data memory. | $\begin{array}{r} 1 \\ d 7 \end{array}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{5} \end{array}$ | $\begin{aligned} & 1 \\ & d_{4} \end{aligned}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{2} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV PSW, A | $(\mathrm{PSW}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into the program status word. | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| MOVPA, @ A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & (\mathrm{A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | Move data in the current page into the accumulator. | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| MOVP3 A, @ A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow 011 \\ & (\mathrm{~A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | Move program data in page 3 into the accumulator. | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |


| Mnemonic | Function | Description | Operation Code |  |  |  |  |  |  |  | Cyclos | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | Fo | F1 |
| Data Moves (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOVX A, @R | $(\mathrm{A}) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of external data memory into the accumulator. | 1 | 0 | 0 | 0 | 0 | 0 | 0 | r | 2 | 1 |  |  |  |  |
| MOVX @ R, A | $((\mathrm{Rr}))<(\mathrm{A}) ; \mathrm{r}=0-1$ | Move indirect the contents of the accumulator into external data memory. | 1 | 0 | 0 | 1 | 0 | 0 | 0 | r. | 2 | 1 |  |  |  |  |
| XCH A, Rr | (A) $\leftrightarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Exchange the accumulator and designated register's contents. | 0 | 0 | 1 | 0 | 1 | r. | $r$ | r | 1. | 1 |  |  |  |  |
| $\overline{\mathrm{XCH}} \mathrm{A}, @ \mathrm{Rr}$ | (A) $\leftrightarrow((\mathrm{Rr}) ; \mathrm{r}=0-1$ | Exchange indirect contents of accumulator and location in data memory. | 0 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| $\overline{\text { XCHD A, @ }}$ Rr | $\begin{aligned} & \left(A_{0}-A_{3}\right) \leftrightarrow((\mathrm{Rr}))_{0}-((\mathrm{Rr}))_{3} ; \\ & r=0-1 \end{aligned}$ | Exchange indirect 4-bit contents of accumulator and data memory. | 0 | 0 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| Flags |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CPLC | $(C) \leftarrow \mathrm{NOT}(\mathrm{C})$ | Complement contents of carry bit. | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| CPL F0 | $(\mathrm{FO})$ < $\mathrm{NOT}(\mathrm{FO})$ | Complement contents of flag Fo. | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  | - |  |
| CPLF1 | $(\mathrm{F} 1) \leftarrow \mathrm{NOT}(\mathrm{F} 1)$ | Complement contents of flag F1. | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  | $\bullet$ |
| CLRC | (C) $\leftarrow 0$ | Clear contents of carry bit to 0 . | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $\bullet$ |  |  |  |
| CLRFO | $(\mathrm{FO})<0$ | Clear contents of flag 0 to 0 . | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  | - |  |
| CLRF1 | (F1) $\leftarrow 0$ | Clear contents of flag 1 to 0. | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  | $\bullet$ |
| Input/Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANL BUS; \# data | (bus) $\leftarrow$ (bus) AND data | Logical AND immediate specified data with contents of bus. | $\begin{array}{r} 1 \\ \mathrm{~d}_{7} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ d_{4} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 0 \\ d_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| ANL Pp, \# data | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND data } \\ & p=1-2 \end{aligned}$ | Logical AND immediate specified data with designated port (1 or 2). | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{aligned} & 1 \\ & d_{4} \end{aligned}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} p \\ d_{1} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{p} \\ & d_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |
| ANED P Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND }\left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical AND contents of accumulator with designated port (4-7). | 1 | 0 | 0 | 1 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| IN A, Pp | $(A) \leftarrow(P \mathrm{P}) ; \mathrm{p}=1-2$ | Input data from designated port (1-2) into accumulator. | 0 | 0 | 0 | 0 | 1 | 0 | p | $p$ | 2 | 1 |  |  |  |  |
| INS A, BUS | (A) $\leftarrow$ (bus) | Input strobed bus data into accumulator. | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 | 1 |  |  |  |  |
| MOVD A, Pp | $\begin{aligned} & \left(A_{0}-A_{3}\right) \leftarrow(P p) ; p=4-7 \\ & \left(A_{4}-A_{7}\right) \leftarrow 0 \end{aligned}$ | Move contents of designated port (4-7) into accumulator. | 0 | 0 | 0 | 0 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| MOVD Pp, A | $(P \mathrm{p})-\left(\mathrm{A}_{0}-A_{3}\right) ; p=4-7$ | Move contents of accumulator to designated port (4-7). | 0 | 0 | 1 | 1 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| ORL BUS, \# data | (bus) $\leftarrow$ (bus) OR data | Logical OR immediate specified data with contents of bus. | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} 0 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ORLD Pp, A | $\begin{aligned} & (P p) \leftarrow(P p) O R\left(A_{0}-A_{3}\right) \\ & p=4-7 \end{aligned}$ | Logical OR contents of accumulator with designated port (4-7). | 1 | 0 | 0 | 0 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| ORLPp, \# data | $\begin{aligned} & (P p) \leftarrow(P p) O R \text { data } \\ & p=1-2 \end{aligned}$ | Logical OR immediate specified data with designated port (1-2): | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{4} \end{aligned}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{aligned} & p \\ & d_{1} \end{aligned}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| OUTL BUS, A | (bus) $-(\mathrm{A})$ | Output contents of accumulator onto bus. | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | 1 |  |  |  |  |
| OUTL Pp,A | $(\mathrm{Pp}) \leftarrow(\mathrm{A}) ; \mathrm{p}=1-2$ | Output contents of accumulator to designated port (1-2). | 0 | 0 | 1 | 1 | 1 | 0 | p | p | 2 | 1 |  |  |  |  |

## Instruction Set（cont）

| Mnemonic | Function | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Subroutine |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Registers |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC Rr（Rr） | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \mathrm{r}=0-7$ | Decrement by 1 contents of designated register． | 1 | 1 | 0 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| INCRr | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})+1 ; \mathrm{r}=0-7$ | Increment by 1 contents of designated register． | 0 | 0 | 0 | 1 | 1 | r | 「 | r | 1 | 1 |  |  |  |  |
| INC＠Rr | $\begin{aligned} & ((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))+1 ; \\ & \mathrm{r}=0-1 \end{aligned}$ | Increment indirect by 1 the contents of data memory location． | 0 | 0 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| CALL addr | $\begin{aligned} & ((\mathrm{SP})) \leftarrow(\mathrm{PC}), \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSW} \mathrm{~F}_{7}\right), \\ & (\mathrm{SP})-(\mathrm{SP})+1 \\ & \left(\mathrm{PC}_{8}-\mathrm{PC} C_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Call designated subroutine． | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{9} \\ & \mathrm{a}_{6} \end{aligned}$ | $\begin{aligned} & a_{8} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | 0 $a_{1}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| RET | $\begin{aligned} & (S P) \leftarrow(S P)=1 \\ & (P C) \leftarrow((S P)) \end{aligned}$ | Return from subroutine without restoring program status word． | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| RETR | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})=1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSW}\right) \leftarrow((\mathrm{SP})) \\ & \hline \end{aligned}$ | Return from subroutine restoring program status word． | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| Timer／Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI |  | Enable internal interrupt flag for timer／counter output． | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| DIS TCNTI |  | Disable internal interrupt flag for timer／counter output． | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| MOV A，T | $(\mathrm{A})-(\mathrm{T})$ | Move contents of timer／counter into accumulator． | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |
| MOV T，A | $(\mathrm{T}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into timer／counter． | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |
| STOP TCNT |  | Stop count for event counter． | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| STRT CNT |  | Start count for event counter． | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| STRT T |  | Start count for timer． | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | No operation performed． | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |

Note：
（1）Operation code designations $r$ and $p$ form the binary representation of the registers and ports involved．
（2）The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in
（3）References to the address and data are specified in bytes 2 and／or 1 of the instruction．
（4）Numerical subscripts appearing in the function column reference the specific bits affected
（5）When the bus is written to，with an OUTL instruction，the bus remains an output port until either device is reset or a MOVX instruction is excecuted．

## Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :---: |
| A | Accumulator |
| AC | Auxiliary carry flag |
| addr | Program memory address (12 bits) |
| $\mathrm{B}_{\mathrm{b}}$ | Bit designator ( $\mathrm{b}=0-7$ ) |
| BS | Bank switch |
| BUS | Bus port |
| C | Carry flag |
| CLK | Clock signal |
| CNT | Event counter |
| D | Nibble designator (4 bits) |
| data | Number of expression (8 bits). |
| DBF | Memory bank flip-fiop |
| F0, F1 | Flags 0, 1 |
| 1 | Interrupt |
| P | "In-page" operation designator |
| Pp | Port designator ( $\mathrm{p}=1,2$ or 4-7) |
| PSW | Program status word |
| Rr | Register designator ( $\mathrm{r}=0,1$ or 0-7) |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| T0, T1 | Testable flags 0,1 |
| X | External RAM |
| \# | Prefix for immediate data |
| @ | Prefix for indirect address |
| \$ | Program counter's current value |
| (x) | Contents of external RAM location |
| ( $(\mathrm{x})$ ) | Contents of memory location addressed by the contents of external RAM location |
| $\leftarrow$ | Replaced by |
| AND | Logical product (logical AND) |
| OR | Logical sum (logical OR) |
| XOR | Exclusive-OR |

## Operating Characteristics

Bus Output High Voltage vs. Source Current


Port P1 \& P2 Output High Voltage vs. Source Current


Bus Output Low Voltage vs. Sink Current


## Description

The $\mu$ PD80C35, $\mu$ PD80C48, and $\mu$ PD48 are true standalone 8 -bit microcomputers fabricated using CMOS technology. All of the functional blocks necessary for an integrated microcomputer are incorporated, including a 1 K-byte ROM ( $\mu$ PD80C48 only), a 64-byte RAM, 27 I/O lines, an 8-bit timer/event counter, and a clock generator. This integrated capability permits use in stand-alone applications. For designs requiring extra capability, the $\mu \mathrm{PD} 80 \mathrm{C} 35 / \mu \mathrm{PD} 80 \mathrm{C} 48$ can be expanded using peripherals and is memory compatible with industry-standard 8080A/8085A processors.

Providing compatibility with industry-standard 8048, 8748 , and 8035 processors, the $\mu$ PD80C35 $/ \mu$ PD80C48 features significant savings in power consumption. In addition to the power savings gained through CMOS technology, the $\mu$ PD80C35/ $\mu$ PD80C48 offers two standby modes (Halt and Stop modes) to further minimize power drain.

## Features

8-Bit CPU with memory and I/O on a single-chipHardware/software-compatible with industrystandard 8048,8748 , and 8035 processors$1 \mathrm{~K} \times 8$ ROM ( $\mu$ PD80C48 only)$64 \times 8$ RAM27 I/O lines$2.5-\mu \mathrm{s}$ cycle time ( $6-\mathrm{MHz}$ crystal)All instructions executable in 1 or 2 cycles97 instructions: 70 percent are single-byte instructionsInternal timer/event counterTwo interrupts (external and timer)Easily expandable memory and I/OBus compatible with 8080A/8085A peripheralsPower-efficient CMOS technology requiring a single +2.5 to +6.0 V power supplyHalt modeStop mode

## Pin Configurations

40-Pin Plastic DIP

|  |  |
| :---: | :---: |
|  |  |

## 52-Pin Plastic Miniflat



## Pin Configurations (cont)

## 44-Pin Plastic Miniflat



## Ordering Information

| Part <br> Number | Package <br> Type | Max Frequency <br> of Operation | ROM |
| :--- | :--- | :---: | :--- |
| $\mu$ PD80C35C | 40 -pin plastic DIP | 6 MHz | None |
| $\mu$ PD80C48C | 40 -pin plastic DIP | 6 MHz | $1 \mathrm{~K} \times 8$ |
| $\mu$ PD80C48G-00 | 52 -pin plastic <br> miniflat | 6 MHz | 1 K x 8 |
| $\mu$ PD48G-22 | 44-pin plastic <br> miniflat | 6 MHz | 1 K x 8 |

## Note:

$\mu$ PD80C48C, $\mu$ PD80C48G-00, and $\mu$ PD48G-22 have two optional port types: type $0, \mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A}$; type $1, \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$. Type 0 or 1 can be selected independently for $\mathrm{P1}_{0}-\mathrm{P} 1_{7}, \mathrm{P} 2_{0}-\mathrm{P} 2_{3}$, and $\mathrm{P} 2_{4}-\mathrm{P} 2_{7}$.

## Pin Identification

| Symbol | Function |
| :---: | :---: |
| T0 | Test 0 input/clock output |
| XTAL1 | Crystal 1 input |
| XTAL2 | Crystal 2 input |
| $\overline{\text { RESET }}$ | Reset input |
| $\overline{\overline{S S}}$ | Software stop input |
| INT | Interrupt input |
| EA | External access input |
| $\overline{\mathrm{RD}}$ | Read output |
| $\overline{\overline{P S E N}}$ | Program store enable output |
| $\overline{\overline{W R}}$ | Write output |
| ALE | Address latch enable output |
| $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | Bidirectional data bus |
| $\mathrm{V}_{\text {SS }}$ | Ground |
| $\mathrm{P} 20^{-1} \mathrm{P}_{7}$ | Quasi-bidirectional port 2 |
| PROG | Program output |
| $\mathrm{V}_{\text {DD }}$ | Oscillator control voltage |
| $\xrightarrow{\mathrm{P1}_{0}-\mathrm{P1}_{7}}$ | Quasi-bidirectional port 1 |
| T1 | Test 1 input |
| $\mathrm{V}_{\mathrm{CC}}$ | Primary power supply |
| NC | No connection |

## Pin Functions

XTAL1, XTAL2 [Crystals 1, 2]
XTAL1 and XTAL2 are the crystal inputs for the internal clock oscillator. XTAL1 is also used as an input for external clock signals.

## TO [Test 0]

The JTO and JNTO instructions test the level of TO and, if it is high, the program address jumps to the specified address. TO becomes a clock output when the ENTO CLK instruction is executed.

## T1 [Test 1]

The JT1 and JNT1 instructions test the level of T1 and, if it is high, the program address jumps to the specified address. T1 becomes an internal counter input when the STRT CNT instruction is executed.

## RESET [Reset]

RESET initializes the processor and is also used to verify the internal ROM. RESET determines the oscillation stabilizing time during the release of STOP mode. The RESET pulse width requires at least 5 machine cycles when the supply voltage is within specifications and the oscillation frequency is stable.

## $\overline{\mathbf{S S}}$ [Single Step]

$\overline{\mathrm{SS}}$ causes the processor to execute the program one step at a time.

## INT [Interrupt]

INT starts an interrupt if interrupts are enabled. A reset disables an interrupt. INT can be tested with the JNI instruction and, depending on the results, a jump to the specified address can occur.

## EA [External Access]

EA disables internal program memory and fetches and accesses external program memory. EA is used for system testing and debugging.

## $\overline{\mathrm{RD}}$ [Read]

$\overline{\mathrm{RD}}$ enables a data read from external memory.

## WR [Write]

$\overline{\mathrm{WR}}$ enables a data write to external memory.

## PSEN [Program Store Enable]

$\overline{\text { PSEN }}$ fetches instructions only from external program memory.

## ALE [Address Latch Enable]

ALE occurs at each cycle. The falling edge of ALE addresses external data memory or external program memory. ALE can also be used as a clock output.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ [Data Bus]

$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ is a bidirectional port, which reads and writes data using $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ for latching. During an external program memory fetch, $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ output the low-order eight bits of the memory address. $\overline{\text { PSEN }}$ fetches the instruction. $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ also output the address of an external data memory fetch. The addressed data is read and written by $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$.

## P10-P17 [Port 1]

$\mathrm{P}_{0}-\mathrm{P} 1_{7}$ is an 8-bit quasi-bidirectional port.

## P20-P27 [Port 2]

$\mathrm{P}_{2}-\mathrm{P} 2_{7}$ is an 8 -bit quasi-bidirectional port. $\mathrm{P}_{2}-\mathrm{P} 2_{3}$ output the high-order four bits of the address during an external program memory fetch. $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}$ also function as a 4-bit I/O bus for the $\mu$ PD82C43 I/O port expander.

## PROG [Program Pulse]

PROG is used as an output pulse during a fetch when interfacing with the $\mu \mathrm{PD} 82 \mathrm{C} 43 \mathrm{I} / \mathrm{O}$ port expander.

## VDD [Oscillator Control Voltage]

$V_{D D}$ stops and starts the oscillator in STOP mode. STOP mode is enabled by forcing $V_{D D}$ low during a rest.

## Vcc [Primary Power Supply]

$\mathrm{V}_{\mathrm{CC}}$ is the primary power supply. $\mathrm{V}_{\mathrm{CC}}$ must be between +2.5 V and +6.0 V for normal operation. In STOP mode, $V_{C C}$ must be at least +2.0 V to ensure data retention.

## VSS [Ground]

$V_{\text {SS }}$ is ground potential.

## NC [No Connection]

NC is no connection.

Block Diagram


## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ to +10 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | $\mathrm{~V}_{S S}-0.3$ to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

## Standard Voltage Range

$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | VIL | -0.3 |  | +0.8 | V |  |
| Input voltage high | $\mathrm{V}_{\mathrm{H}}$ | $V_{\text {cc }}-2$ |  | $V_{C C}$ | V | $\begin{aligned} & \text { Except XTAL1, } \\ & \text { XTAL2, RESET } \end{aligned}$ |
|  | $\overline{V_{\text {IH1 }}}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1}$ |  | $V_{\text {CC }}$ | V | $\begin{aligned} & \overline{\text { RESET, XTAL1, }} \\ & \text { XTAL2 } \end{aligned}$ |
| Output voltage low | $\mathrm{V}_{0}$ |  |  | +0.45 | V | $10 \mathrm{~L}=2.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | Bus, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, PSEN, ALE, PROG, $\mathrm{TO} ; \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
|  | $\overline{\mathrm{V}_{\mathrm{OH}}(1)}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A}$ (type 0) port 1, port 2 |
|  |  | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ <br> (type 1) port 1, port 2 |
|  | $\mathrm{V}_{\text {OH2 }}$ | $V_{\text {cC }}-0.5$ |  |  | V | All outputs, $\mathrm{I}_{\mathrm{OH}}=-0.2 \mu \mathrm{~A}$ |
| Input current | 1LLP(1) |  | -15 | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Port 1, port 2; } \\ & \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {IL }} \text { (type } \text { ) } \end{aligned}$ |
|  |  |  |  | -500 | $\mu \mathrm{A}$ | Port 1, port 2; $\mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {IL }}$ (type 1) |
|  | ILC |  |  | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \overline{\mathrm{SS}}, \overline{\mathrm{RESET}} ; \\ & \mathrm{V}_{\mathrm{IN}} \leqslant \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |
| Input leakage current | $L_{L 11}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{T} 1, \overline{\mathrm{INT},} \mathrm{~V}_{\mathrm{CC}} ; \\ & \mathrm{V}_{S S} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ |
|  | LLI2 |  |  | $\pm 3$ | $\mu \mathrm{A}$ | $\begin{aligned} & E_{A} ; V_{S S} \leqslant V_{I N} \leqslant \\ & V_{C C} \end{aligned}$ |
| Output leakage current | 1 L |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $V_{S S} \leqslant V_{0} \leqslant V_{C C}$ High impedance, bus, To |
| Standby current | ICCl |  | 0.4 | 0.8 | mA | Halt mode $\mathrm{t}_{\mathrm{CY}}=2.5 \mu \mathrm{~s}$ |
|  | ${ }_{\text {ICC2 }}$ |  | 1 | 20 | $\mu \mathrm{A}$ | Stop mode (Note 2) |
| Supply current | ${ }_{\text {ICC }}$ |  | 4 | 8 | mA | $\mathrm{t}_{\mathrm{C} Y}=2.5 \mu \mathrm{~s}$ |
| Data retention voltage | $V_{\text {CCDR }}$ | 2.0 |  |  | V | $\begin{aligned} & \text { Stop mode }\left(V_{D D},\right. \\ & \text { RESET } \leqslant 0.4 \mathrm{~V}) \end{aligned}$ |


| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | $\mathrm{V}_{\text {IL }}$ | -0.3 | $+0.18 \mathrm{~V}_{C C} \mathrm{~V}$ |  |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\text {CC }}$ |  | $V_{C C}$ | V | Except XTAL1, XTAL2 |
|  | $\mathrm{V}_{\text {IH1 }}$ | 0.8 V CC |  | $\mathrm{V}_{\text {cc }}$ | V | XTAL1, XTAL2 |
| Output voltage low | $\mathrm{V}_{\text {OL }}$ |  |  | +0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $0.75 \mathrm{~V}_{\mathrm{CC}}$ |  |  | V | Bus, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, PSEN, ALE, PROG, TO; $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\mathrm{OH} 1}$ | $0.7 \mathrm{~V}_{\text {CC }}$ |  |  | V | All other outputs; $\mathrm{I}_{\mathrm{OH}}=-1 \mu \mathrm{~A}$ (type 0) port 1, port 2 |
|  |  | $0.7 \mathrm{~V}_{C C}$ |  |  | V | All other outputs; $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ (type 1) port 1, port 2 |
| Input current | IILP |  | -15 | -40 | $\mu \mathrm{A}$ | Port 1, port 2; $\mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {IL }} \text { (type 0) }$ |
|  |  |  |  | -500 | $\mu \mathrm{A}$ | Port 1, port 2; $\mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\mathrm{IL}}$ (type 1) |
| Input leakage current | ItL |  |  | -40 | $\mu \mathrm{A}$. | $\begin{aligned} & \hline \overline{\mathrm{SS}}, \overline{\mathrm{RESET}} ; \mathrm{V}_{\text {W }} \leqslant \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |
|  | LII |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{T} 1, \overline{\mathrm{INT},} \mathrm{~V}_{\mathrm{SS}} \\ & \left\langle\mathrm{~V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{CC}}\right. \end{aligned}$ |
|  | 1 L12 |  |  | $\pm 5$ | $\mu \mathrm{A}$ | $\begin{aligned} & E A ; V_{S S} \\ & <V_{I N}<V_{C C} \end{aligned}$ |
| Output leakage current | $\mathrm{I}_{\text {LO }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $V_{S S}<V_{0}<V_{C C}$, Bus, T0 - high impedance state |
| Supply current | ICC |  | 0.8 | 1.6 | mA | $\begin{aligned} & V_{C C}=3 \mathrm{~V}, \\ & t_{\mathrm{CY}}=10 \mu \mathrm{~s} \end{aligned}$ |
|  |  |  | 6 | 12 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=6 \mathrm{~V}, \\ & t_{\mathrm{CY}}=25 \mu \mathrm{~s} \end{aligned}$ |
| Standby current | ${ }^{\text {cCa }}$ |  | 100 | 200 | $\mu \mathrm{A}$ | Halt mode; $V_{C C}=3 \mathrm{~V}$, ${ }^{\mathrm{t}} \mathrm{CY}=10 \mu \mathrm{~s}$ |
|  |  |  | 0.6 | 1.2 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \\ & \mathrm{t}_{\mathrm{CY}}=2.5 \mu \mathrm{~s} \end{aligned}$ |
|  | ICC2 |  | 1 | 20 | $\mu \mathrm{A}$ | Stop mode, $V_{C C}=3 \mathrm{~V}$ |
|  |  |  | 1 | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ |

## Note:

(1) Types 0,1 for $\mu$ PD80C48 only. Type 0 for $\mu$ PD80C35 only.
(2) Input pin voltage is $V_{I N} \leqslant V_{I L}$, or $V_{I N} \geqslant V_{I H}$.

## AC Characteristics

Read, Write and Instruction Fetch: External Data and Program Memory

| Parameter | Symbol | Limits |  |  |  | Test <br> Unit Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{C c}= \\ +5 V \pm 10 \% \end{gathered}$ |  | $\begin{gathered} v_{c c}= \\ 2.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{gathered}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| ALE pulse width | tLL | 400 |  | 2160 |  | ns |  |
| Address setup before ALE | $\mathrm{t}_{\mathrm{AL}}$ | 120 |  | 1620 |  | ns |  |
| Address hold from ALE | tha | 80 |  | 330 |  | ns | (Note 1) |
| Control pulse width ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, $\overline{\text { PSEN }}$ | ${ }_{\text {t }} \mathrm{C}$ | 700 |  | 3700 |  | ns |  |
| Data setup before $\overline{W R}$ | ${ }_{\text {t }}$ W | 500 |  | 3500 |  | ns |  |
| Data hold after WR | ${ }^{\text {tw }}$ | 120 |  | 370 |  | ns | (Note 2) |
| Cycle time | ${ }^{\text {t }} \mathrm{CY}$ | 2.5 | 150 | 10 | 150 | $\mu \mathrm{S}$ | 6 MHz XTAL |
| Data hold | ${ }_{\text {t }}$ | 0 | 200 | 0 | 950 | ns |  |
| $\overline{\text { PSEN, }}, \overline{\mathrm{RD}}$ to data in | $t_{\text {RD }}$ |  | 500 |  | 2750 | ns |  |
| Address setup before $\overline{W R}$ | $t_{\text {AW }}$ | 230 |  | 3230 |  | ns | (Note 1) |
| Address setup before data in | $t_{A D}$ |  | 950 |  | 5450 |  |  |
| $\begin{aligned} & \text { Address fioat to } \\ & \text { RD, } \overline{\text { PSEN }} \end{aligned}$ | $\mathrm{t}_{\text {AFC }}$ | 0 |  | 500 |  | ns |  |
| Control pulse to ALE | tca | 10 |  | 10 |  | ns |  |

Port 2 Timing
$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  | Test Unit Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{C C}= \\ +5 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | $\begin{gathered} V_{c c}= \\ 2.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{gathered}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Port control setup before falling edge of PROG | ${ }_{t}{ }_{C P}$ | 110 |  | 860 | , | ns |  |
| Port control hold after falling edge of PROG |  | 0 | 80 | 0 | 200 | ns | (Note 4) |
| PROG to time P2 input must be valid | $t_{\text {PR }}$ |  | 810 |  | 5310 | ns |  |
| Output data setup time | $\mathrm{t}_{\mathrm{DP}}$ | 250 |  | 3250 |  | ns | (Note 3) |
| Output data hold time |  | 65 |  | 820 |  | ns |  |
| Input data hold time | $t_{\text {PF }}$ | 0 | 150 | 0 | 900 | ns |  |
| PROG pulse width | tpp | 1200 |  | 6450 |  | ns |  |
| Port 2 1/0 data setup time | tpl | 350 |  | 2100 |  | ns |  |
| Port $21 / 0$ data hold time | tLP | 150 |  | 1400 |  | ns |  |

## Note:

(1) Control outputs: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$, bus outputs: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$
(2) $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$
(3) Control outputs: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$
(4) Refer to the operating characteristics curves for supply voltage and port control hold.

## Bus Timing Requirements (Note 1)

| Symbol | Timing Formula | Min/Max | Unit |
| :--- | :--- | :--- | :--- |
| $t_{L L}$ | $(7 / 30) \mathrm{t}_{\mathrm{CY}}-170$ | Min | ns |
| $\mathrm{t}_{\mathrm{AL}}$ | $(1 / 5) \mathrm{t}_{\mathrm{CY}}-380$ | Min | ns |
| $\mathrm{t}_{\mathrm{LA}}$ | $(1 / 30) \mathrm{t}_{\mathrm{CY}}$ | Min | ns |
| $\mathrm{t}_{\mathrm{CC}}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-300$ | Min | ns |
| $\mathrm{t}_{\mathrm{DW}}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-500$ | Min | ns |
| $\mathrm{t}_{\mathrm{WD}}$ | $(1 / 30) \mathrm{t}_{\mathrm{CY}}+40$ | Min | ns |
| $\mathrm{t}_{\mathrm{DR}}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-50$ | Max | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | $(3 / 10) \mathrm{t}_{\mathrm{CY}}-250$ | Max | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-770$ | Min | ns |
| $\mathrm{t}_{\mathrm{AD}}$ | $(3 / 5) \mathrm{t}_{\mathrm{CY}}-550$ | Max | ns |
| $\mathrm{t}_{\mathrm{AFC}}$ | $(1 / 15) \mathrm{t}_{\mathrm{CY}}-165$ | Min | ns |


| Symbol | Timing Formula | Min/Max | Unit |
| :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{CP}}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-140$ | Min | ns |
| $\mathrm{t}_{\mathrm{PC}}$ | $(4 / 15) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | $(3 / 5) \mathrm{t}_{\mathrm{CY}}-690$ | Max | ns |
| $\mathrm{t}_{\mathrm{PF}}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-100$ | Max | ns |
| $\mathrm{t}_{\mathrm{CP}}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-750$ | Min | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-180$ | Min | ns |
| $\mathrm{t}_{\mathrm{PP}}$ | $(7 / 10) \mathrm{t}_{\mathrm{CY}}-550$ | Min | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | $(7 / 30) \mathrm{t}_{\mathrm{CY}}-230$ | Min | ns |
| $\mathrm{t}_{\mathrm{LP}}$ | $(1 / 6) \mathrm{t}_{\mathrm{CY}}-265$ | Min | ns |
| Note: |  |  |  |

(1) Unlisted parameters are not affected by cycle time.

## Timing Waveforms



83-002864A

## Read From External Data Memory



## Write to External Memory



## Low Power Standby Operation 1) Halt Mode (When EI)


2) Stop Mode


## Port 2 Timing



## Functional Description

## Standby Function

## Halt Mode

In Halt mode, the oscillator continues to operate, but the internal clock is disabled. The status of all internal logic just prior to execution of the HALT instruction is maintained by the CPU. In Halt mode, power consumption is less than 10 percent of normal $\mu \mathrm{PD} 80 \mathrm{C} 48$ operation and less than 1 percent of normal 8048 operation.
The Halt mode is initiated by execution of the HALT instruction, and is released by either INT or RESET input.
INT Input. When the INT pin receives a low-level input, if interrupts are enabied, the internal clock is restarted and the interrupt is executed after the first or second instruction following the HALT instruction. However, if interrupts are disabled, program operation is resumed from the next address following the HALT instruction. The first instruction following a HALT instruction should be a NOP instruction to ensure proper program execution.

If the Halt mode is released when interrupts are enabled, the interrupt service routine is usually executed after the first or second instruction following the release of Halt mode. However, if either a timer or external interrupt is accepted within one machine cycle prior to a HALT instruction, the corresponding timer or external interrupt service routine is executed immediately following the release of Halt mode. It is important to note this sequence of execution when considering interrupt service routine execution following a HALT instruction.

RESET Input. When a low-level input is received by the RESET pin, Halt mode is released and the normal reset operation is activated, restarting program operation from address 0 .

## Stop Mode

In Stop mode, the oscillator is deactivated and only the contents of RAM are maintained. The operation status of the $\mu$ PD80C35 $/ \mu$ PD80C48 resembles that of a reset condition. Because only the contents of RAM are maintained, Stop mode provides even lower power consumption than Halt mode, only requiring a minimum $\mathrm{V}_{\mathrm{CC}}$ as low as +2 V .
Stop mode is initiated by setting $V_{D D}$ to low when $\overline{\mathrm{RE}}$ SET is low, to protect the contents of RAM. Stop mode is released by first raising the supply voltage at the $\mathrm{V}_{\mathrm{CC}}$ pin from standby level to correct operating level and setting VDD to high when RESET is low. After the oscillator has been restarted and the oscillation has stabilized, RESET must be set to high, whereby program operation is started from address 0 . Figure 1 shows the Stop mode circuit.

Figure 1. Stop Mode Circuit


Stop Mode Circuit. Since VDD controls the restarting of the oscillator, it is important that $V_{D D}$ be protected from noise interference. The time required to reset the CPU is represented by $\mathrm{t}_{1}$ (see figure 2 ), which is a minimum of 5 machine cycles. The reset operation will not be completed in less than 5 machine cycles. In Stop mode, it is important to note that if $V_{D D}$ goes low before 5 machine cycles have elapsed, the CPU will be deactivated and the output of ALE, $\overline{R D}, \overline{W R}, \overline{P S E N}$, and PROG will not have been stabilized.

Figure 2. Stop Mode Timing


Oscillation stabilization time is represented by $\mathrm{t}_{2}$ (see figure 2). When $V_{D D}$ goes high, oscillator operation is reactivated, but it takes time before oscillation can be stabilized. In particular, such high Q resonators as crystals require longer periods to stabilize. Because there is a delay between restarting of the oscillator and oscillator stabilization, $\mathrm{t}_{2}$ should be long enough to ensure that the oscillator has been fully stabilized.

To facilitate Stop mode control, an external capacitor can be connected to the RESET pin (see figure 3), affecting only $\mathrm{t}_{2}$, allowing control of the oscillator stabilization time. When $\mathrm{V}_{\mathrm{DD}}$ is asserted in Stop mode, the capacitor begins charging, pulling up $\overline{\operatorname{RESET}}$. When $\overline{\mathrm{RE}}-$ SET reaches a threshold level equivalent to a logic 1, Stop mode is released. The time it takes RESET to reach the threshold level of logic 1 determines the oscillator stabilization time, which is a function of the capacitance and pull-up resistance values.

Figure 3. Stop Mode Control Circuit


Note: (1)-Polarized electrolytic capacitor.

## Port Operation

A port-loading option is offered at the time of ordering the mask. Individual source current requirements for Port 1 and the upper and lower halves of Port 2 may be factory set at either $-5 \mu \mathrm{~A}$ or $-50 \mu \mathrm{~A}$ (see Port-Loading Options table). The $-50 \mu \mathrm{~A}$ option is required for interfacing with TTL/NMOS devices. The $-5 \mu \mathrm{~A}$ option is recommended for interfacing to other CMOS devices. The CMOS option results in lower power consumption and greater noise immunity.

Port lines $\mathrm{P}_{0}-\mathrm{P}_{7}$ and $\mathrm{P}_{4}-\mathrm{P}_{7}$ include a protective circuit "E" to prevent a signal conflict at the port. The circuit prevents a logic 1 from being written to a line that is being pulled down externally (see figure 4, Port Protection Circuit E diagram). When a logic 0 is detected at the port line and a logic 1 is written from the bus, the NOR gate sends a logic 1 to the $D$ input of the flip-flop. The output is inverted, forcing the NAND gate to send a high-level output. This turns off transistor A, preventing the output of a logic 1 from the port.

Figure 4. Port Protection Circuit E


## Port-Loading Options

$\mathrm{I}_{\mathrm{OH}}(\mathrm{min}) \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ (min)

| Option Selected | $\mathrm{P1}_{0}-\mathrm{Pl}_{7}$ | $\mathrm{P} 2_{0}-\mathrm{P} 2_{3}$ | $\mathrm{P}_{4}-\mathrm{P}_{7}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| A | -5 | -5 | -5 | $\mu \mathrm{A}$ |
| B | -50 | -5 | -5 | $\mu \mathrm{A}$ |
| C | -5 | -50 | -5 | $\mu \mathrm{A}$ |
| D | -50 | $-50$ | -5 | $\mu \mathrm{A}$ |
| E | -5 | -5 | -50 | $\mu \mathrm{A}$ |
| $F$ | -50 | -5 | -50 | $\mu \mathrm{A}$ |
| G | -5 | -50 | -50 | $\mu \mathrm{A}$ |
| H | -50 | -50 | -50 | $\mu \mathrm{A}$ |

Note:
(1) The selection of $\mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A}$ will result in a port source current of $I_{\text {ILP }}=-40 \mu \mathrm{~A}$ max when used as input port.
(2) The selection of $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ will result in a port source current of $I_{I L P}=-500 \mu \mathrm{~A}$ max when used as input port.

## Oscillator Operation

The oscillator maintains an internal frequency for clock generation and controls all system timing cycles. The oscillation is initiated by either a self-generating external resonator or external clock input. The oscillator acts as a high-gain amplifier which produces square-wave pulses at the frequency determined by the resonator or clock source to which it is connected.

To obtain the oscillation frequency, an external LC network (figure 5) may be connected to the oscillator, or, a ceramic or crystal external resonator (figure 6) may be connected.

Figure 5. LC Frequency Reference Circuit


Note:
Note:
Cpp $=5-10 \mathrm{pF}$. Pin to pin capacitance should be approximately 20pF, including stray capacitance.

Figure 6. Crystal Frequency Reference Circuit


As the crystal frequency is lowered, there is an equivalent reduction in series resistance (R). As the temperature of the crystal is lowered, R is increased. Due to this relationship, it becomes difficult to stabilize oscillation when there is low power supply voltage. When $\mathrm{V}_{\mathrm{CC}}$ is less than 2.7 V and the oscillator frequency is 3 MHz or less, $\mathrm{T}_{\mathrm{A}}$ (ambient temperature) should not be less than $-10^{\circ} \mathrm{C}$.

Figures 7 and 8 show the ceramic resonator and external clock frequency reference circuits. Figure 9 shows the $\mu$ PD80C35/ $\mu$ PD80C48 major I/O signals.

Figure 7. Ceramic Resonator Frequency Reference Circuit


Figure 8. External Clock Frequency Reference Circuit


Note:
A minimum voltage of $\mathrm{V}_{\mathrm{CC}}-1$ is required for XTAL. 1 to go HIGH.

## Instruction Set

## Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| A | Auxiliary carry flag |
| AC | Program or data memory address ( $\left.a_{0}-\mathrm{a}_{7}\right)$ or <br> $\left(\mathrm{a}_{0}-\mathrm{a}_{10}\right)$ |
| addr | Accumulator bit $(\mathrm{b}=0-7)$ |
| b | Bank switch |
| BS | Bus |
| BUS | Carry flag |
| C | Clock |
| CLK | Counter |
| CNT | 8-bit binary data ( $\left.\mathrm{d}_{0}-\mathrm{d}_{7}\right)$ |
| data | Memory bank flip-flop |
| DBF | Flag 0, flag 1 |
| F0, F1 | Interrupt pin |
| INT | Indicates the hex number of the specified register |
| $n$ | or port |
| PC | Program counter |
| Pp | Port 1, port 2, or ports 4-7 $(p=1,2$ or 4-7) |
| PSW | Program status word |
| Rr | Register ( $r=0-7)$ |



| Symbol | Description |
| :---: | :--- |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| $\mathrm{T} 0, \mathrm{~T} 1$ | Test 0, test 1 pin |
| $\#$ | Prefix for immediate data |
| $@$ | Prefix for indirect address |
| x | Indicates the hex number corresponding to the <br> accumulator bit or page number specified in the <br> operand |
| $(\mathrm{x})$ | Contents of RAM |
| $(\mathrm{X})$ ) | Contents of memory location addressed by ( x ) |
| $\leftarrow$ | Transfer direction, result |
| AND | Logical product (logical AND) |
| OR | Logical sum (logical OR) |
| EXOR | Exclusive-OR |
|  | Complement |


| Mnemonic | Function | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD A, \# data | $(A) \leftarrow(A)+$ data | Adds immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$ to the accumulator. Sets or clears both carry flags. (Note 2) | 03 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ADD A, Rr | $\begin{aligned} & (A) \leftarrow(A)+(R r) \\ & r=0-7 \end{aligned}$ | Adds the contents of register Rr to the accumulator. Sets or clears both carry flags. (Note 2) | $6 \mathrm{n}(4)$ | 0 | 1 | 1 | 0 | 1 | r | r | r | 1. | 1 |
| ADD A, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+((R r)) \\ & r=0-1 \end{aligned}$ | Adds the contents of the internal data memory location specified by bits $0-5$ of register Rr to the accumulator. Sets or clears both carry flags. (Note 2) | $6 \mathrm{n}(4)$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |
| ADDC A, \# data | $(A) \leftarrow(A)+(C)+$ data | Adds, with carry, immediate data $d_{0}-d_{7}$ to the accumulator. Sets or clears both carry flags. (Note 2) | 13 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ADDC A, Rr | $\begin{aligned} & (A) \leftarrow(A)+(C)+(R r) \\ & r=0-7 \end{aligned}$ | Adds, with carry, the contents of register Rr to the accumulator. Sets or clears both carry flags. (Note 2) | $7 \mathrm{n}(4)$ | 0 | 1 | 1 | 1 | 1 | r | $r$ | $r$ | 1 | 1 |
| ADDC A, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+(C)+((\operatorname{Rr})) \\ & r=0-1 \end{aligned}$ | Adds, with carry, the contents of the internal data memory location specified by bits 0-5 of register Rr, to the accumulator. Sets or clears both carry flags. (Note 2) | $7 \mathrm{n}(4)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| ANL A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND data | Takes the logical product (logical AND) of immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$ and the contents of the accumulator, and stores the result in the accumulator. | 53 | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ANL A, Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{AND}(\mathrm{Rr}) \\ & \mathrm{r}=0-7 \end{aligned}$ | Takes the logical product (logical AND) of the contents of register Rr and the accumulator, and stores the result in the accumulator. | $5 \mathrm{n}(4)$ | 0 | 1 | 0 | 1 | 1 | $r$ | r | r. | 1 | 1 |
| ANL A, @ Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \text { AND }((\mathrm{Rr})) \\ & r=0-1 \end{aligned}$ | Takes the logical product (logical AND) of the contents of the internal data memory location specified by bits 0-5 of register Rr, and the accumulator, and stores the result in the accumulator. | $5 \mathrm{n}(4)$ | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $r$ | 1 | 1 |
| CPLA | $(\mathrm{A}) \leftarrow(\overline{\mathrm{A}})$ | Takes the complement of the contents of the accumulator. | 37 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CLR A | $(\mathrm{A}) \leftarrow 0$ | Clears the contents of the accumulator. | 27 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| DAA |  | Converts the contents of the accumulator to BCD . Sets or clears the carry flags. When the lower 4 bits $\left(A_{0}-A_{3}\right)$ are greater than 9 , or if the auxiliary carry flag has been set, adds 6 to $\left(A_{0}-A_{3}\right)$. When the upper 4 bits $\left(A_{4}-A_{7}\right)$ are greater than 9 or if the carry flag (C) has been set, adds 6 to $\left(A_{4}-A_{7}\right)$. If an overflow occurs at this point, C is set. (Note 2) | 57 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| DEC A | $(A) \leftarrow(A)-1$ | Decrements the contents of the accumulator by 1. | 07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| INC A | $(A) \leftarrow(A)+1$ | Increments the contents of the accumulator by 1. | 17 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| ORL A, \# data | $(A) \leftarrow(A) 0 R$ data | Takes the logical sum (logical OR) of immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$ and the contents of the accumulator, and stores the result in the accumulator. | 43 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ORL A, Rr | $(A) \leftarrow(A) O R(R r) r=0-7$ | Takes the logical sum (logical OR) of register Rr and the contents of the accumulator, and stores the result in the accumulator. | $4 \mathrm{n}(4)$ | 0 | 1 | 0 | 0 | 1 | r | $r$ | r | 1 | 1 |

Instruction Set（cont）

| Mnemonic | Function | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Accumulator（cont） |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORLA，＠Rr | $\begin{aligned} & (A) \leftarrow(A) O R((\mathrm{Rr})) \\ & r=0-1 \end{aligned}$ | Takes the logical sum（logical OR）of the contents of the internal data memory location specified by bits $0-5$ in register Rr ，and the contents of the accumulator，and stores the result in the accumulator． | 4n（4） | 0 | 1 | 0 | 0 | 0 | 0 | 0 | r | 1 | 1 |
| RLA | $\begin{aligned} & (A N+1) \leftarrow(A N) \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) N=0-6 \end{aligned}$ | Rotates the contents of the accumulator one bit to the left．The MSB is rotated into the LSB． | E7 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| RLC A | $\begin{aligned} & (A N+1) \leftarrow(A N) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) \\ & \hline \end{aligned}$ | Rotates the contents of the accumulator one bit to the left through carry． | F7 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| RR A | $\begin{aligned} & (A N) \leftarrow(A N+1) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotates the contents of the accumulator one bit to the right．The LSB is rotated into the MSB． | 77 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| RRC A | $\begin{aligned} & (A N) \leftarrow(A N+1) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{0}\right) \\ & \hline \end{aligned}$ | Rotates the contents of the accumulator one bit to the right through carry． | 67 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| SWAP A | $\left(A_{4}-A_{7}\right) \leftarrow\left(A_{0}-A_{3}\right)$ | Exchanges the contents of the lower 4 bits of the accumulator with the upper 4 bits of the accumulator． | 47 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| XRL A，\＃data | （A）$\leftarrow(\mathrm{A}) \times \mathrm{XOR} \mathrm{data}$ | Takes the exclusive $O$ R of immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$ and the contents of the accumulator，and stores the result in the accumulator． | D3 | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} \hline 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| XRL A，Rr | $\begin{aligned} & \text { (A) } \leftarrow(A) X O R(R r) \\ & r=0-7 \end{aligned}$ | Takes the exclusive OR of the contents of register Rr and the accumulator，and stores the result in the accumulator． | Dn（4） | 1 | 1 | 0 | 1 | 1 | r | r | r | 1 | 1 |
| XRLA，＠Rr | $\begin{aligned} & \text { (A) } \leftarrow(A) \times O R((R r)) \\ & r=0-1 \end{aligned}$ | Takes the exclusive OR of the contents of the location in data memory specified by bits 0－5 in register Rr，and the accumulator， and stores the result in the accumulator． | Dn（4） | 1 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| Branch |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DJNZ Rr，addr | $\begin{aligned} & (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \mathrm{r}=0-7 \\ & \text { If }(\mathrm{Rr}) \neq 0 ; \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right)-\mathrm{addr} \end{aligned}$ | Decrements the contents of register $\operatorname{Rr}$ by 1 ，and if the result is not equal to 0 ，jumps to the address indicated by $\mathrm{a}_{0}-\mathrm{a}_{7}$ ． | En | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ |  |  | 0 $a_{4}$ | 1 $a_{3}$ | r $a_{2}$ | $\begin{aligned} & r \\ & a_{1} \end{aligned}$ | $r$ $a_{0}$ | 2 | 2 |
| JBb addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC} \mathrm{C}_{7} \leftarrow \text { addr if } \mathrm{b}=1\right. \\ & (\mathrm{PC})=(\mathrm{PC})+2 \text { if } \mathrm{b}=0 \end{aligned}$ | Jumps to the address specified by $a_{0}-a_{7}$ if the bit in the accumulator specified by $b_{0}-b_{2}$ is set． | x2（6） | $\begin{aligned} & \mathrm{b}_{2} \\ & \mathrm{a}_{7} \end{aligned}$ | $\begin{aligned} & \hline b_{1} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & b_{0} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | 0 $a_{3}$ |  |  | 0 <br> $a_{0}$ | 2 | 2 |



Instruction Set（cont）

| Mnemonic | Function | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENI |  | Enables external interrupts．When external interrupts are enabled， a low－level input to the INT pin causes the processor to vector to the interrupt service routine． | 05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS 1 |  | Disables external interrupts．When external interrupts are disabled，low－level inputs to the INT pin have no effect on program execution． | 15 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| ENTO CLK |  | Enables clock output to pin TO． | 75 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL MB0 | $(\mathrm{DBF}) \leftarrow 0$ | Clears the memory bank flip－flop，selecting program memory bank 0 （program memory addresses $0-2047_{(10)}$ ）．Clears $\mathrm{PC}_{11}$ after the next JMP or CALL instruction． | E5 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL MB1 | $(\mathrm{DBF}) \leftarrow 1$ | Sets the memory bank flip－flop，selecting program memory bank 1 （program memory addresses 2048－4095（10））．Sets $\mathrm{PC}_{11}$ after the next JMP or CALL instruction． | F5 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RBO | $(\mathrm{BS}) \leftarrow 0$ | Selects data memory bank 0 by clearing bit 4 （bank switch）of the PSW．Specifies data memory addresses $0-7_{(10)}$ as registers $0-7$ of data memory bank 0 ． | C5 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RB1 | $(B S) \leftarrow 1$ | Selects data memory bank 1 by setting bit 4 （bank switch）of the PSW．Specifies data memory 24－31（10）as registers 0－7 of data memory bank 1. | D5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| HALT |  | Initiates halt mode． | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV A，\＃data | （A）$\leftarrow$ data | Moves immediate data $d_{0}-d_{7}$ into the accumulator． | 23 | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} \\ \hline 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| MOV A，Rr | $(A) \leftarrow(R r) ; r=0-7$ | Moves the contents of register Rr into the accumulator． | $F n(4)$ | 1 | 1 | 1 | 1 | 1 | 「 | r | $r$ | 1 | 1 |
| MOV A，＠Rr | $(A) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Moves the contents of internal data memory specified by bits 0－5 in register Rr，into the accumulator． | $\mathrm{Fn}(4)$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $r$ | 1 | 1 |
| MOV A，PSW | $(\mathrm{A}) \leftarrow(\mathrm{PSW})$ | Moves the contents of the program status word into the accumulator． | C7 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| MOV Rr，\＃data | $(\mathrm{Rr}) \leftarrow$ data； $\mathrm{r}=0-7$ | Moves immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$ into register Rr ． | $\mathrm{Bn}(4)$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\bar{r}$ | $\begin{aligned} & \mathrm{r} \\ & \mathrm{~d}_{1} \end{aligned}$ | $\begin{gathered} r \\ d_{0} \end{gathered}$ | 2 | 2 |
| MOV Rr，A | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | Moves the contents of the accumulator into register Rr ． | An（4） | 1 | 0 | 1 | 0 | 1 | r | r | 「 | 1 | 1 |
| MOV＠Rr，A | $((\mathrm{Rr})) \sim-(A) ; r=0-1$ | Moves the contents of the accumulator into the data memory location specified by bits $0-5$ in register Rr． | An（4） | 1 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |
| MOV＠Rr，\＃data | $((\mathrm{Rr})) \leftarrow$ data； $\mathrm{r}=0-1$ | Moves immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$ into the data memory location specified by bits $0-5$ in register Rr． | $\mathrm{Bn}(4)$ | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{5} \end{aligned}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} r \\ d_{0} \end{gathered}$ | 2 | 2 |


| Mnemonic | Function | Description | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | D3 | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Data Moves (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV PSW, A | $(\mathrm{PSW}) \leftarrow(\mathrm{A})$ | Moves the contents of the accumulator into the program status word. | D7 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| MOVP A, @A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & (\mathrm{A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | Moves the contents of the program memory location specified by $\mathrm{PC}_{8}-\mathrm{PC}_{11}$ concatenated with the contents of the accumulator, into the accumulator. | A3 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| MOVP3 A, @ A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{11}\right) \leftarrow 001 \\ & (\mathrm{~A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | Moves the contents of the program memory location specified by $0011\left(\mathrm{PC}_{8}-\mathrm{PC}_{11}\right.$, page 3 of program memory bank 0 ) and the contents of the accumulator, into the accumulator. | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| MOVX A, @R | (A) $\leftarrow((\mathrm{Rr})$ ) $r=0-1$ | Moves the contents of the external data memory location specified by register Rr, into the accumulator. | 8n(4) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | r | 2 | 1 |
| MOVX @ R, A | $((\mathrm{Rr})) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-1$ | Moves the contents of the accumulator into the external data memory location specified by register Rr. | $9 \mathrm{n}(4)$ | 1 | 0 | 0 | 1 | 0 | 0 | 0 | r | 2 | 1 |
| XCH A, Rr | $(\mathrm{A}) \longleftrightarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Exchanges the contents of the accumulator and register Rr. | 2n(4) | 0 | 0 | 1 | 0 | 1 | r | r | r | 1 | 1 |
| XCH A, @ Rr | $(\mathrm{A}) \longrightarrow((\mathrm{Rr})) ; r=0-1$ | Exchanges the contents of the accumulator and the contents of the data memory location specified by bits $0-5$ in register Rr. | 2n(4) | 0 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |
| $\overline{\text { XCHD A, @ Rr }}$ | $\begin{aligned} & \left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) \longleftrightarrow((\mathrm{Rr}))_{0}-((\mathrm{Rr}))_{3} ; \\ & \mathrm{r}=0-1 \end{aligned}$ | Exchanges the contents of the lower 4 bits of the accumulator with the contents of the lower 4 bits of the internal data memory location specified by bits $0-5$ in register Rr. | 3n(4) | 0 | 0 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| Flags |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CPLC | $(\mathrm{C}) \leftarrow(\overline{\mathrm{C}})$ | Takes the complement of the carry bit. | A7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| CPL F0 | $(\mathrm{FO} 0 \leftharpoonup(\overline{\mathrm{FO}})$ | Takes the complement of flag 0 . | 95 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| CPL F1 | $(\mathrm{F} 1) \leftarrow(\overline{\mathrm{F}} 1)$ | Takes the complement of flag 1. | B5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| CLR C | (C) $\leftarrow 0$ | Clears the carry bit. | 97 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CLR FO | (F0) $\leftarrow 0$ | Clears flag 0. | 85 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| CLR F1 | (F1) $\leftarrow 0$ | Clears flag 1. | A5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |

## Instruction Set (cont)

| Mnemonic | Function | Description | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Input/ Output |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANL BUS, \# data | (bus) $\leftarrow$ (bus) AND data | Takes the logical AND of the contents of the bus and immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$, and sends the result to the bus. | 98 | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & \hline 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 0 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ANL Pp, \# data | $(\mathrm{Pp}) \leftarrow(\mathrm{Pp})$ AND data; $p=1-2$ | Takes the logical AND of the contents of designated port Pp and immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$, and sends the result to port Pp for output. | $9 \mathrm{n}(5)$ | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & \mathrm{p} \\ & \mathrm{~d}_{1} \end{aligned}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |
| ANLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND }\left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Takes the logical AND of the contents of designated port Pp and the lower 4 bits of the accumulator, and sends the result to port Pp for output. | $9 \mathrm{n}(5)$ | 1 | 0 | 0 | 1 | 1 | 1 | p | p | 2 | 1 |
| INA, Pp | $(\mathrm{A}) \leftarrow(\mathrm{Pp}) ; \mathrm{p}=1-2$ | Loads the accumulator with the contents of designated port Pp. | On(5) | 0 | 0 | 0 | 0 | 1 | 0 | p | P | 2 | 1 |
| INSA, BUS | $(\mathrm{A})<$ (bus) | Loads the contents of the bus into the accumulator on the rising edge of $\overline{\mathrm{RD}}$. | 08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 | 1 |
| MOVD A, Pp | $\begin{aligned} & \left(A_{0}-A_{3}\right) \leftarrow(P p) ; p=4-7 \\ & \left(A_{4}-A_{7}\right) \leftarrow 0 \end{aligned}$ | Moves the contents of designated port Pp to the lower 4 bits of the accumulator, and clears the upper 4 bits. | On(5) | 0 | 0 | 0 | 0 | 1 | 1 | p | $p$ | 2 | 1 |
| MOVD Pp, A | $(P p) \leftarrow\left(A_{0}-A_{3}\right) ; p=4-7$ | Moves the lower 4 bits of the accumulator to designated port Pp . The upper 4 bits of the accumulator are not changed. | $3 \mathrm{n}(5)$ | 0 | 0 | 1 | 1 | 1 | 1 | p | $p$ | 2 | 1 |
| ORL BUS, <br> \# data | (bus) $\leftarrow$ (bus) OR data | Takes the logical OR of the contents of the bus and immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$, and sends the result to the bus. | 88 | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{0} \\ \hline \end{gathered}$ | 2 | 2 |
| ORLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) O R\left(\mathrm{~A}_{0}-\mathrm{A}_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Takes the logical OR of the contents of designated port Pp and the lower 4 bits of the accumulator, and sends the result to port Pp for output. | 8n(5) | 1 | 0 | 0 | 0 | 1 | 1 | p | p | 2 | 1 |
| ORL Pp, \# data | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) 0 \mathrm{R} \text { data; } \\ & \mathrm{p}=1-2 \end{aligned}$ | Takes the logical OR of the contents of designated port Pp and immediate data $\mathrm{d}_{0}-\mathrm{d}_{7}$, and sends the result to port Pp for output. | $9 \mathrm{n}(5)$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & \mathrm{p} \\ & \mathrm{~d}_{1} \end{aligned}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |
| OUTL BUS, A | (bus) $\leftarrow(A)$ | Latches the contents of the accumulator onto the bus on the rising edge of $\overline{W R}$. <br> Note: Never use the OUTL BUS instruction when using external program memory, as this will permanently latch the bus. | 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | 1 |
| OUTL Pp,A | $(\mathrm{PP}) \leftarrow(\mathrm{A}) ; \mathrm{p}=1-2$ | Latches the contents of the accumulator into designated port Pp for output. | 3n(5) | 0 | 0 | 1 | 1 | 1 | 0 | $p$ | $p$ | 2 | 1 |
| Registers |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC Rr | $(\mathrm{Rr})<(\mathrm{Rr})-1 ; \mathrm{r}=0-7$ | Decrements the contents of register Rr by 1. | $\mathrm{Cn}(4)$ | 1 | 1 | 0 | 0 | 1 | r | $r$ | r | 1 | 1 |
| INC Rr | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})+1 ; \mathrm{r}=0-7$ | Increments the contents of register Rr by 1. | 1n(4) | 0 | 0 | 0 | 1 | 1 | r | r | r | 1 | 1 |
| INC @ Rr | $\begin{aligned} & ((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))+1 ; \\ & \mathrm{r}=0-1 \end{aligned}$ | Increments by 1 the contents of the data memory location specified by bits 0-5 in register Rr. | 1n(4) | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $r$ | 1 | 1 |


| Mnemonic | Function | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Subroutine |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL addr | $\begin{aligned} & ((\mathrm{SP}))<(\mathrm{PC}),\left(\mathrm{PSW}_{4}-\mathrm{PSW}_{7}\right) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addro }^{\left.- \text {addr }_{7}\right)}\right. \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Stores the contents of the program counter and the upper 4 bits of the PSW in the address indicated by the stack pointer, and increments the contents of the stack pointer, calling the subroutine specified by address $a_{0}-a_{10}$ and the DBF. | x4(6) | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & a_{9} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & a_{8} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 0 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| RET | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \end{aligned}$ | Decrements the contents of the stack pointer by 1 and stores, in the program counter, the contents of the location specified by the stack pointer, executing a return from subroutine without restoring the PSW. | 83 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| $\overline{\text { RETR }}$ | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSW}\right) \leftarrow((\mathrm{SP})) \end{aligned}$ | Decrements the contents of the stack pointer by 1 and stores, in the program counter, the contents of the upper 4 bits of the PSW and the contents of the location specified by the stack pointer, executing a return from subroutine with restoration of the PSW. | 93 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |
| $\overline{\text { Timer / Counter }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI |  | Enables internal interrupt of timer / event counter. If an overifow condition occurs, then an interrupt will be generated. | 25 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS TCNTI |  | Disables internal interrupt of timer / event counter. | 35 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| MOV A, T | $(\mathrm{A}) \leftarrow(\mathrm{T})$ | Moves the contents of the timer/ counter into the accumulator. | 42 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| MOV T, A | $(\mathrm{T}) \leftarrow(\mathrm{A})$ | Moves the contents of the accumulator into the timer / counter. | 62 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| STOP TCNT |  | Stops the operation of the timer/ event counter. | 65 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT CNT |  | Starts the event counter operation of the timer / counter when T1 changes from a low-level input to a high-level input. | 45 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT T |  | Starts the timer operation of the timer / counter. The timer is incremented every 32 machine cycles. | 55 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | Uses one machine cycle without performing any operation. | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## Instruction Set（cont）

Note：
（1）Binary operation code designations $r$ and $p$ represent encoded values or the lowest－order bit value of specified registers and ports，respectively
（2）Execution of the ADD ，ADDC，and DA instructions affect the carry flags，which are not shown in the respective function equations．These instructions set the carry flags when there is an overflow in the accumulator（the auxiliary carry flag is set when there is an overflow of bit 3 of the accumulator）and clear the carry flags when there is no overflow．Flags that are specifically addressed by flag instructions are shown in the function equations for those instructions．
（3）References to addresses and data are specified in byte 1 and／or 2 in the opcode of the corresponding instruction．
（4）The hex value of $n$ for specific registers is as follows
a）Direct addressing

$$
\begin{array}{llll}
R 0: n=8 & \text { R2: } n=A & \text { R4: } n=C & \text { R6: } n=E \\
\text { R1: } n=9 & \text { R3: } n=B & \text { R5: } n=D & \text { R7: } n=F
\end{array}
$$

b）Indirect addressing

$$
\text { @ RO: } \mathrm{n}=0 \quad \text { @ R1: } \mathrm{n}=1
$$

（5）The hex value of $n$ for specific ports is as follows：
P1：$n=9 \quad P 4: n=C \quad P 6: n=E$
P2：$n=A \quad P 5: n=D \quad P 7: n=F$
（6）The hex value of $x$ for specific accumulator or address bits is as follows： a）JBb instruction

$$
\begin{array}{llll}
B_{0}: x=1 & B_{2}: x=5 & B_{4}: x=9 & B_{6}: x=D \\
B_{1}: x=3 & B_{3}: x=7 & B_{5}: x=B & B_{7}: x=F
\end{array}
$$

b）JMP instruction
Page 0：$x=0 \quad$ Page 2：$x=4 \quad$ Page 4：$x=8 \quad$ Page 6：$x=C$
c）CALL instruction
Page 0：$x=1 \quad$ Page 2：$x=5 \quad$ Page 4：$x=9 \quad$ Page 6：$x=0$

| Page 1：$x=3$ | Page 3：$x=7$ | Page 5：$x=B \quad$ Page 7：$x=F$ |
| :--- | :--- | :--- |

## Operating Characteristics



Cycle Time vs. Supply Voltage


Supply Current vs. Oscillation Frequency


Port Control Hold After PROG, tPC Max ( $\mu$ PD80C48), and Address to Output Delay,
$t_{\text {ACC }}$ Min ( $\mu$ PD82C43), vs. Supply Voltage


Current Consumption as a Function of Temperature Normal Operating Mode


Current Consumption as a Function of Operating Frequency - Normal Operating Miode


Note: Extemal oscillation is for frequency less than 1 MHz .
internal oscillation requires more power.

## Operating Characteristics (cont)



Output High Current vs. Supply Voltage


Output Low Current vs. Supply Voltage




Output High Current vs. Output High Voltage

Output High Current vs. Supply Voltage

Output Low Current vs. Output Low Voltage


## $\mu$ PD80C35/C48, $\mu$ PD48

## Operating Characteristics (cont)

Current Consumption as a Function of Temperature - Stop Mode


## Description

The NEC $\mu$ PD8039HL, $\mu$ PD8049H and the $\mu$ PD8749H are high performance, single component, 8 -bit parallel microcomputers using n-channel silicon gate MOS technology. The processors differ only in their internal program memory options: the $\mu \mathrm{PD} 8049 \mathrm{H}$ has $2 \mathrm{~K} \times 8$ bytes of mask ROM, the $\mu \mathrm{PD} 8749 \mathrm{H}$ has $2 \mathrm{~K} \times 8$ of UV erasable EPROM and the $\mu \mathrm{PD} 8039 \mathrm{HL}$ has external program memory.
The $\mu$ PD8049H family functions efficiently in control as well as arithmetic applications. The powerful instruction set eases bit handling applications and provides facilities for binary and BCD arithmetic. Standard logic functions implementation is facilitated by the large variety of branch and table look-up instructions. The instruction set is comprised of 1 and 2 byte instructions, most of which are single-byte. The instruction set requires only 1 or 2 cycles per instruction with over 50 percent of the instructions single-cycle.
The $\mu$ PD8049H family of microprocessors will function as stand-alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories. The $\mu$ PD8039HL is intended for applications using external program memory only. It contains all the features of the $\mu$ PD8049H except for the internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products. The $\mu \mathrm{PD} 8049 \mathrm{H}$ contains the following functions usually found in external peripheral devices: $2048 \times 8$ bits of mask ROM program memory; $128 \times 8$ bits of RAM data memory; 27 I/O lines; an 8 -bit interval timer/event counter; and oscillator and clock circuitry. The $\mu$ PD8749H differs from the $\mu$ PD8049H in its $2048 \times 8$-bit UV erasable EPROM program memory instead of the mask ROM memory. It is useful in preproduction or prototype applications where the software design has not yet been finalized or in system designs whose quantities do not require a mask ROM.

External and internal interrupts
96 instructions: 70 percent single byte
27 I/O lines
Internal clock generator
Expandable with 8080A/8085A peripherals
HMOS silicon gate technology
Single $+5 \mathrm{~V} \pm 10$ percent power supply
Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD8039HLC | 40 -pin plastic DIP | 11 MHz |
| $\mu$ PD8049HC | 40 -pin plastic DIP | 11 MHz |
| $\mu$ PD8749HC | 40 -pin plastic DIP | 11 MHz |
| $\mu$ PD8749HD | 40 -pin cerdip (Note 1) | 11 MHz |

## Note:

(1) With quartz window.

## Pin Configuration



## Features

High performance 11 MHz operationFully compatible with industry standard 8039/8049/8749Pin compatible with the $\mu$ PD8048/8748$1.36 \mu$ s cycle time. All instructions 1 or 2 bytesProgrammable interval timer/event counter$2 \mathrm{~K} \times 8$ bytes of ROM, $128 \times 8$ bytes of RAM

## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | T0 | Test 0 input / output |
| 2 | XTAL1 | Crystal 1 input |
| 3 | XTAL2 | Crystal 2 input |
| 4 | $\overline{\text { RESET }}$ | Reset input |
| 5 | $\overline{\text { SS }}$ | Single step input |
| 6 | $\overline{\text { INT }}$ | Interrupt input |
| 7 | EA | External access input |
| 8 | $\overline{\mathrm{RD}}$ | Read output |
| 9 | $\overline{\text { PSEN }}$ | Program store enable output |
| 10 | $\overline{\mathrm{WR}}$ | Write output |
| 11 | ALE | Address latch enable output |
| 12-19 | $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | Bidirectional data bus |
| 20 | $\mathrm{V}_{\text {S }}$ | Ground |
| 21-24 | $\mathrm{P} 20^{-} \mathrm{P} 2_{7}$ | Quasi-bidirectional Port 2 |
| 25, 35-38 | PROG | Program output |
| 26 | $\mathrm{V}_{\mathrm{DD}}$ | RAM power supply |
| 27-34 | $\mathrm{Pl}_{0}-\mathrm{P1}_{7}$ | Quasi-bidirectional Port 1 |
| 39 | T1 | Test 1 input |
| 40 | $V_{C C}$ | Primary power supply |

## Pin Functions

## XTAL 1 (Crystal 1)

XTAL1 is one side of the crystal, LC, or external frequency source (non-TTL-compatible $\mathrm{V}_{\mathrm{IH}}$ ).

## XTAL 2 (Crystal 2)

XTAL2 is the other side of the crystal or frequency source. For external sources, XTAL2 must be driven with the logical complement of the XTAL1 input.

## T0 (Test 0)

TO is the testable input using conditional transfer functions JTO and JNTO. The internal state clock (CLK) is available to TO using the ENTO CLK instruction. TO can also be used during programming as a testable flag.

## T1 (Test 1 )

T1 is the testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.

## $\overline{\text { RESET }}$ (Reset)

An active low on $\overline{\operatorname{RESET}}$ initializes the processor. $\overline{\mathrm{RE}}$ $\overline{S E T}$ is also used for PROM programming verification and power-down (non-TTL compatible $\mathrm{V}_{\mathrm{IH}}$ ).

## $\overline{\mathbf{S S}}$ (Single Step)

An active low on $\overline{\mathrm{SS}}$, together with ALE, causes the processor to execute the program one step at a time.

## $\overline{\text { INT }}$ (Interrupt)

An active low on $\overline{I N T}$ starts an interrupt if interrupts are enabled. A reset disables an interrupt. $\overline{\text { INT }}$ can be tested with the JNI instruction and, depending on the results, a jump to the specified address can occur.

## EA (External Access)

An active high on EA disables internal program memory and fetches and accesses external program memory. EA is used for system testing and debugging.

## $\overline{\mathrm{RD}}$ (Read)

$\overline{\mathrm{RD}}$ will pulse low when the processor performs a bus read. An active low on $\overline{R D}$ enables data onto the processor bus from a peripheral device and functions as a read strobe for external data memory.

## $\overline{W R}$ (Write)

$\overline{W R}$ will pulse low when the processor performs a bus write. WR can also function as a write strobe for external data memory.

## $\overline{\text { PSEN }}$ (Program Store Enable)

PSEN becomes active only during an external memory fetch. (Active low).

## ALE (Address Latch Enable)

ALE occurs at each cycle. ALE can also be used as a clock output. The falling edge of ALE addresses external data memory or external program memory.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)

$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ is a bidirectional port. Synchronous reads and writes can be performed on this port using $\overline{R D}$ and $\overline{W R}$ strobes. The contents of the $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ bus can be latched in a static mode.
During an external memory fetch, $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ output the low order eight bits of the memory address. PSEN fetches the instruction. $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ also output the address of an external data memory fetch. The addressed data is controlled by ALE, $\overline{R D}$, and WR.

## P10-P17 (Port 1)

$\mathrm{P}_{10}-\mathrm{P} 17$ is an 8 -bit quasi-bidirectional port.

## P20-P27 (Port 2)

$\mathrm{P}_{2}-\mathrm{P} 27$ is an 8 -bit quasi-bidirectional port. $\mathrm{P}_{2}-\mathrm{P}_{3}$ output the high order four bits of the address during an external program memory fetch. $\mathrm{P}_{2}-\mathrm{P}_{2}$ also function as a 4-bit I/O bus for the $\mu \mathrm{PD} 82 \mathrm{C} 43 \mathrm{I} / \mathrm{O}$ port expander.

## PROG (Program Pulse)

PROG is used as an output pulse during a fetch when interfacing with the $\mu$ PD82C43 I/O port expander. When the $\mu$ PD8049H is used in a stand-alone mode, PROG can be allowed to float.

## Vcc (Primary Power Supply)

$\mathrm{V}_{\mathrm{CC}}$ is the primary power supply. $\mathrm{V}_{\mathrm{CC}}$ is +5 V during normal operation.

## VDD (RAM Power Supply)

$V_{D D}$ provides +5 V to the $128 \times 8$-bit RAM section. During normal operation, $\mathrm{V}_{\text {cc }}$ must also be +5 V to provide power to the other functions in the device. During standby operation, $\mathrm{V}_{\mathrm{DD}}$ must remain at +5 V while $\mathrm{V}_{\mathrm{CC}}$ is at ground potential.

## VSS (Ground)

$\mathrm{V}_{\mathrm{SS}}$ is ground potential.

## Block Diagram



## Logic Symbol

|  |  | $\begin{aligned} & \xrightarrow{8} \text { Port 1 } \\ & \longrightarrow \text { Port 2 } \\ & \text { Read } \\ & \text { Write } \\ & \text { Program Store } \\ & \text { Enable } \\ & \longrightarrow \text { Address Latch } \\ & \text { Enable } \\ & \longrightarrow \text { Port Expander } \\ & \text { Strobe } \end{aligned}$ | ... |
| :---: | :---: | :---: | :---: |
|  |  |  | 83-002892A |

Absolute Maximum Ratings

| $T_{A}=25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Operating temperature, $\mathrm{T}_{0 \text { PT }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -0.5 V to $+7.0 \mathrm{~V}($ Note 1$)$ |
| Voltage on any pin | 1.5 W |
| Power dissipation, $\mathrm{P}_{\mathrm{D}}$ |  |

## Note:

(1) With respect to ground.

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Tost Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input low voltage (All except XTAL1, XTAL2) | VIL | -0.5 |  | 0.8 | V |  |
| Input high voltage (All except XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | $V_{\text {IH }}$ | 2.0 |  | $V_{C C}$ | V |  |
| Input high voltage (XTAL1, XTAL2, $\overline{\text { RESET }}$ | $\mathrm{V}_{\text {IH1 }}$ | 3.8 |  | $V_{\text {CC }}$ | V |  |
| Output low voltage (BUS, | $V_{0 L}$ |  |  | 0.45 | V | $=2.0 \mathrm{~mA}$ |

$\overline{\text { RD }}, \overline{W R}, \overline{\text { PSEN }}$
ALE)

| Output low <br> vottage (All <br> others except <br> PROG) | $V_{O L 1}$ | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| :--- | :--- | :--- | :--- | :--- |
| Output low <br> voltage (PROG) | $\mathrm{V}_{\text {OL2 }}$ | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |


| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Output high voltage (••••) | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{IOH}^{\text {a }}=-400 \mu \mathrm{~A}$ |
| Output high voltage (RD, WR, PSEN, ALE) | $\mathrm{V}_{\mathrm{OHt}}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Output high voltage (all other outputs) | $\mathrm{V}_{\mathrm{OH} 2}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}$ |
| Input leakage current (T1, EA, INT) | IIL. |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{S S} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| Input leakage current ( $\mathrm{Pl}_{2}-\mathrm{P} 1_{7}$, $\mathrm{P}_{2}-\mathrm{P} 2{ }_{7}, \mathrm{EA}$, SS) | ILL1 |  |  | -500 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{S S}+0.45 \mathrm{~V} \\ & \leqslant V_{I N} \leqslant V_{C C} \end{aligned}$ |
| Output leakage current (BUS, TO, high impedance state) | LLO |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C} \geqslant V_{I N} \geqslant V_{S S}+ \\ & 0.45 \mathrm{~V} \end{aligned}$ |
| Power down supply current | ${ }^{\prime} D$ D |  | 5 | 10 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
|  |  |  | 2 | 5 |  | 8749H only |
| Total supply current | $\begin{aligned} & \mathrm{IDD+} \\ & \mathrm{ICC} \end{aligned}$ |  | 80 | 110 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
|  |  |  | 85 | 110 |  | 8749H only |

DC Programming Characteristics
$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=+21 \mathrm{~V} \pm 0.5 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ program voltage high level | $V_{\text {DDH }}$ | 20.5 |  | 21.5 | V |  |
| $\mathrm{V}_{\mathrm{DD}}$ program voltage low level | $\mathrm{V}_{\text {DDL }}$ | 4.75 |  | 5.25 | V |  |
| PROG program voltage high level | $\mathrm{V}_{\mathrm{PH}}$ | 17.5 |  | 18.5 | V |  |
| PROG voltage low level | $V_{\text {PL }}$ | 4.0 |  | $V_{C C}$ | V |  |
| EA program/ verify voltage high level | $V_{\text {EAH }}$ | 17.5 |  | 18.5 | V |  |
| $\mathrm{V}_{\text {DD }}$ high voltage supply current |  |  |  | 20.0 | mA |  |
| PROG high voltage supply current | IPROG |  |  | 1.0 | mA |  |
| EA high voltage supply current | $I_{E A}$ |  |  | 1.0 | mA |  |

## AC Characteristics



## AC Programming Characteristics (cont)

$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, V_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{D D}=+21 \mathrm{~V} \pm 0.5 \mathrm{~V}$

|  |  | Limits |  |  |  | Test <br> Parametor |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit | Conditions |
| CPU operation <br> cycle time | $\mathrm{t}_{\mathrm{CY}}$ | 4.0 |  | 15 | $\mu \mathrm{~S}$ |  |
| RESET setup <br> time before EA $\uparrow$ | $\mathrm{t}_{\mathrm{RE}}$ | $4 \mathrm{t}_{\mathrm{CY}}$ |  |  |  |  |

## Note:

(1) Control outputs: $\mathrm{C}_{\mathrm{L}}=60 \mathrm{pF}$, bus outputs: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$
(2) Bus high impedance, load $=20 \mathrm{pF}$
(3) Calculated values will be equal to or better than published 8049 values.

## Bus Timing Requirements

| Symbol | Timing Formula | Min/Max | Unit |
| :---: | :---: | :---: | :---: |
| tLL | $(7 / 30) \mathrm{t}_{\mathrm{CY}}-170$ | Min | ns |
| $\mathrm{t}_{\text {AL }}$ | $(2 / 15) \mathrm{t}_{\text {cy }}-110$ | Min | ns |
| tha | $(1 / 15) \mathrm{t}_{\mathrm{Cr}}-40$ | Min | ns |
| $\mathrm{t}_{\mathrm{CCO}}$ | (1/2) $t_{\text {cy }}$-200 | Min | ns |
| ${ }^{\text {t CC2 }}$ | (2/5) tcr - 200 | Min | ns |
| tow | (13/30) $\mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| $t_{\text {WD }}$ | $(1 / 15) \mathrm{t}_{\mathrm{Cr}}-50$ | Min | ns |
| $t_{\text {DR }}$ | $(1 / 10) \mathrm{t}_{\mathrm{Cr}}-30$ | Max | ns |
| $t_{\text {RD1 }}$ | (2/5) tcy-200 | Max | ns |
| $\mathrm{t}_{\text {RD2 }}$ | (3/10) t $\mathrm{Cry}^{\text {- } 200}$ | Max | ns |
| $t_{\text {AW }}$ | (1/3) t $\mathrm{CVY}^{\text {- }} 150$ | Min | ns |
| $t_{\text {AD1 }}$ | (11/15) tcy-250 | Max | ns |
| $t_{\text {AD2 }}$ | $(8 / 15) t_{\text {cy }}-250$ | Max | ns |
| $t_{\text {AFC1 }}$ | ( $2 / 15$ ) $\mathrm{t}_{\text {c }}$ - 40 | Min | ns |
| $t_{\text {AFC2 }}$ | $(1 / 30)$ tcy - 40 | Min | ns |
| LLAFC1 | (1/5) $\mathrm{t}_{\text {cy }}-75$ | Min | ns |
| t LaFC2 | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-75$ | Min | ns |
| ${ }_{\text {t }}{ }^{\text {a }}$ 1 | $(1 / 15) \mathrm{t}_{\mathrm{Cr}}-40$ | Min | ns |
| $\mathrm{t}_{\mathrm{CA} 2}$ | (4/15) tcy-40 | Min | ns |
| $\mathrm{t}_{\text {cP }}$ | (2/15) $\mathrm{t}_{\mathrm{CY}}-80$ | Min | ns |
| $t_{\text {PC }}$ | $(4 / 15)$ tcy -200 | Min | ns |
| $\mathrm{t}_{\text {PR }}$ | $(17 / 30) \mathrm{t}_{\mathrm{Cr}}-120$ | Max | ns |
| $\mathrm{t}_{\text {PF }}$ | $(1 / 10) \mathrm{t}_{\text {CY }}$ | Max | ns |
| $\mathrm{t}_{\mathrm{DP}}$ | (2/5) tcr - 150 | Min | ns |
| ${ }_{\text {t }}{ }_{\text {PD }}$ | $(1 / 10) \mathrm{t}_{\mathrm{Cr}}-50$ | Min | ns |
| tpp | (7/10) tcy-250 | Min | ns |
| $t_{\text {PL }}$ | $(4 / 15) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| tip | $(1 / 10) \mathrm{t}_{\text {cy }}$ - 100 | Min | ns |
| tpV | $(3 / 10) \mathrm{t}_{\text {cy }}-100$ | Max | ns |
| topRR | $(3 / 15)$ tcy | Min | ns |
| $\mathrm{t}_{\mathrm{CY}}$ | 11 MHz |  | $\mu \mathrm{S}$ |

## Timing Waveforms

Instruction Fetch from External Memory


## Read from External Data Memory



## Write to External Memory



## Timing Waveforms (cont)

Port 2 Timing


Waveforms for Programming the $\mu$ PD8749H


Program/Verify Timing (ROM/EPROM)


| Mnemonic | Funciton | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD A, \# data | $(A) \leftarrow(A)+$ data | Add immediate the specified data to the accumulator. | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 | $\bullet$ |  |  |  |
| $\overline{A D D ~ A, ~ R r ~}$ | $\begin{aligned} & (A) \leftarrow(A)+(\operatorname{Rr}) \\ & r=0-7 \end{aligned}$ | Add contents of designated register to the accumulator. | 0 | 1 | 1 | 0 | 1 | r | r | $r$ | 1 | 1 | - |  |  |  |
| ADD A, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+((R r)) \\ & r=0-1 \end{aligned}$ | Add indirect the contents of the data memory location to the accumulator. | 0 | 1 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 | $\bullet$ |  |  |  |
| ADDC A, \# data | $(A) \leftarrow(A)+(C)+$ data | Add immediate with carry the specified data to the accumulator. | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{1} \end{array}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 | $\bullet$ |  |  |  |
| $\overline{A D D C ~ A, ~ R r ~}$ | $\begin{aligned} & (A) \leftarrow(A)+(C)+(R r) \\ & r=0-7 \end{aligned}$ | Add with carry the contents of the designated register to the accumulator. | 0 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 | $\bullet$ |  |  |  |
| ADDC A, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+(C)+((R r)) \\ & r=0-1 \end{aligned}$ | Add indirect with carry the contents of data memory location to the accumulator. | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 | $\bullet$ |  |  |  |
| ANL A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND data | Logical AND specified immediate data with accumulator. | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ANL A, Rr | $\begin{aligned} & (A) \leftarrow(A) \text { AND }(\mathrm{Rr}) \\ & r=0-7 \end{aligned}$ | Logical AND contents of designated register with accumulator. | 0 | 1 | 0 | 1 | 1 | r | r | $r$ | 1 | 1 |  |  |  |  |
| ANL A, @ Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \text { AND }((\mathrm{Rr})) \\ & \mathrm{r}=0-1 \end{aligned}$ | Logical AND indirect the contents of data memory with accumulator. | 0 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| CPL A | $(A) \leftarrow \operatorname{NOT}(A)$ | Complement the contents of the accumulator. | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| CLRA | (A) $\leftarrow 0$ | Clear the contents of the accumulator. | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| DA A |  | Decimal adjust the contents of the accumulator. | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1. | 1 | - |  |  |  |
| DEC A | $(A)-(A)-1$ | Decrement by 1 the accumulator's contents. | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| INC A | $(A) \leftarrow(A)+1$ | Increment by 1 the accumulator's contents. | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| ORL A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A}) 0 \mathrm{R}$ data | Logical OR specified immediate data with accumulator. | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ORL A, Rr | $\begin{aligned} & (A) \leftarrow(A) O R(R r) \\ & r=0-7 \end{aligned}$ | Logical OR contents of designated register with accumulator. | 0 | 1 | 0 | 0 | 1 | r | $r$ | r | 1 | 1 |  |  |  |  |
| $\overline{\text { ORL A, @ } \mathrm{Rr}}$ | $\begin{aligned} & (A) \leftarrow(A) O R((R r)) \\ & r=0-1 \end{aligned}$ | Logical OR indirect the contents of data memory location with accumulator. | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 「 | 1 | 1 |  |  |  |  |
| RLA | $\begin{aligned} & (A N+1) \leftarrow(A N) ; N=0-6 \\ & \left(A_{0}\right)-\left(A_{7}\right) \end{aligned}$ | Rotate accumulator left by 1 bit without carry. | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| RLC A | $\begin{aligned} & (A N+1) \leftarrow(A N) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) \end{aligned}$ | Rotate accumulator left by 1 bit through carry. | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $\bullet$ |  |  |  |
| RR A | $\begin{aligned} & (A N) \leftarrow(A N+1) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotate accumulator right by 1 bit without carry. | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |

## Instruction Set (cont)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Mnemonic} \& \multirow[b]{2}{*}{Function} \& \multirow[b]{2}{*}{Description} \& \multicolumn{8}{|c|}{Operation Code} \& \multirow[b]{2}{*}{Cycles} \& \multirow[b]{2}{*}{Bytes} \& \multicolumn{4}{|c|}{Flags} <br>
\hline \& \& \& $\mathrm{D}_{7}$ \& $\mathrm{D}_{6}$ \& $\mathrm{D}_{5}$ \& $\mathrm{D}_{4}$ \& $\mathrm{D}_{3}$ \& $\mathrm{D}_{2}$ \& $\mathrm{D}_{1}$ \& $\mathrm{D}_{0}$ \& \& \& c \& AC \& F0 \& F1 <br>
\hline \multicolumn{17}{|l|}{Accumulator (cont)} <br>
\hline RRCA \& $$
\begin{aligned}
& (A N) \leftarrow(A N+1) ; N=0-6 \\
& \left(A_{7}\right) \leftarrow(C) \\
& (C) \leftarrow\left(A_{0}\right) \\
& \hline
\end{aligned}
$$ \& Rotate accumulator right by 1 bit through carry. \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& 1 \& - \& \& \& <br>
\hline SWAPA \& $\left(A_{4}-A_{7}\right) \leftarrow\left(A_{0}-A_{3}\right)$ \& Swap the 24 -bit nibbles in the accumulator. \& 0 \& 1 \& 0 \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& 1 \& \& \& \& <br>
\hline XRL A, \# data \& (A) $\leftarrow$ (A) XOR data \& Logical XOR specified immediate data with accumulator. \& $$
\begin{gathered}
1 \\
d_{7}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
d_{6}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
d_{5}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
d_{4}
\end{gathered}
$$ \& $$
\begin{aligned}
& 0 \\
& d_{3}
\end{aligned}
$$ \& $$
\begin{gathered}
0 \\
\mathrm{~d}_{2}
\end{gathered}
$$ \& $$
\begin{aligned}
& 1 \\
& d_{1}
\end{aligned}
$$ \& $$
\begin{gathered}
1 \\
d_{0}
\end{gathered}
$$ \& 2 \& 2 \& \& \& \& <br>
\hline XRL A, Rr \& $$
\begin{aligned}
& (\mathrm{A}) \leftarrow(\mathrm{A}) \times O R(\mathrm{Rr}) \\
& \mathrm{r}=0-7
\end{aligned}
$$ \& Logical XOR contents of designated register with accumulator. \& 1 \& 1 \& 0 \& 1 \& 1 \& r \& 「 \& r \& 1 \& 1 \& \& \& \& <br>
\hline XRLA, @ Rr \& $$
\begin{aligned}
& \text { (A) } \leftarrow(A) X O R((R r)) \\
& r=0-1
\end{aligned}
$$ \& Logical XOR indirect the contents of data memory location with accumulator. \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& 0 \& r \& 1 \& 1 \& \& \& \& <br>
\hline \multicolumn{17}{|l|}{Branch} <br>
\hline DJNZ Rr, addr \& $$
\begin{aligned}
& (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \mathrm{r}=0-7 \\
& \mathrm{If}(\mathrm{Rr}) \neq 0 ; \\
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr } \\
& \hline
\end{aligned}
$$ \& Decrement the specified register and test contents. \& $$
\begin{array}{r}
1 \\
a_{7}
\end{array}
$$ \& $$
\begin{gathered}
1 \\
a_{6}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{5}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{4}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{3}
\end{gathered}
$$ \& $$
\begin{gathered}
\mathrm{r} \\
\mathrm{a}_{2}
\end{gathered}
$$ \& $$
\begin{gathered}
\mathrm{r} \\
a_{1}
\end{gathered}
$$ \& $$
\begin{gathered}
r \\
a_{0}
\end{gathered}
$$ \& 2 \& 2 \& \& \& \& <br>
\hline JBb addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{B}_{\mathrm{b}}=1 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{B}_{\mathrm{b}}=0
\end{aligned}
$$ \& Jump to specified address if accumulator bit is set. \& $$
\begin{aligned}
& \mathrm{b}_{2} \\
& \mathrm{a}_{7}
\end{aligned}
$$ \& $$
\begin{array}{r}
b_{1} \\
a_{6} \\
\hline
\end{array}
$$ \& $$
\begin{aligned}
& \mathrm{b}_{0} \\
& \mathrm{a}_{5}
\end{aligned}
$$ \& $$
\begin{gathered}
1 \\
a_{4}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
\mathrm{a}_{3}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{2}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{0}
\end{gathered}
$$ \& 2 \& 2 \& \& \& \& <br>
\hline JC addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=1 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=0
\end{aligned}
$$ \& Jump to specified address if carry flag is set. \& $$
\begin{gathered}
1 \\
a_{7}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{6}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{5}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{4}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
\mathrm{a}_{3}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{2}
\end{gathered}
$$ \& $$
\begin{aligned}
& 1 \\
& a_{1}
\end{aligned}
$$ \& $$
\begin{gathered}
0 \\
a_{0}
\end{gathered}
$$ \& 2 \& 2 \& \& \& \& <br>
\hline JF0 addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{FO}=1 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{FO}=0
\end{aligned}
$$ \& Jump to specified address if flag F0 is set. \& $$
\begin{gathered}
1 \\
a_{7}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{6}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{5}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{4}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
\mathrm{a}_{3}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{2}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{0}
\end{gathered}
$$ \& 2 \& 2 \& \& \& \& <br>
\hline JF1 addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{F} 1=1 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{F} 1=0
\end{aligned}
$$ \& Jump to specified address if flag F1 is set. \& $$
\begin{aligned}
& 0 \\
& a_{7}
\end{aligned}
$$ \& $$
\begin{gathered}
1 \\
a_{6}
\end{gathered}
$$ \& $$
\begin{aligned}
& 1 \\
& a_{5}
\end{aligned}
$$ \& $$
\begin{gathered}
1 \\
a_{4}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{3}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{2}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$ \& \& 2 \& 2 \& \& \& \& <br>
\hline JMP addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\
& \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF}
\end{aligned}
$$ \& Direct jump to specified address within the 2 K address block. \& $$
\mathrm{a}_{10}
$$ \& $$
\begin{aligned}
& a_{9} \\
& a_{6}
\end{aligned}
$$ \& $$
\begin{aligned}
& \mathrm{a}_{8} \\
& \mathrm{a}_{5}
\end{aligned}
$$ \& \& \& $$
\begin{gathered}
1 \\
a_{2}
\end{gathered}
$$ \& \& \& 2 \& 2 \& \& \& \& <br>
\hline JMPP @ A \& $\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow((\mathrm{A}))$ \& Jump indirect to specified address with address page. \& 1 \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 \& 2 \& 1 \& \& \& \& <br>
\hline JNC addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=0 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=1
\end{aligned}
$$ \& Jump to specified address if carry flag is low. \& $$
\begin{gathered}
1 \\
a_{7}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{6}
\end{gathered}
$$ \& $$
\begin{array}{r}
1 \\
a_{5}
\end{array}
$$ \& $$
\begin{gathered}
\hline 0 \\
\mathrm{a}_{4}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{3}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{2}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{0}
\end{gathered}
$$ \& 2 \& 2 \& \& \& \& <br>
\hline JNI addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{I}=0 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mid=1
\end{aligned}
$$ \& Jump to specified address if interrupt is low. \& $$
\begin{gathered}
1 \\
a_{7}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{6}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{5}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{4}
\end{gathered}
$$ \& $$
\begin{gathered}
0 \\
a_{3}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{2}
\end{gathered}
$$ \& $$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$ \& 0
$a_{0}$

0 \& 2 \& 2 \& \& \& \& <br>

\hline JNT0 addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=0 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=1
\end{aligned}
$$ \& Jump to specified address if test 0 is low. \& \[

$$
\begin{gathered}
0 \\
a_{7}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\mathrm{a}_{6}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
1 \\
a_{5}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\mathrm{a}_{4}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\hline 0 \\
\mathrm{a}_{3}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
1 \\
\mathrm{a}_{2}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$
\] \& \& 2 \& 2 \& \& \& \& <br>

\hline JNT1 addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{T} 1=0 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=1
\end{aligned}
$$ \& Jump to specified address if test 1 is low. \& \[

$$
\begin{gathered}
0 \\
a_{7}
\end{gathered}
$$

\] \& \& \& \[

$$
\begin{gathered}
\hline 0 \\
a_{4}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\mathrm{a}_{3}
\end{gathered}
$$

\] \& \& \[

$$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$
\] \& 0

$a_{0}$
0 \& 2 \& 2 \& \& \& \& <br>

\hline JNZ addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A} \neq 0 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1
\end{aligned}
$$ \& Jump to specified address if accumulator is non-zero. \& \[

$$
\begin{gathered}
1 \\
a_{7}
\end{gathered}
$$

\] \& \& \& \[

$$
\begin{gathered}
1 \\
a_{4}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
a_{3}
\end{gathered}
$$

\] \& \& \[

$$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$
\] \& 0

$\mathrm{a}_{0}$

0 \& 2 \& 2 \& \& \& \& <br>

\hline JTF addr \& $$
\begin{aligned}
& \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } T F=1 \\
& (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } T F=0
\end{aligned}
$$ \& Jump to specified address if timer flag is set to 1. \& \[

$$
\begin{gathered}
0 \\
a_{7}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
a_{6}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
a_{5}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
1 \\
\mathrm{a}_{4}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
\mathrm{a}_{3}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
1 \\
\mathrm{a}_{2}
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
1 \\
a_{1}
\end{gathered}
$$

\] \& | 0 |
| :---: |
| $a_{0}$ | \& 2 \& 2 \& \& \& \& <br>

\hline
\end{tabular}

## Instruction Set（cont）

| Mnemonic | Function | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Branch（cont） |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=0 \end{aligned}$ | Jump to specified address if test 0 is a 1. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | 1 $a_{1}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=0 \end{aligned}$ | Jump to specified address if test 1 is a 1 ． | $\begin{gathered} 0 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{array}{r} 1 \\ \mathrm{a}_{4} \\ \hline \end{array}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | 1 $a_{1}$ | $\begin{gathered} \hline 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \\ & \hline \end{aligned}$ | Jump to specified address if accumulator is 0 ． | $\begin{array}{r} 1 \\ a_{7} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ a_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{2} \\ \hline \end{array}$ | $\begin{array}{r}1 \\ a_{1} \\ \hline\end{array}$ | $\begin{gathered} \hline 0 \\ a_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENI |  | Enable the external interrupt input． | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| DISI |  | Disable the external interrupt input． | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| ENTO CLK |  | Enable the clock output pin TO ． | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL MBO | （DBF）$\leftarrow 0$ | Select bank 0 （locations 0－2047）of program memory． | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL MB1 | （DBF）$\leftarrow 1$ | Select bank 1 （locations 2048－4095）of program memory． | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL RBO | $(\mathrm{BS}) \leftarrow 0$ | Select bank 0 （locations 0－7）of data memory． | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL RB1 | $(\mathrm{BS}) \leftarrow 1$ | Select bank 1 （locations 24－31）of data memory． | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV A，\＃data | （A）$\leftarrow$ data | Move immediate the specified data into the accumulator． | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{3} \end{aligned}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV A，Rr | $(\mathrm{A}) \sim(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Move the contents of the designated registers into the accumulator． | 1 | 1 | 1 | 1 | 1 | r | 「 | r | 1 | 1 |  |  |  |  |
| MOV A，＠Rr | $(\mathrm{A}) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of data memory location into the accumulator． | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 「 | 1 | 1 |  |  |  |  |
| MOV A，PSW | $($ A $) \leftarrow($ PSW $)$ | Move contents of the program status word into the accumulator． | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| MOV Rr，\＃data | $(\mathrm{Rr}) \leftarrow$ data； $\mathrm{r}=0-7$ | Move immediate the specified data into the designated register． | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{5} \end{aligned}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} r \\ d_{1} \end{gathered}$ | $\begin{gathered} r \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV Rr，A | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | Move accumulator contents into the designated register． | 1 | 0 | 1 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| MOV＠Rr，A | $((\mathrm{Rr})) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-1$ | Move indirect accumulator contents into data memory location． | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\dagger$ | 1 | 1 |  |  |  |  |
| $\begin{aligned} & \hline \text { MOV @ Rr, } \\ & \text { \# data } \end{aligned}$ | $((\mathrm{Rr})) \leftarrow$ data；$r=0-1$ | Move immediate the specified data into data memory． | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV PSW，A | $($ PSW $) \leftarrow(\mathrm{A})$ | Move contents of accumulator into the program status word． | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| MOVPA，＠A | $\begin{aligned} & \left(\mathrm{PC}_{0}-P C_{7}\right) \leftarrow(\mathrm{A}) \\ & (\mathrm{A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | Move data in the current page into the accumulator． | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| MOVP3 A，＠A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow 011 \\ & (\mathrm{~A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | Move program data in page 3 into the accumulator． | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |

## Instruction Set (cont)

| Mnomonic | Function | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Data Moves (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOVXA, @R | $(\mathrm{A}) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of external data memory into the accumulator. | 1 | 0 | 0 | 0 | 0 | 0 | 0 | r | 2 | 1 |  |  |  |  |
| MOVX @ R, A | $((\mathrm{Rr})) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-1$ | Move indirect the contents of the accumulator into external data memory. | 1 | 0 | 0 | 1 | 0 | 0 | 0 | r | 2 | 1 |  |  |  |  |
| XCH A, Rr | $(\mathrm{A}) \leftrightarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Exchange the accumulator and designated register's contents. | 0 | 0 | 1 | 0 | 1 | r | $r$ | r | 1 | 1 |  |  |  |  |
| XCH A, @ Rr | (A) $\leftrightarrow((\mathrm{Rr})$ ) $\mathrm{r}=0-1$ | Exchange indirect contents of accumulator and location in data memory. | 0 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| XCHDA, @ Rr | $\begin{aligned} & \left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) \leftrightarrow((\mathrm{Rr}))_{0}-((\mathrm{Rr}))_{3} ; \\ & \mathrm{r}=0-1 \end{aligned}$ | Exchange indirect 4-bif contents of accumulator and data memory. | 0 | 0 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| Flags |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CPL C | (C) $\leftarrow$ NOT (C) | Complement contents of carry bit. | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\bullet$ |  |  |  |
| CPL F0 | $(\mathrm{FO}) \leftarrow \mathrm{NOT}(\mathrm{FO})$ | Complement contents of flag FO. | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  | - |  |
| CPL F1 | (F1) $-\mathrm{NOT}(\mathrm{F} 1)$ | Complement contents of flag F1. | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  | $\bullet$ |
| CLRC | (C) $<0$ | Clear contents of carry bit to 0 . | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| CLR FO | $(\mathrm{FO}) \leftarrow 0$ | Clear contents of flag 0 to 0 . | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  | - |  |
| CLR F1 | $(\mathrm{Ft}) \leftarrow 0$ | Clear contents of flag 1 to 0. | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  | - |
| Input/Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANL BUS, \# data | (bus) $\leftarrow$ (bus) AND data | Logical AND immediate specified data with contents of bus. | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |
| ANL Pp, \# data | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND data } \\ & \mathrm{p}=1-2 \end{aligned}$ | Logical AND immediate specified data with designated port (1 or 2). | $\begin{aligned} & 1 \\ & \mathrm{~d}_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{4} \end{aligned}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} p \\ d_{1} \end{gathered}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ANLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND }\left(\mathrm{A}_{0}-A_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical AND contents of accumulator with designated port (4-7). | 1 | 0 | 0 | 1 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| IN A, Pp | $(\mathrm{A}) \leftarrow(\mathrm{Pp}) ; \mathrm{p}=1-2$ | Input data from designated port (1-2) into accumulator. | 0 | 0 | 0 | 0 | 1 | 0 | p | p | 2 | 1 |  |  |  |  |
| INS A, BUS | ( $A$ ) $\leftarrow$ (bus) | Input strobed bus data into accumulator. | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 | 1 |  |  |  |  |
| MOVD A, Pp | $\begin{aligned} & \left(A_{0}-A_{3}\right) \leftarrow(P p) ; p=4-7 \\ & \left(A_{4}-A_{7}\right) \leftarrow 0 \end{aligned}$ | Move contents of designated port (4-7) into accumulator. | 0 | 0 | 0 | 0 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| MOVD Pp, A | $(P \mathrm{P}) \leftarrow\left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) ; \mathrm{P}=4-7$ | Move contents of accumulator to designated port (4-7). | 0 | 0 | 1 | 1 | 1 | 1 | p | p | 1 | 1 |  |  |  |  |
| ORL BUS, \# data | (bus) $\leftarrow$ (bus) OR data | Logical OR immediate specified data with contents of bus. | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} 0 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ORLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) O R\left(\mathrm{~A}_{0}-\mathrm{A}_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical OR contents of accumulator with designated port (4-7). | 1 | 0 | 0 | 0 | 1 | 1 | p | p | 1 | 1 |  |  |  |  |
| ORL Pp, \# data | $\begin{aligned} & (P p) \leftarrow(P p) O R \text { data } \\ & p=1-2 \end{aligned}$ | Logical OR immediate specified data with designated port (1-2). | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & p \\ & d_{1} \end{aligned}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| OUTL BUS, A | (bus) $-(A)$ | Output contents of accumulator onto bus. | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |
| OUTL Pp, A | $(\mathrm{Pp})-(\mathrm{A}) ; \mathrm{p}=1-2$ | Output contents of accumulator to designated port (1-2). | 0 | 0 | 1 | 1 | 1 | 0 | p | p | 1 | 1 |  |  |  |  |


| Mnemonic | Function | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Registers |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC Rr ( Rr ) | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \mathrm{r}=0-7$ | Decrement by 1 contents of designated register. | 1 | 1 | 0 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| INC Rr | $(\mathrm{Rr})-(\mathrm{Rr})+1 ; r=0-7$ | Increment by 1 contents of designated register. | 0 | 0 | 0 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| INC@ Rr | $\begin{aligned} & ((\mathrm{Rr}))<((\mathrm{Rr}))+1 ; \\ & r=0-1 \end{aligned}$ | Increment indirect by 1 the contents of data memory location. | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $r$ | 1 | 1 |  |  |  |  |
| Subroutine |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL addr | $\begin{aligned} & ((\mathrm{SPP})) \leftarrow(\mathrm{PC}), \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSW} \mathrm{~S}_{7}\right), \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & \left(\mathrm{PC}_{8}-\mathrm{PC} \mathrm{C}_{10}\right) \leftarrow\left(\text { addr }_{8}-\mathrm{addr}_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC} 7\right) \leftarrow\left(\text { addr }_{0}-\mathrm{addr}_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Call designated subroutine. | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{9} \\ & \mathrm{a}_{6} \end{aligned}$ | $\begin{aligned} & \dot{a}_{8} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{1} \end{aligned}$ | $\begin{gathered} \hline 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| RET | $\begin{aligned} & (S P) \leftarrow(S P)=1 \\ & (P C) \leftarrow((S P)) \end{aligned}$ | Return from subroutine without restoring program status word. | $\dagger$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| $\overline{\text { RETR }}$ | $\begin{aligned} & (S P)-(S P)=1 \\ & (P C) \leftarrow((S P)) \\ & \left(P S W_{4}-P S W_{7}\right) \leftarrow((S P)) \end{aligned}$ | Return from subroutine restoring program status word. | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| Timer / Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI |  | Enable internal interrupt flag for timer / counter output. | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| DIS TCNTI |  | Disable internal interrupt flag for timer / counter output. | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| MOVA, T | $(\mathrm{A}) \leftarrow(\mathrm{T})$ | Move contents of timer / counter into accumulator. | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |
| MOV T; A | $(T) \leftarrow(A)$ | Move contents of accumulator into timer / counter. | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |
| STOP TCNT |  | Stop count for event counter. | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| STRT CNT |  | Start count for event counter. | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| STRT T |  | Start count for timer. | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | No operation performed. | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |

## Note

(1) Operation code designations $r$ and $p$ form the binary representation of the registers and ports involved.
(2) The dot under the appropriate flag bit indicates that its contents are subject to change by the instruction it appears in.
(3) References to the address and data are specified in bytes 2 and/or 1 of the instruction.
(4) Numerical subscripts appearing in the function column reference the specific bits affected.
(5) When the bus is written to with an OUTL instruction, the bus remains an output port until either the device is reset or a MOVX instruction is executed.

## Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :---: |
| A | Accumulator |
| AC | Auxiliary carry flag |
| addr | Program memory address (12 bits) |
| $\mathrm{B}_{\mathrm{b}}$ | Bit designator ( $\mathrm{b}=0-7$ ) |
| BS | Bank switch |
| BUS | Bus port |
| C | Carry flag |
| CLK | Clock signal |
| CNT | Event counter |
| D | Nibble designator (4 bits) |
| data | Number of expression (8 bits) |
| DBF | Memory bank flip-flop |
| F0, F1 | Flags 0, 1 |
| 1 | Interrupt |
| P | "In-page" operation designator |
| Pp | Port designator ( $\mathrm{p}=1,2$ or 4-7) |
| PSW | Program status word |
| Rr | Register designator ( $\mathrm{r}=0,1$ or $0-7$ ) |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| T0, T1 | Testable flags 0, 1 |
| X | External RAM |
| \# | Prefix for immediate data |
| @ | Prefix for indirect address |
| \$ | Program counter's current value |
| (x) | Contents of external RAM location |
| ((x)) | Contents of memory location addressed by the contents of external RAM location |
| $\leftarrow$ | Replaced by |
| AND | Logical product (logical AND) |
| OR | Logical sum (logical OR) |
| EXOR | Exclusive-OR |

## Operating Characteristics

Bus Output High Voltage vs. Source Current


Port P1 \& P2 Output High Voltage vs. Source Current


Bus Output Low Voltage vs. Sink Current


## Description

The $\mu \mathrm{PD} 80 \mathrm{C} 39 \mathrm{H}, \mu \mathrm{PD} 80 \mathrm{C} 49 \mathrm{H}$, and $\mu \mathrm{PD} 49 \mathrm{H}$ are singlechip, 8 -bit microcomputers containing an 8 -bit CPU, ROM ( 80 C 49 H and 49 H ), RAM, I/O ports, and control circuitry. Through CMOS technology, the devices can retain data with low power consumption. In addition, the processor uses two standby modes (HALT and STOP) to further minimize power drain.

## Features

## 98 instructions

$1.25 \mu \mathrm{~s}$ instruction cycle time ( 12 MHz crystal)Addition, logic, and decimal adjust functions
$2 \mathrm{~K} \times 8$-bit ROM ( $\mu$ PD80C49H and $\mu$ PD49H)
$256 \times 8$-bit RAM
Standby function
8-level stackTwo sets of working registersInterrupt capabilityTwo test inputsInternal timer/event counterInput/output ports ( 8 bits $\times 2$ )

- Data bus alternative to $\mathrm{I} / \mathrm{O}$ ports ( 8 bits $\times 1$ )Expandable memory and I/O ports
Single-step functionInternal clock generator
CMOS technology
Single power supply of +2.5 to +6.0 VIntel $8049 \mathrm{H}, 8039 \mathrm{H}$ pin compatible

| Item | $\mu \mathrm{PD80C49H}$ | $\mu$ PD80C49 |
| :---: | :---: | :---: |
| Instructions | 98 (STOP instruction added) | 97 |
| Instruction Cycle | $\begin{aligned} & 1.25 \mu \mathrm{~s}(12 \mathrm{MHz} \\ & \text { crystal) } \end{aligned}$ | $\begin{aligned} & 1.875 \mu \mathrm{~s}(8 \mathrm{MHz} \\ & \text { crystal) } \end{aligned}$ |
| Standby Modes | $\begin{aligned} & 3 \text { (HALT, hardware } \\ & \hline \text { STOP, software STOP) } \end{aligned}$ | 2 (STOP and HALT) |
| Standby Functions | All standby modes stop at the same timing. The control signal (ALE) stops in the inactive state whether or not internal or external ROM is accessed. | HALT and STOP modes stop at different timing. |
| Port Options | Type $0: \mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A}$; <br> $V_{D D}=5 \mathrm{~V} \pm 10 \%$ <br> Type 1: $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$; <br> $V_{D D}=5 \mathrm{~V} \pm 10 \%$ <br> Type 2: no pullup resistor | $\begin{aligned} & \text { Type 0: } I_{O H}=-5 \mu \mathrm{~A} ; \\ & V_{D D}=5 \mathrm{~V} \pm 10 \% \\ & \text { Type 1: } I_{O H}=-50 \mu \mathrm{~A} ; \\ & V_{D D}=5 \mathrm{~V} \pm 10 \% \end{aligned}$ |

## Pin Configurations

40-Pin Plastic DIP


## 44-Pin Plastic Miniflat



## Pin Configurations (cont)

## 52-Pin Plastic Miniflat



## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation | ROM |
| :--- | :--- | :---: | :---: |
| $\mu$ PD80C39HC | 40 -pin plastic DIP | 12 MHz | None |
| $\mu$ PD80C49HG-00 | 52-pin plastic <br> miniflat | 12 MHz | $2 \mathrm{~K} \times 8$ bits |
| $\mu$ PD80C49HC | 40 -pin plastic DIP | 12 MHz | $2 \mathrm{~K} \times 8$ bits |
| $\mu$ PD49HG-22 | 44 -pin plastic <br> miniflat | 12 MHz | $2 \mathrm{~K} \times 8$ bits |

Pin Identification

| Symbol | Function |
| :---: | :---: |
| T0 | Test 0 input / clock output |
| XTAL1 | Crystal 1 input |
| XTAL2 | Crystal 2 input |
| RESET | Reset input |
| $\overline{\text { SS }}$ | Single step input |
| $\overline{\text { INT }}$ | Interrupt input |
| EA | External access input |
| $\overline{\text { RD }}$ | Read output |
| PSEN | Program store enable output |
| $\overline{\overline{W R}}$ | Write output |
| ALE | Address latch enable output |
| $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | Bidirectional data bus |
| $\mathrm{V}_{\text {SS }}$ | Ground |
| $\mathrm{P2}_{0}-\mathrm{P} 2_{7}$ | Quasi-bidirectional port 2 |
| PROG | Program output |
| STOP | Stop input |
| $\mathrm{P1}_{0}-\mathrm{Pl}_{7}$ | Quasi-bidirectional port 1 |
| T1 | Test 1 input |
| $V_{\text {DD }}$ | Power supply |
| NC | Not connected |
| IC | Internal connection |

## Pin Functions

## XTAL1, XTAL2 (Crystals 1, 2)

XTAL1 and XTAL2 are the crystal inputs for the internal clock oscillator. XTAL1 is also used as an input for external clock signals.

## TO (Test 0)

The JTO and JNTO instructions test the level of TO and, if it is high, the program address jumps to the specified address. TO becomes a clock output when the ENTO CLK instruction is executed.

## T1 (Test 1 )

The JT1 and JNT1 instructions test the level of T1 and, if it is high, the program address jumps to the specified address. T1 becomes an internal counter input when the STRT CNT instruction is executed.

## RESET (Reset)

$\overline{\text { RESET }}$ initializes the processor and is also used to verify the internal ROM. RESET determines the oscillation stabilizing time during the release of STOP mode. The RESET pulse width requires at least 5 machine cycles when the supply voltage is within specifications and the oscillation frequency is stable. (Active low).

## $\overline{\mathbf{S S}}$ (Single Step)

$\overline{\mathrm{SS}}$ causes the processor to execute the program one step at a time. $\overline{\mathrm{SS}}$ also determines the oscillation stabilizing time during the release of the software STOP mode.

## $\overline{\text { INT }}$ (Interrupt)

$\overline{\text { INT }}$ starts an interrupt if interrupts are enabled. A reset disables an interrupt. INT can be tested with the JNI instruction and, depending on the results, a jump to the specified address can occur.

## EA (External Access)

EA disables internal program memory and fetches and accesses external program memory. EA is used for system testing and debugging. (Active high).

## $\overline{\mathrm{RD}}$ (Read)

$\overline{\mathrm{RD}}$ enables a data read from external memory. (Active low).

## $\overline{\text { WR }}$ (Write)

$\overline{\text { WR }}$ enables a data write to external memory.

## $\overline{\text { PSEN }}$ (Program Store Enable)

$\overline{\text { PSEN }}$ fetches instructions only from external program memory. (Active low).

## ALE (Address Latch Enable)

ALE occurs at each cycle. The falling edge of ALE addresses external data memory or external program memory. ALE can also be used as a clock output.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)

$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ is a bidirectional port. $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ reads and writes data using $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ for latching. During an external program memory fetch, $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ output the loworder eight bits of the memory address. PSEN fetches the instruction. $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ also output the address of an external data memory fetch. The addressed data is read and written by $\overline{R D}$ and $\overline{W R}$.

## $\mathrm{P}_{10}-\mathrm{P1}_{7}$ (Port 1)

$\mathrm{P}_{1}-\mathrm{P} 1_{7}$ is an 8 -bit quasi-bidirectional port.

## $\mathrm{P}_{20}-\mathrm{P} 27$ (Port 2)

$\mathrm{P}_{2}-\mathrm{P} 2_{7}$ is an 8 -bit quasi-bidirectional port. $\mathrm{P}_{2}{ }_{0}-\mathrm{P}_{2}$ output the high-order four bits of the address during an external program memory fetch. $\mathrm{P}_{2}-\mathrm{P} 2_{3}$ also function as a 4-bit I/O bus for the $\mu \mathrm{PD} 82 \mathrm{C} 43$ I/O port expander.

## PROG (Program Pulse)

PROG is used as an output pulse during a fetch when interfacing with the $\mu \mathrm{PD} 82 \mathrm{C} 43$ I/O port expander.

## STOP (Stop)

$\overline{\text { STOP }}$ controls the hardware STOP mode. $\overline{\text { STOP }}$ stops the oscillator when active low.

## VDD (Power Supply)

$V_{D D}$ is the positive power supply ( +2.5 V to +6.0 V ).

## $\mathbf{V}_{\text {SS }}$ (Ground)

$V_{S S}$ is ground potential.

## Block Diagram



## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to +7 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{1}$ | $\mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | $\mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

## Standard Voltage Range

$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max |  |  |
| Input voltage low | $\mathrm{V}_{\mathrm{IL}}$. | -0.3 | +0.8 | V |  |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $V_{D D}-2$ | $V_{D D}$ | V | $\begin{aligned} & \text { Except XTAL1, } \\ & \text { XTAL2, } \overline{\text { RESET, }} \text { SS } \end{aligned}$ |
|  | $\overline{V_{H 1}}$ | $\mathrm{V}_{\mathrm{DD}}-1$ | $V_{D D}$ | V | $\begin{aligned} & \text { RESET, XTAL1, } \\ & \text { XTAL2, } \overline{\text { SS }} \end{aligned}$ |
| Output voltage low | $\mathrm{V}_{\mathrm{OL}}$ |  | +0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  | V | $\begin{aligned} & \text { Bus, } \overline{\mathrm{RD}} ; \overline{\mathrm{WR}}, \\ & \text { PSEN, } \mathrm{ALE}, \text { PROG, } \\ & \mathrm{TO} ; \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ |
|  | $\overline{\mathrm{V}_{\mathrm{OH}}\left({ }^{(1)}\right.}$ | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-5 \mu \mathrm{~A}$ (type 0) port 1, port 2 |
|  | ; | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ (type 1) port 1, port 2 |
|  | $\mathrm{V}_{\text {OH2 }}$ | $\mathrm{V}_{\text {DD }}-0.5$ |  | V | All outputs, $\mathrm{I}_{\mathrm{OH}}=-0.2 \mu \mathrm{~A}$ |
| Input current | IILP(1) | -15 | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Port 1, port 2; } V_{1 \leqslant} \\ & V_{\text {IL }} \text { (type 0) } \end{aligned}$ |
|  |  |  | $-500$ | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Port 1, port 2; } V_{1} \leqslant \\ & V_{\text {IL }} \text { (type 1) } \end{aligned}$ |
|  | IILC |  | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\overline{S S}}, \overline{\mathrm{RESET}} ; \\ & \mathrm{V}_{1} \leqslant \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |

$\mu$ PD80C39H/49H, $\mu$ PD49H

## DC Characteristics (cont)

Standard Voltage Range (cont)
$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input leakage current | ${ }^{\text {LII }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{T} 1, \overline{\mathrm{NT}}, \overline{\mathrm{STOP}} ;$ $V_{S S} \leqslant V_{1} \leqslant V_{D D}$ |
|  | lı12 |  |  | $\pm 3$ | $\mu \mathrm{A}$ | $E A ; V_{S S} \leqslant V_{1} \leqslant V_{D D}$ |
| Output leakage current | ${ }_{1} \mathrm{~L} 0$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $V_{S S} \leqslant V_{0} \leqslant V_{D D}$ High impedance, bus, To(3) |
| Standby current | $\underline{\text { IDD1 }(4)}$ |  | 1.5 | 3.0 | mA | $\mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s}$ |
|  | $\mathrm{l}_{\text {D22 }}(5)$ |  | 1 | 20 | $\mu \mathrm{A}$ | (2) |
| Supply current (total) | ${ }_{\text {dD }}$ |  | 6 | 18 | mA | $\mathrm{t}_{\mathrm{C} \gamma}=1.25 \mu \mathrm{~s}$ |
| Data retention voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | At hardware STOP mode (STOP, <br> $\overline{\text { RESET }} \leqslant 0.4 \mathrm{~V}$ ) or $\overline{\text { RESET }}$ <br> ( $\overline{\mathrm{RESET}} \leqslant 0.4 \mathrm{~V}$ ) |

## Extended Voltage Range

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max |  |  |
| Input voltage low | $V_{\text {IL }}$ | $\overline{-0.3}$ | $+0.18 \mathrm{~V}_{\mathrm{DD}} \mathrm{V}$ |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $V_{D D}$ | V | $\begin{aligned} & \text { Except XTAL1, } \\ & \text { XTAL2, } \overline{\text { RESET, }} \overline{\text { SS }} \end{aligned}$ |
|  | $\overline{V_{H 1}}$ | 0.8 VDD | $\mathrm{V}_{\mathrm{DD}}$ | V | $\begin{aligned} & \overline{\mathrm{RESET},}, \mathrm{XTAL1}, \\ & \text { XTAL2, }, \overline{\mathrm{SS}} \end{aligned}$ |
| Output voltage low | $V_{0 L}$ |  | +0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $0.75 \mathrm{~V}_{\mathrm{DD}}$ |  | V | $\begin{aligned} & \text { Bus, } \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \\ & \overline{\text { PSEN, }}, \\ & \mathrm{TO} ; \mathrm{I}_{O H}=-100 \mu \mathrm{~A}, \end{aligned}$ |
|  | $\mathrm{V}_{\mathrm{OH} 1}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mu \mathrm{~A}$ (type 0) port 1, port 2 |
|  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \text { (type }$ <br> 1) port 1, port 2 |
| Input current | ILLP(1) $^{\text {( }}$ | -15 | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Port 1, port } 2 ; \mathrm{V}_{1} \leqslant \\ & \mathrm{~V}_{\mathrm{IL}} \text { (type } 0 \text { ) } \end{aligned}$ |
|  |  |  | -500 | $\mu \mathrm{A}$ | Port 1, port 2; $V_{1} \leqslant$ $V_{\text {IL }}$ (type 1) |
|  | ILC |  | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{SS}}, \overline{\mathrm{RESET}} ; \mathrm{V}_{\mathrm{I}} \leqslant \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |
| Input leakage current | LII1 |  | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{TT}, \overline{\mathrm{NTT}, \overline{\mathrm{STOP}} ;} \\ & \mathrm{V}_{S S} \leqslant \mathrm{~V}_{1} \leqslant \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |
|  | $\mathrm{L}_{112}$ |  | $\pm 5$ | $\mu \mathrm{A}$ | $E A ; V_{S S} \leqslant V_{1} \leqslant V_{D D}$ |
| Output leakage current | 'L0 |  | $\pm 1$ | $\mu \mathrm{A}$ | $V_{S S} \leqslant V_{0} \leqslant V_{D D}$ High impedance, bus, TO (3) |

Extended Voltage Range (cont)
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $+6.0 \mathrm{~V}, \mathrm{~V} \mathrm{SS}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Standby current | $\mathrm{IDD1}^{(4)}$ |  | 0.3 | 0.6 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \\ & \mathrm{t}_{\mathrm{CY}}=5 \mu \mathrm{~s} \end{aligned}$ |
|  |  |  | 2.0 | 4.0 | mA | $\begin{aligned} & V_{D D}=6 \mathrm{~V} \\ & \mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s} \end{aligned}$ |
|  | $\overline{\text { IDO2 }}$ (5) |  | 1 | 20 | $\mu \mathrm{A}$ | (2) ; $V_{D D}=3 \mathrm{~V}$ |
|  |  |  | 1 | 50 | $\mu \mathrm{A}$ | $V_{D D}=6 \mathrm{~V}$ |
| Supply current | 100 |  | 2.0 | 4.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \\ & \mathrm{t}_{\mathrm{CY}}=5 \mu \mathrm{~S} \end{aligned}$ |
|  |  |  | 10 | 20 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V} ; \\ & \mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~S} \end{aligned}$ |

## Note:

(1) Types 0,1 , and 2 options can be specified for $\mu \mathrm{PD} 80 \mathrm{C} 49 \mathrm{H}$. Type 0 for $\mu \mathrm{PD} 80 \mathrm{C} 39 \mathrm{H}$ only.
(2) Input pin voltage is $\mathrm{V}_{1} \leqslant \mathrm{~V}_{1 \mathrm{~L}}$ or $\mathrm{V}_{1} \geqslant \mathrm{~V}_{1 \mathrm{H}}$.
(3) Includes port 1 and port 2 pins optionally specified with type 2.
(4) HALT mode.
(5) STOP mode.

## AC Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  | Test Unit Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{D D}= \\ &+5 V \pm 10 \% \end{aligned}$ |  | $\begin{gathered} V_{\mathrm{DD}}= \\ 2.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{gathered}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Cycle time | ${ }_{\text {t }}^{\text {CY }}$ | 1.25 | 150 | 5 | 150 | $\mu \mathrm{s}$ |  |
| ALE pulse width | tLL | 125 |  | 995 |  | ns | (1) |
| Address setup before ALE | $t_{\text {AL }}$ | 140 |  | 890 |  | ns | (1) |
| Address hold from ALE | tiA | 45 |  | 295 |  | ns | (1) |
| Control pulse width ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | ${ }_{\text {t }}$ C1 | 425 |  | 2300 |  | ns | (1) |
| Control pulse width (PSEN) | ${ }_{\text {tec2 }}$ | 300 |  | 1400 |  | ns | (1) |
| Data setup before $\overline{W R}$ | $t_{\text {DW }}$ | 340 |  | 1965 |  | ns | (1) |
| Data hold after WR | two | 45 |  | 295 |  | ns | (2) |
| $\begin{aligned} & \text { Data hold after } \\ & \text { RD, } \overline{\text { PSEN }} \end{aligned}$ | $t_{\text {DR }}$ | 0 | 95 | 0 | 470 | ns | (1) |
| $\overline{\mathrm{RD}}$ to data in | tro1 |  | 300 |  | 1800 | ns | (1) |
| $\overline{\text { PSEN }}$ to data in | $\mathrm{t}_{\text {RO2 }}$ |  | 175 |  | 1300 | ns | (1) |
| Address setup before $\overline{W R}$ | $t_{\text {AW }}$ | 350 |  | 1850 |  | ns | (1) |
| Address setup before data in ( $\overline{\mathrm{RD}})$ | $\mathrm{t}_{\text {AD1 }}$ |  | 700 |  | 3585 |  | (1) |

## AC Characteristics (cont)

| Parametor | Symbol | Limits |  |  |  | Test <br> Unit Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{D D} \\ &+5= \\ &+10 \% \end{aligned}$ |  | $\begin{gathered} V_{\mathrm{DD}}= \\ 2.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{gathered}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Address setup betore data in (PSEN) | $\mathrm{t}_{\mathrm{AD} 2}$ |  | 500 |  | 2750 | ns | (1) |
| $\overline{\mathrm{Address} \text { float to }}$ | $t_{\text {AFC1 }}$ | 105 |  | 600 |  | ns | (1) |
| $\begin{aligned} & \overline{\text { Address float to }} \\ & \overline{\text { PSEN }} \end{aligned}$ | $t_{\text {AFC2 }}$ | 5 |  | 125 |  | ns | (1) |
| ALE to control signal ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | tlafCt | 175 |  | 925 |  | ns | (1) |
| ALE to control signal (PSEN) | tLAFC2 | 50 |  | 425 |  | ns | (1) |
| Control signal ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{PROG}$ ) to ALE | ${ }^{t}{ }^{\text {A }} 1$ | 35 |  | 285 |  | ns | (1) |
| Control signal (PSEN) to ALE | $\mathrm{t}_{\text {ca }}$ | 280 |  | 1285 |  | ns | (1) |
| Port control setup before falling edge of PROG | ${ }_{\text {t }}^{\text {cP }}$ | 85 |  | 460 |  | ns | (3) |
| Port control hold | tpC1. | 0 | 80 | 0 | 200 | ns | $(3,4)$ |
| Port control hold after falling edge of PROG | tpC2 | 135 |  | 1135 |  | ns | $(3,5)$ |
| PROG to time P2 input must be valid | ${ }_{\text {tPR }}$ |  | 585 |  | 2715 | ns | (3) |
| Input data hold time | tpF | 0 | 125 | 0 | 500 | ns | (3) |
| Output data setup time | $t_{\text {DP }}$ | 350 |  | 1850 |  | ns | (3) |
| Output data hold time |  | 75 |  | 450 |  | ns | (3) |
| PROG pulse width | tpp | 625 |  | 3250 |  | ns | (3) |
| Port 21/0 data setup time | tpl | 135 |  | 1135 |  | ns | (3) |
| Port $21 / 0$ data hold time | tLP | 5 |  | 125 |  | ns | (3) |
| ALE to port output | tpv |  | 475 |  | 1600 | ns | (3) |
| T0 clock period | topRR | 250 |  | 1000 |  | ns | $\therefore$ (3) |

## Note:

(1) Control output: $C_{L}=80 \mathrm{pF}$, bus output: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$
(2) $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$
(3) Control output: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$
(4) At execution of MOVD A, Pp instruction
(5) At execution of MOVD Pp, A; ANLD Pp, A; ORLD Pp, A instructions

AC Timing Test Points (Except RESET, XTAL1, XTAL2, SS)
(a) $V_{D D}=+5.0 V \pm 10 \%$

(b) $\mathrm{V}_{\mathrm{DD}}=+2.5$ to 6.0 V


49-000570A

## Timing Waveforms

Instruction Fetch (External Program Memory)


## Read (External Data Memory)



## Write (External Data Memory)



## Timing Waveforms (cont)

## Port 2 Expansion Timing



## I/O Port Timing



Bus Timing Requirements

| Symbol | Timing Formula | Min/Max | Unit |
| :---: | :---: | :---: | :---: |
| tLL | $(7 / 30) \mathrm{t}_{\mathrm{CY}}-170$ | Min | ns |
| $t_{\text {AL }}$ | $(1 / 5) \mathrm{t}_{\mathrm{Cr}}-110$ | Min | ns |
| tLA | (1/15) t $\mathrm{Cry}^{-40}$ | Min | ns |
| ${ }^{\text {t CC1 }}$ | (1/2) tcy - 200 | Min | ns |
| ${ }_{\text {t }}^{\text {ch2 }}$ | (2/5) tcy-200 | Min | ns |
| $t_{\text {d }}$ | $(13 / 30) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| ${ }^{\text {two }}$ | $(1 / 15) \mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| ${ }_{\text {t }}$ DR | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-30$ | Max | ns |
| trD1 | $(2 / 5) \mathrm{tcy}_{\text {c }} 200$ | Max | ns |
| $\mathrm{t}_{\text {RD2 }}$ | $(3 / 10) \mathrm{t}_{\text {cr }}-200$ | Max | ns |
| ${ }_{\text {taw }}$ | $(2 / 5)$ tcy - 150 | Min | ns |
| $\mathrm{t}_{\text {AD1 }}$ | $(23 / 30) \mathrm{t}_{\mathrm{CY}}-250$ | Max | ns |
| $\mathrm{t}_{\text {AD2 }}$ | $(3 / 5) \mathrm{t}_{\mathrm{CY}}-250$ | Max | ns |
| $\mathrm{t}_{\text {AFC1 }}$ | $(2 / 15) t_{C r}-65$ | Min | ns |
| $t_{\text {AFC2 }}$ | $(1 / 30) \mathrm{t}_{\mathrm{Cr}}-40$ | Min | ns |
| t LAFC1 | $(1 / 5) \mathrm{t}_{\text {cy }}-75$ | Min | ns |
| ${ }^{\text {t }}$ LAFC2 | $(1 /+0) \mathrm{t}_{\mathrm{Cr}}-75$ | Min | ns |
| ${ }^{\text {t Cai }}$ | (1/15) t $\mathrm{cy}^{\text {- } 50}$ | Min | ns |
| ${ }_{\text {tal }}$ | (4/15) t $\mathrm{t}_{\text {c }}-50$ | Min | ns |
| ${ }_{\text {t }}^{\text {cP }}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| tpC2 | $(4 / 15) \mathrm{t}_{\mathrm{Cr}}-200$ | Min | ns |
|  | $(17 / 30) \mathrm{t}_{\mathrm{CY}} 120$ | Max | ns |
| tpF | $(1 / 10) \mathrm{t}_{\mathrm{CY}}$ | Max | ns |
| $t_{\text {dp }}$ | $(2 / 5) \mathrm{t}_{\text {cy }}-150$ | Min | ns |
| ${ }_{\text {tpo }}$ | $(1 / 10) \mathrm{t}_{\mathrm{Cr}}-50$ | Min | ns |
| tpp | $(7 / 10) \mathrm{t}_{\mathrm{CY}}-250$ | Min | ns |
| tpl | $(4 / 15) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| tıP | $(1 / 30) \mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| tpv | $(3 / 10) \mathrm{t}_{\mathrm{Cr}}+100$ | Max | ns |
| toprr | $(1 / 5) \mathrm{t}_{\mathrm{C}} \mathrm{Y}$ | Min | ns |
| ${ }_{\text {t }}^{\text {cy }}$ | $\left(1 / \mathrm{f}_{\text {XTAL }}\right) \times 15$ |  | $\mu \mathrm{s}$ |

## Operating Characteristics








## Operating Characteristics (cont)



Curves below 1 MHz show characteristics for external oscillation



Curves below 1 MHz show characteristics for external oscillation.


Note: Curves without "operation secured area" show reference data.

## Functional Description

The $\mu \mathrm{PD} 80 \mathrm{C} 39 \mathrm{H} / \mu \mathrm{PD} 80 \mathrm{C} 49 \mathrm{H}$ has the following functional blocks:

## Instruction Decoder

The instruction decoder stores the operation code of each instruction and converts it into outputs that control the functions of each block. These outputs control the functions executed by the ALU, data source, and specified registers.

## Arithmetic Logic Unit (ALU)

The ALU receives 8 -bit data from the accumulator or temporary register and computes an 8 -bit result under control of the instruction decoder.

The ALU executes the following functions:

- Add with carry or add without carry
- Logical AND, OR, XOR
- Increment and decrement
- Bit complement
- Rotate left and right
- Swap nibbles
- BCD decimal correction

When a carry results from ALU overflows, the carry bit of the program word is set.

## Accumulator

The accumulator is an 8 -bit register that stores ALU input data and arithmetic results. It can also be used for transferring data between I/O ports and memory.

## Temporary Register

The temporary register is an 8-bit register used for the internal processing necessary with arithmetic operations. The contents of the temporary register are input to the ALU.

## Program Counter

The program counter is a 12 -bit register that addresses on-chip program memory. The program counter specifies the address of the next instruction to be executed.

## Program Memory

The $\mu$ PD80C49H contains a mask-programmable ROM of $2048 \times 8$ bits that can be addressed by a program counter. The $\mu$ PD80C39H has no internal ROM, so it uses external program memory. You can expand internal program memory to 4096 bytes by connecting external program memory. When the contents of the program
counter exceed the built-in ROM area, the external program memory will be automatically accessed by $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{P2}_{0}-\mathrm{P}_{3}$, and $\overline{\mathrm{PSEN}}$.

## Data Memory

The $\mu \mathrm{PD} 80 \mathrm{C} 39 \mathrm{H} / \mu \mathrm{PD} 80 \mathrm{C} 49 \mathrm{H}$ has 128 words $\times 8$ bits of data memory that can be externally expanded 256 words maximum when needed.

## RAM Address Register

The RAM address register specifies the next address to be accessed in data memory.

## Program Status Word

The PSW (figure 1 ) is an 8 -bit status word containing the information shown in table 1.

Figure 1. Program Status Word


## Table 1. PSW Bit Functions

| Bits 0-2 | Stack pointer bits (S0-S2) <br> A $\overline{\text { RESET clears the stack pointer to 0. }}$ |
| :--- | :--- |
| Bit 3 | Not used (1). |
| Bit 4 | Working register bank switch bit (BS) <br> $0=$ Bank 0 <br> 1= Bank 1 |
| Bit 5 | Flag bit (F0). <br> User-controlled bit that can be complemented, cleared, or <br> tested by conditional jump instruction JF0. |
| Bit 6 | Auxiliary Carry (AC) <br> Generated by an auxiliary carry, ADD instruction. Can by used <br> by decimal adjust instruction DA A. |
| Bit 7 | Carry flag (CY) <br> Indicates that an accumulator overtiow has taken place with <br> the previously executed instruction. |

## Conditional Branch Logic

The conditional branch logic is used to test processor conditions. Use a conditional jump instruction to test the conditions shown in table 2.

## Control Logic

The control logic generates or receives the signals that control various functions including memory reads and writes, interrupts, software STOP mode, resets, and external memory fetches.

## Table 2. Branching Conditions

| Test Device | Conditional Jump |  |
| :--- | :---: | :---: |
| Accumulator | All 0 | Not all 0 |
| Accumulator bit | - | 1 |
| Carry flag | 0 | 1 |
| User flags (F0, F1) | - | 1 |
| Timer overflow flag | - | 1 |
| Test inputs (T0, T1) | 0 | 1 |
| Interrupt input (INT) | 0 | - |

## Reset Functions

A reset performs the following functions:

- Clears the program counter and the stack pointer to 0
- Selects register bank and memory bank 0
- Sets the data bus in a high impedance state (except when EA is high)
- Sets ports 1,2 in input mode
- Disables interrupts (timer and external)
- Stops the timer
- Clears the timer flag, F0, and F1
- Disables the clock output from TO
- Releases HALT and STOP modes


## Timer/Event Counter

The timer/event counter can count external events in order to generate a precise time delay. The counter operation is the same in both modes, the only difference is the input source.

The counter is an 8-bit binary up counter (figure 2) that can be reset. It is possible to transfer the contents of the timer to the accumulator and vice-versa by using the MOV A, T and MOV T, A instructions, respectively. The contents of the counter can be independently initialized by the MOV T, A instruction. Use the STRT T instruction to use the counter as a timer and the STRT CNT instruction to use the counter as an event counter.

Figure 2. Timer/Event Counter


Once the counter starts, it continues counting until the program executes a STOP TCNT instruction or RESET becomes active. The counter is incremented up to the maximum count (FFH) and overflows when the count goes from FFH to 00 H .

Event Counter. When the T1 pin and counter input are connected by the execution of a STRT CNT instruction, the counter starts counting as an event counter. A change in T 1 from high to low causes a count signal which increments the counter by +1 . The maximum speed of a count increment is one count per 3 machine cycles. When a 12 MHz crystal is used, the maximum speed is 1 count per $3.75 \mu \mathrm{~s}$. There is no mimimum speed. After a count signal the T1 input must be held low at least 250 ns (at 12 MHz ).

Timer. When an internal clock is connected with the counter input by the execution of the STRT T instruction, the counter starts counting as a timer. When used as a machine cycle clock, ALE is passed through a prescaler which generates an internal clock that increments the timer every 32 machine cycles. The prescaler is reset during the execution of a STRT T instruction. With a 12 MHz crystal, the counter is incremented by +1 at each 25 kHz clock every $40 \mu \mathrm{~s}$.

You can obtain a delay from $40 \mu \mathrm{~s}$ to 10 ms ( 256 counts) by presetting the counter and detecting the overflow. To obtain time, through software control, in excess of 10 ms , count overflows in a separate register. To count in steps of $40 \mu$ s or less, an external clock can be supplied to the T 1 input which causes the counter to operate in the event counter mode. Use the ALE frequency divided by 3 or more for the external clock. Use a software delay loop for fine adjustment of an extremely small or large delay.

## Ports 1 and 2 Latch and Buffer

Ports 1 and 2 are 8 -bit input/output ports. The data written to the port by an output instruction is latched and output and the data is maintained unless a new output instruction is executed. Input data is not latched, so it is necessary to stabilize input data when reading data by an input instruction.
Several port-loading options are available. At the time you order a mask ROM, ( $\mu$ PD80C49H), you can designate the pullup resistors for port lines $\mathrm{P} 1_{0}-\mathrm{P}_{1}, \mathrm{P}_{2}-\mathrm{P} 2_{3}$, and $\mathrm{P} 2_{4}-\mathrm{P} 27$.

Three types of pullup resistors are available:

| Type 0 | $\left(1_{\mathrm{OH}}=-5 \mu \mathrm{~A}: \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}+10 \%\right)$ |
| :--- | :--- |
| Type 1 | $\left(\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}: \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}+10 \%\right)$ |
| Type 2 | No pullup resistor |

Only type 0 pullup resistors are available with the $\mu \mathrm{PD} 80 \mathrm{C} 39 \mathrm{H}$.

## Timing Logic

The oscillator generates a clock signal that controls all system timing operations. Oscillation is generated by either an external self-oscillating element or external clock input. The oscillator acts as an internal high-gain amplifier for serial resonance. To obtain the oscillation frequency, an external LC network or a crystal or ceramic external resonator may be connected.
As the crystal frequency is lowered, there is an equivalent reduction in series resistance ( $R$ ). As the temperature of the crystal is lowered, $\mathbf{R}$ is increased. Due to this relationship, it becomes difficult to stabilize oscillation where there is low power supply voltage. When $V_{C C}$ is less than 2.7 V and the oscillator frequency is 3 MHz or less, $\mathrm{T}_{\mathrm{A}}$ (ambient temperature) should not be less than $-10^{\circ} \mathrm{C}$.

## Standby Control

The standby control circuitry allows low power consumption operation. The standby function operates in 2 modes: HALT and STOP.

## HALT Mode

In HALT mode, the oscillation circuit continues to operate but the internal clock stops. The CPU holds all the status of the internal circuits just prior to execution of the HALT instruction. In HALT mode, power consumption is much less than normal.
Setting HALT Mode. HALT mode is set by execution of the HALT instruction and released by either INT or $\overline{R E S E T}$. If interrupts are disabled and INT becomes low at a machine cycle right before the HALT instruction and remains low during 2 machine cycles, the HALT instruction byte will be fetched and decoded, but the HALT mode will not be set. Program operation resumes from the instruction following the HALT instruction.
If interrupts are enabled under the same conditions as above, the HALT instruction byte will be fetched and decoded but the HALT mode will not be set and the program will jump to the interrupt start address, After returning from the interrupt routine, the program will continue from the instruction following the HALT instruction.

Releasing HALT Mode. Release HALT mode by activating INT or $\overline{R E S E T}$. When using INT to release HALT mode, a low level is present at the INT pin and the internal clock is restarted. If interrupts are enabled, the interrupt is executed after the first instruction following the HALT instruction.

In the interrupt enable state, hold the $\overline{\mathrm{INT}}$ pin low until the interrupt procedure is started to ensure the interrupt.
When using $\overline{\text { RESET }}$ to release HALT mode, a low level is present at the RESET pin and the HALT mode is reset and a normal reset operation is executed. When RESET goes to a high level, the program starts from address 0 .

## STOP Mode

In STOP mode, the oscillator stops and only the contents of RAM are maintained. Power consumption is lower than that of the HALT mode. You can set the STOP mode with hardware, by controlling the RESET and $\overline{\text { STOP }}$ pins; and by software, by executing the corresponding instruction.

## Hardware STOP Mode

In hardware STOP mode, the contents of RAM can be held at a voltage as low as +2.0 V .
To set hardware STOP mode, set the RESET pin to a low level to protect the contents of RAM. Set the STOP pin to a low level to stop operation of the oscillation circuit.
To release hardware STOP mode, apply the normal operating level $(+2.5 \mathrm{~V}$ to $+6.0 \mathrm{~V})$ to the power supply at the $V_{D D}$ pin. As figure 3 shows, set the $\overline{\text { STOP }}$ pin to a high level while holding the RESET pin at a low level. This will restart the oscillation circuit. When RESET is set high after oscillation circuit operation is stabilized, the program is started from address 000 H . Because the $\overline{\text { STOP }}$ pin controls oscillator operation, be careful to protect the STOP pin from noise.
When power is turned on, or when STOP mode is released, the oscillation circuit restarts. Because the crystal or ceramic resonator utilizes mechanical vibration, a certain time is required for the oscillation to stabilize. The " $t$ " represents the oscillation stabilizing wait time in the timing waveform.

During this wait time, it is necessary to stop instruction execution in order to prevent CPU errors, Therefore, " t " must be longer than the oscillator's stabilizing time.

Figure 3. Oscillator Stop and Start


Oscillation stabilizing time differs somewhat by the type of oscillator used. With a 6 MHz oscillation frequency, a crystal resonator needs several milliseconds to stabilize, while a ceramic resonator needs several hundred microseconds. Figure 4 shows how to easily control the hardware STOP mode by externally connecting a capacitor to the RESET pin. This allows control of the oscillation stabilizing time.

Figure 4. Hardware STOP Mode Control Circuit


## Software STOP Mode

In software STOP mode, the oscillation circuits stop, but the CPU maintains all status of internal circuits and data existing just before the STOP instruction. Software STOP mode is the same as when the oscillation circuit stops in HALT mode.
In software STOP mode, if a capacitor ( $\mathrm{C}_{S S}$ ) is connected to the $\overline{S S}$ pin as shown in figure 5 , you can obtain the oscillation stabilizing wait time when releasing STOP mode.
Setting Software STOP Mode. To set software STOP mode, execute the STOP instruction. This sets the internal software STOP mode flip-flop which stops the oscillator and turns transistors A and B off and on, respectively. Capacitor CsS discharges through transistor $B$ causing the $\overline{\mathrm{SS}}$ pin to go low.

Releasing Software STOP Mode. To release software STOP mode, apply an $\overline{\text { INT }}$ or $\overline{\text { EESET }}$ input.
When using the $\overline{\mathrm{INT}}$ input (figure 6), a low at the $\overline{\mathrm{INT}}$ pin resets the software STOP flip-flop and turns transistors $A$ and $B$ on and off, respectively. Then the oscillator restarts, but since $\overline{\mathrm{SS}}$ is still low, program execution remains stopped. With transistor A on, CSS charges and
causes $\overline{\mathrm{SS}}$ to go to a high level. Then, program execution restarts. The time it takes for $\overline{S S}$ to reach the threshold of a logic 1 determines the oscillation stabilizing wait time.
After software STOP mode is released, if interrupts are disabled as in the HALT mode, program execution is resumed from the instruction following the STOP instruction. If interrupts are enabled, the interrupt procedure is initiated (address 003 H ) after the execution of 1 instruction following the STOP instruction. To assure the interrupt, hold INT at a low level until the interrupt procedure is initiated. Even with short low level timing, the interrupt procedure will be assured if you place a 1-machine cycle instruction after the STOP instruction. However, it is recommended that you hold $\overline{\mathrm{NT}}$ low for at least 2 machine cycles.
When using the $\overline{\text { RESET }}$ input, a low level at the $\overline{\text { RESET }}$ pin resets the software STOP flip-flop. The oscillator starts and the $\overline{\mathrm{SS}}$ pin goes to a high level as $\mathrm{C}_{\mathrm{SS}}$ is charged. The program starts from address 000 H when RESET goes high. Also, since the oscillation stabilizing wait time is generated when $\overline{\mathrm{SS}}$ is low, the $\overline{\text { RESET }}$ pin should be held low longer than the $\overline{\mathrm{SS}}$ pin. When the oscillation stabilizing wait time is obtained by the externally connected capacitor, the value of the capacitor ( $\mathrm{C}_{\text {RST }}$ ) connected to the RESET pin (figure 4) should be set at least 3 times larger than that of capacitor CSS connected to the $\overline{\mathrm{SS}} \mathrm{pin}$. For example, if $\mathrm{CSS}_{\mathrm{SS}}$ is set to $0.33 \mu \mathrm{~F}, \mathrm{C}_{\text {RST }}$ should be $1 \mu \mathrm{~F}$.
When no capacitor is connected to the $\overline{\mathrm{SS}}$ pin, the low level time of the RESET pin should be set to a value larger than the oscillation stabilizing time and $\overline{\mathrm{SS}}$ should be open or pulled up with a 1 k or more resistor.

Figure 5. Software STOP Mode Control Circuit


Figure 6. Software STOP Mode Timing


## Instruction Set

| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $D_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD A, \# data | $(A) \leftarrow(A)+$ data | Add immediate the specified data to the accumulator.(2) | 03 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ADD A, Rr | $\begin{aligned} & (A) \leftarrow(A)+(R r) \text { for } \\ & r=0-7 \end{aligned}$ | Add contents of designated register to the accumulator.(2) | $6 n(4)$ | 0 | 1 | 1 | 0 | 1 | r | $r$ | $r$ | 1 | 1 |
| ADD A, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+((\mathrm{Rr})) \text { for } \\ & r=0-1 \end{aligned}$ | Add indirect the contents the data memory location to the accumulator.(2) | $6 \mathrm{n}(4)$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |
| ADDC A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+$ data | Add immediate with carry the specified data to the accumulator.(2) | 13 | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ADDC A, Rr | $\begin{aligned} & (A) \leftarrow(A)+(C)+(R r) \\ & \text { for } r=0-7 \end{aligned}$ | Add with carry the contents of the designated register to the accumulator. (2) | $7 \mathrm{n}(4)$ | 0 | 1 | 1 | 1 | 1 | r | r | $r$ | 1 | 1 |
| ADDC A, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+(C)+((\mathrm{Rr})) \\ & \text { for } r=0-1 \end{aligned}$ | Add indirect with carry the contents of data memory location to the accumulator.(2) | $7 \mathrm{n}(4)$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| ANL A, \# data | $(\mathrm{A}) \leftarrow$ ( A$)$ AND data | Logical AND specified immediate data with accumulator. | 53 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{4} \end{array}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ANL A, Rr | $\begin{aligned} & (A) \leftarrow(A) \text { AND }(\mathrm{Rr}) \text { for } \\ & r=0-7 \end{aligned}$ | Logical AND contents of designated register with accumulator. | $5 \mathrm{n}(4)$ | 0 | 1 | 0 | 1 | 1 | r | $r$ | $r$ | 1 | 1 |
| ANLA, @ Rr | $\begin{aligned} & (A) \leftarrow(A) \text { AND }((\operatorname{Rr})) \\ & \text { for } r=0-1 \end{aligned}$ | Logical AND indirect the contents of data memory with accumulator. | $5 n(4)$ | 0 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| CPLA | $(\mathrm{A}) \leftarrow \mathrm{NOT}(\mathrm{A})$ | Complement the contents of the accumulator. | 37 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CLRA | $(A) \leftarrow 0$ | Clear the contents of the accumulator. | 27 | 0 | 0 | 1 | 0 | 0. | 1 | 1 | 1 | 1 | 1 |
| DAA |  | Decimal adjust the contents of the accumulator.(2) | 57 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| DEC A | $(A) \leftarrow(A)-1$ | Decrement by 1 the accumulator's contents. | 07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| INC A | $(A) \leftarrow(A)+1$ | Increment by 1 the accumulator's contents. | 17 | 0 | 0 | 0 | 1 | 0 | 1. | 1 | 1 | 1 | 1 |
| ORL A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A}) 0 \mathrm{R}$ data | Logical OR specified immediate data with accumulator. | 43 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{0} \end{aligned}$ | 2 | 2 |
| ORL A, Rr | $(A) \leftarrow(A) O R(R r)$ for $r=0-7$ | Logical OR contents of designated register with accumulator. | $4 \mathrm{n}(4)$ | 0 | 1 | 0 | 0 | 1 | r | $r$ | $r$ | 1 | 1 |
| ORL A, @ Rr | $\begin{aligned} & (A) \leftarrow(A) O R((R r)) \text { for } \\ & r=0-1 \end{aligned}$ | Logical OR indirect the contents of data memory location with accumulator. | 4n(4) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | r | 1 | 1 |
| RLA | $\begin{aligned} & \left(A_{N}+1\right) \leftarrow\left(A_{N}\right) \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) \text { for } N=0-6 \end{aligned}$ | Rotate accumulator left by 1 bit without carry. .. | E7 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| RLC A | $\begin{aligned} & \left(A_{N}+1\right) \leftarrow\left(A_{N}\right) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) \end{aligned}$ | Rotate accumulator left by 1 bit through carry. | F7 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| RR A | $\begin{aligned} & \left(A_{N}\right) \leftarrow\left(A_{N}+1\right) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotate accumulator right by 1 bit without carry. | 77 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |


| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D7 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Accumulator (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RRC A | $\begin{aligned} & \left(A_{N}\right) \leftarrow\left(A_{N}+1\right) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotate accumulator right by 1 bit through carry. | 67 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| SWAP A | $\left(A_{4}-A_{7}\right) \longleftrightarrow\left(A_{0}-A_{3}\right)$ | Swap the 2 4-bit nibbles in the accumulator. | 47 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| XRL A, \# data | $(A)<-(A)$ XOR data | Logical XOR specified immediate data with accumulator. | D3 | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| XRL A, Rr | $\begin{aligned} & (A) \leftarrow(A) \times O R(R r) \text { for } \\ & r=0-7 \end{aligned}$ | Logical XOR contents of designated register with accumulator. | Dn(4) | 1 | 1 | 0 | 1 | 1 | r | $r$ | $r$ | 1 | 1 |
| XRL A, @ Rr | $\begin{aligned} & (A) \leftarrow(A) \operatorname{XOR}((\mathrm{Rr})) \text { for } \\ & r=0-1 \end{aligned}$ | Logical XOR indirect the contents of data memory location with accumulator. | Dn(4) | 1 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| Branch |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DJNZ Rr, addr | $\begin{aligned} & (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; r=0-7 \\ & \text { If }(\mathrm{Rr}) \neq 0 ; \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr } \end{aligned}$ | Decrement the specified register and test contents. | En | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 1 \\ a_{3} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{aligned} & \mathrm{r} \\ & \mathrm{a}_{1} \end{aligned}$ | $\begin{gathered} r \\ a_{0} \end{gathered}$ | 2 | 2 |
| JBb addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{Bb}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{Bb}=0 \end{aligned}$ | Jump to specified address if accumulator bit is set. | x2(6) | $\begin{aligned} & \mathrm{b}_{2} \\ & \mathrm{a}_{7} \end{aligned}$ | $\begin{aligned} & b_{1} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & b_{0} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JC addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=0 \end{aligned}$ | Jump to specified address if carry flag is set. | F6 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JF0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{FO}=1 \\ & (\mathrm{PC}) \leftarrow(P \mathrm{PC})+2 \text { if } \mathrm{FO}=0 \end{aligned}$ | Jump to specified address if flag F0 is set. | B6 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JF1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{F} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{F} 1=0 \end{aligned}$ | Jump to specified address if flag F1 is set. | 76 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JMP addr | $\begin{aligned} & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Direct jump to specified address within the 2K address block. | x4(6) | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & a_{g} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{8} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 0 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JMPP @ A | $\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow((\mathrm{A}))$ | Jump indirect to specified address with address page. | B3 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |
| JNC addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=1 \end{aligned}$ | Jump to specified address if carry flag is low. | E6 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JNI addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{I}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{I}=1 \end{aligned}$ | Jump to specified address if interrupt is low. | 86 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JNTO addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC} \mathrm{C}_{7} \leftarrow \text { addr if } \mathrm{T}=0\right. \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=1 \end{aligned}$ | Jump to specified address if test 0 is low. | 26 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JNT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{T} 1=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=1 \end{aligned}$ | Jump to specified address if test 1 is low. | 46 | $\begin{gathered} 0 \\ a_{7} \\ \hline \end{gathered}$ | 1 $a_{6}$ | $\begin{gathered} 0 \\ a_{5} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \\ \hline \end{gathered}$ | 2 | 2 |
| JNZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A} \neq 0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=0 \end{aligned}$ | Jump to specified address if accumulator is non-zero. | $96$ | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |

Instruction Set (cont)

| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Branch (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JTF addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{TF}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } T F=0 \end{aligned}$ | Jump to specified address if timer flag is set to 1. | 16 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JTO addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=0 \end{aligned}$ | Jump to specified address if test 0 is a 1. | 36 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=0 \end{aligned}$ | Jump to specified address if test 1 is a 1. | 56 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| $\overline{J Z ~ a d d r}$ | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \end{aligned}$ | Jump to specified address if accumulator is 0 . | C6 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENI |  | Enable the external interrput input. | 05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS I |  | Disable the external interrupt input. | 15 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| ENTO CLK |  | Enable the clock output pin TO. | 75 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL MB0 | $(\mathrm{DBF}) \leftarrow 0$ | Select bank 0 (locations 0-2047) of program memory. | E5 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL MB1 | $(\mathrm{DBF}) \leftarrow 1$ | Select bank 1 (locations 2048-4095) of program memory. | F5 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RB0 | $(\mathrm{BS}) \leftarrow 0$ | Select bank 0 (locations 0-7) of data memory. | C5 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RB1 | $(\mathrm{BS}) \leftarrow 1$ | Select bank 1 (locations 24-31) of data memory. | D5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| HALT | .. | Initiates halt mode. | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| STOP |  | Sets CPU to software stop mode. | 82 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV A, \# data | $(\mathrm{A}) \leftarrow$ data | Move immediate the specified data into the accumulator. | 23 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |
| MOV A, Rr | $(\mathrm{A}) \leftarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Move the contents of the designated registers into the accumulator. | Fn(4) | 1 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 |
| MOV A, @Rr | $(A) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of data memory location into the accumulator. | $\mathrm{Fn}(4)$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $r$ | 1 | 1 |
| MOV A, PSW | $(\mathrm{A}) \leftarrow(\mathrm{PSW})$ | Move contents of the program status word into the accumulator. | C7 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| MOV Rr, \# data | $(\mathrm{Rr}) \leftarrow$ data; $\mathrm{r}=0-7$ | Move immediate the specified data into the designated register. | $\mathrm{Bn}(4)$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{~d}_{6} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ d_{5} \end{array}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} r \\ d_{1} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{0} \\ \hline \end{gathered}$ | 2 | 2 |
| MOV Rr, A | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | Move accumulator contents into the designated register. | An(4) | 1 | 0 | 1 | 0 | 1 | r | r | r | 1 | 1 |
| MOV @ Rr, A | $((\mathrm{Rr}))$ - (A) $\mathrm{r}=0-1$ | Move indirect accumulator contents into data memory location. | An(4) | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $r$ | 1 | 1 |
| MOV @ Rr, \# data | $((\mathrm{Rr})) \leftarrow$ data; $\mathrm{r}=0-1$ | Move immediate the specified data into data memory. | $\operatorname{Bn}(4)$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |
| MOV PSW, A | $(\mathrm{PSW}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into the program status word. | D7 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |


| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytas |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Data Moves (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOVPA, @A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & (\mathrm{A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | Move data in the current page into the accumulator. | A3 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| MOVP3 A, @ A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{11}\right) \leftarrow 0011 \\ & (\mathrm{~A})-((\mathrm{PC})) \end{aligned}$ | Move program data in page 3 into the accumulator. | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| $\overline{\mathrm{MOVXA}}$ @ R | $(\mathrm{A}) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of external data memory into the accumulator. | 8n(4) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | r | 2 | 1 |
| MOVX @ R, A | $((\mathrm{Rr}))<-(A) ; r=0-1$ | Move indirect the contents of the accumulator into external data memory. | $9 \mathrm{n}(4)$ | 1 | 0 | 0 | 1 | 0 | 0 | 0 | r | 2 | 1 |
| XCH A, Rr | $(\mathrm{A}) \longleftrightarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Exchange the accumulator and designated register's contents. | 2n(4) | 0 | 0 | 1 | 0 | 1 | r | r | r | 1 | 1 |
| XCH A, @ Rr | $(\mathrm{A}) \longleftrightarrow((\mathrm{Rr})$ ); $\mathrm{r}=0-1$ | Exchange indirect contents of accumulator and location in data memory. | 2n(4) | 0 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |
| XCHDA, @ Rr | $\begin{aligned} & \left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) \longleftrightarrow \\ & \mathrm{r}=0-1 \end{aligned} \longleftrightarrow((\mathrm{Rr}))_{0}-((\mathrm{Rr}))_{3} ;$ | Exchange indirect 4-bit contents of accumulator and data memory. | 3n(4) | 0 | 0 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| Flags |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CPLC | (C) $\leftarrow \mathrm{NOT}(\mathrm{C})$ | Complement contents of carry bit. | A7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| CPLFO | $(F O) \leftarrow \operatorname{NOT}(\mathrm{FO})$ | Complement contents of flag F0. | 95 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| CPLF1 | (F1) $\leftarrow \mathrm{NOT}(\mathrm{F} 1)$ | Complement contents of flag F1. | B5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| CLR C | (C) $\leftarrow 0$ | Clear contents of carry bit to 0 . | 97 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CLR F0 | (F0) $\leftarrow 0$ | Clear contents of flag 0 to 0 . | 85 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| CLRF1 | (F1) $<0$ | Clear contents of flag 1 to 0. | A5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| Input/Output |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANL BUS, <br> \# data | (bus) $\leftarrow$ (bus) AND data | Logical AND immediate specified data with contents of bus. | 98 | $\begin{array}{r} 1 \\ \mathrm{~d}_{7} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ d_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ \mathrm{~d}_{4} \\ \hline \end{array}$ | $\begin{array}{r} 1 \\ d_{3} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{0} \\ \hline \end{gathered}$ | 2 | 2 |
| ANL Pp , \# data | $\begin{aligned} & (P p) \leftarrow(P p) \text { AND data } \\ & p=1-2 \end{aligned}$ | Logical AND immediate specified data with designated port (1 or 2). | 9n(5) | $\begin{array}{r} 1 \\ \mathrm{~d}_{7} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ d_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |
| ANLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND }\left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical AND contents of accumulator with designated port (4-7). | 9n(5) | 1 | 0 | 0 | 1 | 1 | 1 | p | p | 2 | 1 |
| IN A, Pp | $(\mathrm{A}) \leftarrow(\mathrm{Pp}) ; \mathrm{p}=1-2$ | Input data from designated port (1-2) into accumulator. | On(5) | 0 | 0 | 0 | 0 | 1 | 0 | p | p | 2 | 1 |
| INS A, BUS | $(\mathrm{A}) \leftarrow$ (bus) | Input strobed bus data into accumulator. | 08 | 0 | 0 | 0 | 0 | 1. | 0 | 0 | 0 | 2 | 1 |
| MOVD A, Pp | $\begin{aligned} & \left(A_{0}-A_{3}\right) \leftarrow(P p) ; p=4-7 \\ & \left(A_{4}-A_{7}\right) \leftarrow 0 \end{aligned}$ | Move contents of designated port (4-7) into accumulator. | On(5) | 0 | 0 | 0 | 0 | 1 | 1 | p | p | 2 | 1 |

Instruction Set（cont）

| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Input／Output（cont） |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOVD Pp，A | $(P p) \leftarrow\left(A_{0}-A_{3}\right) ; p=4-7$ | Move contents of accumulator to designated port（4－7）． | 3n（5） | 0 | 0 | 1 | 1 | 1 | 1 | p | $p$ | 2 | 1 |
| ORL BUS， \＃data | （bus）$\leftarrow$（bus）OR data | Logical OR immediate specified data with contents of bus． | 88 | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 0 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ORLD Pp，A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) 0 \mathrm{R}\left(\mathrm{~A}_{0}-\mathrm{A}_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical OR contents of accumulator with designated port（4－7）． | 8n（5） | 1 | 0 | 0 | 0 | 1 | 1 | P | p | 2 | 1 |
| ORL Pp， \＃data | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { OR data } \\ & p=1-2 \end{aligned}$ | Logical OR immediate specified data with designated port（1－2）． | $9 \mathrm{n}(5)$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & p \\ & d_{1} \end{aligned}$ | $\begin{gathered} p \\ d_{0} \end{gathered}$ | 2 | 2 |
| OUTL BUS，A | （bus）$-(A)$ | Output contents of accumulator onto bus． | 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | 1 |
| OUTL Pp，A | $(\mathrm{Pp}) \leftarrow(\mathrm{A}) ; \mathrm{p}=1-2$ | Output contents of accumulator to designated port（1－2）． | 3n（5） | 0 | 0 | 1 | 1 | 1. | 0 | $p$ | $p$ | 2 | 1 |
| Registers |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC Rr | $(\mathrm{Rr})<(\mathrm{Rr})-1 ; \mathrm{r}=0-7$ | Decrement by 1 contents of designated register． | Cn（4） | 1 | 1 | 0 | 0 | 1 | r | r | 「 | 1 | 1 |
| INC Rr | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})+1 ; \mathrm{r}=0-7$ | Increment by 1 contents of designated register． | $1 \mathrm{n}(4)$ | 0 | 0 | 0 | 1 | 1 | r | r | 「 | 1 | 1 |
| INC＠Rr | $\begin{aligned} & ((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))+1 ; \\ & \mathrm{r}=0-1 \end{aligned}$ | Increment indirect by 1 the contents of data memory location． | 1n（4） | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 「 | 1 | 1 |
| Subroutine |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL addr | $\begin{aligned} & ((\mathrm{SP})) \leftarrow\left(\mathrm{PC}^{2}\right),\left(\mathrm{PSW}_{4}-\mathrm{PSW}_{7}\right) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & \left(\mathrm{PC}_{8}-\mathrm{PC} \mathrm{C}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC} 7\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Call designated subroutine． | x4（6） | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & a_{9} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{8} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 0 \\ a_{1} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| RET | $\begin{aligned} & (S P) \leftarrow(S P)-1 \\ & (P C) \leftarrow((S P)) \end{aligned}$ | Return from subroutine without restoring program status word． | 83 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| RETR | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSWW}_{7}\right) \leftarrow((\mathrm{SP})) \end{aligned}$ | Return from subroutine restoring program status word． | 93 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |
| Timer／Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI |  | Enable internal interrupt flag for timer／counter output． | 25 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS TCNTI |  | Disable internal interrupt flag for timer／counter output． | 35 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| MOVA，T | $(\mathrm{A}) \leftarrow(\mathrm{T})$ | Move contents of timer／counter into accumulator． | 42 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| MOV T，A | $(\mathrm{T})<(\mathrm{A})$ | Move contents of accumulator into timer／counter． | 62 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| STOP TCNT |  | Stop count for event counter． | 65 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT CNT |  | Start count for event counter． | 45 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT T |  | Start count for timer． | 55 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |


| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | No operation performed. | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## Note:

(1) Binary instruction code designations $r$ and $p$ represent encoded values or the lowest-order bit value of specified registers and ports, respectively.
(2) Execution of the ADD, ADDC, and DA instructions affect the carry flags, which are not shown in the respective function equations. These instructions set the carry flags when there is an overflow in the accumulator (the auxiliary carry flag is set when there is an overflow of bit 3 of the accumulator) and clear the carry flags when there is no overflow. Flags that are specifically addressed by flag instructions are shown in the function equations for those instructions.
(3) References to addresses and data are specified in byte 1 and/or 2 in the opcode of the corresponding instruction.
(4) The hex value of $n$ for specific registers is as follows:
a) Direct addressing
RO: $n=8$
R1: $n=9$
$R 2: n=A \quad R 4: n=C$
R6: $\mathrm{n}=\mathrm{E}$
R. $n=9 \quad R 3: n=$
$R 7: n=F$
b) Indirect addressing @ RO: $\mathrm{n}=0 \quad$ @ $\mathrm{R} \mathbf{1}: \mathrm{n}=1$
(5) The hex value of $n$ for specific ports is as follows:
$P 1: n=9 \quad P 4: n=C \quad P 6: n=E$
$P 2: n=A \quad P 5: n=D \quad P 7: n=E$
(6) The hex value of $x$ for specific accumulator or address bits is as follows:
a) JBb instruction
$B_{0}: x=1 \quad B_{2}: x=5 \quad B_{4}: x=9 \quad B_{6}: x=D$
$B_{1}: x=3 \quad B_{3}: x=7 \quad B_{5}: x=B \quad B_{7}: x=F$
b) JMP instruction

Page 0: $x=0 \quad$ Page 2: $x=4 \quad$ Page 4: $x=8 \quad$ Page 6: $x=C$ $\begin{array}{lll}\text { Page 1: } x=2 & \text { Page 3: } x=6 & \text { Page 5: } x=A\end{array} \quad$ Page 7: $x=E$
c) CALL instruction
Page 0 : $x=1$
Page 2: $x=5 \quad$ Page 4: $x=9$
Page 6: $x=D$

Page 1: $x=3$
Page 3: $x=7$
Page 5: $x=B$
Page 7: $x=F$

| Symbol | Description |
| :---: | :---: |
| A | Accumulator |
| AC | Auxiliary carry flag |
| addr | Program memory address ( $a_{0}-a_{7}$ ) or ( $a_{0}-a_{10}$ ) |
| b | Accumulator bit ( $\mathrm{b}=0-7$ ) |
| BS | Bank switch |
| BUS | Bus port |
| C | Carry flag |
| CLK | Clock signal |
| CNT | Event counter |
| data | Number or expression (8 bits) |
| DBF | Memory bank flip-flop |
| F0, F1 | Flags 0, 1 |
| $\overline{\text { INT }}$ | Interrupt |
| n | Indicates the hex number of the specified register or port |
| PC | Program counter |
| Pp | Port designator ( $\mathrm{p}=1,2$ or 4-7) |
| PSW | Program status word |
| Rr | Register designator ( $\mathrm{r}=0-7$ ) |


| Symbol | Description |
| :---: | :--- |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| $\mathrm{T} 0, \mathrm{T1}$ | Testable flags 0, 1 |
| $\#$ | Prefix for immediate data |
| $@$ | Prefix for indirect address |
| x | Indicates the hex number corresponding to the <br> accumulator bit or page number specified in the <br> operand |
| $(\mathrm{x})$ | Contents of external RAM location |
| $(\mathrm{x})$ ) | Contents of memory location addressed by the <br> contents of external RAM location |
| $\leftarrow$ | Replaced by |
| AND | Logical product (logical AND) |
| $O R$ | Logical sum (logical OR) |
| $X X R$ | Exclusive-OR |
| - | Complement |

## Description

The $\mu \mathrm{PD} 80 \mathrm{C} 40 \mathrm{H}, \mu \mathrm{PD} 80 \mathrm{C} 50 \mathrm{H}$, and $\mu \mathrm{PD} 50 \mathrm{H}$ are singlechip, CMOS 8 -bit microcomputers containing an 8 -bit CPU, ROM ( $\mu$ PD80C50H only), RAM, I/O ports, and control circuitry. Through CMOS technology, the devices can retain data with low power consumption. In addition, the processor uses two standby modes (HALT and STOP) to further minimize power drain.

## Features

$\square 98$ instructions$1.25 \mu \mathrm{~s}$ instruction cycle time ( 12 MHz crystal)
Addition, logic, and decimal adjust functions$2 \mathrm{~K} \times 8$-bit ROM ( $\mu$ PD80C50H)$256 \times 8$-bit RAM
Standby function
8-level stackTwo sets of working registersInterrupt capability
Two test inputsInternal timer/event counter
Input/output ports ( 8 bits $\times 2$ )

- Data bus alternative to I/O ports (8 bits $\times 1$ )Expandable memory and I/O portsSingle-step function
Internal clock generatorCMOS technology
Single power supply of +2.5 V to +6.0 V
Intel $8050 \mathrm{H}, 8040 \mathrm{H}$ pin compatible


## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation | ROM |
| :--- | :---: | :---: | :---: |
| $\mu$ PD80C40HC | 40 -pin plastic DIP | 12 MHz | None |
| $\mu$ PD80C50HC | 40 -pin plastic DIP | 12 MHz | $2 \mathrm{~K} \times 8$ bits |
| $\mu$ PD50HG-22 | 44-pin plastic <br> miniflat | 12 MHz | $2 \mathrm{~K} \times 8$ bits |

## Pin Configurations

40-Pin Plastic DIP


## 44-Pin Plastic Miniflat



## Pin Identification

| Symbol | Function |
| :---: | :---: |
| T0 | Test 0 input / clock output |
| XTAL1 | Crystal 1 input |
| XTAL2 | Crystal 2 input |
| RESET | Reset input |
| $\overline{\overline{S S}}$ | Single step input |
| INT | Interrupt input |
| EA | External access input |
| $\overline{\mathrm{RD}}$ | Read output |
| $\overline{\overline{\text { PSEN }}}$ | Program store enable output |
| WR | Write output |
| ALE | Address latch enable output |
| $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | Bidirectional data bus |
| $\mathrm{V}_{S S}$ | Ground |
| $\mathrm{P}_{2}-\mathrm{P}_{2}$ | Quasi-bidirectional port 2 |
| PROG | Program output |
| $\overline{\overline{S T O P}}$ | Stop input |
| $\mathrm{P1}_{1}-\mathrm{P1} 7_{7}$ | Quasi-bidirectional port 1 |
| T1 | Test 1 input |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply |

## Pin Functions

## XTAL1, XTAL2 (Crystals 1, 2)

XTAL1 and XTAL2 are the crystal inputs for the internal clock oscillator. XTAL1 is also used as an input for external clock signals.

## T0 (Test 0)

The JTO and JNTO instructions test the level of TO and, as a result, the program address jumps to the specified address. TO becomes a clock output when the ENTO CLK instruction is executed.

## T1 (Test 1)

The JT1 and JNT1 instructions test the level of T1 and, as a result, the program address jumps to the specified address. T1 becomes an internal counter input when the STRT CNT instruction is executed.

## RESET (Reset)

RESET initializes the processor and is also used to verify the internal ROM. RESET determines the oscillation stabilizing time during the release of STOP mode. The RESET pulse width requires at least 5 machine cycles when the supply voltage is within specifications and the oscillation frequency is stable. (Active low).

## $\overline{\mathrm{SS}}$ (Single Step)

SS causes the processor to execute the program one step at a time. $\overline{\mathrm{SS}}$ also determines the oscillation stabilizing time during the release of the software STOP mode.

## $\overline{\mathrm{INT}}$ (Interrupt)

$\overline{\mathrm{NT}}$ starts an interrupt if interrupts are enabled. A reset disables an interrupt. INT can be tested with the JNI instruction and, depending on the results, a jump to the specified address can occur.

## EA (External Access)

EA disables internal program memory and fetches and accesses external program memory. EA is used for system testing and debugging. (Active high).

## $\overline{\mathrm{RD}}$ (Read)

$\overline{\mathrm{RD}}$ enables a data read from external memory. (Active low).

## $\overline{\text { WR }}$ (Write)

$\overline{\mathrm{WR}}$ enables a data write to external memory.

## $\overline{\text { PSEN }}$ (Program Store Enable)

PSEN fetches instructions only from external program memory. (Active low).

## ALE (Address Latch Enable)

ALE occurs at each cycle. The falling edge of ALE addresses external data memory or external program memory. ALE can also be used as a clock output.

## $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ (Data Bus)

$\mathrm{DB}_{0}-\mathrm{DB}_{7}$ is a bidirectional port. $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ reads and writes data using $\overline{R D}$ and $\overline{W R}$ for latching. During an external program memory fetch, $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ output the loworder eight bits of the memory address. PSEN fetches the instruction. $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ also output the address of an external data memory fetch. The addressed data is read and written by $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$.

## $\mathrm{P1}_{\mathbf{0}}-\mathrm{P1} 17$ (Port 1)

$\mathrm{P}_{10}-\mathrm{P} 17$ is an 8 -bit quasi-bidirectional port.

## P20-P27 (Port 2)

$\mathrm{P}_{2}-\mathrm{P} 2_{7}$ is an 8 -bit quasi-bidirectional port. $\mathrm{P}_{2}{ }_{0}-\mathrm{P}_{2}{ }_{3}$ output the high-order four bits of the address during an external program memory fetch. $\mathrm{P}_{2}-\mathrm{P} 2_{3}$ also function as a 4 -bit I/O bus for the $\mu \mathrm{PD} 82 \mathrm{C} 43$ I/O port expander.

## PROG (Program Pulse)

PROG is used as an output pulse during a fetch when interfacing with the $\mu$ PD82C43 I/O port expander.

## $\overline{\text { STOP (Stop) }}$

$\overline{\text { STOP }}$ controls the hardware STOP mode. $\overline{\text { STOP }}$ stops the oscillator when active low.

## VDD (Power Supply)

$V_{D D}$ is the positive power supply ( +2.5 V to +6.0 V ).
VSS (Ground)
$V_{S S}$ is ground potential.

## Block Diagram



## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to +7 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{1}$ | $\mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | $\mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

Standard Voltage Range
$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | VIL | -0.3 |  | $+0.8$ | V |  |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}-2$ |  | $V_{D D}$ | V | $\begin{aligned} & \text { Except XTAL1, } \\ & \text { XTAL2, } \overline{\text { RESET, }} \overline{\text { SS }} \end{aligned}$ |
|  | $\overline{V_{H 1}}$ | $\mathrm{V}_{\mathrm{DD}}-1$ |  | $V_{D D}$ | V | $\begin{aligned} & \overline{\text { RESET, }}, \text { XTAL1, } \\ & \text { XTAL2, } \overline{\mathrm{SS}} \end{aligned}$ |
| Output voltage low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | +0.45 | V | ${ }^{10 L}=2.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | Bus, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, PSEN, ALE, PROG, TO; $1_{O H}=-400 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\mathrm{OH} 1}(1)$ | 2.4 |  |  | V | $1^{\mathrm{OH}}=-5 \mu \mathrm{~A}$ (type <br> 0) port 1, port 2 |
|  |  | 2.4 |  |  | V | $\begin{aligned} & \begin{array}{l} I_{\text {OH }}=-50 \mu \mathrm{~A} \\ \text { (type 1) port 1, port } \\ 2 \end{array} \end{aligned}$ |

## DC Characteristics (cont)

## Standard Voltage Range (cont)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input current | IILP(1) |  | -15 | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Port 1, port 2; } \mathrm{V}_{1} \leqslant \\ & \mathrm{~V}_{\mathrm{iL}} \text { (type } 0 \text { ) } \end{aligned}$ |
|  |  |  |  | -500 | $\mu \mathrm{A}$ | Port 1, port 2; $V_{1} \leqslant$ $\mathrm{V}_{\mathrm{LL}}$ (type 1) |
|  | ILLC |  |  | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \overline{\mathrm{SS}}, \overline{\mathrm{RESET}} \\ & \mathrm{~V}_{\mathrm{I}} \leqslant \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |
| Input leakage current | LIII |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{T} 1, \overline{\mathrm{NT}}, \mathrm{STOP} ; \\ & \mathrm{V}_{S S} \leqslant \mathrm{~V}_{1} \leqslant \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |
|  | $\mathrm{LLI}^{2}$ |  |  | $\pm 3$ | $\mu \mathrm{A}$ | $E A ; V_{S S} \leqslant V_{1} \leqslant V_{D D}$ |
| Output leakage current | lo |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $V_{S S} \leqslant V_{0} \leqslant V_{D D}$ High impedance, bus, TO(3) |
| Standby current | $\underline{\text { DD1 }}$ (4) |  | 1.5 | 3.0 | mA | $\mathrm{t}_{\mathrm{C} Y}=1.25 \mu \mathrm{~s}$ |
|  | ${ }_{\text {DD2 }}(5)$ |  | 1 | 20 | $\mu \mathrm{A}$ | (2) |
| Supply current (total) | 100 |  | 6 | 18 | mA | $\mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s}$ |
| Data retention voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | At hardware STOP mode $\overline{\text { STOP }}$, <br> $\overline{\mathrm{RESET}} \leqslant 0.4 \mathrm{~V}$ ) or RESET <br> ( $\overline{\operatorname{RESET}} \leqslant 0.4 \mathrm{~V}$ ) |

## Extended Voltage Range

| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | VIL | -0.3 | $+0.18 \mathrm{~V}_{\mathrm{DD}} \mathrm{V}$ |  |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except XTALL, XTAL2, $\overline{\text { RESET }} \overline{\text { SS }}$ |
|  | $V_{\text {IH }}$ | 0.8 V DD |  | $V_{D D}$ | V | $\begin{aligned} & \overline{\text { RESET, XTAL1, }} \\ & \text { XTAL2, } \overline{\text { SS }} \end{aligned}$ |
| Output voltage low | $\mathrm{V}_{\text {OL }}$ |  |  | $+0.45$ | V | $\mathrm{l}_{0 \mathrm{~L}}=1.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $0.75 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | Bus, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, PSEN, ALE, PROG, TO ; $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\mathrm{OH} 1}(1)$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | $\mathrm{O}_{\mathrm{OH}}=-1 \mu \mathrm{~A} \text { (type }$ <br> 0) port 1, port 2 |
|  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | $I_{\mathrm{OH}}=-10 \mu \mathrm{~A} \text { (type }$ <br> 1) port 1, port 2 |
| Input current | ILLP ${ }^{\text {( })}$ |  | -15 | -40 | $\mu \mathrm{A}$ | Port 1, port 2; $V_{1} \leqslant$ $V_{\text {IL }}$ (type 0) |
|  |  |  |  | -500 | $\mu \mathrm{A}$ | Port 1, port 2; $V_{1} \leqslant$ $V_{\text {IL }}$ (type 1) |
|  | ILC |  |  | -40 | $\mu \mathrm{A}$ | $\overline{\mathrm{SS}}, \overline{\mathrm{RESET}}, \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {IL }}$ |

## Extended Voltage Range (cont)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $+6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

|  |  | Limits |  |  |  | Test <br> Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Parameter | Symbol | Min | Typ | Max | Unit |

## Note:

(1) Types 0,1 , and 2 options can be specified for $\mu \mathrm{PD} 80 \mathrm{C} 50 \mathrm{H}$. Type 0 for $\mu \mathrm{PD} 80 \mathrm{C} 40 \mathrm{H}$ only.
(2) Input pin voltage is $V_{I} \leqslant V_{I L}$ or $V_{I} \geqslant V_{I H}$.
(3) includes port 1 and port 2 pins optionally specified with type 2.
(4) HALT mode.
(5) STOP mode.

## AC Characteristics

$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{D D}= \\ &+5 V \pm 10 \% \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}= \\ 2.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \end{gathered}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Cycle time | $\mathrm{t}_{\mathrm{CY}}$ | 1.25 | 150 | 5 | 150 | $\mu \mathrm{S}$ |  |
| ALE pulse width | tLI | 125 |  | 995 |  | $\mu \mathrm{S}$ | (1) |
| Address setup before ALE | $t_{\text {AL }}$ | 140 |  | 890 |  | ns | (1) |
| Address hold from ALE | tLA | 45 |  | 295 |  | ns | ( 1 ) |
| Control pulse width ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | ${ }^{\text {teCl }}$ | 425 |  | 2300 |  | ns | (1) |
| Control pulse width (PSEN) | ${ }_{\text {t }} \mathrm{C} 2$ | 300 |  | 1800 |  | ns | (1) |
| Data setup before $\overline{W R}$ | ${ }_{\text {tow }}$ | 340 |  | 1965 |  | ns | (1) |
| Data hold after WR | two | 45 |  | 295 |  | ns | (2) |
| $\begin{aligned} & \hline \text { Data hold after } \\ & \frac{\text { RD }}{}, \overline{\text { PSEN }} \end{aligned}$ | $t_{\text {DR }}$ | 0 | 95 | 0 | 470 | ns | (1) |
| $\overline{\mathrm{RD}}$ to data in | $\mathrm{t}_{\text {RD1 }}$ |  | 300 |  | 1800 | ns | (1) |

## AC Characteristics (cont)

$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  | Test <br> Unit Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{D D}= \\ +5 V \pm 10 \% \end{gathered}$ |  | $\begin{gathered} V_{D D}= \\ 2.5 V \text { to } 6.0 \mathrm{~V} \end{gathered}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| $\overline{\overline{\text { PSEN }} \text { to data in }}$ | $\mathrm{t}_{\text {RD2 }}$ |  | 175 |  | 1300 | ns | (1) |
| Address setup before $\overline{W R}$ | $\mathrm{t}_{\text {AW }}$ | 350 |  | 1850 |  | ns | (1) |
| Address setup before data in ( $\overline{\mathrm{RD}})$ | $t_{\text {AD1 }}$ |  | 700 |  | 3585 |  | (1) |
| Address setup before data in (PSEN) | ${ }_{\text {tad2 }}$ |  | 500 |  | 2750 | ns | (1) |
| Address float to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $t_{\text {AFC1 }}$ | 105 |  | 600 |  | ns | (1) |
| Address float to PSEN | $t_{\text {AFC2 }}$ | 5 |  | 125 |  | ns | (1) |
| ALE to control signal ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $t_{\text {LAFC1 }}$ | 175 |  | 925 |  | ns | (1) |
| ALE to control signal (PSEN) | $t_{\text {LAFC2 }}$ | 50 |  | 425 |  | ns | (1) |
| Control signal ( $\mathrm{RD}, \overline{\mathrm{WR}}, \mathrm{PROG}$ ) to ALE | $\mathrm{t}_{\mathrm{CA} 1}$ | 35 | . | 285 |  | ns | (1) |
| Control signal (PSEN) to ALE | ${ }^{\text {t }}$ CA2 | 280 |  | 1285 |  | ns | (1) |
| Port control setup before falling edge of PROG | ${ }^{\text {t }}$ P | 85 |  | 460 |  | ns | (3) |


| Port control hold | $\mathrm{tPCl}^{\text {d }}$ | 0 | 80 | 0 | 200 | ns | $(3,4)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port control hold after falling edge of PROG | tpC2 | 135 |  | 1135 |  | ns | $(3,5)$ |
| PROG to time P2 input must be valid | $\mathrm{t}_{\mathrm{PR}}$ |  | 585 |  | 2715 | ns | (3) |
| Input data hold time | tpF | 0 | 125 | 0 | 500 | ns | (3) |
| Output data setup time | $t_{\text {DP }}$ | 350 |  | 1850 |  | ns | (3) |
| Output data hold time | tpD | 75 |  | 450 |  | ns. | (3) |
| PROG pulse width | tpp. | 625 |  | 3250 |  | ns | (3) |
| Port $21 / 0$ data setup time | tPL | 135 |  | 1135 |  | ns | (3) |
| Port 21/0 data hold time | tLP | 5 |  | 125 |  | ns | (3) |
| AL,E to port output | tpV |  | 475 |  | 1600 | ns | (3) |
| T0 clock period | toprR | 250 |  | 1000 |  | ns | (3) |

## Note:

(1) Control output: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$, bus output: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$
(2) $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$
(3) Control output: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$
(4) At execution of MOVD A, Pp instruction
(5) At execution of MOVD Pp, A; ANLD Pp, A; ORLD Pp, A instructions

AC Timing Test Points (Except $\overline{R E S E T}$, XTAL1, XTAL2, $\overline{S S}$ )
(a) $V_{D D}=+5.0 V \pm 10 \%$

(b) $V_{D D}=+2.5$ to 6.0 V


49-000492A

## Timing Waveforms

## Instruction Fetch (External Program Memory)



## Read (External Data Memory)



## Timing Waveforms (cont)

Write (External Data Memory)


Port 2 Expansion Timing


I/O Port Timing


Bus Timing Requirements

| Symbol | Timing Formula | Min/Max | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{tLL}^{\text {L }}$ | $(7 / 30) \mathrm{t}_{\text {cr }}-170$ | Min | ns |
| $t_{\text {AL }}$ | $(1 / 5) \mathrm{t}_{\mathrm{CY}}-110$ | Min | ns |
| tha | (1/15) t $\mathrm{t}_{\text {c }}-40$ | Min | ns |
| $\mathrm{t}_{\mathrm{CC1}}$ | (1/2) t $\mathrm{C}_{\text {r }}-200$ | Min | ns |
| ${ }_{\text {t }}^{\text {cl2 }}$ | (2/5) tcy-200 | Min | ns |
| tow | $(13 / 30) t_{\text {cr }}-200$ | Min | ns |
| two | $(1 / 15)$ tcy -40 | Min | ns |
| $t_{\text {DR }}$ | $(1 / 10) t_{\text {cr }}-30$ | Max | ns |
| $\mathrm{t}_{\text {RD1 }}$ | (2/5) tcy-200 | Max | ns |
| tri2 | $(3 / 10)$ tcy - 200 | Max | ns |
| $\mathrm{taw}^{\text {a }}$ | $(2 / 5)$ t CY - 150 | Min | ns |
| $\mathrm{t}_{\text {AD1 }}$ | $(23 / 30) \mathrm{t}_{\text {Cr }}-250$ | Max | ns |
| $\mathrm{t}_{\text {AD2 }}$ | (3/5) tcy-250 | Max | ns |
| ${ }_{\text {taFC1 }}$ | (2/15) ter -65 | Min | ns |
| ${ }^{\text {taFC2 }}$ | $(1 / 30) \mathrm{t}_{\mathrm{Cr}}-40$ | Min | ns |
| tLAFC1 | $(1 / 5)$ tcy -75 | Min | ns |
| tlafC2 | $(1 / 10) \mathrm{tcy}^{-75}$ | Min | ns |
| ${ }^{\text {t }}$ CAI | $(1 / 15) t_{\text {cr }}-50$ | Min | ns |
| ${ }_{\text {tad }}$ | $(4 / 15) \mathrm{t}_{\mathrm{Cr}}-50$ | Min | ns |
| ${ }_{\text {t }}^{\text {cP }}$ | $(1 / 10) \mathrm{t}_{\mathrm{Cr}}-40$ | Min | ns |
| tpC2 | $(4 / 15) \mathrm{tcr}^{\text {c } 200}$ | Min | ns |
| tPR | $(17 / 30) \mathrm{t}_{\mathrm{CY}}-120$ | Max | ns |
| $t_{\text {PF }}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}$ | Max | ns |
| top | (2/5) $\mathrm{t}_{\text {cY }}$ - 150 | Min | ns |
| tPD | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-50$ | Min | ns |
| tpp | (7/10) tcy-250 | Min | ns |
| $t_{\text {PL }}$ | (4/15) tcy-200 | Min | ns |
| t LP | $(1 / 30) \mathrm{t}_{\mathrm{cy}}-40$ | Min | ns |
| tpv | (3/10) $\mathrm{tc} \mathrm{\gamma}+100$ | Max | ns |
| $\mathrm{t}_{0 \text { PRR }}$ | $(1 / 5)$ tcy | Min | ns |
| $\mathrm{t}_{\text {cy }}$ | $\left(1 / \mathrm{f}_{\text {XTAL }}\right) \times 15$ |  | $\mu \mathrm{S}$ |

## Operating Characteristics



IOH vs Vod


IOL vs VDD


IOH vs VOH



## Operating Characteristics (cont)



Curves below 1 MHz show characteristics for external oscillation

IDD/IDD1 vs $f$


Curves below 1 MHz show characteristics for external oscillation.
tPC1 Max [80C49H] and tacc Min [82C43] vs VDD


Note: Curves without "operation secured area" show reference data.

## Functional Description

The $\mu \mathrm{PD} 80 \mathrm{C} 40 \mathrm{H} / \mu \mathrm{PD} 80 \mathrm{C} 50 \mathrm{H}$ has the following functional blocks:

## Instruction Decoder

The instruction decoder stores the operation code of each instruction and converts it into outputs that control the functions of each block. These outputs control the functions executed by the ALU, data source, and specified registers.

## Arithmetic Logic Unit (ALU)

The ALU receives 8 -bit data from the accumulator or temporary register and computes an 8 -bit result under control of the instruction decoder.

The ALU executes the following functions:

- Add with carry or add without carry
- Logical AND, OR, XOR
- Increment and decrement
- Bit complement
- Rotate left and right
- Swap nibbles
- BCD decimal correction

When a carry results from ALU overflows, the carry bit of the program word is set.

## Accumulator

The accumulator is an 8 -bit register that stores ALU input data and arithmetic results. It can also be used for transferring data between I/O ports and memory.

## Temporary Register

The temporary register is an 8 -bit register used for the internal processing necessary with operations such as multiply or divide. The contents of the temporary register are input to the ALU.

## Program Counter

The program counter is a 12 -bit register that addresses on-chip program memory by specifying the address of the next instruction to be executed.

## Program Memory

The $\mu$ PD80C50H contains a mask-programmable ROM of $4096 \times 8$ bits. Program memory can be addressed by a program counter. The $\mu \mathrm{PD} 80 \mathrm{C} 40 \mathrm{H}$ has no internal ROM, so it uses external program memory. External program memory is accessed by $\mathrm{DB}_{0}-\mathrm{DB}_{7}, \mathrm{P}_{2}-\mathrm{P}_{2}$, and PSEN.

## Data Memory

The $\mu \mathrm{PD} 80 \mathrm{C} 40 \mathrm{H} / \mu \mathrm{PD} 80 \mathrm{C} 50 \mathrm{H}$ has 256 words $\times 8$ bits of internal RAM for data memory. Data memory can be externally expanded 256 words maximum when needed.

## RAM Address Register

The RAM address register specifies the next address to be accessed in data memory.

## Program Status Word

The PSW (figure 1 ) is an 8 -bit status word containing the information shown in table 1.

Figure 1. Program Status Word


Table 1. PSW Bit Functions

| Bits 0-2 | Stack pointer bits (S0-S2) <br> A $\overline{\text { RESET clears the stack pointer to 0. }}$ |
| :--- | :--- |
| Bit 3 | Not used (1). |
| Bit 4 | Working register bank switch bit (BS) : <br> $0=$ Bank 0 <br> 1= Bank 1 |
| Bit 5 | Flag bit (F0). <br> User-controlled bit that can be complemented, cleared, or <br> tested by conditional jump instruction JF0. |
| Bit 6 | Auxiliary Carry (AC) <br> Generated by an auxiliary carry, ADD instruction. Can by used <br> by decimal adjust instruction DA A. |
| Bit 7 | Carry flag (CY) <br> Indicates that an accumulator overflow has taken place with <br> the previously executed instruction. |

## Conditional Branch Logic

The conditional branch logic is used to test processor conditions. Use a conditional jump instruction to test the conditions shown in table 2.

Table 2. Branching Conditions

| Test Device | Conditional Jump |  |
| :--- | :---: | :---: |
| Accumulator | All 0 | Not all 0 |
| Accumulator bit | - | 1 |
| Carry flag | 0 | 1 |
| User flags (F0, F1) | - | 1 |
| Timer overflow flag | - | 1 |
| Test inputs (T0, T1) | 0 | 1 |
| Interrupt input (INT) | 0 | - |

## Control Logic

The control logic generates or receives the signals that control various functions including memory reads and writes, interrupts, software STOP mode, resets, and external memory fetches.

## Reset Functions

A reset performs the following functions:

- Clears the program counter and the stack pointer to 0
- Selects register bank and memory bank 0
- Sets the data bus in a high impedance state (except when EA is high)
- Sets ports 1,2 in input mode
- Disables interrupts (timer and external)
- Stops the timer
- Clears the timer flag, F0, and F1
- Disables the clock output from TO
- Releases HALT and STOP modes


## Timer/Event Counter

The timer/event counter can count external events in order to generate a precise time delay. The counter operation is the same in both modes, the only difference is the input source.
The counter is an 8-bit binary up counter (figure 2) that can be reset. It is possible to transfer the contents of the timer to the accumulator and vice-versa by using the MOV A, T and MOV T, A instructions, respectively. The contents of the counter can be independently initialized by the MOV T, A instruction. Use the STRT T instruction to use the counter as a timer and the STRT CNT instruction to use the counter as an event counter.
Once the counter starts, it continues counting until the program executes a STOP TCNT instruction or RESET becomes active. The counter is incremented up to the maximum count (FFH) and overflows when the count goes from FFH to 00 H .

Figure 2. Timer/Event Counter


Event Counter. When the T1 pin and counter input are connected by the execution of a STRT CNT instruction, the counter starts counting as an event counter. A change in T1 from high to low causes a count signal which increments the counter by +1 . The maximum speed of a count increment is one count per 3 machine cycles. When a 12 MHz crystal is used, the maximum speed is 1 count per $3.75 \mu \mathrm{~s}$. There is no mimimum speed. After a count signal the T1input must be held low at least 250 ns (at 12 MHz ).
Timer. When an internal clock is connected with the counter input by the execution of the STRT T instruction, the counter starts counting as a timer. When used as a machine cycle clock, ALE is passed through a prescaler which generates an internal clock that increments the timer every 32 machine cycles. The prescaler is reset during the execution of a STRT T instruction. With a 12 MHz crystal, the counter is incremented by +1 at each 25 kHz clock every $40 \mu \mathrm{~s}$.
You can obtain a delay from $40 \mu \mathrm{~s}$ to 10 ms ( 256 counts) by presetting the counter and detecting the overflow. To obtain time, through software control, in excess of 10 ms , count overflows in a separate register. To count in steps of $40 \mu$ s or less, an external clock can be supplied to the T 1 input which causes the counter to operate in the event counter mode. Use the ALE frequency divided by 3 or more for the external clock. Use a software delay loop for fine adjustment of an extremely small or large delay.

## Ports 1 and 2 Latch and Buffer

Ports 1 and 2 are 8 -bit input/output ports. The data written to the port by an output instruction is latched and output and the data is maintained unless a new output instruction is executed. Input data is not latched, so it is necessary to stabilize input data when reading data by an input instruction.
Several port-loading options are available. At the time you order a mask ROM, ( $\mu$ PD80C50H), you can designate the pullup resistors for port lines $\mathrm{P} 1_{0}-\mathrm{P}_{7}, \mathrm{P}_{2}-\mathrm{P} 2_{3}$, and $\mathrm{P}_{2}-\mathrm{P} 27$.

Three types of pullup resistors are available:

| Type 0 | $\left(I_{0 H}=-5 \mu \mathrm{~A}: \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}+10 \%\right)$ |
| :--- | :--- |
| Type 1 | $\left(\mathrm{I}_{0 \mathrm{H}}=-50 \mu \mathrm{~A}: \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}+10 \%\right)$ |
| Type 2 | No.pullup resistor |

Only type 0 pullup resistors are available with the $\mu$ PD80C40H.

## Timing Logic

The oscillator generates a clock signal that controls all system timing operations. Oscillation is generated by either an external self-oscillating element or external clock input. The oscillator acts as an internal high-gain amplifier for serial resonance. To obtain the oscillation frequency, an external LC network or a crystal or ceramic external resonator may be connected.

As the crystal frequency is lowered, there is an equivalent reduction in series resistance ( $R$ ). As the temperature of the crystal is lowered, R is increased. Due to this relationship, it becomes difficult to stabilize oscillation where there is low power supply voltage. When $V_{C C}$ is less than 2.7 V and the oscillator frequency is 3 MHz or less, $\mathrm{T}_{\mathrm{A}}$ (ambient temperature) should not be less than $-10^{\circ} \mathrm{C}$.

## Standby Control

The standby control circuitry allows low power consumption operation. The standby function operates in 2 modes: HALT and STOP.

## HALT Mode

In HALT mode, the oscillation circuit continues to operate but the internal clock stops. The CPU holds all the status of the internal circuits just prior to execution of the HALT instruction. In HALT mode, power consumption is much less than normal.

Setting HALT Mode. HALT mode is set by execution of the HALT instruction and released by either INT or RESET. If interrupts are disabled and INT becomes low at a machine cycle right before the HALT instruction and remains low during 2 machine cycles, the HALT instruction byte will be fetched and decoded, but the HALT mode will not be set. Program operation resumes from the instruction following the HALT instruction.

If interrupts are enabled under the same conditions as above, the HALT instruction byte will be fetched and decoded but the HALT mode will not be set and the program will jump to the interrupt start address. After returning from the interrupt routine, the program will continue from the instruction following the HALT instruction.

Releasing HALT Mode. Release HALT mode by activating INT or RESET. When using INT to release HALT mode, a low level is present at the INT pin and the internal clock is restarted. If interrupts are enabled, the interrupt is executed after the first instruction following the HALT instruction.

In the interrupt enable state, hold the INT pin low until the interrupt procedure is started to ensure the interrupt.
When using $\overline{\text { RESET }}$ to release HALT mode, a low level is present at the $\overline{\text { RESET }}$ pin and the HALT mode is reset and a normal reset operation is executed. When RESET goes to a high level, the program starts from address 0 .

## STOP Mode

In STOP mode, the oscillator stops and only the contents of RAM are maintained. Power consumption is lower than that of the HALT mode. You can set the STOP mode with hardware, by controlling the RESET and STOP pins; and by software, by executing the corresponding instruction.

## Hardware STOP Mode

In hardware STOP mode, the contents of RAM can be held at a voltage as low as +2.0 V .

To set hardware STOP mode, set the $\overline{\text { RESET }}$ pin to a low level to protect the contents of RAM. Set the STOP pin to a low level to stop operation of the oscillation circuit.

To release hardware STOP mode, apply the normal operating level $(+2.5 \mathrm{~V}$ to $+6.0 \mathrm{~V})$ to the power supply at the $V_{D D}$ pin. As figure 3 shows, set the STOP pin to a high level while holding the RESET pin at a low level. This will restart the oscillation circuit. When RESET is set high after oscillation circuit operation is stabilized, the program is started from address 000 H . Because the STOP pin controls oscillator operation, be careful to protect the STOP pin from noise.
When power is turned on, or when STOP mode is released, the oscillation circuit restarts. Because the crystal or ceramic resonator utilizes mechanical vibration, a certain time is required for the oscillation to stabilize. The " $t$ " represents the oscillation stabilizing wait time in the timing waveform.

During this wait time, it is necessary to stop instruction execution in order to prevent CPU errors, Therefore, " $t$ " must be longer than the oscillator's stabilizing time.
Oscillation stabilizing time differs somewhat by the type of oscillator used. With a 6 MHz oscillation frequency, a crystal resonator needs several milliseconds to stabilize, while a ceramic resonator needs several hundred microseconds. Figure 4 shows how to easily

Figure 3. Oscillator Stop and Start


Figure 4. Hardware STOP Mode Control Circuit

control the hardware STOP mode by externally connecting a capacitor to the RESET pin. This allows control of the oscillation stabilizing time.

## Software STOP Mode

In software STOP mode, the oscillation circuits stop, but the CPU maintains all status of internal circuits and data existing just before the STOP instruction. Software STOP mode is the same as when the oscillation circuit stops in HALT mode.

In software STOP mode, if a capacitor ( $\mathrm{C}_{S S}$ ) is connected to the $\overline{\mathrm{SS}}$ pin as shown in figure 5 , you can obtain the oscillation stabilizing wait time when releasing STOP mode.
Setting Software STOP Mode. To set software STOP mode, execute the STOP instruction. This sets the internal software STOP mode flip-flop which stops the oscillator and turns transistors A and B off and on, respectively. Capacitor Css discharges through transistor B causing the $\overline{\mathrm{SS}}$ pin to go low.

Releasing Software STOP Mode. To release software STOP mode, apply an INT or $\overline{\text { RESET input. }}$
When using the $\overline{\mathrm{NT}}$ input (figure 6), a low at the $\overline{\mathrm{INT}}$ pin resets the software STOP flip-flop and turns transistors
$A$ and $B$ on and off, respectively. Then the oscillator restarts, but since $\overline{\mathrm{SS}}$ is still low, program execution remains stopped. With transistor A on, CSS charges and causes $\overline{\mathrm{SS}}$ to go to a high level. Then, program execution restarts. The time it takes for $\overline{\mathrm{SS}}$ to reach the threshold of a logic 1 determines the oscillation stabilizing wait time.

After software STOP mode is released, if interrupts are disabled as in the HALT mode, program execution is resumed from the instruction following the STOP instruction. If interrupts are enabled, the interrupt procedure is initiated (address 003 H ) after the execution of 1 instruction following the STOP instruction. To assure the interrupt, hold INT at a low level until the interrupt procedure is initiated. Even with short low level timing, the interrupt procedure will be assured if you place a 1-machine cycle instruction after the STOP instruction. However, it is recommended that you hold INT Iow for at least 2 machine cycles.
When using the $\overline{\text { RESET }}$ input, a low level at the $\overline{\text { RESET }}$ pin resets the software STOP flip-flop. The oscillator starts and the $\operatorname{SS}$ pin goes to a high level as $\mathrm{C}_{S S}$ is charged. The program starts from address 000 H when RESET goes high. Also, since the oscillation stabilizing wait time is generated when $\overline{\mathrm{SS}}$ is low, the RESET pin should be held low longer than the SS pin. When the oscillation stabilizing wait time is obtained by the externally connected capacitor, the value of the capacitor ( $\mathrm{C}_{\text {RST }}$ ) connected to the $\overline{\text { RESET }}$ pin (figure 4) should be set at least 3 times larger than that of capacitor $C_{S S}$ connected to the SS pin. For example, if $\mathrm{C}_{\mathrm{SS}}$ is set to $0.33 \mu \mathrm{~F}$, $\mathrm{C}_{\text {RST }}$ should be $1 \mu \mathrm{~F}$.

Figure 5. Software STOP Mode Control Circuit


Figure 6. Software STOP Mode Timing


| Mnemonic | Operation | Description | $\begin{aligned} & \text { Hx } \\ & \text { Code } \end{aligned}$ | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD A, \# data | $(A) \leftarrow(A)+$ data | Add immediate the specified data to the accumulator.(2) | 03 | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} \hline 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| $\overline{A D D ~ A, ~ R r ~}$ | $\begin{aligned} & (A)<(A)+(\mathrm{Rr}) \text { for } \\ & r=0-7 \end{aligned}$ | Add contents of designated register to the accumulator.(2) | 6n(4) | 0 | 1 | 1 | 0 | 1 | r | r | r | 1 | 1 |
| $\overline{\text { ADD A, @ } \mathrm{Rr}}$ | $\begin{aligned} & (A) \leftarrow(A)+((\mathrm{Rr})) \text { for } \\ & r=0-1 \end{aligned}$ | Add indirect the contents the data memory location to the accumulator.(2) | 6n(4) | 0 | 1 | 1 | 0 | 0 | 0 | 0. | $r$ | 1 | 1 |
| $\overline{\text { ADDC A, \# data }}$ | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+$ data | Add immediate with carry the specified data to the accumulator.(2) | 13 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| $\overline{\text { ADDC A, Rr }}$ | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+(\mathrm{Rr}) \\ & \text { for } \mathrm{r}=0-7 \end{aligned}$ | Add with carry the contents of the designated register to the accumulator.(2) | 7n(4) | 0 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 |
| $\overline{\text { ADDC A, @ Rr }}$ | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+((\mathrm{Rr})) \\ & \text { for } \mathrm{r}=0-1 \end{aligned}$ | Add indirect with carry the contents of data memory location to the accumulator.(2) | 7n(4) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| ANL A, \# data | (A) $\leftarrow$ (A) AND data | Logical AND specified immediate data with accumulator. | 53 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ANLA, Rr | $\begin{aligned} & \text { (A) } \leftarrow(\mathrm{A}) \text { AND (Rr) for } \\ & \mathrm{r}=0-7 \end{aligned}$ | Logical AND contents of designated register with accumulator. | 5n(4) | 0 | 1. | 0 | 1 | 1 | r | r | 「 | 1 | 1 |
| ANLA, @ Rr | $\begin{aligned} & (A) \leftarrow(A) \text { AND }((\mathrm{Rr})) \\ & \text { for } r=0-1 \end{aligned}$ | Logical AND indirect the contents of data memory with accumulator. | 5n(4) | 0 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| CPLA | $(\mathrm{A})<\mathrm{NOT}(\mathrm{A})$ | Complement the contents of the accumulator. | 37 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CLRA | ( A$) \leftarrow 0$ | Clear the contents of the accumulator. | 27 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| DAA |  | Decimal adjust the contents of the accumulator.(2) | 57 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| DECA | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | Decrement by 1 the accumulator's contents. | 07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| INC A | $(\mathrm{A})<(\mathrm{A})+1$ | Increment by 1 the accumulator's contents. | 17 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| ORL A, \# data | (A) - (A) OR data | Logical OR specified immediate data with accumulator. | 43 | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{aligned} & \hline 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} \hline 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ORLA, Rr | $(A) \sim(A) O R(R r)$ for $r=0-7$ | Logical OR contents of designated register with accumulator. | 4n(4) | 0 | 1 | 0 | 0 | 1 | r | r | r | 1 | 1 |
| ORLA, @ Rr | $\begin{aligned} & \text { (A) }-(A) O R((R r)) \text { for } \\ & r=0-1 \end{aligned}$ | Logical OR indirect the contents of data memory location with accumulator. | 4n(4) | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $r$ | 1 | 1 |
| RLA | $\begin{aligned} & \left(A_{N}+1\right) \leftarrow\left(A_{N}\right) \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) \text { for } N=0-6 \end{aligned}$ | Rotate accumulator left by 1 bit without carry. | E7 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| RLC A | $\begin{aligned} & \left(A_{N}+1\right) \leftarrow\left(A_{N}\right) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) \end{aligned}$ | Rotate accumulator left by 1 bit through carry. | F7 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| RR A | $\begin{aligned} & \left(A_{N}\right) \leftarrow\left(A_{N}+1\right) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotate accumulator right by 1 bit without carry. | 77 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |


| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Accumulator (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RRC A | $\begin{aligned} & \left(A_{N}\right) \leftarrow\left(A_{N}+1\right) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotate accumulator right by 1 bit through carry. | 67 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| SWAP A | $\left(A_{4}-A_{7}\right) \longleftrightarrow\left(A_{0}-A_{3}\right)$ | Swap the 2 4-bit nibbles in the accumulator. | 47 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| XRL A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{XOR}$ data | Logical XOR specified immediate data with accumulator. | D3 | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{1} \end{array}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| XRL A, Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \times O R(\mathrm{Rr}) \text { for } \\ & \mathrm{r}=0-7 \end{aligned}$ | Logical XOR contents of designated register with accumulator. | Dn(4) | 1 | 1 | 0 | 1 | 1 | r | r | r | 1 | 1 |
| XRL A, @ Rr | $\begin{aligned} & (A) \leftarrow(A) X O R((R r)) \text { for } \\ & r=0-1 \end{aligned}$ | Logical XOR indirect the contents of data memory location with accumulator. | Dn(4) | 1 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| Branch |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DJNZ Rr, addr | $\begin{aligned} & (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; r=0-7 \\ & \mathrm{ff}(\mathrm{Rr}) \neq 0 ; \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr } \end{aligned}$ | Decrement the specified register and test contents. | En | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 1 \\ a_{3} \end{gathered}$ | $\begin{gathered} r \\ a_{2} \end{gathered}$ | $\begin{gathered} r \\ a_{1} \end{gathered}$ | $\begin{gathered} r \\ a_{0} \end{gathered}$ | 2 | 2. |
| JBb addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{Bb}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{Bb}=0 \end{aligned}$ | Jump to specified address if accumulator bit is set. | x2(6) | $\mathrm{b}_{2}$ | $\begin{aligned} & \mathrm{b}_{1} \\ & \mathrm{a}_{6} \end{aligned}$ | $\begin{aligned} & b_{0} \\ & a_{5} \end{aligned}$ | $\begin{aligned} & 1 \\ & a_{4} \end{aligned}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JC addr | $\begin{aligned} & \left(P C_{0}-P C_{7}\right) \leftarrow \text { addr if } C=1 \\ & (P C) \leftarrow(P C)+2 \text { if } C=0 \end{aligned}$ | Jump to specified address if carry flag is set. | F6 | $\begin{array}{r} 1 \\ a_{7} \end{array}$ | $\begin{gathered} \overline{1} \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JF0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{F} 0=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } F 0=0 \end{aligned}$ | Jump to specified address if flag F0 is set. | B6 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JF1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{F} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{F} 1=0 \end{aligned}$ | Jump to specified address if flag F1 is set. | 76 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JMP addr | $\begin{aligned} & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Direct jump to specified address within the 2K address block. | $\times 4(6)$ | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & a_{9} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{8} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 0 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JMPP @ A | $\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow((\mathrm{A}))$ | Jump indirect to specified address with address page. | B3 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |
| JNC addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=1 \end{aligned}$ | Jump to specified address if carry flag is low. | E6 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JNI addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{I}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{I}=1 \end{aligned}$ | Jump to specified address if interrupt is low. | 86 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \\ \hline \end{gathered}$ | 2 | 2 |
| JNTO addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=1 \end{aligned}$ | Jump to specified address if test 0 is low. | 26 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JNT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T} 1=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=1 \end{aligned}$ | Jump to specified address if test 1 is low. | 46 | $\begin{gathered} 0 \\ \mathrm{a}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JNZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } A \neq 0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=0 \end{aligned}$ | Jump to specified address if accumulator is non-zero. | 96 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | 1 <br> $a_{4}$ | 0 $a_{3}$ | 1 <br> $\mathrm{a}_{2}$ | 1 $a_{1}$ | $\begin{gathered} 0 \\ a_{0} \\ \hline \end{gathered}$ | 2 | 2 |


| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Branch (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JTF addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TF}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TF}=0 \end{aligned}$ | Jump to specified address if timer flag is set to 1. | 16 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{5} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if T0 }=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=0 \end{aligned}$ | Jump to specified address if test 0 is a 1. | 36 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{6} \end{aligned}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=0 \end{aligned}$ | Jump to specified address if test 1 is a 1. | 56 | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \end{aligned}$ | Jump to specified address if accumulator is 0 . | C6 | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN 1 |  | Enable the external interrput input. | 05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS I |  | Disable the external interrupt input. | 15 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| ENTO CLK |  | Enable the clock output pin TO. | 75 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL MB0 | $(\mathrm{DBF}) \leftarrow 0$ | Select bank 0 (locations 0-2047) of program memory. | E5 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL MB1 | $(\mathrm{DBF}) \leftarrow 1$ | Select bank 1 (locations 2048-4095) of program memory. | F5 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RB0 | $(\mathrm{BS}) \leftarrow 0$ | Select bank 0 (locations 0-7) of data memory. | C5 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RB1 | $(\mathrm{BS}) \leftarrow 1$ | Select bank 1 (locations 24-31) of data memory. | D5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| HALT |  | Initiates halt mode. | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| STOP |  | Sets CPU to software stop mode. | 82 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV A, \# data | $(A) \leftarrow$ data | Move immediate the specified data into the accumulator. | 23 | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{5} \end{array}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| MOV A, Rr | $(A) \leftarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Move the contents of the designated registers into the accumulator. | $\mathrm{Fn}(4)$ | 1 | 1 | 1 | 1 | 1 | r | 「 | $r$ | 1 | 1 |
| MOV A, @ Rr | $(A) \leftarrow(($ Rr $)$ ) $r=0-1$ | Move indirect the contents of data memory location into the accumulator. | Fn(4) | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $r$ | 1 | 1 |
| MOV A, PSW | $(\mathrm{A}) \leftarrow(\mathrm{PSW})$ | Move contents of the program status word into the accumulator. | C7 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| MOV Rr, \# data | $(\mathrm{Rr}) \leftarrow$ data; $\mathrm{r}=0-7$ | Move immediate the specified data into the designated register. | $\mathrm{Bn}(4)$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{1} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |
| MOV Rr, A | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | Move accumulator contents into the designated register. | An(4) | 1 | 0 | 1 | 0 | 1 | r | $r$ | r | 1 | 1 |
| MOV @ Rr, A | $((\mathrm{Rr})) \leftarrow(A) ; r=0-1$ | Move indirect accumulator contents into data memory location. | An(4) | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 「 | 1 | 1 |
| MOV @ Rr, \# data | $((\mathrm{Rr})) \leftarrow$ data; $r=0-1$ | Move immediate the specified data into data memory. | $\mathrm{Bn}(4)$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} r \\ d_{0} \end{gathered}$ | 2 | 2 |
| MOV PSW, A | $(\mathrm{PSW}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into the program status word. | D7 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |



## Instruction Set (cont)

| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Input/ Output (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOVD Pp, A | $(\mathrm{Pp}) \leftarrow\left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) ; p=4-7$ | Move contents of accumulator to designated port (4-7). | 3 n (5) | 0 | 0 | 1 | 1 | 1 | 1 | p | p | 2 | 1 |
| ORL BUS, \# data | (bus) $\leftarrow$ (bus) OR data | Logical OR immediate specified data with contents of bus. | 88 | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} 0 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ORLD Pp, A | $\begin{aligned} & (P p) \leftarrow(P p) O R\left(A_{0}-A_{3}\right) ; \\ & p=4-7 \end{aligned}$ | Logical OR contents of accumulator with designated port (4-7). | $8 \mathrm{n}(5)$ | 1 | 0 | 0 | 0 | 1 | 1 | p | p | 2 | 1 |
| ORLPp, \# data | $\begin{aligned} & (P p)<(P p) O R \text { data } \\ & p=1-2 \end{aligned}$ | Logical OR immediate specified data with designated port (1-2). | $9 \mathrm{n}(5)$ | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} \hline 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} p \\ d_{1} \end{gathered}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |
| OUTL BUS, A | (bus) $\leftarrow(A)$ | Output contents of accumulator onto bus. | 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | 1 |
| OUTL Pp,A | $(\mathrm{Pp}) \leftarrow(\mathrm{A}) ; \mathrm{p}=1-2$ | Output contents of accumulator to designated port (1-2). | 3n(5) | 0 | 0 | 1 | 1 | 1 | 0 | p | p | 2 | 1 |
| Registers |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC Rr | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; r=0-7$ | Decrement by 1 contents of designated register. | $\mathrm{Cn}(4)$ | 1 | 1 | 0 | 0 | 1 | r | r | r | 1 | 1 |
| INC Rr | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})+1 ; r=0-7$ | increment by 1 contents of designated register. | 1n(4) | 0 | 0 | 0 | 1 | 1 | r | r | r | 1 | 1 |
| INC @ Rr | $\begin{aligned} & ((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))+1 ; \\ & r=0-1 \end{aligned}$ | Increment indirect by 1 the contents of data memory location. | $\ln (4)$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |
| Subroutine |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL addr | $\begin{aligned} & ((\mathrm{SP})) \leftarrow(\mathrm{PC}),\left(\mathrm{PSW}_{4}-\mathrm{PSW}_{7}\right) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | Call designated subroutine. | x4(6) | $\begin{aligned} & \mathrm{a}_{10} \\ & \mathrm{a}_{7} \end{aligned}$ | $\begin{aligned} & a_{9} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{8} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{1} \end{gathered}$ | 0 $a_{0}$ | 2 | 2 |
| RET | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \end{aligned}$ | Return from subroutine without restoring program status word. | 83 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| RETR | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSW} \mathrm{~F}_{7}\right) \leftarrow((\mathrm{SP})) \end{aligned}$ | Return from subroutine restoring program status word. | 93 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |
| Timer / Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI |  | Enable internal interrupt flag for timer / counter output. | 25 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS TCNTI |  | Disable internal interrupt flag for timer / counter output. | 35 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| MOV A, T | $(\mathrm{A}) \leftarrow(\mathrm{T})$ | Move contents of timer/ counter into accumulator. | 42 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| MOV T, A | $(\mathrm{T}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into timer/ counter. | 62 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| STOP TCNT |  | Stop count for event counter. | 65 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT CNT |  | Start count for event counter: | 45 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT T |  | Start count for timer. | 55 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |


| Mnemonic | Operation | Description | Hex Code | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D7 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | No operation performed. | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## Note:

(1) Binary instruction code designations $r$ and $p$ represent encoded values or the lowest-order bit value of specified registers and ports, respectively.
(2) Execution of the $A D D, A D D C$, and $D A$ instructions affect the carry flags, which are not shown in the respective function equations. These instructions set the carry flags when there is an overflow in the accumulator (the auxiliary carry flag is set when there is an overflow of bit 3 of the accumulator) and clear the carry flags when there is no overflow. Flags that are specifically addressed by flag instructions are shown in the function equations for those instructions.
(3) References to addresses and data are specified in byte 1 and/or 2 in the opcode of the corresponding instruction.
(4) The hex value of $n$ for specific registers is as follows:
a) Direct addressing
R0: $n=8$
R1: $n=9$
R2: $\mathrm{n}=\mathrm{A}$
R4: $n=C$
R6: $n=E$
$R 7: n=F$
b) Indirect addressing
(a) R0: $\mathrm{n}=0 \quad$ @R1: $\mathrm{n}=1$
(5) The hex value of $n$ for specific ports is as follows:
$P 1: n=9 \quad P 4: n=C \quad P 6: n=E$
$P 2: n=A \quad P 5: n=D \quad P 7: n=E$
(6) The hex value of $x$ for specific accumulator or address bits is as follows:
a) JBb instruction

| $\mathrm{B}_{0}: x=1$ | $\mathrm{~B}_{2}: x=5$ | $\mathrm{~B}_{4}: x=9$ | $B_{6}: x=\mathrm{D}$ |
| :--- | :--- | :--- | :--- |
| $\mathrm{B}_{1}: x=3$ | $\mathrm{~B}_{3}: x=7$ | $\mathrm{~B}_{5}: x=B$ | $B_{7}: x=F$ |

b) JMP instruction

Page 0: $x=0 \quad$ Page 2: $x=4 \quad$ Page 4: $x=8 \quad$ Page 6: $x=C$
Page 1: $x=2: \quad$ Page 3: $x=6 \quad$ Page 5: $x=A \quad$ Page 7: $x=E$
c) CALL instruction

Page 0: $x=1 \quad$ Page 2: $x=5 \quad$ Page 4: $x=9 \quad$ Page 6: $x=D$
Page 1: $x=3 \quad$ Page 3: $x=7 \quad$ Page 5: $x=B \quad$ Page 7: $x=F$


## Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| A | Accumulator |
| AC | Auxiliary carry flag |
| addr | Program memory address $\left(a_{0}-\mathrm{a}_{7}\right)$ or $\left(\mathrm{a}_{0}-\mathrm{a}_{10}\right)$ |
| B | Accumulator bit $(\mathrm{b}=0-7)$ |
| BS | Bank switch |
| BUS | Bus port |
| C | Carry flag |
| CLK | Clock signal |
| CNT | Event counter |
| data | Number or expression $(8$ bits $)$ |
| DBF | Memory bank flip-flop |
| FO, F1 | Flags 0,1 |
| I | Interrupt |
| $n$ | Indicates the hex number of the specified register |
| or port |  |
| PC | Program counter |
| PSW | Port designator $(p=1,2$ or 4-7) |
| Rr | Program status word |


| Symbol | Description |
| :---: | :--- |
| SP | Stack pointer |
| $T$ | Timer |
| TF | Timer flag |
| T0, T1 | Testable flags 0, 1 |
| $\#$ | Prefix for immediate data |
| $@$ | Prefix for indirect address <br> accumulator bit or page number specified in the <br> operand |
| $x$ | Contents of external RAM location |
| $(x)$ | Contents of memory location addressed by the <br> contents of external RAM location |
| $((x))$ | Replaced by |
| $\leftarrow$ | Logical product (logical AND) |
| AND | Logical sum (logical OR) |
| $O R$ | Exclusive-OR |
| EXOR | Complement |

## Description

The $\mu \mathrm{PD} 8041 \mathrm{AH}$ and $\mu \mathrm{PD} 8741 \mathrm{~A}$ are programmable peripheral interface controllers intended for use in master/ slave configurations with 8048, 8080A, 8085A, 8086, and other 8 - and 16 -bit microprocessors. The $\mu \mathrm{PD} 8041 \mathrm{AH} /$ 8741A functions as a totally self-sufficient controller with its own program and data memory to effectively unburden the master CPU from I/O handling and peripheral control functions.
The bus structure and data and status registers of the $\mu$ PD8041AH/8741A allow easy interface to the master processor bus. This enables the processor to perform control tasks which offload main system processing and more efficiently distribute processing functions.

The $\mu$ PD8041AH/8741A contains an 8 -bit CPU, $1 \mathrm{~K} \times 8$ program memory, $64 \times 8$ data memory, 18 I/O lines, a counter/timer, and a clock generator. The program memory for the $\mu \mathrm{PD} 8041 \mathrm{AH}$ is factory maskprogrammed, while program memory for the $\mu$ PD8741A is UV EPROM for more flexibility.

## Features

$\square$ Complete single chip microcomputer

- 8-bit CPU
$-1 \mathrm{~K} \times 8$ ROM
$-64 \times 8$ RAM
- 8 -bit timer/counter
- 18 I/O lines
$\square$ 8048-, 8080A-, 8085A-, 8086-compatible bus structure
$\square$ Asynchronous slave-to-master interface
- 8 -bit status register
- Two data registers

Interrupt, DMA, or polled operation
$\square$ Expandable I/O
$\square$ Single +5 V power supply

## Ordering Information

| Part <br> Number | Package Type | Max Frequency <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD8041AHC | 40 -pin plastic DIP | 11 MHz |
| $\mu$ PD8741AD | 40 -pin cerdip with quartz <br> window | 6 MHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | T0 | Testable input 0 |
| 2 | XTAL1 | Crystal input 1 |
| 3 | XTAL2 | Crystal input 2 |
| 4 | RESET | Reset input |
| 5 | $\overline{\text { SS }}$ | Single step input |
| 6 | $\overline{\text { CS }}$ | Chip select input |
| 7 | EA | External access input |
| 8 | $\overline{\mathrm{RD}}$ | Read strobe input |
| 9 | $\mathrm{A}_{0}$ | Address input 0 |
| 10 | $\overline{\mathrm{WR}}$ | Write strobe output |
| 11 | SYNC | SYNC output |
| 12-19 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Bidirectional data bus |
| 20 | $\mathrm{V}_{S S}$ | Ground potential |
| 21-24, 35-38 | $\mathrm{P}_{2}-\mathrm{P}_{2}{ }_{7}$ | Quasi-bidirectional Port 2 |
| 25 | PROG | Program pulse output |
| 26 | $V_{\text {DD }}$ | Programming supply voltage |
| 27-34 | $\mathrm{P}_{1}-\mathrm{P1}_{7}$ | Quasi-bidirectional Port 1 |
| 39 | T1 | Testable input 1 |
| 40 | $V_{C C}$ | Primary power supply |

## Pin Functions

## XTAL1 (Crystal 1)

XTAL1 is one side of the crystal or external oscillator or external frequency source.

## XTAL2 (Crystal 2)

XTAL2 is the other side of the crystal or frequency source.

## T0 (Test 0)

TO is the testable input using conditional transfer functions JTO, and JNTO. TO can also be used during programming as a testable flag.

## T1 (Test 1)

T 1 is the testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.

## RESET (Reset)

An active low on $\overline{\operatorname{RESET}}$ initializes the processor. $\overline{\mathrm{RE}}$ $\overline{S E T}$ is also used for PROM programming, verification, and power-down.

## $\overline{\mathbf{S S}}$ (Single Step)

An active low on $\overline{\mathrm{SS}}$, together with the SYNC output, allows the processor to single step through each instruction in program memory.

## EA (External Access)

An active high on EA disables internal program memory and fetches and accesses external program memory.

## $\overline{\mathrm{RD}}$ (Read)

$\overline{\mathrm{RD}}$ will pulse low when the processor reads data and status words from the data bus buffer or status register.

## $\overline{\text { WR }}$ (Write)

$\overline{\mathrm{WR}}$ will pulse low when the processor writes data or status words to the data bus buffer or status register.

## $\mathrm{D}_{\mathbf{0}}-\mathrm{D}_{7}$ (Data Bus)

$D_{0}-D_{7}$ is a three-state, bidirectional data bus. $D_{0}-D_{7}$ interfaces the $\mu$ PD8041AH/8741A to the 8 -bit master system's data bus.

## $\mathrm{P}_{10}-\mathrm{P}_{1}$ (Port 1)

$\mathrm{P}_{0}-\mathrm{P} 17$ is an 8 -bit quasi-bidirectional port.

## P20-P27 (Port 2)

$\mathrm{P}_{2}{ }_{0}-\mathrm{P} 27$ is an 8 -bit quasi-bidirectional port. $\mathrm{P}_{2}{ }_{0}-\mathrm{P}_{2}$ output the high-order four bits of the address during an external program memory fetch. $\mathrm{P}_{2}-\mathrm{P}_{3}$ also function as a 4-bit I/O bus for the $\mu$ PD82C43 I/O port expander. $\mathrm{P}_{2}-\mathrm{P} 27$ can be used as port lines or interrupt requests (IBF and OBF) and DMA handshake signals (DRQ and DACK).

## PROG (Program Pulse)

PROG is used in programming the $\mu$ PD8041AH/8741A. PROG is also used as an output pulse during a fetch when interfacing with the $\mu$ PD82C43 I/O port expander.

## VCC (Primary Power Supply)

$\mathrm{V}_{C C}$ is the primary power supply. $\mathrm{V}_{C C}$ must be +5 V during programming and operation of the $\mu$ PD8041AH.

## VDD (Programming Supply Voltage)

$V_{D D}$ is the programming supply voltage for programming the $\mu \mathrm{PD} 8741 \mathrm{AH}$. It is +5 V for normal operation of the $\mu$ PD8041AH/8741A. $V_{D D}$ is also the low power standby input for the ROM version.

VSS (Ground)
$V_{S S}$ is ground potential.

## Block Diagram



Absolute Maximum Ratings
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to +7.0 V |
| :--- | ---: |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| Input voltage, $\mathrm{V}_{\mathrm{IN}}$ | -0.5 V to +7.0 V |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 V to +7.0 V |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  |  | Limits |  |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit | Conditions |
| Input <br> Capacitance | $\mathrm{C}_{1}$ |  |  | 10 | pF |  |
| Output <br> capacitance | $\mathrm{C}_{10}$ |  | 20 | pF |  |  |

DC Characteristics
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \% ; \mu \mathrm{PD} 8041 \mathrm{AH}: \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \% ; \mu \mathrm{PD} 8741 \mathrm{~A}: \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD8741A |  | $\mu$ PD8041AH |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Input voltage low | VIL | -0.5 | 0.8 | -0.5 | 0.8 | V | All except $\mathrm{X1}, \mathrm{X} 2$, and $\overline{\text { RESET }}$ |
|  | $\mathrm{V}_{\text {IL1 }}$ | -0.5 | 0.6 | -0.5 | 0.6 | V | X1, X2, $\overline{\text { RESET }}$ |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | $\mathrm{V}_{\text {CC }}$ | 2.0 | $V_{C C}$ | V | Except X1, X2, and $\overline{\text { RESET }}$ |
|  | $V_{1 H 1}$ | 3.8 | $\mathrm{V}_{\text {CC }}$ | 3.8 | $V_{\text {CC }}$ | V | X1, X2, $\overline{\text { ReSET }}$ |
| Output voltage low | $\mathrm{V}_{0 \mathrm{~L}}$ |  | 0.45 |  | 0.45 | V | $\mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{SYNC}, \mathrm{I}_{0 L}=2.0 \mathrm{~mA}$ |
|  | $\mathrm{V}_{\text {OL1 }}$ |  | 0.45 |  | 0.45 | V | Except PROG, $\mathrm{I}_{0 \mathrm{~L}}=1.0 \mathrm{~mA}$ |
|  | $\mathrm{V}_{\text {OL2 }}$ |  | 0.45 | - | 0.45 | V | PROG, $\mathrm{I}_{0 \mathrm{~L}}=1: 0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  | 2.4 |  | V | $\mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{I}_{0}=-400 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\mathrm{OH} 1}$ | 2.4 |  | 2.4 |  | V | All other outputs: $I_{O H}=-50 \mu \mathrm{~A}$ |
| Input current low | 1 LI |  | 0.5 |  | 0.5 | mA | $\mathrm{P}_{1}-\mathrm{P1} 7_{7}, \mathrm{P} 2_{0}-\mathrm{P} 2_{7}: \mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ |
|  | ILII |  | 0.2 |  | 0.2 | mA | $\overline{\mathrm{SS}}, \overline{\text { RESET; }} \mathrm{V}_{11}=0.8 \mathrm{~V}$ |
| Input leakage current | $1 / 1$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{T} 0, \mathrm{~T} 1, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{EA}, \mathrm{~A}_{0},$ $V_{S S} \leqslant V_{I N} \leqslant V_{C C}$ |
| Output leakage current | 10 L |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{7}, \text { High } \mathrm{Z} \text { state, } \\ & \mathrm{V}_{\mathrm{SS}}+0.45 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant \mathrm{V}_{\mathrm{CC}} . \end{aligned}$ |
| Supply current (total) | ${ }_{\text {ID }}$ |  | 15 |  | 15 | mA | $V_{D D}$ |
|  | $1{ }_{\text {DD }}+1 \mathrm{CC}$ |  | 135 |  | 125 | mA |  |

## AC Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$
DBB Read

| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD8741A |  | ${ }_{\mu \text { PD } 8041 A H ~}^{\text {a }}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| $\overline{\overline{C S}}, A_{0}$ setup to $\overline{\mathrm{RD}} \downarrow$ | $t_{\text {AR }}$ | 300 |  | 0 |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$ hold after $\overline{\text { RD }} \uparrow$ | $t_{\text {RA }}$ | 30 |  | 0 |  | ns |  |
| - $\overline{\text { RD }}$ pulse width | $t_{\text {RR }}$ | 300 |  | 160 |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$, to data out delay | ${ }^{\text {A }}$ AD |  | 370 |  | 130 | ns | $\mu$ PD8041A / 8741A: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ $\mu$ PD8041AH: $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| $\overline{\overline{\mathrm{RD}}} \downarrow$ to data out delay | $t_{\text {RD }}$ |  | 200 |  | 130 | ns | $\mu$ PD8041A/ 8741A: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ $\mu$ PD8041AH: $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| $\overline{\overline{R D} \uparrow \text { to data float delay }}$ | $\mathrm{t}_{\mathrm{DF}}$ |  | 140 |  | 85 |  |  |
| Cycle time | $\mathrm{t}_{\mathrm{C}}$ | 2.5 | 15 | 1.36 | 15 | ns |  |

## AC Characteristics (cont)

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$
DBB Write

| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD8741A |  | $\mu$ PD8041AH |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| $\overline{\overline{C S}}, \mathrm{~A}_{0}$ setup to $\overline{\mathrm{WR}} \downarrow$ | $\mathrm{t}_{\text {AW }}$ | 0 |  | 0 |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$ hold after $\overline{W R} \uparrow$ | tWA | 0 |  | 0 |  | ns |  |
| $\overline{\overline{W R}}$ pulse width | tww | 250 |  | 160 |  | ns | $\mu$ PD8041A/8741A: $\mathrm{t}_{\mathrm{CY}}=2.5 \mu \mathrm{~s}$ |
| Data setup to $\overline{\mathrm{WR}} \uparrow$ | $\mathrm{t}_{\mathrm{DW}}$ | 150 |  | 130 |  | ns |  |
| Data hold after $\overline{W R} \uparrow$ | two | 0 |  | 0 |  | ns |  |

Port 2

| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD8741A |  | ${ }^{\text {PPD8041AH }}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| Port control setup to PROG $\downarrow$ | ${ }_{t}{ }_{C P}$ | 110 |  | 100 |  | ns | $\mu \mathrm{PD} 8041 \mathrm{AH}: \mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |
| Port control hold after PROG $\downarrow$ | $t_{P C}$ | 100 |  | 60 |  | ns | $\mu \mathrm{PD} 8041 \mathrm{AH}: \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Input data setup to PROG $\downarrow$ | $t_{\text {PR }}$ |  | 810 |  | 650 | ns | $\mu$ PD8041AH: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |
| Input data hold time | $t_{\text {PF }}$ | 0 | 150 | 0 | 150 | ns | $\mu$ PD8041AH: $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| Output data setup time | $t_{\text {dP }}$ | 250 |  | 200 |  | ns | $\mu \mathrm{PD} 8041 \mathrm{AH}: \mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |
| Output data hold time | tpd | 65 |  | 65 |  | ns | $\mu \mathrm{PD} 8041 \mathrm{AH}: \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| PROG pulse width | tpp | 1200 |  | 700 |  | ns |  |

DMA

| Parameter | Symbol | Limits |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD8741A |  | ${ }_{\mu \text { PD8041AH }}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| $\overline{\overline{\text { DACK }} \text { setup time to }}$ $\overline{R D}, \overline{W R}$ | $\mathrm{t}_{\text {Acc }}$ | 0 |  | 0 |  | ns |  |
| $\overline{\overline{\text { DACK }} \text { hoid time after }}$ $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | ${ }_{\text {t }}$ cac | 0 |  | 0 |  | ns |  |
| Data output delay after $\overline{\text { DACK }}$ | $\mathrm{t}_{\text {ACD }}$ |  | 225 |  | 130 | ns | $\mu \mathrm{PD} 8041 \mathrm{~A} / 8741 \mathrm{~A}: \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| DRQ clear delay time atter $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | ${ }^{\text {t }}$ CRO |  | 200 |  | 130 | ns | $\mu$ PD8041AH: $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |

## AC Timing Test Points



## Timing Waveforms

Read Operation (DBBOUT Register)


83-002897A
PORT 2


83-002899A

Write Operation (DBBIN Register)


DMA


PORT (EA = 1)


## Functional Description

Two data bus buffers, an 8 -bit status register, the $\overline{R D}$ and $\overline{W R}$ inputs, and expandable $1 / O$ lines enhance the $\mu$ PD8041AH/8741A. These features enable easier master/slave interface and increased functionality.

## Data Bus Buffers

Figure 1 shows how the input and output data bus buffers enable a smooth data flow to and from the master processors.

Figure 1. Data Bus Buffers


## Status Register

The 8 -bit status register includes four user-definable bits, $\mathrm{ST}_{4}-\mathrm{ST}_{7}$. Use the MOV STS, A instruction ( 90 H ) to define bits $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ by moving accumulator bits $4-7$ to bits 4-7 of the status register. Bits $\mathrm{ST}_{0}-\mathrm{ST}_{3}$ are not affected.

Figure 2 shows the format of the status register.
Figure 2. Status Register Format

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ST}_{7}$ | $\mathrm{ST}_{6}$ | $\mathrm{ST}_{5}$ | $\mathrm{ST}_{4}$ | F 1 | F 0 | IBF | OBF |

## $\overline{R D}$ and $\overline{W R}$

The $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs are edge-sensitive. Figure 3 shows that status bits $\overline{\mathrm{IBF}}, \mathrm{OBF}, \mathrm{F} 1$, and F0 are affected on the trailing edge at $\overline{R D}$ or $\overline{W R}$.

Figure 3. $\overline{R D}$ and $\overline{W R}$ Inputs


## Port 24-Port $\mathbf{2 7}_{7}$

P2 ${ }_{4}$ and $P 2_{5}$ can be used as either port lines or buffer status flag lines. This allows you to make OBF and $\overline{\mathrm{BF}}$ status available externally to interrupt the master processor. Upon execution of the EN FLAGS instruction (F5H), $\mathrm{P} 2_{4}$ becomes the OBF pin. When a 1 is written to $\mathrm{P}_{2}$, the OBF pin is enabled and the status of OBF is output. $\mathrm{A}_{0}$ to $\mathrm{P} 2_{4}$ disables the OBF pin AND the pin remains low. This pin indicates valid data is available from the $\mu$ PD8041AH/8741A.
An EN FLAGS instruction execution also enables $\mathrm{P}_{2}$ to indicate that the $\mu$ PD8041AH/8741A is ready to accept data. $\mathrm{A}_{1}$ written to $\mathrm{P} 2_{5}$ enables the $\overline{\mathrm{IBF}}$ pin and the status of $\overline{\mathrm{BF}}$ is available on P 25 . $\mathrm{A}_{0}$ written to $\mathrm{P} 2_{5}$ disables the $\overline{B F}$ pin. If $O B F$ is not true, the data at the data bus is invalid.

P2 ${ }_{6}$ and ${ }^{2} 2_{7}$ can be used as either port lines or DMA handshake lines to allow DMA interface. The EN DMA instruction (E5H) enables $\mathrm{P}_{2}$ and $\mathrm{P}_{2}$ to be used as DRQ (DMA request) and $\overline{\text { DACK (DMA acknowledge), }}$ respectively.

When a 1 is written to $\mathrm{P}_{6}$, DRQ is activated and a DMA request is issued. The EN DMA instruction deactivates DRQ. You can also deactivate DRQ by adding DACK with $\overline{R D}$ or $\overline{W R}$. Execution of the EN DMA instruction enables $\mathrm{P}_{7}$ ( $\overline{\mathrm{DACK}}$ ) to function as a chip select input for the data bus buffer registers during DMA transfers.

| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 | $\overline{\text { BF }}$ | OBF | $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD | A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A})+$ data | $\begin{aligned} & 0 \\ & \mathrm{~d}_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{1} \end{array}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 | - |  |  |  |  |  |  |
| $\overline{A D D}$ | A, Rr | $\begin{aligned} & (A) \leftarrow(A)+(R r) \\ & r=0-7 \end{aligned}$ | 0 | 1 | 1 | 0 | 1 | r | r | r | 1 | 1 | $\bullet$ |  |  |  |  |  |  |
| $\overline{\text { ADD }}$ | A, @ Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{Rr})) \\ & \mathrm{r}=0-1 \end{aligned}$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 | - |  |  |  |  |  |  |
| $\overline{\text { ADDC }}$ | A, \# data | ( A$) \leftarrow(\mathrm{A})+$ (C) + data | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{3} \end{aligned}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 | - |  |  |  |  |  |  |
| $\overline{A D D C}$ | A, Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+(\mathrm{Rr}) \\ & \mathrm{r}=0-7 \end{aligned}$ | 0 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 | $\bullet$ |  |  |  |  |  |  |
| ADDC | A, @ Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+((\mathrm{Rr})) \\ & \mathrm{r}=0-1 \end{aligned}$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 | - |  |  |  |  |  |  |
| ANL | A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND data | $\begin{aligned} & 0 \\ & d_{7} \end{aligned}$ | $\begin{aligned} & 1 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{aligned} & 1 \\ & d_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |  |  |  |
| ANL | A, Rr | $\begin{aligned} & \text { (A) } \longleftarrow(\mathrm{A}) \mathrm{AND}(\mathrm{Rr}) \\ & \mathrm{r}=0-7 \end{aligned}$ | 0 | 1 | 0 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |  |  |  |
| ANL. | A, @ Rr | $\begin{aligned} & \text { (A) } \leftarrow(\bar{A}) \text { AND }((\operatorname{Rr})) \\ & r=0-1 \end{aligned}$ | 0 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |  |  |  |
| CPL | A | (A) $\leftarrow \mathrm{NOT} \mathrm{(A)}$ | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| CLR | A | (A) $\leftarrow 0$ | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| DA | A |  | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |  |  |  |
| DEC | A | (A) $\leftarrow$ (A) -1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| INC | A | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| ORL | A, \# data | (A) $\leftarrow$ (A) OR data | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{3} \end{aligned}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{aligned} & 1 \\ & d_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |  |  |  |
| ORL | A, Rr | $\begin{aligned} & (\mathrm{A}) \longleftarrow(\mathrm{A}) \mathrm{OR}(\mathrm{Rr}) \\ & \mathrm{r}=0.7 \end{aligned}$ | 0 | 1. | 0 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |  |  |  |
| ORL | A, @ Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{OR}((\mathrm{Rr})) \\ & \mathrm{r}=0-1 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  | - |  |  |  |  |
| RL | A | $\begin{aligned} & (A N+1) \leftharpoonup(A N) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) \end{aligned}$ | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 | IBF | OBF | $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ |
| Accumulator (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLC | A | $\begin{aligned} & (A N+1) \leftarrow(A N) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) \end{aligned}$ | 1 | 1 | 1 | 1 | 0 | 1 | 1. | 1 | 1 | 1 | - |  |  |  |  |  |  |
| RR | A | $\begin{aligned} & (A N) \leftarrow(A N+1) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| RRC | A | $\begin{aligned} & (\mathrm{AN}) \leftarrow(\mathrm{AN}+1) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow(\mathrm{C}) \\ & (C) \leftarrow\left(A_{0}\right) \\ & \hline \end{aligned}$ | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |  |  |  |
| SWAP | A | $\left(A_{4}-A_{7}\right) \leftrightarrow\left(A_{0}-A_{3}\right)$ | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| XRL | A, \# data | (A) $\leftarrow$ (A) XOR data | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| XRL | A, Rr | $\begin{aligned} & (A) \leftarrow(A) \times O R(R r) \\ & r=0-7 \end{aligned}$ | 1 | 1 | 0 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |  |  |  |
| XRL | A, @ Rr | $\begin{aligned} & (A) \leftarrow(A) X O R((R r)) \\ & r=0-1 \end{aligned}$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |  |  |  |


|  |  |  | Operation Code |  |  |  |  |  |  |  | Cycles | Bytos | Flags |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | Operation | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 | $\overline{\text { BF }}$ | OBF | $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ |
| Branch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DJNZ | Rr, addr | $\begin{aligned} & (\mathrm{Pr}) \leftarrow(\mathrm{Pr})-1 ; \mathrm{r}=0-7 \\ & \text { If }(\mathrm{Rr}) \neq 0 ; \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr } \end{aligned}$ | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} \hline 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 1 \\ a_{3} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{a}_{1} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| $\mathrm{JB}_{\mathrm{b}}$ | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right)<\operatorname{addr} \text { if } \mathrm{B}_{\mathrm{b}}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{B}_{\mathrm{b}}=0 \end{aligned}$ | $\begin{aligned} & \mathrm{b}_{2} \\ & \mathrm{a}_{7} \end{aligned}$ | $\begin{aligned} & b_{1} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & b_{0} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JC | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=0 \end{aligned}$ | $\begin{aligned} & 1 \\ & a_{7} \end{aligned}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JFO | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right)-\text { addr if } \mathrm{FO}=1 \\ & (\mathrm{PC})<(\mathrm{PC})+2 \text { if } \mathrm{FO}=0 \end{aligned}$ | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JF1 | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{F} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{F} 1=0 \end{aligned}$ | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{5} \end{array}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JMP | addr | $\begin{aligned} & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & a_{9} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & a_{8} \\ & a_{5} \end{aligned}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JMPP | @ A | $\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow((\mathrm{A}))$ | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |  |  |  |
| JNC | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=1 \end{aligned}$ | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{5} \end{array}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JNIBF | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{BBF}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mid \mathrm{BF}=1 \end{aligned}$ | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{3} \end{aligned}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JOBF |  | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } 0 \mathrm{BF}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{OBF}=0 \end{aligned}$ | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{5} \end{aligned}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |  |  |  |
| JNTO | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=1 \end{aligned}$ | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{5} \end{aligned}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JNT1 | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T} 1=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T}=1 \end{aligned}$ | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{2} \end{array}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |  |  |  |
| JNZ | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{a}_{7} \end{aligned}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{3} \end{aligned}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |  |  |  |
| JTF | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TF}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TF}=0 \end{aligned}$ | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JT0 | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=0 \end{aligned}$ | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| JT1 | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{T}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=0 \end{aligned}$ | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ |  | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| $J Z$ | addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \\ & \hline \end{aligned}$ | $\begin{array}{r} 1 \\ a_{7} \\ \hline \end{array}$ |  |  | $\begin{gathered} 0 \\ a_{4} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{2} \\ \hline \end{array}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ a_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  | . | . $\cdot$ |  |  |

## Instruction Set (cont)

| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 | $\overline{\text { BF }}$ | OBF | $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENI | Enable the external interrupt input |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| DISI | Disable the external interrupt input |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| SEL RBO | $(\mathrm{BS}) \leftarrow 0$ |  | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| SEL RB | $(\mathrm{BS}) \leftarrow 1$ |  | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| EN DMA | Enable DMA handshake |  | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| EN FLAGS | Enable interrupt to master device |  | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV | A, \# data | ( A$) \longleftarrow$ data | $\begin{aligned} & 0 \\ & \mathrm{~d}_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| MOV | A, Rr | (A) $\leftarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | 1 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |  |  |  |
| MOV | A, @ Rr | (A) $-((\mathrm{Rr})) ; \mathrm{r}=0-1$ | 1 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |  |  |  |
| MOV | A, PSW | (A) $\leftarrow$ (PSW) | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| MOV | Rr, \# data | $(\mathrm{Rr}) \leftarrow$ data; $\mathrm{r}=0-7$ | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{aligned} & \mathrm{r} \\ & \mathrm{~d}_{1} \end{aligned}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| MOV | $\mathrm{Rr}, \mathrm{A}$ | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | 1 | 0 | 1 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |  |  |  |
| MOV | @ Rr, A | $((\mathrm{Rr})) \leftarrow$ (A) $; \mathrm{r}=0-1$ | 1 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |  |  |  |
| MOV | @ Rr, \# data | $((\mathrm{Rr})) \leftarrow$ data; $\mathrm{r}=0-1$ | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |  |  |  |
| MOV | PSW, A | $(\mathrm{PSW}) \leftarrow(\mathrm{A})$ | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| MOVP | A, @ A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & (\mathrm{A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |  |  |  |
| MOVP3 | A, © A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow 011 \\ & (\mathrm{~A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  | * |  |  |  |
| XCH | A, Rr | ( A$) \leftrightarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | 0 | 0 | 1 | 0 | 1 | r | r | r | 1 | 1 |  |  |  |  |  |  |  |
| $\times \mathrm{XCH}$ | A, @ Rr | (A) $\leftrightarrow($ (Rr) $) ; \mathrm{r}=0-1$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |  |  |  |
| XCHD | A, @ Rr | $\begin{aligned} & \left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) \leftrightarrow((\mathrm{Rr}))_{0}-((\mathrm{Rr}))_{3} ; \\ & \mathrm{r}=0-1 \end{aligned}$ | 0 | 0 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |  |  |  |



| Mnemonic | Operand | Operation | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 | $\overline{\text { IBF }}$ | 0BF | $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ |
| Subroutine |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL | addr | $\begin{aligned} & ((\mathrm{SP})) \leftarrow(\mathrm{PC}), \\ & \left(\mathrm{PSW} W_{4}-\mathrm{PSW} W_{7}\right), \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & \left(\mathrm{PC}_{8}-\mathrm{PC} \mathrm{C}_{10}\right) \leftarrow\left(\text { addr }_{8}-\text { addr }_{10}\right) \\ & \left(\mathrm{PC}_{0}-\mathrm{PC} 7\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right) \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{10} \\ & \mathrm{a}_{7} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{9} \\ & \mathrm{a}_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{8} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{1} \end{aligned}$ | $\begin{aligned} & 0 \\ & a_{0} \end{aligned}$ | 2 | 2 |  |  |  |  |  |  |  |
| RET |  | $\begin{aligned} & (S P) \leftarrow(S P)=1 \\ & (P C) \leftarrow((S P)) \end{aligned}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |  |  |  |
| RETR |  | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})=1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSW}\right) \leftarrow((\mathrm{SP})) \end{aligned}$ | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |  |  |  |
| Timer/Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI | Enable internal interrupt flag for timer / counter output. |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| DIS TCNTI | Disable internal interrupt flag for timer / counter output. |  | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| MOV A, T | $(\mathrm{A}) \leftarrow(\mathrm{T})$ |  | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |
| MOV T, A | $(\mathrm{T}) \leftarrow(\mathrm{A})$ |  | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |
| STOP TCNT | Stop count for event counter. |  | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| STRT CNT | Start count for event counter. |  | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| STRT T | Start count for timer. |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | No operation performed. | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |

1) Operation code designations $r$ and $p$ form the binary representation of the registers and ports involved.
(2) The dot under the appropriate flag bit indicates that its contents is subject to change by the instruction it appears in.
(3) References to the address and data are specified in bytes 2 and/or 1 of the instruction.
(4) Numerical subscripts appearing in the operation column reference the specific bits affected.

## Instruction Set (cont)

## Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| A | Accumulator |
| AC | Auxiliary carry flag |
| addr | Program memory address (12 bits) |
| $B_{b}$ | Bit designator ( $\mathrm{b}=0-7$ ) |
| BS | Bank switch |
| BUS | Bus port |
| C | Carry flag |
| CL.K | Clock signal |
| CNT | Event counter |
| D | Nibble designator (4 bits) |
| data | Number of expression (8 bits) |
| DBF | Memory bank flip-flop |
| FO, F1 | Flags 0, 1 |
| I | Interrupt |
| P | In-page operation designator |
| IBF | Input buffer full flag |
| Pp | Port designator ( $\mathrm{p}=1,2$ or 4-7) |
| PSW | Program status word |


| Symbol | Description |
| :---: | :--- |
| Rr | Register designator ( $\mathrm{r}=0,1$ or $0-7$ ) |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| $\mathrm{TO}, \mathrm{T1}$ | Testable inputs 0,1 |
| X | External RAM |
| $\#$ | Prefix for immediate data |
| $@$ | Prefix for indirect address |
| $\$$ | Current value of program counter |
| $(\mathrm{x})$ | Contents of external RAM location |
| $((\mathrm{x}))$ | Contents of memory location addressed by the |
| $\sim$ | contents of external RAM location |
| Replaced by |  |
| OBF | Output buffer full fiag |
| AND | Data bus buffer |
| OR | Logical product (logical AND) |
| XOR | Logical sum (logical OR) |

## Description

The $\mu$ PD80C42 is a CMOS programmable peripheral interface controller which contains its own 8-bit microcomputer. It is well suited for use in master/slave configurations or as an intelligent peripheral device in applications requiring very low power consumption. The $\mu \mathrm{PD} 80 \mathrm{C} 42$ has a CPU, 2 K bytes of RAM, and 8 -bit timer/counter, and I/O ports. I/O capability can be expanded by adding a $\mu$ PD82C43, which interfaces directly to the $\mu$ PD80C42. The external bus structure and associated control signals allow easy interfacing to 8048, 8085, and other microprocessor systems. The two standby modes allow even further reduction of power consumption in energy conscious systems.
With the exception of the $\overline{\text { STOP }}$ pin, the $\mu$ PD80C42 is pin-for-pin compatible with the $\mu$ PD8041A and the $\mu$ PD8741A.

## Features

CMOS technologyLow power consumption8048-, 8085A-, and 8086-bus compatible8 -bit CPU with $2 \mathrm{~K} \times 8$ ROM and $128 \times 8$ RAM
8 -bit timer/counter181/O lines
8-bit status registerTwo data registers for asynchronous slave-tomaster interfaceInterrupt, DMA, or polled operation
Expandable I/OTwo power down modes
8041A-, 8741A-pin compatible
On-chip clock generator
Single +5 V power supply

## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD80C42C | 40 -pin plastic DIP | 8 MHz |
| $\mu$ PD80C42G-22 | 44 -pin plastic miniflat | 8 MHz |

## Pin Configurations

40-Pin Plastic DIP


## 44-Pin Plastic Miniflat



## Pin Identification

Plastic DIP

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | TEST0 | Test 0 input |
| 2, 3 | XTAL1, XTAL2 | Crystal input |
| 4 | $\overline{\text { RESET }}$ | Reset input |
| 5 | $\overline{\text { SS }}$ | Single-step input |
| 6 | $\overline{\mathrm{CS}}$ | Chip select input |
| 7 | EA | External access input |
| 8 | $\overline{\mathrm{RD}}$ | Read input |
| 9 | $\mathrm{A}_{0}$ | Address input |
| 10 | $\bar{W}$ | Write input |
| 11 | SYNC | Synchronize output |
| 12-19 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Bidirectional port |
| 20 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 21-24 | $\mathrm{P}_{2}-\mathrm{P}_{2}$ | Quasi-bidirectional port 2 |
| 35-38 | $\begin{aligned} & \mathrm{P}_{2} / \mathrm{OBF}, \\ & \mathrm{P}_{2} / \mathrm{IBF}, \\ & \mathrm{P}_{6} / \mathrm{DRQ}, \\ & \mathrm{P} 2_{7} / \mathrm{DACK} \end{aligned}$ | Output buffer full, input buffer full, DMA request, DMA acknowledge |
| 25 | PROG | PROG output strobe |
| 26 | $\overline{\text { STOP }}$ | $\overline{\text { STOP input }}$ |
| 27-34 | $\mathrm{P}_{1}-\mathrm{P} 1_{7}$ | Quasi-bidirectional port 1 |
| 39 | TEST1 | Test 1 input |
| 40 | $V_{D D}$ | Positive power supply |
| - | NC | No connection |

## Pin Functions

XTAL1, XTAL2 (Crystal)
XTAL1 and XTAL2 are the inputs for the crystal oscillator for the LC circuit generating internal clock signals. Use XTAL1 as the external clock input.

## TESTO (Test 0)

TESTO is a testable input using conditional jump instructions JTO and JNTO. TESTO also resets the HALT mode.

## TEST1 (Test 1)

TEST1 is a testable input using conditional jump instructions JTO and JNTO. TEST1 is also an input to the event counter.

## $\overline{\text { RESET }}$ (Reset)

$\overline{\text { RESET }}$ inputs a system reset, resets the HALT mode, and controls the STOP mode.

## Plastic Miniflat

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 18 | TESTO | Test 0 input |
| 19, 20 | XTAL1, XTAL2 | Crystal input |
| 22 | RESET | Reset input |
| 23 | $\overline{\text { SS }}$ | Single-step input |
| 24 | $\overline{\mathrm{CS}}$ | Chip select input |
| 25 | EA | External access input |
| 26 | $\overline{\mathrm{RD}}$ | Read input |
| 27 | $A_{0}$ | Address input |
| 28 | WR | Write input |
| 29 | SYNC | Synchronize output |
| 30-37 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Bidirectional port |
| 38 | $V_{S S}$ | Ground |
| 39-42 | $\mathrm{P}_{2}-\mathrm{P} 2_{3}$ | Quasi-bidirectional port 2 |
| 11, 13-15 | $\begin{aligned} & \mathrm{P}_{4} / \mathrm{OBF}, \\ & \mathrm{P}_{5} / \mathrm{IBF}, \\ & \mathrm{P}_{6} / \mathrm{DRQ}, \\ & \mathrm{P}_{2} / \overline{\mathrm{DACK}} \\ & \hline \end{aligned}$ | Output buffer full, input buffer full, DMA request, DMA acknowledge |
| 43 | PROG | PROG output strobe |
| 1 | $\overline{\text { STOP }}$ | $\overline{\text { STOP input }}$ |
| 2-7, 9-10 | $\mathrm{P1}_{1}-\mathrm{Pl}_{7}$ | Quasi-bidirectional port 1 |
| 16 | TEST1 | Test 1 input |
| 17 | $V_{\text {DD }}$ | Positive power supply |
| 8, 12, 21, 44 | NC | No connection |

## $\overline{\mathbf{S S}}$ (Single-Step)

$\overline{\mathrm{SS}}$ is an input used with SYNC to step the program through each instruction.

## $\overline{\mathbf{C S}}$ (Chip Select)

$\overline{\mathrm{CS}}$ inputs the chip select signal. An active low enables the data bus.

## EA (External Access)

EA is an input that inhibits internal program memory fetches. Use EA to check the ROM contents when debugging programs.

## $\overline{\mathrm{WR}}$ (Write)

$\overline{W R}$ is an input used by the master CPU to write data and commands into the data bus buffer in (DBBIN) register.

## $\overline{\mathbf{R D}}$ (Read)

$\overline{\mathrm{RD}}$ is the input used by the master CPU to read data or
status words from the data bus buffer out (DBBOUT) or status registers.

## A0 (Address 0)

$A_{0}$ is an address input that the master CPU uses to determine the bus operation as follows:

| Cycle | $\boldsymbol{A}_{\mathbf{0}}$ | Operation |
| :--- | :--- | :--- |
| Read | 0 | Data |
|  | 1 | Status |
| Write | 0 | Data |

## SYNC (Synchronization)

SYNC is an output that occurs once per instruction cycle. SYNC is used as a strobe for external circuitry or to synchronize the single-step operation.

## PROG (PROG output)

When using the I/O expansion port ( $\mu$ PD82C43), PROG outputs a strobe that outputs data/addresses $\mathrm{P}_{2}-\mathrm{P} 2_{3}$.

## $\overline{\text { STOP }}$ (Stop)

The STOP input controls the hardware STOP mode.
$D_{0}-D_{7}$ (Port)
$\mathrm{D}_{0}-\mathrm{D}_{7}$ is a bidirectional port that transfers data between the data bus buffer (DBBOUT, DBBIN) registers and the 8 -bit master CPU data bus.

## P10-P17 (Port 1)

$\mathrm{P}_{0}-\mathrm{P1} 7$ is a quasi-bidirectional, 8 -bit port.

## $\mathrm{P}_{2} \mathbf{0}^{-P 27}$ (Port 2)

$\mathrm{P}_{2}-\mathrm{P} 27$ is a quasi-bidirectional, programmable 8 -bit port. $\mathrm{P} 2_{4}-\mathrm{P} 27$ (high-order bits) are alternative pins for the following interrupt request and DMA handshaking functions:
$\mathrm{P}_{2}=\mathrm{OBF}$ (Output buffer full)
$\mathrm{P}_{2}=\overline{\mathrm{IBF}}$ (Input buffer full)
$\mathrm{P}_{6}=\mathrm{DRQ}$ (DMA request)
$\mathrm{P}_{2}=\overline{\text { DACK }}$ (DMA acknowledge)

## VDD (Power Supply)

$V_{D D}$ is the positive power supply ( +2.5 V to +6.0 V )

## $V_{S S}$ (Ground)

$\mathrm{V}_{\mathrm{SS}}$ is the ground potential.

## Block Diagram



## Absolute Maximum Ratings

| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |
| :--- | ---: |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +7 V |
| Input voltage, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

## Standard Voltage Range

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V} S=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | $+0.8$ | V |  |
| Input voltage high | $V_{\text {IH }}$ | 2.2 |  | $V_{D D}$ | V | Except $\overline{\mathrm{RESET}}$, XTAL1, XTAL2 |
|  | $\mathrm{V}_{\text {IH1 }}$ | $V_{D D}-1$ |  | $V_{D D}$ | V | $\begin{aligned} & \hline \overline{\overline{\operatorname{RESET}},} \text { XTAL1, } \\ & \text { XTAL2 } \end{aligned}$ |
| Output voltage low | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | +0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| Output voitage high | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\begin{aligned} & D_{0}-D_{7}, \text { SYNC, } \\ & \text { PROG; } \\ & I_{O H}=-400 \mu \mathrm{~A} \end{aligned}$ |
|  | $\mathrm{V}_{\text {OH1 }}$ | 2.4 |  |  | V | Port 1, port 2; $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{V}_{\mathrm{DD}}$ |  |  | V | All outputs; $\mathrm{I}_{\mathrm{OH}}=-0.2 \mu \mathrm{~A}$ |
| Input current | IILP |  |  | -500 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Port } 1, \text { port } 2 ; \mathrm{V}_{1} \leqslant \\ & \mathrm{~V}_{\text {IL }} \end{aligned}$ |
|  | ILC |  |  | -40 | $\mu \mathrm{A}$. | $\begin{aligned} & \overline{\mathrm{SS}}, \overline{\mathrm{RESET}} ; \\ & \mathrm{V}_{\mathrm{I}} \leqslant \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |
| Input leakage current | $\mathrm{L}_{\text {LI }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & T 0, \frac{\mathrm{T1}, \overline{\mathrm{STOP}}, \overline{\mathrm{CS}},}{} \\ & \mathrm{~A}_{0}, \overline{\mathrm{RD}, \overline{W R} ; \mathrm{V}_{S S} \leqslant} \\ & \mathrm{~V}_{1} \leqslant \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |
|  | LII2 |  |  | $\pm 3$ | $\mu \mathrm{A}$ | $E A ; V_{S S} \leqslant V_{1} \leqslant V_{D D}$ |
| Output leakage current | Lo |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{S S} \leqslant V_{0} \leqslant V_{D D} \\ & \text { High impedance, } \\ & D_{0}-D_{7}, \text { port } \end{aligned}$ |
| Standby current | $\mathrm{l}_{\text {D1 }}$ |  | 1.5 | 3.0 | mA | HALT mode; $\mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s}$ |
|  | IDD2 |  | 2 | 20 | $\mu \mathrm{A}$ | $\overline{\text { STOP mode (1) }}$ |
| Supply current | $\mathrm{I}_{\text {DD }}$ |  | 10 | 20. | mA | $\mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s}$ |
| Data retention voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | $\begin{aligned} & \text { STOP mode }(\overline{\mathrm{STOP}}, \\ & \overline{\mathrm{RESET}} \leqslant 0.4 \mathrm{~V} \text { ) or } \\ & \overline{\mathrm{RESET}} \\ & \overline{(\mathrm{RESET}} \leqslant 0.4 \mathrm{~V}) \end{aligned}$ |

Note: (1) The input voltage pin is $V_{1} \leqslant V_{I L}$ or $V_{I} \geqslant V_{I H}$.

Extended Voltage Range
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $+6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 . \mathrm{V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | +0.6 | V | $\begin{aligned} & 2.5 \mathrm{~V} \leqslant \mathrm{~V}_{D D} \leqslant \\ & 4.5 \mathrm{~V} \end{aligned}$ |
|  |  | -0.3 |  | +0.8 | V | $\begin{aligned} & 4.5 \mathrm{~V} \leqslant \mathrm{~V}_{D D} \leqslant \\ & 6.0 \mathrm{~V} \end{aligned}$ |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V | Except $\overline{\text { RESET, }}$ XTAL1, XTAL2 |
|  | $\mathrm{V}_{\mathrm{IH} 1}$ | 0.8 VDD |  | $V_{D D}$ | V | $\overline{\mathrm{RESET}}, \mathrm{XTAL1},$ XTAL2 |
| Output voltage low | $V_{0 L}$ |  |  | +0.45 | V | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $0.75 \mathrm{~V}_{\text {D }}$ |  |  | V | $\mathrm{D}_{0}-\mathrm{D}_{7}, \mathrm{SYNC}$, PROG; $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\mathrm{OH} 1}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  |  | V | Port 1, port 2; $I_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ |
| Input current | ILLP |  |  | -500 | $\mu \mathrm{A}$ | Port 1, port 2; $V_{1} \leqslant$ $V_{\text {IL }}$ |
|  | ILC |  |  | -40 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{SS}}, \overline{\mathrm{RESET}} ; \mathrm{V}_{\mathrm{I}} \leqslant \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |
| Input leakage current | Lil1 |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $\begin{aligned} & T 0, T 1, \frac{\mathrm{STOP}}{}, \overline{\mathrm{CS}}, \\ & A_{0}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}} ; \mathrm{V}_{S S} \leqslant \\ & \mathrm{~V}_{1} \leqslant V_{D D} \end{aligned}$ |
|  | L.12 |  |  | $\pm 5$ | $\mu \mathrm{A}$ | $E A ; V_{S S} \leqslant V_{1} \leqslant V_{D D}$ |
| Output leakage current | 'L0 |  |  | $\pm 1$ | $\mu \mathrm{A}$ | $V_{S S} \leqslant V_{0} \leqslant V_{D D}$ High impedance, $D_{0}-D_{7}$, port |
| Standby current | ${ }^{\text {DD1 }}$ |  | 300 | 600 | $\mu \mathrm{A}$ | HALT mode; <br> $V_{D D}=3 \mathrm{~V}$; <br> $\mathrm{t}_{\mathrm{CY}}=5 \mu \mathrm{~s}$ |
|  |  |  | 2.0 | 4.0 | mA | $\begin{aligned} & V_{D D}=6 \mathrm{~V} \\ & \mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s} \end{aligned}$ |
|  | ${ }^{\text {DD2 }}$ |  | 1 | 20 | $\mu \mathrm{A}$ | STOP mode (1) ; $V_{D D}=3 \mathrm{~V}$ |
|  |  |  | 2 | 50 | mA | $V_{\text {DD }}=6 \mathrm{~V}$ |
| Supply current | 1 DD |  | 2.0 | 5.5 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} ; \\ & \mathrm{t}_{\mathrm{CY}}=5 \mu \mathrm{~s} \end{aligned}$ |
|  |  |  | 16 | 30 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V} ; \\ & \mathrm{t}_{\mathrm{CY}}=1.25 \mu \mathrm{~s} \end{aligned}$ |
| Data retention voltage | $V_{\text {DDDR }}$ | 2.0 |  |  | V | $\begin{aligned} & \text { STOP mode ( } \overline{\text { STOP }}, \\ & \overline{\mathrm{RESET}} \leqslant 0.4 \mathrm{~V} \text { ) or } \\ & \overline{\mathrm{RESET}} \\ & (\overline{\mathrm{RESET}} \leqslant 0.4 \mathrm{~V}) \end{aligned}$ |

## Note:

(1) The input voltage pin is $V_{1} \leqslant V_{I L}$ or $V_{1} \geqslant V_{I H}$.

## AC Characteristics

Standard Voltage Range - DBB Read
$T_{A}=-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\overline{C S}}, A_{0}$ setup to RD low | ${ }_{\text {t }}{ }_{\text {R }}$ | 0 |  |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$ hold from $\overline{R D}$ high | $t_{\text {RA }}$ | 0 |  |  | ns |  |
| $\overline{\mathrm{RD}}$ pulse width | $t_{\text {RR }}$ | 200 |  |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$ to data output delay | $t_{A D}$ |  |  | 150 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| $\overline{\overline{R D}}$ low to data output delay | ${ }_{\text {t }}$ D |  |  | 140 | ns | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| $\overline{\overline{R D}}$ high to data float delay | ${ }_{\text {d }}$ | 0 |  | 85 | ns |  |
| Cycle time | $t_{\text {c }} \mathrm{Y}$ | 1.25 |  | 15 | $\mu \mathrm{s}$ |  |

## Standard Voltage Range - DBB Write

$T_{A}=-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\overline{C S}}, A_{0}$ setup to WR low | ${ }_{\text {taw }}$ | 0 |  |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$ hold from WR high | twa | 0 |  |  | ns |  |
| $\overline{\text { WR }}$ pulse width | ${ }_{\text {tww }}$ | 200 |  |  | ns |  |
| $\begin{aligned} & \frac{\text { data setup to }}{\text { WR high }} \end{aligned}$ | ${ }_{\text {t }}$ W | 130 |  |  | ns |  |
| Data hold from $\bar{W}$ high | ${ }_{\text {tw }}$ | 0 |  |  | ns |  |

## Extended Voltage Range - DBB Read

$\mathrm{T}_{\mathrm{A}}=-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}$ to $+6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\overline{\mathrm{CS}}}, \mathrm{~A}_{0} \text { setup to }$ $\overline{\mathrm{RD}} \text { low }$ | ${ }_{\text {tar }}$ | 300 |  |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$ hold from $\overline{R D}$ high | $t_{\text {RA }}$ | 200 |  |  | ns |  |
| $\overline{\mathrm{RD}}$ pulse width | $t_{\text {RR }}$ | 2000 |  |  | ns |  |
| $\overline{\overline{R D}}$ low to data output delay | $t_{\text {RD }}$ |  |  | 1500 | ns | $C_{L}=100 \mathrm{pF}$ |
| $\overline{\overline{R D}}$ high to data float delay | $t_{\text {bF }}$ | 0 |  | 400 | ns |  |
| Cycle time | ${ }_{\text {t }}^{\text {cr }}$ | 5 |  | 15 | $\mu \mathrm{S}$ |  |

Extended Voltage Range - DBB Write
$\mathrm{T}_{\mathrm{A}}=-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{Vto} 6.0 \mathrm{~V}, \mathrm{~V}$ SS $=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\overline{C S}}, A_{0}$ setup to WR low | ${ }_{\text {taw }}$ | 300 |  |  | ns |  |
| $\overline{\overline{C S}}, A_{0}$ hold from WR high | twa | 200 |  |  | ns |  |
| WR pulse width | tww | 2000 |  |  | ns |  |
| data setup to WR high | $t_{\text {DW }}$ | 1500 |  |  | ns |  |
| Data hold from $\overline{W R}$ high | two | 200 |  |  | ns |  |

Standard Voltage Range - Port 2
$V_{D D}=+5 V \pm 10 \%$

| Parameter | Symbol | Limits |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Unit | Test <br> Conditions |
| Port control <br> setup to PROG | $\mathrm{t}_{\mathrm{CP}}$ | 100 |  |  | ns |
| low |  |  |  |  |  |

## AC Characteristics (cont)

Extended Voltage Range - Port 2
$V_{D D}=+2.5 \mathrm{~V}$ to +6.0 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Port control | ${ }^{\text {t }}$ CP | 460 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ | setup to PROG

low

| Input port control hold from PROG low | ${ }_{\text {tPC1 }}$ | 0 | 200 | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output port control hold from PROG low | ${ }_{\text {tPC2 }}$ | 1135 |  | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |


| Input data setup tPR to PROG low |  | 2715 | ns | $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |
| :---: | :---: | :---: | :---: | :---: |
| Input data hold tPF from PROG high | 0 | 500 | ns | $C_{L}=20 \mathrm{pF}$ |
| Output data setup to PROG high | 1850 |  | ns | $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |
| Output data hold tpD from PROG high | 450 |  | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| PROG pulse tpp width | 3250 |  | ns |  |

## Standard Voltage Range-DMA

| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\mathrm{DACK}} \text { setup to }$ $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $t_{\text {ACC }}$ | 0 |  |  | ns |  |
| $\overline{\text { DACK }}$ hold from $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | ${ }_{\text {cac }}$ | 0 |  |  | ns |  |
| DACK to data output delay | ${ }^{\text {ACD }}$ |  |  | 140 | ns |  |
| $\overline{\overline{R D}}, \overline{W R}$ to DRQ clear delay | ${ }_{\text {t }}$ |  |  | 130 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |

Extended Voltage Range - DMA
$V_{D D}=+2.5 \mathrm{~V}$ to +6.0 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\overline{\overline{\mathrm{DACK}}} \frac{\mathrm{~K} \text { setup to }}{\mathrm{WB}}$ | $\mathrm{t}_{\text {ACC }}$ | 200 |  |  | ns |  |
| $\begin{aligned} & \overline{\overline{\mathrm{DACK}}} \overline{\text { hold from }} \\ & \text { RD. } \overline{\text { WR }} \end{aligned}$ | ${ }_{\text {t }}$ | 200 |  |  | ns |  |
| $\overline{\overline{\text { DACK }} \text { to data }}$ output delay | $t_{A C D}$ |  |  | 1500 | ns |  |
| $\overline{\overline{R D}}, \overline{W R}$ to DRQ clear delay | ${ }_{\text {t }}$ |  |  | 700 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |

## Standby Flag Retention Conditions

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Preservation of standby flag voltage fall time | $\mathrm{t}_{\mathrm{f}}$ | 100 |  |  | $\mu \mathrm{S}$ |  |
| Preservation of standby flag voltage rise time | $t_{r}$ | 100 |  |  | $\mu \mathrm{S}$ |  |
| Standby flag retention voltage | $V_{\text {STF }}$ | 2.0 |  |  | V |  |

Input Waveforms for AC Test


## Standby Flag Retention Timing

(

Bus Timing Requirements

| Symbol | Timing Formuia | Min/Max | Unit |
| :--- | :--- | :--- | :--- |
| $t_{C P}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| $t_{P C 2}$ | $(4 / 15) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | $(17 / 30) \mathrm{t}_{\mathrm{CY}}-120$ | Max | ns |
| $\mathrm{t}_{\mathrm{PF}}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}$ | Max | ns |
| $\mathrm{t}_{\mathrm{DP}}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-150$ | Min | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-50$ | Min | ns |
| $\mathrm{t}_{\mathrm{PP}}$ | $(7 / 10) \mathrm{t}_{\mathrm{CY}}-250$ | Min | ns |
| $\mathrm{t}_{\mathrm{CY}}$ | $\left(1 / \mathrm{f}_{\mathrm{XTAL}}\right) \times 15$ |  | $\mu \mathrm{~s}$ |

## Timing Waveforms

## Read Operation (DBBOUT Register)



Write Operation (DBBIN Register)


## $\mu$ PD80C42

## Timing Waveforms (cont)

PORT2

$\operatorname{PORT}(E A=1)$


## DMA



## Functional Description

## Data Bus Buffer In (DBBIN) and Data Bus Buffer Out (DBBOUT) Registers

As figure 1 shows, the DBBIN and DBBOUT registers transfer data to and from the master processors by way of the 8 -bit external data bus ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) and the 8 -bit internal data bus.

Figure 1. $\mu$ PD80C42 Data Flow


## Data Bus Buffer (DBB) Status Register

The $\mu \mathrm{PD} 80 \mathrm{C} 42$ has an 8 -bit status register ( $\mathrm{ST}_{0}-\mathrm{ST}_{7}$ ) that contains information about the current status of the master or slave processor. The MOV STS, A instruction makes status bits $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ user-definable by moving accumulator bits $4-1$ to bits $\mathrm{ST}_{4}-\mathrm{ST}_{7}$ of the status register ( $\mathrm{ST}_{0}-\mathrm{ST}_{3}$ are not affected). Bits $\mathrm{ST}_{0}-\mathrm{ST}_{3}$ give the status of the Output Buffer Full (OBF) and Input Buffer Full (IBF) bits, and flag bits (F0, F1). Figure 2 shows the status register format.

Figure 2. Status Register Format

| $\mathrm{ST}_{7}$ | $\mathrm{ST}_{6}$ | $\mathrm{ST}_{5}$ | $\mathrm{ST}_{4}$ | $\mathrm{ST}_{3}$ | $\mathrm{ST}_{2}$ | $\mathrm{ST}_{1}$ | $\mathrm{ST}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $U D$ | $U D$ | $U D$ | $U D$ | F 1 | FO | IBF | 0 PF |

The MOV STS, A instruction is coded as follows:
$10 \begin{array}{lllllll}1 & 0 & 1 & 0 & 0 & 0 & 0\end{array} 90 \mathrm{H}$
Figure 3 shows how $\mathrm{ST}_{0}-\mathrm{ST}_{3}$ change internally on the trailing-edge of $\overline{R D}$ or $\overline{W R}(\overline{R D}$ and $\overline{W R}$ are edgesensitive).

Figure 3. $\overline{R D}$ or $\overline{W R}$ Inputs


You can make $\mathrm{ST}_{0}$ (OBF) and $\mathrm{ST}_{1}$ (IBF) externally available in order to interrupt the master processor by executing the EN FLAGS instruction. When the EN FLAGS instruction is executed, $\mathrm{P} 2_{4}$ becomes the OBF pin. A 1 written to $\mathrm{P}_{2}$ enables OBF and outputs its status. A 0 written to $\mathrm{P}_{4}$ disables OBF by holding it low. Use OBF to indicate that valid data is available from the output data bus buffer register.

You can also use the EN FLAGS instruction to use $\mathrm{P} 2_{5}$ as the $\overline{\mathrm{IBF}}$ pin. A 1 written to $\mathrm{P} 2_{5}$ enables $\overline{\mathrm{BF}}$ to output the inverse of the $\overline{\mathrm{IBF}}$ status bit. A 0 written to P 25 disables $\overline{\mathrm{BF}}$ by holding it low, making data at the data bus invalid.

The EN FLAGS instruction is coded as follows:
$\begin{array}{llllllllll}1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & F 5 H\end{array}$
$\mathrm{P} 2_{6}$ and P 27 are port pins or DMA handshake pins that allow a DMA interface. Use the EN DMA instruction to enable $\mathrm{P}_{6}$ and $\mathrm{P}_{7}{ }_{7}$ as DRQ (DMA Request) and $\overline{\text { DACK }}$ (DMA Acknowledge), respectively. A 1 written to $\mathrm{P}_{2}$ activates DRQ, thus issuing a DMA request. Deactivate DRQ with the EN DMA instruction, DACK ANDed with $\overline{\mathrm{RD}}$, or $\overline{\mathrm{DACK}}$ ANDed with $\overline{\text { WR. When EN DMA is exe- }}$ cuted, $\mathrm{P}_{2}$ ( $\overline{\mathrm{DACK}}$ ) functions as a chip select input for the data bus buffer registers during DMA transfers.
The EN DMA instruction is coded as follows:
$\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 1 & 0 & 1\end{array}$
E5H

## HALT Mode

The HALT mode allows the $\mu$ PD80C42 to conserve power during periods of inactivity. In the HALT mode, the oscillator remains active but the internal system clock stops. The HALT instruction allows the processor to enter the HALT mode.

## STOP Mode

The STOP mode disables the oscillator but maintains the contents of RAM. STOP mode conserves even more power than HALT mode. Enter STOP mode through software with the STOP instruction or through hardware with the STOP pin. In hardware STOP mode, the power supply voltage can drop as low as 2.0 V . In software STOP mode, it can drop as low as 2.5 V while still maintaining the RAM contents.
Control the STOP mode with hardware, with the $\overline{\text { RESET }}$ and STOP pins, as follows:

- Bring $\overline{\operatorname{RESET}}$ low for at least six machine cycles, then bring STOP low. This assures proper termination of CPU operations. Figure 4 shows the timing for controlling STOP mode with hardware.

Figure 4. STOP Mode Control Timing


- Release hardware STOP mode by returning $V_{C C}$ to $+5 \mathrm{~V} \pm 10 \%$. After STOP goes high, hold RESET low long enough to allow the oscillator to stabilize. Figure 5 shows how to control oscillator settling time with the STOP pin by adding an external capacitor to the RESET line.
- Release the software STOP modes by applying a low level to the RESET pin to initiate oscillator operation. After sufficient oscillator stabilization time has passed, return RESET to a high level. Program execution will then begin at address 0 .

Figure 5. STOP Mode Control Circuit


The following table shows the states of the output pins during both hardware and software STOP mode.

Table 1. Output Pins During STOP Mode

|  | State |  |  |
| :--- | :--- | :--- | :--- |
| Output Pin | STOPZ Instruction | STOPH Instruction | Hardware STOP |
| $\mathrm{P1}_{0}-\mathrm{P1}_{7}, \mathrm{P2}_{0}-\mathrm{P} 2_{7}$ | High-Z | High level | High level |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | High-Z | High-Z | High-Z |
| PROG | High level | High level | High level |
| SYNC | Low level | Low level | Low level |

Instruction Set

| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathbf{D}_{0}$ |  |  |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD A, \# data | $(A),(C) \leftarrow(A)+$ data | Add immediate the specified data to the accumulator.(2) | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ADD A, Rr | $\begin{aligned} & (A),(C) \leftarrow(A)+(R r) \\ & r=0-7 \end{aligned}$ | Add contents of designated register to the accumulator.(2) | 0 | 1 | 1 | 0 | 1 | $\mathrm{r}_{2}$ | $r_{1}$ | $r_{0}$ | 1 | 1 |
| ADD A, @ Rr | $\begin{aligned} & (A),(C) \leftarrow(A)+((R r)) \\ & r=0-1 \end{aligned}$ | Add indirect the contents the data memory location to the accumulator.(2) | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $r_{0}$ | 1 | 1 |
| ADDC A, \# data | $(A),(C) \leftarrow(A)+(C)+\text { data }$ | Add immediate with carry the specified data to the accumulator.(2) | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| $\overline{\text { ADDC A, Rr }}$ | $\begin{aligned} & (A),(C) \leftarrow(A)+(C)+(R r) \\ & r=0-7 \end{aligned}$ | Add with carry the contents of the designated register to the accumulator.(2) | 0 | 1 | 1 | 1 | 1 | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | 1 | 1 |
| ADDC A, @ Rr | $\begin{aligned} & (A),(C) \leftarrow(A)+(C)+((\operatorname{Rr})) \\ & r=0-1 \end{aligned}$ | Add indirect with carry the contents of data memory location to the accumulator.(2) | 0 | 1 | 1 | 1 | 0 | 0 | 0 | $\mathrm{r}_{0}$ | 1 | 1 |
| ANL A, \# data | $(A) \leftarrow(A)$ AND data | Logical AND specified immediate data with accumulator. | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ANL A, Rr | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \text { AND }(\mathrm{Rr}) \\ & \mathrm{r}=0-7 \end{aligned}$ | Logical AND contents of designated register with accumulator. | 0 | 1 | 0 | 1 | 1 | $\mathrm{r}_{2}$ | ${ }^{1}$ | $\mathrm{r}_{0}$ | 1 | 1 |
| ANL. A, @ Rr | $\begin{aligned} & (A) \leftarrow(A) \text { AND }((\mathrm{Rr})) \\ & r=0-1 \end{aligned}$ | Logical AND indirect the contents of data memory with accumulator. | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{r}_{0}$ | 1 | 1 |
| CPLA | $(A) \leftarrow \mathrm{NOT}(\mathrm{A})$ | Complement the contents of the accumulator. | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CLRA | $(\mathrm{A}) \leftarrow 0$ | Clear the contents of the accumulator. | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| DA A |  | Decimal adjust the contents of the accumulator. (2) | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| DEC A | $(A) \leftarrow(A)-1$ | Decrement by 1 the accumulator's contents. | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| INC A | $(A) \longleftarrow(A)+1$ | Increment by 1 the accumulator's contents. | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| ORL A, \# data | $(A) \leftarrow(A) O R$ data | Logical OR specified immediate data with accumulator. | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| ORL A, Rr | $(A) \leftarrow(A) 0 R(R r) ; r=0-7$ | Logical OR contents of designated register with accumulator. | 0 | 1 | 0 | 0 | 1 | $\mathrm{r}_{2}$ | ${ }^{1}$ | $\mathrm{r}_{0}$ | 1 | 1 |
| ORL A, @ Rr | $\begin{aligned} & (A) \leftarrow(A) O R((\mathrm{Rr})) \\ & r=0-1 \end{aligned}$ | Logical OR indirect the contents of data memory location with accumulator. | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{r}_{0}$ | 1 | 1 |
| RLA | $\begin{aligned} & \left(A_{n}+1\right) \leftarrow\left(A_{n}\right), \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) n=0-6 \end{aligned}$ | Rotate accumulator left by 1 bit without carry. | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| RLC A | $\begin{aligned} & \left(A_{n}+1\right) \leftarrow\left(A_{n}\right), \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) n=0-6 \end{aligned}$ | Rotate accumulator left by 1 bit through carry. | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| RR A | $\begin{aligned} & \left(A_{n}\right) \leftarrow\left(A_{n+1}\right), \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) n=0-6 \end{aligned}$ | Rotate accumulator right by 1 bit without carry. | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |


|  |  |  | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minemonic | Operation | Description | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Accumulator (cont) |  |  |  |  |  |  |  |  |  |  |  |  |
| RRC A | $\begin{aligned} & \left(A_{n}\right) \leftarrow\left(A_{n}+1\right) \\ & \left(A_{7}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{0}\right) n=0-6 \end{aligned}$ | Rotate accumulator right by 1 bit through carry. | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| SWAPA | $\left(A_{7}-A_{4}\right) \longleftrightarrow\left(A_{3}-A_{0}\right)$ | Swap the 24 -bit nibbles in the accumulator. | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| XRL A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A}) \times$ X R data | Logical XOR specified immediate data with accumulator. | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |
| $\overline{X R L A}, \mathrm{Rr}$ | $\begin{aligned} & (A) \leftarrow(A) X O R(R r) \\ & r=0-7 \end{aligned}$ | Logical XOR contents of designated register with accumufator. | 1 | 1 | 0 | 1 | 1 | ${ }_{2}$ | $\mathrm{r}_{1}$ | $r_{0}$ | 1 | 1 |
| XRL A, @ Rr | $\begin{aligned} & (A) \leftarrow(A) \times O R((R r)) \\ & r=0-1 \end{aligned}$ | Logical XOR indirect the contents of data memory location with accumulator. | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $r_{0}$ | 1 | 1 |
| Branch |  |  |  |  |  |  |  |  |  |  |  |  |
| DJNZ Rr, addr | $\begin{aligned} & (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \\ & \text { If } \mathrm{Rr} \neq 0 ; \\ & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow a_{7}-\mathrm{a}_{0} \\ & \mathrm{r}=0-7 \end{aligned}$ | Decrement the specified register and test contents. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 1 \\ a_{3} \end{gathered}$ | $\begin{aligned} & \mathrm{r}_{2} \\ & \mathrm{a}_{2} \end{aligned}$ | $\begin{aligned} & r_{1} \\ & a_{1} \end{aligned}$ | $\begin{aligned} & r_{0} \\ & a_{0} \end{aligned}$ | 2 | 2 |
| JBb addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } \mathrm{Bb}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{Bb}=0 \end{aligned}$ | Jump to specified address if accumulator bit is set. | $\begin{aligned} & \mathrm{b}_{2} \\ & \mathrm{a}_{7} \end{aligned}$ | $\begin{aligned} & b_{1} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{b}_{0} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 0 \\ a_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \end{array}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JC addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-P_{-}\right) \leftarrow a_{7}-a_{0} \text { if } C=1 \\ & (P C) \leftarrow(P C)+2 \text { if } C=0 \end{aligned}$ | Jump to specified address if carry flag is set. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JF0 addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-P C_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } \mathrm{F0}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{FO}=0 \end{aligned}$ | Jump to specified address if flag F0 is set. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JF1 addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow a_{7}-a_{0} \text { if } \mathrm{F}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{F} 1=0 \end{aligned}$ | Jump to specitied address if flag F1 is set. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JMP addr | $\left(\mathrm{PC}_{10}-\mathrm{PC}_{8}\right) \leftarrow\left(\mathrm{a}_{7}-\mathrm{a}_{0}\right)$ | Direct jump to specified address within the 2K address block. | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & a_{g} \\ & a_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{8} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 0 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JMPP @ A | $\left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow((\mathrm{A}))$ | Jump indirect to specified address with address page. | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |
| JNC addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow a_{7}-a_{0} \text { if } C=0 \\ & (P C) \leftarrow(P C)+2 \text { if } C=1 \end{aligned}$ | Jump to specified address if carry flag is low. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JNIBF addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow a_{7}-a_{0} \text { if } \mid B F=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{IBF}=1 \end{aligned}$ | Jump to specified address if interrupt is low. | $\begin{gathered} 1 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JNT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } \mathrm{TO}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=1 \end{aligned}$ | Jump to specified address if test 0 is low. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & a_{1} \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |
| JNT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } T 1=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } T 1=1 \end{aligned}$ | Jump to specified address if test 1 is low. | $\begin{gathered} 0 \\ \mathrm{a}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JNZ addr | $\begin{aligned} & \left(P C_{7}-P C_{0}\right) \leftarrow a_{7}-a_{0} \text { if } A \neq 0 \\ & (P C) \leftarrow(P C)+2 \text { if } A=0 \end{aligned}$ | Jump to specified address if accumulator is non-zero. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | 1 $a_{1}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |

Instruction Set (cont)

| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Branch (cont) |  |  |  |  |  |  |  |  |  |  |  |  |
| JOBF addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } 0 B F=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } 0 \mathrm{BF}=0 \end{aligned}$ | Jump to specified address if output is low. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{aligned} & \hline 0 \\ & a_{5} \end{aligned}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | 1 $a_{1}$ | 0 $\mathrm{a}_{0}$ | 2 | 2 |
| JTF addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } \mathrm{TF}=1 \\ & \text { then reset } T F \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } T F=0 \end{aligned}$ | Jump to specified address if timer flag is set to 1. | $\begin{aligned} & 0 \\ & a_{7} \end{aligned}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } \mathrm{TO}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } T 0=0 \end{aligned}$ | Jump to specified address if test 0 is a 1. | $\begin{aligned} & 0 \\ & a_{7} \end{aligned}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \end{gathered}$ | $\begin{gathered} 0 \\ a_{0} \end{gathered}$ | 2 | 2 |
| JT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-P C_{0}\right) \leftarrow a_{7}-a_{0} \text { if } T 1=1 \\ & (P C) \leftarrow(P C)+2 \text { if } T 1=0 \end{aligned}$ | Jump to specified address if test 1 is a 1. | $\begin{aligned} & 0 \\ & a_{7} \end{aligned}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | 1 $a_{1}$ | 0 $\mathrm{a}_{0}$ | 2 | 2 |
| JZ addr | $\begin{aligned} & \left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{7}-\mathrm{a}_{0} \text { if } A=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } A=1 \end{aligned}$ | Jump to specified address if accumulator is 0 . | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} \hline 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{1} \end{gathered}$ | $\begin{aligned} & \hline 0 \\ & a_{0} \end{aligned}$ | 2 | 2 |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |
| EN! |  | Enable the interrupt. | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS I |  | Disable the external interrupt input. | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| EN DMA |  | Enables DMA handshake lines. | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| EN Flags |  | Enables master interrupts. | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RBO | (BS) $\leftarrow 0$ | Select bank 0 (locations 0-7) of data memory. | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| SEL RB1 | $(\mathrm{BS}) \leftarrow 1$ | Select bank 1 (locations 24-31) of data memory. | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| HALT |  | Initiates halt mode. | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| STOP Z |  | Sets CPU to software stop mode. (Port output high impedance) | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| STOP H |  | Sets CPU to software stop mode. (Port output high level) | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV A, \# data | ( A$) \leftarrow$ data | Move immediate the specified data into the accumulator. | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{5} \end{array}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{0} \end{aligned}$ | 2 | 2 |
| MOV A, Rr | (A) $\leftarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Move the contents of the designated registers into the accumulator. | 1 | 1 | 1 | 1 | 1 | $\mathrm{r}_{2}$ | ${ }_{1}$ | $r_{0}$ | 1 | 1 |
| MOVA, @Rr | (A) $\leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of data memory location into the accumulator. | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $r_{0}$ | 1 | 1 |
| MOV A, PSW | $(\mathrm{A}) \leftarrow(\mathrm{PSW})$ | Move contents of the program status word into the accumulator. | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| MOV Rr, \# data | $(\mathrm{Rr}) \leftarrow$ data; $\mathrm{r}=0-7$ | Move immediate the specified data into the designated register. | $\begin{aligned} & 1 \\ & d_{7} \end{aligned}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{aligned} & r_{2} \\ & d_{2} \end{aligned}$ | $\begin{aligned} & r_{1} \\ & d_{1} \end{aligned}$ | $\begin{aligned} & r_{0} \\ & d_{0} \end{aligned}$ | 2 | 2 |
| MOV Rr, A | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | Move accumulator contents into the designated register. | 1 | 0 | 1 | 0 | 1 | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | 1 | 1 |
| MOV @ Rr, A | $((\mathrm{Rr})) \leftarrow(A) ; r=0-1$ | Move indirect accumulator contents into data memory location. | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $r_{0}$ | 1 | 1 |
| MOV @ Rr, \# data | $((\mathrm{Rr})) \leftarrow$ data; $\mathrm{r}=0-1$ | Move immediate the specified data into data memory. | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{aligned} & r_{0} \\ & d_{0} \end{aligned}$ | 2 | 2 |
| MOV PSW, A | $(\mathrm{PSW}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into the program status word. | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |


| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $D_{0}$ |  |  |
| Data Moves (cont) |  |  |  |  |  |  |  |  |  |  |  |  |
| MOVP A, @ A | $\mathrm{A} \leftarrow\left(\left(\mathrm{PG}_{10}-\mathrm{PC}_{8}\right),(\mathrm{A})\right)$ | Move data in the current page into the accumulator. | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| MOVP3 A, @ A | $(\mathrm{A}) \leftarrow((011, A))$ | Move program data in page 3 into the accumulator. | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| XCH A, Rr | $(A) \longleftrightarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Exchange the accumulator and designated register's contents. | 0 | 0 | 1 | 0 | 1 | $\mathrm{r}_{2}$ | ${ }_{1}$ | $\mathrm{r}_{0}$ | 1 | 1 |
| XCHA, @ Rr | $(\mathrm{A}) \longleftrightarrow((\mathrm{Rr}) ; \mathrm{r}=0-1$ | Exchange indirect contents of accumulator and location in data memory. | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $r_{0}$ | 1 | 1 |
| XCHDA, @ Rr | $\underset{\substack{\left(A_{3}-A_{0}\right) \\ r=0-1}}{ }$ | Exchange indirect 4-bit contents of accumulator and data memory. | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $r_{0}$ | 1 | 1 |
| Flags |  |  |  |  |  |  |  |  |  |  |  |  |
| CPLC | (C) $\leftarrow \mathrm{NOT}(\mathrm{C})$ | Complement contents of carry bit. | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| CPLFO | $(F 0) \sim N O T(F 0)$ | Complement contents of flag FO. | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| CPLF1 | $(\mathrm{F} 1)<\mathrm{NOT}(\mathrm{F} 1)$ | Complement contents of flag F1. | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| CLRC | (C) $\leftarrow 0$ | Clear contents of carry bit to 0 . | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CLR FO | $(\mathrm{FO}) \leftarrow 0$ | Clear contents of flag 0 to 0 . | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| CLRF1 | (F1) $\leftarrow 0$ | Clear contents of flag 1 to 0 . | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| Input / Output |  |  |  |  |  |  |  |  |  |  |  |  |
| ANL. Pp, <br> \# data | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND data } \\ & \mathrm{p}=1-2 \end{aligned}$ | Logical AND immediate specified data with designated port (1 or 2). | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{2} \end{aligned}$ | $\begin{aligned} & p_{1} \\ & d_{1} \end{aligned}$ | $\begin{aligned} & p_{0} \\ & d_{0} \end{aligned}$ | 2 | 2 |
| ANLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \longleftarrow(\mathrm{Pp}) \text { AND }\left(\mathrm{A}_{3}-\mathrm{A}_{0}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical AND contents of accumulator with designated port (4-7). | 1 | 0 | 0 | 1 | 1 | 1 | $p_{1}$ | $p_{0}$ | 2 | 1 |
| IN A, DBB | (A) $\leftarrow($ DBBIN $) ; 1 \mathrm{BF} \leftarrow 0$ |  | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| IN A, Pp | $(\mathrm{A}) \leftarrow(\mathrm{PP}) ; \mathrm{p}=1-2$ | Input data from designated port (1-2) into accumulator. | 0 | 0 | 0 | 0 | 1 | 0 | $p_{1}$ | $\mathrm{P}_{2}$ | 2 | 1 |
| MOVD A, Pp | $\begin{aligned} & \left(A_{3}-A_{0}\right) \leftarrow(P p) ; \\ & \left(A_{7}-A_{4}\right) \leftarrow 0 p=4-7 \end{aligned}$ | Move contents of designated port (4-7) into accumulator. | 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{p}_{1}$ | $p_{0}$ | 2 | 1 |
| MOVD Pp, A | $(\mathrm{Pp}) \leftarrow\left(\mathrm{A}_{3}-\mathrm{A}_{0}\right) ; \mathrm{p}=4-7$ | Move contents of accumulator to designated port (4-7). | 0 | 0 | 1 | 1 | 1 | 1 | $p_{1}$ | $p_{0}$ | 2 | 1 |
| MOV STS, A | $\left(\mathrm{ST}_{7}-\mathrm{ST}_{4}\right) \leftarrow\left(\mathrm{A}_{7}-\mathrm{A}_{4}\right)$ | Move contents of accumulator to designated port (4-7). | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |

## Instruction Set（cont）

| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| Input／Output（cont） |  |  |  |  |  |  |  |  |  |  |  |  |
| ORLD Pp，A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) O R\left(\mathrm{~A}_{3}-\mathrm{A}_{0}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical OR contents of accumulator with designated port（4－7）． | 1 | 0 | 0 | 0 | 1 | 1 | $p_{1}$ | $p_{0}$ | 2 | 1 |
| ORLPD， \＃data | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { OR data } \\ & \mathrm{p}=1-2 \end{aligned}$ | Logical OR immediate specified data with designated port（1－2）． | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & p_{1} \\ & d_{1} \end{aligned}$ | $\begin{aligned} & p_{0} \\ & d_{0} \end{aligned}$ | 2 | 2 |
| OUT DBB，A | （DBBOUT）$\leftarrow(\mathrm{A}), 0 \mathrm{OBF} \leftarrow 1$ |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| OUTL Pp，A | $(\mathrm{Pp}) \leftarrow(\mathrm{A}) ; \mathrm{p}=1-2$ | Output contents of accumulator to designated port（1－2）． | 0 | 0 | 1 | 1 | 1 | 0 | $p_{1}$ | $p_{0}$ | 2 | 1 |
| Registers |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC Rr | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \mathrm{r}=0-7$ | Decrement by 1 contents of designated register． | 1 | 1 | 0 | 0 | 1 | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | 1 | 1 |
| INC Rr | $(R r) \leftarrow(R r)+1 ; r=0-7$ | Increment by 1 contents of designated register． | 0 | 0 | 0 | 1 | 1 | $\mathrm{r}_{2}$ | $\mathrm{r}_{1}$ | $\mathrm{r}_{0}$ | 1 | 1 |
| INC＠Rr | $((R r)) \leftarrow((R r))+1 ;$ | Increment indirect by the contents of data memory location． | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{r}_{0}$ | 1 | 1 |

## Subroutine

| CALL addr | $\begin{aligned} & ((\mathrm{SP})) \leftarrow(\mathrm{PC}),\left(\mathrm{PSW}_{7}-\mathrm{PSW}_{4}\right) \\ & (S P) \leftarrow(S P)+1 \\ & \left(\mathrm{PC}_{10}-\mathrm{PC}_{0}\right) \leftarrow \mathrm{a}_{10}-\mathrm{a}_{0} \end{aligned}$ | Call designated subroutine． | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $a_{9}$ $a_{6}$ | $a_{8}$ $a_{5}$ | 1 $a_{4}$ | $a_{3}$ | 1 $a_{2}$ | $a_{1}$ | 0 $a_{0}$ | 2 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RET | $\begin{aligned} & (S P) \leftarrow(S P)-1 \\ & (P C) \leftarrow((S P)) \end{aligned}$ | Return from subroutine without restoring program status word． | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |
| RETR | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & \left(\mathrm{PSW} \mathbf{7}_{7}-\mathrm{PSW} 4\right) \leftarrow((\mathrm{SP})) \end{aligned}$ | Return from subroutine restoring program status word． | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |
| Timer／Counter |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI |  | Enable internal interrupt flag for timer／counter output． | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| DIS TCNTI |  | Disable internal interrupt flag for timer／counter output， | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| MOV A，T | $(\mathrm{A}) \leftarrow(\mathrm{T})$ | Move contents of timer／counter into accumulator． | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| MOV T，A | $(\mathrm{T}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into timer／counter． | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| STOP TCNT |  | Stop count for event counter． | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT CNT |  | Start count for event counter． | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| STRT T |  | Start count for timer． | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | No operation performed． | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| A | Accumulator |
| AC | Auxiliary carry flag |
| addr | Program memory address |
| b | Accumulator bit ( $\mathrm{b}=0-7$ ) |
| C | Carry flag |
| CNT | Counter |
| data | 8-bit data |
| DBB | Data bus buffer |
| FO, F1 | Flags 0, 1 (C $/ \mathrm{D}$ flag $)$ |
| I | Interrupt |
| IBF | Input buffer full flag |
| OBF | Output buffer full flag |
| PC | Program counter |
| Pp | Port $(p=1-2$ or 4-7) |
| PSW | Program status word |
| Rr | Register ( $\mathrm{r}=0-1$ or $\mathrm{r}=0-7)$ |

## Operating Characteristics



| Symbol | Description |
| :---: | :--- |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| $\mathrm{TO}, \mathrm{TI}$ | TEST0, TEST1 pin |
| $\#$ | Immediate data |
| $@$ | Indirect address |
| $(\mathrm{x})$ | Contents of register X |
| $((\mathrm{x}))$ | Contents of memory addressed by X |
| $\leftarrow$ | Transfer direction, result |
| AND | Logical product (logical AND) |
| OR | Logical sum (logical OR) |
| XOR | Exclusive OR |
| $\square$ | Complement |



## Operating Characteristics (cont)







## Operating Characteristics (cont)




## Description

The $\mu$ PD8748H is one of the $\mu$ PD8048 family of singlechip 8 -bit microcomputers. It is a high-speed NMOS processor that functions efficiently in control and arithmetic applications. The flexible instruction set allows you to directly set and reset individual data bits within the accumulator and the I/O ports. The variety of branch and table look-up instructions simplifies the implementation of standard logic functions.
The instruction set is made up of one- and two-byte instructions. Over 70\% are single-byte instructions that require only one or two cycles. Over $50 \%$ require a single cycle.
The $\mu$ PD8748H functions as a stand-alone microcomputer. You can expand its functions with standard 8080A/8085A peripherals and memories. It contains $1024 \times 8$ bits of ROM program memory, $64 \times 8$ bits of RAM data memory, $271 / 0$ lines, an 8 -bit internal timer/event counter, oscillator, and clock circuitry.
The $\mu$ PD8748H differs from the $\mu$ PD8048 in that it has 1 K of on-board EPROM. This is useful in preproduction or prototype applications where the software is not complete or in system designs in quantities that do not require a mask ROM. See the $\mu$ PD8048H/8035HL data sheet for more information.

## Features

## $\square$ Low programming voltage

Fully compatible with 8048/8748/8035$\square$ NMOS silicon gate technologySingle +5 V supply$2.5 \mu \mathrm{~s}$ cycle time96 instructions; 70\% single byte
Internal timer/event counter
$64 \times 8$ byte RAM data memorySingle interrupt level
27 I/O lines
$\square$ Internal clock generator8-level stack
$\square$ Compatible with 8080A/8085A peripherals
$\square$ Available in one-time-programmable plastic package

## Ordering Information

| Part <br> Number | Package Type | Max Freq. <br> of Operation |
| :--- | :--- | :---: |
| $\mu$ PD8748HC | 40 -Pin plastic DIP | 11 MHz |
| $\mu$ PD8748HD | 40 -Pin cerdip with quartz window | 11 MHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1,39 | T0, T1 | Testable inputs 0 and 1 |
| 2, 3 | XTAL1, XTAL2 | Crystal inputs |
| 4 | $\overline{\text { RESET }}$ | System reset input |
| 5 | $\overline{\text { SS }}$ | Single step input |
| 6 | INT | Interrupt input |
| 7 | EA | External access input |
| 8 | $\overline{\mathrm{RD}}$ | Read strobe output |
| 9 | $\overline{\text { PSEN }}$ | Program store enable output |
| 10 | $\overline{\text { WR }}$ | Write strobe output |
| 11 | ALE | Address latch enable output |
| 12-19 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 8 -bit bidirectional port |
| 20 | $V_{S S}$ | Ground |
| 21-24, 35-38 | $\mathrm{P} 20^{-} \mathrm{P} 2_{7}$ | 8-bit quasibidirectional port 2 |
| 25 | PROG | Program puise input |
| 26 | $V_{D D}$ | Programming power supply |
| 27-34 | $\mathrm{P}_{1}-\mathrm{P} 17$ | 8 -bit quasibidirectional port 1 |
| 40 | $V_{C C}$ | Primary power supply |

## Pin Functions

## T0, T1 (Testable inputs 0 and 1)

TO uses the conditional transfer functions JTO and JNTO; T1 uses JT1 and JNT1. The ENTO CLK instruction allows TO to use the internal state clock (CLK). Use the STRT CNT instruction to use T1 as the timer/counter. During programming, you can use TO as a testable flag.

## XTAL1, XTAL2 (Crystal inputs)

XTAL1 and XTAL2 are two sides of the crystal input for an external oscillator or frequency (non-TTL compatible $\mathrm{V}_{\mathrm{IH}}$ ).

## RESET (Reset)

Active low input for processor initialization. $\overline{\text { RESET }}$ is also used for PROM programming verification and power down (non-TTL compatible $\mathrm{V}_{\mathrm{IH}}$ ).

## $\overline{\text { SS }}$ (Single step)

Active low single step input. $\overline{\mathrm{SS}}$ and ALE allow the processor to single step through each instruction in program memory.

## $\overline{\text { INT }}$ (Interrupt)

Active low interrupt input. $\overline{\mathrm{NT}}$ starts an interrupt if an enable interrupt instruction has been executed. RESET disables the interrupt. You can test INT with a conditional jump instruction.

## EA (External access)

A logic 1 at the EA input tells the processor to perform all program memory fetches from external memory.

## $\overline{\mathrm{RD}}$ (Read strobe)

Active low read strobe output. $\overline{R D}$ pulses low when the processor performs a bus read. $\overline{\mathrm{RD}}$ also enables data onto the processor bus from a peripheral device and functions as a read strobe for external data memory.

## $\overline{\text { PSEN }}$ (Program store enable)

Active low program store enable output. $\overline{\text { PSEN }}$ becomes active only during external memory fetches.

## WR (Write strobe)

Acitve low write strobe output. $\overline{W R}$ pulses low when the processor performs a bus write. $\bar{W}$ also functions as a write strobe for external data memory.

## ALE (Address latch enable)

Once each cycle, the falling edge of ALE latches the address for external memory or peripherals. You can also use ALE as a clock output.

## $\mathrm{D}_{0}-\mathrm{D}_{7} \quad$ (8-bit bidirectional bus)

The $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ strobes allow you to perform synchronous reads and writes on this port. The contents of $D_{0}-D_{7}$ can be latched in static mode. During an external memory fetch, $\mathrm{D}_{0}-\mathrm{D}_{7}$ holds the LSBs of the program counter. PSEN controls the incoming addressed instruction. $D_{0}-D_{7}$ also holds address and data information for external RAM data store instruction (controlled by ALE, $\overline{R D}$, and $\overline{W R}$ ).

VSS (Ground)
Ground.

## $\mathrm{P}_{20}-\mathrm{P}_{7}$ (Port 2)

Port 2 is one of two 8 -bit quasibidirectional ports. $\mathrm{P}_{2}{ }_{0}-\mathrm{P}_{2}$ hold the four MSBs of the program counter for external data memory fetches; $\mathrm{P} 2_{4}-\mathrm{P} 27$ hold data. $\mathrm{P}_{2}-\mathrm{P} 2_{3}$ are also used as a 4-bit I/O bus for the $\mu \mathrm{PD} 8243$ 1/O expander.

## PROG (Program pulse)

Apply a +18 V pulse to the PROG input to program the $\mu$ PD8748H. You can also use PROG as an output strobe for the $\mu$ PD8243.

## $V_{D D}$ (Programming power supply)

$V_{D D}$ must be +21 V to program the $\mu \mathrm{PD} 8748 \mathrm{H}$ or +5 V for the ROM and PROM versions for normal operation.

## $\mathrm{P1}_{0}-\mathrm{P1}_{7}$ (Port 1)

Port 1 is one of two 8 -bit quasibidirectional ports used for external data memory fetches.

## $V_{\text {CC }}$ (Power supply)

$V_{C c}$ must be +5 V to program and operate the $\mu$ PD8748H.

## Block Diagram



## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Operating temperature, $\mathrm{T}_{\mathrm{OP}}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage temperature, $\mathrm{T}_{\mathrm{ST}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 V to +7.0 V |
| Input voltage, $\mathrm{V}_{1}$ | -0.5 V to +7.0 V |
| Power supply voltages, $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

| Parameter | Symbol | Limits |  |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input low voltage (except XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | VIL | -0.5 |  | 0.8 | V |  |
| Input low voltage (XTAL1, XTAL2, RESET) | $\mathrm{V}_{\text {IL1 }}$ | -0.5 |  | 0.6 | V |  |
| Input high voltage (except XTAL1, XTAL2, RESET) | $V_{\text {IH }}$ | 2.0 |  | $V_{C C}$ | V |  |
| Input high voltage (XTAL1, XTAL2, RESET) | $\mathrm{V}_{\mathrm{H} 1}$ | 3.8 |  | $V_{C C}$ | v |  |
| Output low voltage (Bus) | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.45 | V | $10 \mathrm{~L}=2.0 \mathrm{~mA}$ |
| Output low <br> voltage ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, <br> PSEN, ALE) | $\mathrm{V}_{0 L 1}$ |  |  | 0.45 | V | $10 \mathrm{~L}=1.8 \mathrm{~mA}$ |

## DC Characteristics (cont)

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Paramotor | Symbol | Limits |  |  | Unit | Conditlo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Output low voltage (PROG) | $\mathrm{V}_{0 \mathrm{LL} 2}$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.0 \mathrm{~mA}$ |
| Output low voltage (all other outputs) | $\mathrm{V}_{0} \mathrm{~L} 3$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=1.6 \mathrm{~mA}$ |
| Output high voltage (Bus) | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Output high voltage ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, PSEN, ALE) | $\mathrm{V}_{\mathrm{OH} 1}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Output high voltage (all other outputs) | $\mathrm{V}_{\mathrm{OH} 2}$ | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}$ |
| Input leakage current ( $\mathrm{T} 1, \overline{\mathrm{~N} T}$ ) | $\mathrm{I}_{\mathrm{L}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $V_{S S} \leqslant V_{1} \leqslant V_{C C}$ |
| Input leakage current ( $\mathrm{P1}_{0}-\mathrm{Pl}_{7}$, $\mathrm{P}_{2}-\mathrm{P} 27, \mathrm{EA}, \overline{\mathrm{SS}}$ |  |  |  | -500 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{S S}+0.45 \mathrm{~V} \\ & \leqslant V_{1} \leqslant V_{C C} \end{aligned}$ |
| Output leakage current (Bus, T0, high impedance) | ${ }_{1} \mathrm{O}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{S S}+0.45 \mathrm{~V} \\ & \leqslant V_{1} \leqslant V_{\mathrm{CC}} \end{aligned}$ |
| Supply current ( $V_{D D}$ ) | ${ }_{\text {ID }}$ | 2 |  | 5 | mA |  |
| Total supply current | $\begin{aligned} & \mathrm{I}_{\mathrm{DD}}+ \\ & \mathrm{I}_{\mathrm{CC}} \\ & \hline \end{aligned}$ | 85 |  | 110 | mA |  |

Programming DC Characteristics
$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=+21 \mathrm{~V} \pm 0.5 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $V_{D D}$ voltage high level | $\mathrm{V}_{\text {DDH }}$ | 20.5 |  | 21.5 | V |  |
| $V_{D D}$ voltage low level | $V_{\text {DDL }}$ | 4.75 |  | 5.25 | V |  |
| PROG voltage high level | $\mathrm{V}_{\mathrm{PH}}$ | 17.5 |  | 18.5 | V |  |
| PROG voltage low level | $V_{\text {PL }}$ | 4.0 |  | $\mathrm{V}_{\text {CC }}$ | V |  |
| EA program/ verify voltage high level | $V_{\text {EAH }}$ | 17.5 |  | 18.5 | V |  |
| $V_{D D}$ high voltage supply current | ${ }^{\text {d }}$ D |  |  | 20.0 | mA |  |
| PROG high voltage supply current | ${ }^{\text {IPROG }}$ |  |  | 1.0 | mA |  |
| EA high voltage supply current | $I_{\text {EA }}$ |  |  | 1.0 | mA |  |

AC Characteristics

Read, Write, and Instruction Fetch External Data and Program Memory

| ALE pulse width | $t_{L L}$ | 150 |  | ns | $(1,3)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup before ALE | $\mathrm{t}_{\mathrm{AL}}$ | 70 |  | ns | $(1,3)$ |
| Address hold atter ALE | tLA | 50 |  | ns | $(1,3)$ |
| Control pulse width ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $\mathrm{t}_{\mathrm{CO}}$ | 480 |  | ns | $(1,3)$ |
| Control pulse width (PSEN) | ${ }^{\text {c }}$ C2 | 350 |  | ns | $(1,3)$ |
| Data setup before WR | tow | 390 |  | ns | $(1,3)$ |
| Data hoid after $\overline{W R}$ | two | 40 |  | ns | $(1,2,3)$ |
| Cycle time | $\mathrm{t}_{\mathrm{CY}}$ | 1.36 | 15.0 | $\mu \mathrm{S}$ |  |
| Data hold after $\overline{R D}, \overline{P S E N}$ | $\mathrm{t}_{\mathrm{DR}}$ | 0 | 110 | ns | $(1,3)$ |
| $\overline{\mathrm{RD}}$ to data in | $\mathrm{t}_{\text {RD1 }}$ |  | 330 | ns | $(1,3)$ |
| PSEN to data in | $\mathrm{t}_{\text {RD2 }}$ |  | 190 | ns | $(1,3)$ |
| Address setup before WR | $\mathrm{t}_{\mathrm{AW}}$ | 300 |  | ns | $(1,3)$ |
| Address setup before data in ( $\overline{\mathrm{RD}})$ | $t_{\text {AD1 }}$ |  | 730 | ns | $(1,3)$ |
| Address setup before data in (PSEN) | $t_{\text {AD2 }}$ |  | 460 | ns | $(1,3)$ |
| Address float to RD, WR | $\mathrm{t}_{\text {AFC1 }}$ | 140 |  | ns | $(1,3)$ |
| $\frac{\text { Address float to }}{\text { PSEN }}$ | $\mathrm{t}_{\text {AFC2 }}$ | 10 |  | ns | $(1,3)$ |
| ALE to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ delay time | tlafC1 | 200 |  | ns | $(1,3)$ |
| ALE to $\overline{\text { PSEN }}$ delay time | tLAFC2 | 60 |  | ns | $(1,3)$ |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{PROG}$ to ALE delay time | $\mathrm{t}_{\mathrm{CA}}$ | 50 |  | ns | $(1,3)$ |
| PSEN to ALE delay time | ${ }^{\text {t }}$ A2 | 320 |  | ns | $(1,3)$ |

## Note:

(1) Control Output: $C_{L}=80 \mathrm{pF}$, Bus Output: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$
(2) Bus high impedance, load $=20 \mathrm{pF}$
(3) Clock oscillation frequency, fosc $=11 \mathrm{MHz}$
$\mu$ PD8748H

AC Characteristics (cont)

| Parameter Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| Port 2 Timing |  |  |  |  |  |
| Port control setup $\mathrm{t}_{\mathrm{CP}}$ before PROG | 100 |  |  | ns | $(1,3)$ |
| Port control hold tpC after PROG | 160 |  |  | ns | $(1,3)$ |
| Input data setup $t_{P R}$ before PROG |  |  | 650 | ns | $(1,3)$ |
| Input data hold $t_{\text {pF }}$ after PROG | 0 |  | 140 | ns | $(1,3)$ |
| Output data setup $t_{D P}$ before PROG | 400 |  |  | ns | $(1,3)$ |
| Output data hold tpD after PROG | 90 |  |  | ns | $(1,3)$ |
| PROG pulse width tpp | 700 |  |  | ns | $(1,3)$ |
| Port 2I/0 data tpL setup before ALE | 160 |  |  | ns | $(1,3)$ |
| Port 2I/Odata tLP setup after ALE | 15 |  |  | ns | $(1,3)$ |
| ALE to port output tpv time |  |  | 510 | ns | $(1,3)$ |
| TO output cycle toprR time | 270 |  |  | ns | $(1,3)$ |

## Note:

(1) Control output: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$, bus output: $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$
(2) Bus high impedance, load $=20 \mathrm{pF}$
(3) Clock oscillation frequency, fosc $=11 \mathrm{MHz}$

## Programming AC Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 5^{\circ}, \mathrm{V}_{\mathrm{DD}}=+21 \mathrm{~V} \pm 0.5 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Tes Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Address setup before RESET $\uparrow$ | $\mathrm{t}_{\text {AW }}$ | 4 tcy |  |  |  |  |
| Address hold atter RESET $\uparrow$ | twa | $4 \mathrm{t}_{\mathrm{CY}}$ |  |  |  |  |
| Data Input setup before PROG $\downarrow$ | tow | $4 \mathrm{t}_{\mathrm{CY}}$ |  |  |  |  |
| Data input hold after PROG $\downarrow$ | two | 4 tcy |  | , |  |  |
| $\overline{\text { RESET }}$ hold after verify | tPH | 4 t CY |  |  |  |  |
| $V_{D D}$ setup before PROG $\uparrow$ | tvodw | 0 |  | 1.0 | ms |  |
| $V_{D D}$ hold after PROG $\downarrow$ | tVDDH | 0 |  | 1.0 | ms |  |
| PROG pulse width | tpw | 50 |  | 60 | ms |  |
| TESTO setup betore program mode | ${ }_{\text {tw }}$ | 4 t CY |  |  |  |  |
| TESTO hold after program mode | ${ }^{\text {W }}$ WT | $4 \mathrm{t}_{\mathrm{CY}}$ |  |  |  |  |

Programming AC Characteristics (cont)

| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 5^{\circ}, \mathrm{V}_{\mathrm{DD}}=+21 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Limits |  |  | Test <br> Parameter | Symbol |
|  | Min | Typ | Max | Unit | Conditions |  |

Note:
(1) If TESTO is high, $\mathrm{t}_{\mathrm{DO}}$ is triggered by $\overline{\text { RESET }} \uparrow$.

## Bus Timing Requirements

| Symbol | Timing Formula | Min/Max | Unit |
| :---: | :---: | :---: | :---: |
| tLL | (7/30) $\mathrm{t}_{\text {cY }}-170$ | Min | ns |
| $t_{\text {AL }}$ | $(2 / 15) \mathrm{t}_{\mathrm{CY}}-110$ | Min | ns |
| tha | (1/15) $\mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| ${ }_{\text {tect }}$ | (1/2) ter - 200 | Min | ns |
| ${ }_{\text {tec2 }}$ | $(2 / 5) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| $\mathrm{t}_{\mathrm{W}} \mathrm{W}$ | $(13 / 30) \mathrm{t}_{\mathrm{CY}}-200$ | Min | ns |
| two | $(1 / 15) \mathrm{t}_{\mathrm{CY}}-50$ | Min | ns |
| $t_{\text {DR }}$ | $(1 / 10) \mathrm{t}_{\mathrm{CY}}-30$ | Max | ns |
| $t_{\text {RD1 }}$ | (11/13) $\mathrm{t}_{\text {CY }}-170$ | Max | ns |
| $\mathrm{t}_{\text {RD2 }}$ | $(4 / 15) \mathrm{t}_{\text {cy }}-170$ | Max | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | (1/3) ter - 150 | Min | ns |
| $\mathrm{t}_{\text {AD1 }}$ | (7/10) tcy-220 | Max | ns |
| tad 2 | (1/2) $\mathrm{t}_{\mathrm{Cr}}-220$ | Max | ns |
| $t_{\text {AFC1 }}$ | $(2 / 15) \mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| $t_{\text {AFC2 }}$ | $(1 / 30) \mathrm{t}_{\mathrm{Cr}}-40$ | Min | ns |
| t LAFC1 | $(1 / 5) \mathrm{t}_{\text {CY }}-75$ | Min | ns |
| $\mathrm{t}_{\text {LAFC2 }}$ | (1/10) t $\mathrm{t}_{\text {c }}-75$ | Min | ns |
| ${ }_{\text {t }}^{\text {ca1 }}$ | $(1 / 15) \mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| $\mathrm{t}_{\text {CA2 }}$ | (4/15) $\mathrm{t}_{\mathrm{CY}}-40$ | Min | ns |
| $\mathrm{t}_{\text {CP }}$ | (2/15) $\mathrm{t}_{\mathrm{Cr}}-80$ | Min | ns |
| tPC | (4/15) $\mathrm{t}_{\text {cr }}-200$ | Min | ns |
| ${ }_{\text {tPR }}$ | $(17 / 30) \mathrm{t}_{\mathrm{Cr}}-120$ | Max | ns |
| ${ }_{\text {tpF }}$ | $(1 / 10) \mathrm{t}_{\text {cy }}$ | Max | ns |
| $t_{\text {dP }}$ | $(2 / 5) \mathrm{t}_{\text {cy }}-150$ | Min | ns |
| ${ }_{\text {tPD }}$ | (1/10) $\mathrm{t}_{\text {CY }}-50$ | Min | ns |
| tpp | $(7 / 10) \mathrm{I}_{\mathrm{CY}}-250$ | Min | ns |
| tpl | $(4 / 15) \mathrm{t}_{\text {cy }}-200$ | Min | ns |
| t/P | $(1 / 30) \mathrm{t}_{\mathrm{Cr}}-30$ | Min | ns |
| tpV | $(3 / 10) t_{\text {cY }}+100$ | Max | ns |
| $\mathrm{t}_{\text {OPRR }}$ | $(1 / 5) \mathrm{t}_{\mathrm{Cr}}$ | Min | ns |
| ${ }_{\text {t }}^{\text {CY }}$ | $\left(1 / \mathrm{foSC}^{\text {c }}\right.$ ) $\times 15$ |  | $\mu \mathrm{s}$ |

## Timing Waveforms

## Instruction Fetch (External Program Memory)



Read (External Data Memory)


Write (External Data Memory)


49-000472A

## Port 1/Port 2



## Timing Waveforms (cont)

## Program/Verify



## Verify



| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Accumulator |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADD A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A})+$ data | Add immediate the specified data to the accumulator. | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \\ \hline \end{gathered}$ | 2 | 2 | - |  |  |  |
| ADD A, Rr | $\begin{aligned} & (A) \leftarrow(A)+(R r) \text { for } \\ & r=0-7 \end{aligned}$ | Add contents of designated register to the accumulator. | 0 | 1 | 1 | 0 | 1 | $r$ | r | r | 1 | 1 | - |  |  |  |
| ADDA, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+((R r)) \text { for } \\ & r=0-1 \end{aligned}$ | Add indirect the contents of the data memory location to the accumulator. | 0 | 1 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 | - |  |  |  |
| ADDC A, \# data | (A) $\leftarrow(A)+(C)+$ data | Add immediate with carry the specified data to the accumulator. | $\begin{gathered} \hline 0 \\ \mathrm{~d}_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{5} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{4} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \\ \hline \end{gathered}$ | 2 | 2 | $\bullet$ |  |  |  |
| $\overline{\text { ADDC A, Rr }}$ | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+(\mathrm{Rr}) \\ & \text { for } \mathrm{r}=0-7 \end{aligned}$ | Add with carry the contents of the designated register to the accumulator. | 0 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 | - |  |  |  |
| ADDC A, @ Rr | $\begin{aligned} & (A) \leftarrow(A)+(C)+((\mathrm{Rr})) \\ & \text { for } \mathrm{r}=0-1 \end{aligned}$ | Add indirect with carry the contents of data memory location to the accumulator. | 0 | 1 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 | - |  |  |  |
| ANL A, \# data | (A) $\leftarrow$ (A) AND data | Logical AND specified immediate data with accumulator. | $\begin{gathered} 0 \\ d_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ANL A, Rr | (A) $\leftarrow(A)$ AND (Rr) for $r=0-7$ | Logical AND contents of designated register with accumulator. | 0 | 1 | 0 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| $\overline{\text { ANL. }}$, @ Rr | $\begin{aligned} & (A) \leftarrow(A) \text { AND }((\mathrm{Rr})) \text { for } \\ & r=0-1 \end{aligned}$ | Logical AND indirect the contents of data memory with accumulator. | 0 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| CPLA | $(\mathrm{A})<\mathrm{NOT}(\mathrm{A})$ | Complement the contents of the accumulator. | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| CLRA | ( A$) \leftarrow 0$ | Clear the contents of the accumulator. | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| DAA |  | Decimal adjust the contents of the accumulator. | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| DECA | (A) $\leftarrow$ (A) -1 | Decrement by 1 the accumulator's contents. | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| INC A | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | Increment by 1 the accumulator's contents. | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| ORL A, \# data | (A) $\leftarrow$ (A) OR data | Logical OR specified immediate data with accumulator. | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{gathered} 1 \\ d_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ORL A, Rr | $\begin{aligned} & \text { (A) } \leftarrow(A) O R(R r) \text { for } \\ & r=0-7 \end{aligned}$ | Logical OR contents of designated register with accumulator. | 0 | 1 | 0 | 0 | 1 | $r$ | r | r | 1 | 1 |  |  |  |  |
| $\overline{\text { ORLA, @ }} \mathrm{Rr}$ | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{OR}((\mathrm{Rr})) \text { for } \\ & \mathrm{r}=0-1 \end{aligned}$ | Logical OR indirect the contents of data memory location with accumulator. | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $r$ | 1 | 1 |  |  |  |  |
| $\overline{\text { RLA }}$ | $\begin{aligned} & \left(A_{N}+1\right) \leftarrow\left(A_{N}\right) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) \end{aligned}$ | Rotate accumulator left by 1 bit without carry. | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| RLC A | $\begin{aligned} & \left(A_{N}+1\right) \leftarrow\left(A_{N}\right) ; N=0-6 \\ & \left(A_{0}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{7}\right) \\ & \hline \end{aligned}$ | Rotate accumulator left by 1 bit through carry. | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| RRA | $\begin{aligned} & \left(A_{N}\right) \leftarrow\left(A_{N}+1\right) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | Rotate accumulator right by 1 bit without carry. | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| $\overline{\text { RRC A }}$ | $\begin{aligned} & \left(A_{N}\right) \leftarrow\left(A_{N}+1\right) ; N=0-6 \\ & \left(A_{7}\right) \leftarrow(C) \\ & (C) \leftarrow\left(A_{0}\right) \\ & \hline \end{aligned}$ | Rotate accumulator right by 1 bit through carry. | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\bullet$ |  |  |  |


| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Accumulator (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SWAP A | $\left(A_{4}-A_{7}\right) \leftrightarrow\left(A_{0}-A_{3}\right)$ | Swap the 24 -bit nibbles in the accumulator. | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| XRL A, \# data | $(\mathrm{A}) \leftarrow(\mathrm{A}) \times 0 \mathrm{R}$ data | Logical XOR specified immediate data with accumulator. | $\begin{array}{r} 1 \\ d_{7} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| XRLA, Rr | $\begin{aligned} & (A)-(A) X O R(R r) \text { for } \\ & r=0-7 \end{aligned}$ | Logical XOR contents of designated register with accumulator. | 1 | 1 | 0 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| XRLA, @ Rr | $\begin{aligned} & \text { (A) } \leftarrow(A) \times O R((R r)) \text { for } \\ & r=0-1 \end{aligned}$ | Logical XOR Indirect the contents of data memory location with accumulator. | 1 | 1 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| Branch |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DJNZ Rr, addr | $\begin{aligned} & (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 ; \mathrm{r}=0-7 \\ & \mathrm{If}(\mathrm{Rr}) \neq 0 ; \\ & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr } \end{aligned}$ | Decrement the specified register and test contents. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 1 \\ a_{3} \end{gathered}$ | $\begin{gathered} \text { r } \\ \mathrm{a}_{2} \end{gathered}$ | $\begin{aligned} & \bar{r} \\ & a_{1} \end{aligned}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{a}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JBb addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC} C_{7}\right) \leftarrow \text { addr if } \mathrm{B}_{\mathrm{b}}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{B}_{\mathrm{b}}=0 \end{aligned}$ | Jump to specified address if accumulator bit is set. | $\begin{aligned} & b_{2} \\ & a_{7} \\ & \hline \end{aligned}$ | $\begin{array}{r} \mathrm{b}_{1} \\ \mathrm{a}_{6} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{b}_{0} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{array}{r} \hline 1 \\ a_{4} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{2} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ \mathrm{a}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| JC addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{C}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=0 \end{aligned}$ | Jump to specified address if carry flag is set. | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \end{gathered}$ | $\begin{gathered} \hline 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ a_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| JFO addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{FO}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{FO}=0 \end{aligned}$ | Jump to specified address if flag F0 is set. | $\begin{gathered} 1 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{6} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{5} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ a_{4} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| JF1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{F} 1=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{F}=0 \end{aligned}$ | Jump to specified address if flag F1 is set. | $\begin{gathered} \hline 0 \\ \mathrm{a}_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{4} \\ \hline \end{array}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \\ \hline \end{gathered}$ | $\begin{array}{r} \hline 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} \hline 0 \\ a_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| JMP addr | $\begin{aligned} & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow\left(\text { addr }_{8} \text {-addr }{ }_{10}\right) \\ & \left(\mathrm{PC}_{0}{ }^{\left.-\mathrm{PC}_{7}\right) \leftarrow\left(\text { addr }_{0}-\text { addr }_{7}\right)}\right. \\ & \left(\mathrm{PC}_{11}\right) \leftarrow \mathrm{DBF} \\ & \hline \end{aligned}$ | Direct jump to specified address within the 2 K address block. | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{9} \\ & \mathrm{a}_{6} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{8} \\ & \mathrm{a}_{5} \end{aligned}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{1} \end{aligned}$ | $\begin{gathered} \hline 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| JMPP @ A | $\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow((\mathrm{A}))$ | Jump indirect to specified address with address page. | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| JNC addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { add if } \mathrm{C}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{C}=1 \end{aligned}$ | Jump to specified address if carry flag is low. | $\begin{gathered} 1 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{6} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ 25 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \\ \hline \end{gathered}$ | 0 <br> $a_{0}$ | 2 | 2 |  |  |  |  |
| JNI addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{I}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{I}=1 \\ & \hline \end{aligned}$ | Jump to specitied address if interrupt is low. | $\begin{gathered} 1 \\ \mathrm{a}_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | $\begin{gathered} \hline 0 \\ a_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| JNT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{TO}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=1 \end{aligned}$ | Jump to specified address if test 0 is low. | $\begin{gathered} \hline 0 \\ \mathrm{a}_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \text { a5 } \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{4} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ \mathrm{a}_{2} \\ \hline \end{array}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | 0 <br> $\mathrm{a}_{0}$ | 2 | 2 |  |  |  |  |
| JNT1 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T} 1=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} 1=1 \\ & \hline \end{aligned}$ | Jump to specified address if test 1 is low. | $\begin{gathered} \hline 0 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ a_{6} \end{array}$ | $\begin{gathered} 0 \\ \mathrm{a}_{5} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{4} \\ \hline \end{gathered}$ | $\begin{array}{r} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | $\begin{array}{r} 1 \\ a_{1} \\ \hline \end{array}$ | 0 <br> $a_{0}$ | 2 | 2 |  |  |  |  |
| JNZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \end{aligned}$ | Jump to specified address if accumulator is non-zero. | $\begin{gathered} 1 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \\ \hline \end{gathered}$ | 1 $a_{4}$ 1 | $\begin{gathered} 0 \\ \mathrm{a}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | 1 $a_{1}$ | 0 $a_{0}$ 0 | 2 | 2 |  |  |  |  |
| JTF addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \operatorname{addr} \text { if } \mathrm{TF}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \mathrm{if} T \mathrm{~F}=0 \end{aligned}$ | Jump to specified address if timer flag is set to 1 . | $\begin{gathered} 0 \\ a_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{a}_{6} \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & a_{5} \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} 0 \\ a_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{1} \\ \hline \end{gathered}$ | 0 $a_{0}$ 0 | 2 | 2 |  |  |  |  |
| JT0 addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{T}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{TO}=0 \end{aligned}$ | Jump to specified address if test 0 is a 1. | $\begin{gathered} 0 \\ a_{7} \end{gathered}$ | $\begin{gathered} 0 \\ a_{6} \end{gathered}$ | $\begin{gathered} 1 \\ a_{5} \\ \hline \end{gathered}$ | 1 <br> $a_{4}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{array}{r} 1 \\ \mathrm{a}_{2} \end{array}$ | 1 $a_{1}$ 1 | 0 $a_{0}$ | 2 | 2 |  |  |  |  |
| JTf addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { add if } \mathrm{T}=1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{T} t=0 \end{aligned}$ | Jump to specified address if test 1 is a 1. | $\begin{gathered} 0 \\ \mathrm{a}_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \\ \hline \end{gathered}$ | 1 <br> $a_{4}$ | $\begin{array}{r} \hline 0 \\ \mathrm{a}_{3} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \\ \hline \end{gathered}$ | 1 <br> $a_{1}$ | 0 <br> $a_{0}$ | 2 | 2 |  |  |  |  |


| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | F0 | F1 |
| Branch (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JZ addr | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \text { addr if } \mathrm{A}=0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \text { if } \mathrm{A}=1 \\ & \hline \end{aligned}$ | Jump to specified address if accumulator is 0 . | $\begin{gathered} 1 \\ a_{7} \end{gathered}$ | $\begin{gathered} 1 \\ a_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ a_{5} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ a_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ a_{2} \end{gathered}$ | 1 $a_{1}$ 1 | $\begin{gathered} \hline 0 \\ \mathrm{a}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| Control |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENI |  | Enable the external interrupt input. | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | , | 1 |  |  |  |  |
| DISI |  | Disable the external interrupt input. | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| ENTO CLK |  | Enable the clock output pin TO. | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL MBO | (DBF) $\leftarrow 0$ | Select bank 0 (locations 0-2047) of program memory. | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL MB1 | (DBF) $<1$ | Select bank 1 (locations 2048-4095) of program memory. | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1. | 1 | 1 |  |  |  |  |
| SEL RBO | $(\mathrm{BS}) \leftarrow 0$ | Select bank 0 (locations 0-7) of data memory. | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SEL RB1 | $(\mathrm{BS}) \leftarrow 1$ | Select bank 1 (locations 24-31) of data memory. | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1. | 1 | 1 |  |  |  |  |
| Data Moves |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MOV A, \# data | (A) $\smile$ data | Move immediate the specified data into the accumulator. | $\begin{gathered} 0 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ d_{5} \end{gathered}$ | $\begin{aligned} & \hline 0 \\ & d_{4} \end{aligned}$ | $\begin{gathered} \hline 0 \\ \mathrm{~d}_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{aligned} & 1 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ d_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV A, Rr | $(\mathrm{A}) \leftarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Move the contents of the designated registers into the accumulator. | 1 | 1 | 1 | 1 | 1 | r | r | r | 1 | 1 |  |  |  |  |
| MOV A, @ Rr | $(\mathrm{A}) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of data memory location into the accumulator. | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $r$ | 1 | 1 |  |  |  |  |
| MOV A, PSW | $(\mathrm{A}) \leftarrow($ PSW $)$ | Move contents of the program status word into the accumulator. | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1. | 1 | 1 |  |  |  |  |
| MOV Rr, \# data | $(\mathrm{Rr}) \leftarrow$ data; $\mathrm{r}=0-7$ | Move immediate the specified data into the designated register. | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ d_{5} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ d_{4} \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{array}{r} \hline r \\ d_{1} \\ \hline \end{array}$ | $\begin{gathered} r \\ d_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV Rr, A | $(\mathrm{Rr}) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-7$ | Move accumulator contents into the designated register. | 1 | 0 | 1 | 0 | 1 | r | 1 | r | 1 | 1 |  |  |  |  |
| MOV @ Rr, A | $((\mathrm{Rr})) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-1$ | Move indirect accumulator contents into data memory location. | 1 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| MOV @ Rr, \# data | $((\mathrm{Rr})) \leftarrow$ data; $\mathrm{r}=0-1$ | Move immediate the specified data into data memory. | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{6} \\ \hline \end{gathered}$ | $\begin{array}{r} 1 \\ d_{5} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ d_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ d_{3} \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{1} \end{aligned}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| MOV PSW, A | $($ PSW $)<(\mathrm{A})$ | Move contents of accumulator into the program status word. | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| MOVPA, @A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & (\mathrm{A}) \leftarrow((\mathrm{PC})) \\ & \hline \end{aligned}$ | Move data in the current page into the accumulator. | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| MOVP3 A, @ A | $\begin{aligned} & \left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow(\mathrm{A}) \\ & \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow 011 \\ & (\mathrm{~A}) \leftarrow((\mathrm{PC})) \\ & \hline \end{aligned}$ | Move program data in page 3 into the accumulator. | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| MOVX A, @ R | ( A$) \leftarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Move indirect the contents of external data memory into the accumulator. | 1 | 0 | 0 | 0 | 0 | 0 | 0 | r | 2 | 1 |  |  |  |  |
| MOVX @ R, A | $((\mathrm{Rr})) \leftarrow(\mathrm{A}) ; \mathrm{r}=0-1$ | Move indirect the contents of the accumulator into external data memory. | 1 | 0 | 0 | 1 | 0 | 0 | 0 | r | 2 | 1 |  |  |  |  |
| XCH A, Rr | ( A$) \leftrightarrow(\mathrm{Rr}) ; \mathrm{r}=0-7$ | Exchange the accumulator and designated register's contents. | 0 | 0 | 1 | 0 | 1 | r | 「 | $r$ | 1 | 1 |  |  |  |  |

## Instruction Set (cont)

| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $D_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ |  |  | C | AC | F0 | F1 |
| Data Moves (cont) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XCH A, @Rr | $(\mathrm{A}) \leftrightarrow((\mathrm{Rr})) ; \mathrm{r}=0-1$ | Exchange indirect contents of accumulator and location in data memory. | 0 | 0 | 1 | 0 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| XCHD A, @ Rr | $\begin{aligned} & \left(A_{0}-A_{3}\right) \leftrightarrow((\mathrm{Rr}))_{0}-((\mathrm{Rr}))_{3} \\ & r=0-1 \end{aligned}$ | Exchange indirect 4-bit contents of accumulator and data memory. | 0 | 0 | 1 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |
| Flags |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CPLC | $(\mathrm{C}) \leftarrow \mathrm{NOT}(\mathrm{C})$ | Complement contents of carry bit. | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | - |  |  |  |
| CPL FO | $(\mathrm{FO}) \leftarrow \mathrm{NOT}(\mathrm{FO})$ | Complement contents of flag FO. | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  | - |  |
| CPLF1 | $(\mathrm{F} 1) \leftarrow \mathrm{NOT}(\mathrm{F} 1)$ | Complement contents of flag F1. | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  | - |
| CLRC | $(C)<0$ | Clear contents of carry bit to 0 . | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $\bullet$ |  |  |  |
| CLR F0 | (F0) $\leftarrow 0$ | Clear contents of flag 0 to 0 . | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  | - |  |
| CLR F1 | $(\mathrm{F} 1) \leftarrow 0$ | Clear contents of flag 1 to 0 . | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  | - |
| Input / Output |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANL BUS, \# data | (bus) $\leftarrow$ (bus) AND data | Logical AND immediate specified data with contents of bus. | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{4} \end{array}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{~d}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| ANL Pp, <br> \# data | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND data } \\ & \mathrm{p}=1-2 \end{aligned}$ | Logical AND immediate specified data with designated port (1 or 2). | $\begin{array}{r} 1 \\ d_{7} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{array}{r} 0 \\ \mathrm{~d}_{5} \\ \hline \end{array}$ | $\begin{array}{r} 1 \\ d_{4} \\ \hline \end{array}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} p \\ d_{1} \end{gathered}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| ANLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) \text { AND }\left(\mathrm{A}_{0}-\mathrm{A}_{3}\right) \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical AND contents of accumulator with designated port (4-7). | 1 | 0 | 0 | 1 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| IN A, Pp | $(A) \leftarrow(P p) ; p=1-2$ | Input data from designated port (1-2) into accumulator. | 0 | 0 | 0 | 0 | 1 | 0 | $p$ | p | 2 | 1 |  |  |  |  |
| INS A, BUS | $(\mathrm{A}) \leftarrow$ (bus) | Input strobed bus data into accumulator. | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 | 1 |  |  |  |  |
| MOVD A, Pp | $\begin{aligned} & \left(A_{0}-A_{3}\right) \leftarrow(P p) ; p=4-7 \\ & \left(A_{4}-A_{7}\right) \leftarrow 0 \end{aligned}$ | Move contents of designated port (4-7) into accumulator. | 0 | 0 | 0 | 0 | 1 | 1 | $p$ | p | 2 | 1 |  |  |  |  |
| MOVD Pp, A | $(\mathrm{Pp}) \leftarrow\left(\mathrm{A}_{0}-A_{3}\right) ; p=4-7$ | Move contents of accumulator to designated port (4-7). | 0 | 0 | 1 | 1 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| ORL BUS, \# data | (bus) $\leftarrow$ (bus) 0R data | Logical OR immediate specified data with contents of bus. | $\begin{gathered} 1 \\ d_{7} \end{gathered}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{array}{r} 1 \\ d_{3} \end{array}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} 0 \\ d_{1} \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~d}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  | $\because$ |  |  |
| ORLD Pp, A | $\begin{aligned} & (\mathrm{Pp}) \leftarrow(\mathrm{Pp}) O R\left(\mathrm{~A}_{0}-\mathrm{A}_{3}\right) ; \\ & \mathrm{p}=4-7 \end{aligned}$ | Logical OR contents of accumulator with designated port (4-7). | 1 | 0 | 0 | 0 | 1 | 1 | p | p | 2 | 1 |  |  |  |  |
| ORL Pp, <br> \# data | $\begin{aligned} & (P p) \leftarrow(P p) 0 R \text { data } \\ & p=1-2 \end{aligned}$ | Logical OR immediate specified data with designated port (1-2). | $\begin{array}{r} 1 \\ d_{7} \end{array}$ | $\begin{gathered} 0 \\ d_{6} \end{gathered}$ | $\begin{gathered} 0 \\ d_{5} \end{gathered}$ | $\begin{gathered} 0 \\ d_{4} \end{gathered}$ | $\begin{gathered} 1 \\ d_{3} \end{gathered}$ | $\begin{gathered} 0 \\ d_{2} \end{gathered}$ | $\begin{gathered} p \\ d_{1} \end{gathered}$ | $\begin{gathered} \mathrm{p} \\ \mathrm{~d}_{0} \\ \hline \end{gathered}$ | 2 | 2 |  |  |  |  |
| OUTL BUS, A | $(\mathrm{bus}) \leftarrow(\mathrm{A})$ | Output contents of accumulator onto bus. | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | 1 |  |  |  |  |
| OUTL Pp,A | $(P p) \leftarrow(A) ; p=1-2$ | Output contents of accumulator to designated port (1-2). | 0 | 0 | 1 | 1 | 1 | 0 | $p$ | p | 2 | 1 |  |  |  |  |
| Registers |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC Rr (Rr) | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})+1 ; \mathrm{r}=0-7$ | Decrement by 1 contents of designated register. | 1 | 1 | 0 | 0 | 1 | r | $r$ | 「 | 1 | 1 |  |  |  |  |
| INC Rr | $(\mathrm{Rr}) \leftarrow(\mathrm{Rr})=1 ; \mathrm{r}=0-7$ | Increment by 1 contents of designated register. | 0 | 0 | 0 | 1 | 1 | r | $r$ | $r$ | 1 | 1 |  |  |  |  |
| INC @ Rr | $\begin{aligned} & ((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))=1 \\ & r=0-1 \end{aligned}$ | Increment indirect by 1 the contents of data memory location. | 0 | 0 | 0 | 1 | 0 | 0 | 0 | r | 1 | 1 |  |  |  |  |


| Mnemonic | Operation | Description | Operation Code |  |  |  |  |  |  |  | Cycles | Bytes | Flags |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | D5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  | c | AC | FO | F1 |
| Subroutine |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CALL addr |  | Call designated subroutine. | $\begin{aligned} & a_{10} \\ & a_{7} \end{aligned}$ | $\begin{array}{r} a_{9} \\ a_{6} \end{array}$ | $\begin{aligned} & a_{8} \\ & a_{5} \end{aligned}$ | $\begin{gathered} \hline 1 \\ a_{4} \end{gathered}$ | $\begin{gathered} \hline 0 \\ \mathrm{a}_{3} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{a}_{2} \end{gathered}$ | 0 $a_{1}$ | $\begin{gathered} \hline 0 \\ a_{0} \end{gathered}$ | 2 | 2 |  |  |  |  |
| RET | $\begin{aligned} & (S P) \leftarrow(S P)=1 \\ & (P C) \leftarrow((S P)) \end{aligned}$ | Return from subroutine without restoring program status word. | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| RETR | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})=1 \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & \left(\mathrm{PSW}_{4}-\mathrm{PSW}_{7}\right) \leftarrow((\mathrm{SP})) \\ & \hline \end{aligned}$ | Return from subroutine restoring program status word. | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 1 |  |  |  |  |
| Timer/ Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EN TCNTI |  | Enable internal interrupt flag for timer/ counter output. | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| DIS TCNTI |  | Disable internal interrupt flag for timer / counter output. | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| MOV A, T | $(\mathrm{A}) \leftarrow(\mathrm{T})$ | Move contents of timer / counter into accumulator. | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |
| MOV T, A | $(\mathrm{T}) \leftarrow(\mathrm{A})$ | Move contents of accumulator into timer / counter. | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |
| STOP TCNT |  | Stop count for event counter. | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| STRT CNT |  | Start count for event counter: | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| STRT T |  | Start count for timer. | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| Miscellaneous |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP |  | No operation performed. | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |

## Note:

(1) Instruction code designations $r$ and $p$ form the binary representation of the registers and ports involved.
(2) The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
(3) References to the address and data are specified in bytes 2 and/or 1 of the instruction.
(4) Numerical subscripts appearing in the function column reference the specific bits affected.

## Instruction Set Symbol Definitions

| Symbol | Description |
| :---: | :--- |
| A | Accumulator |
| AC | Auxiliary carry flag |
| addr | Program memory address (12 bits) |
| $\mathrm{B}_{\mathrm{b}}$ | Bit designator ( $\mathrm{b}=0-7$ ) |
| BS | Bank switch |
| BUS | Bus port |
| C | Carry flag |
| CLK | Clock signal |
| CNT | Event counter |
| D | Nibble designator (4 bits) |
| data | Number or expression (8 bits) |
| DBF | Memory bank flip-flop |
| F0, F1 | Flags 0,1 |
| I | Interrupt |
| P | "In-page" operation designator |


| Symbol | Description |
| :---: | :--- |
| Pp | Port designator $(\mathrm{p}=1,2$ or $4-7)$ |
| PSW | Program status word |
| Rr | Register designator ( $\mathrm{r}=0,1$ or $0-7)$ |
| SP | Stack pointer |
| T | Timer |
| TF | Timer flag |
| $\mathrm{T} 0, \mathrm{~T} 1$ | Testable flags 0,1 |
| X | External RAM |
| $\#$ | Prefix for immediate data |
| $@$ | Prefix for indirect address |
| $\$$ | Program counter's current value |
| $(\mathrm{x})$ | Contents of external RAM location |
| $(\mathrm{x}))$ | Contents of memory location addressed by the <br> contents of external RAM location |
| $\leftarrow$ | Replaced by |

16-BIT, SINGLE-CHIP MICROCOMPUTERS
5Section 5-16-Bit, Single-Chip Microcomputers$\mu$ PD70320/322 CMOS Microcomputers (V25 ${ }^{\text {™ }}$ )5-3

V25 is a trademark of NEC Corporation.

## PRELIMINARY INFORMATION

## Description

The $\mu$ PD70320 and $\mu$ PD70322 (V254) are high-performance, 16 -bit, single-chip microcomputers with an 8 -bit external data bus. They combine the instruction set of the $\mu$ PD70108 (V20 ${ }^{\text {™ }}$ ) with many of the on-chip peripherals in NEC's 78000 series.

The $\mu$ PD70320/322 processor has software compatibility with the V20 (and subsequently the 8086/8088), faster memory accessing, superior interrupt processing ability, and enhanced control of internal peripherals.
A variety of on-chip components, including 16K bytes of mask programmable ROM ( $\mu$ PD70322 only), 256 bytes of RAM, serial and parallel I/O, comparator port lines, timers, and a DMA controller make the $\mu$ PD70320/ 322 a sophisticated microsystem.
Eight banks of registers are mapped into internal RAM below an additional 256 -byte special function register (SFR) area that is used to control on-chip peripherals. Internal RAM and the SFR area are together relocatable to anywhere in the 1 M -byte address space. This maintains compatibility with existing system memory maps.

The $\mu$ PD70322 is the mask ROM version and the $\mu$ PD70320 is the ROM-less version.

## Features

$\square$ Complete single-chip microcomputer

- 16-bit ALU
- 16K bytes of ROM ( $\mu$ PD70322)
- 256 bytes of RAMFour-byte instruction prefetch queue24 parallel I/O linesEight analog comparator inputs with programmable threshold levelTwo independent DMA channelsTwo 16-bit timersProgrammable time base counter
Two full-duplex UARTsProgrammable interrupt controller
- Eight priority levels
- Five external, 12 internal sources
- Register bank (eight) context switching
- Eight macro service function channels

V20 and V25 are trademarks of NEC Corporation.DRAM refresh pulse outputTwo standby modes

- HALT
- STOPInternal clock generator
$-5-\mathrm{MHz}$ maximum frequency ( $0.4-\mu \mathrm{s}$ instruction cycle time) (target specification: 8 MHz )Programmable wait state generationSeparate address/data bus interfaceCMOS technology


## Ordering Information

| Part Number | Package Type |
| :--- | :--- |
| $\mu$ PD70320G-12 | 80-pin plastic miniflat |
| $\mu$ PD70322G-12 | 80-pin plastic miniflat |
| $\mu$ PD70320L | 84-pin PLCC (plastic leadled chip carrier) |
| $\mu$ PD70322L | 84-pin PLCC (plastic leadled chip carrier) |

## Pin Configurations

80-Pin Plastic Miniflat


## Pin Configurations (cont)

84-Pin PLCC


## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{19}$ | Address bus outputs |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Bidirectional data bus |
| X1, X2 | Crystal connection terminals |
| E-ESET | - |
| $\mathrm{V}_{\text {DD }}$ | Positive power supply voltage |
| $\mathrm{V}_{\text {SS }}$ | Ground |
| $\mathrm{V}_{\text {TH }}$ | Threshold voltage input |
| PT0-PT7 | Comparator port input lines. |
| $\overline{\overline{E A}}$ | External access |
| MREQ | Memory request output |
| $\mathrm{PO}_{0}-\mathrm{PO}_{7}$ | 1/0 port 0 |
| CLKOUT | System clock output |
| NMI | Nonmaskable interrupt input |
| $\mathrm{P}_{1}-\mathrm{P1}_{2} /$ <br> INTPO-INTPT | Parallel input port lines/ External interrupt input lines |
| $\overline{\mathrm{P}_{3} / / \overline{\text { NTP } 2} / \overline{\text { NTAK }}}$ | Parallel input port line/ External interrupt input line/ Interrupt acknowledge output |
| $\overline{\mathrm{P1}} 4 / \mathrm{INT} / \overline{\mathrm{POLL}}$ | I/0 port 1/Interrupt request input/ I/O poll input |
| P15/TOUT | 1/0 port 1 bit/Timer out |
| $\mathrm{Pl}_{6} / \overline{\text { SCK }}$ | $1 / 0$ port 1 bit/Serial clock out |
| P17/READY | 1/0 port 1 bit/Ready input |
| $\overline{\mathrm{P} 2_{0} / \overline{\text { DMARQO }}}$ | 1/0 port 2 bit/DMA request 0 |
| P2/DMAARO | 1/0 port 2 bit/DMA acknowledge 0 |
| $\underline{\mathrm{P}_{2} / \overline{\mathrm{TCO}}}$ | 1/0 port 2 bit/DMA terminal count 0 |
| $\mathrm{P2}_{3} /$ DMARQ1 | 1/0 port 2/DMA request 1 |
| P24/ $\overline{\text { DMAAK } 1}$ | 1/0 port 2/DMA acknowledge 1 |
| $\mathrm{P} 25^{\text {/TC1 }}$ | 1/0 port 2/DMA terminal count 1 |
| ${\mathrm{P} 2_{6} / \overline{\text { HLDAK }}}^{\text {P2 }}$ | 1/0 port 2/Hold acknowledge output |
| P27/HLDRQ | I/O port 2/Hold request input |
| OSTB | 1/0 strobe output |
| $\overline{\overline{M S T B}}$ | Memory strobe output |
| R/W | Read/Write output |
| $\overline{\text { REFRQ }}$ | Refresh pulse output |
| RxD0 | Serial receive data 0 input |
| $\overline{\overline{\mathrm{CT}} \mathrm{SO}}$ | Clear to send 0 input |
| TxD0 | Serial transmit data 0 output |
| RxD1 | Serial receive data 1 input |
| $\overline{\text { CTS1 }}$ | Clear to send 1 input |
| TxD1 | Serial transmit data 1 output |

## Pin Functions

## $\mathbf{A}_{\mathbf{0}}-\mathrm{A}_{19}$ [Address Bus]

$\mathrm{A}_{0}-\mathrm{A}_{19}$ is the 20-bit address bus used to access all external devices.

## $\mathrm{D}_{0}-\mathrm{D}_{7}$ [Data Bus]

$D_{0}-D_{7}$ is the 8 -bit external data bus.

## $\overline{\operatorname{RESET}}$ [Reset]

A low on RESET resets the CPU and all on-chip peripherals. $\overline{\text { RESET }}$ can also release the standby modes. After RESET returns high, program execution begins from address FFFFOH.

## X1, X2 [Crystal Connections]

The internal clock generator requires an external crystal across these terminals.

## $\mathbf{V}_{\text {DD }}$ [Power Supply]

Two positive power supply pins ( $V_{D D}$ ) reduce internal noise.

## $V_{\text {ss }}$ [Ground]

Two ground connections ( $\mathrm{V}_{\mathrm{SS}}$ ) reduce internal noise.

## $\mathbf{V}_{\text {TH }}$ [Threshold Voltage]

The comparator port uses this pin to determine the analog reference point. The actual threshold to each comparator line can be $\mathrm{V}_{T H}$ or $\mathrm{V}_{T H} \times \mathrm{n} / 16$, where $\mathrm{n}=1$ to 15 .

## $\overline{E A}$ [External Access]

If this pin is low on reset, the $\mu$ PD70322 will execute program code from external memory instead of from internal ROM.

## MREQ [Memory Request]

$\overline{M R E Q}$ (active low) informs external memory that the current bus cycle is a memory access bus cycle.

## PT0-PT7 [Comparator Port]

PT0-PT7 are inputs to the analog comparator port.

## $\mathrm{PO}_{0}-\mathrm{PO}_{7}$ [Port 0]

$\mathrm{PO}_{0}-\mathrm{PO}_{7}$ are the lines of port 0 , an 8 -bit bidirectional parallel I/O port.

## $\mathrm{P1}_{\mathbf{0}}-\mathrm{P} 1_{7}$ [Port 1]

$\mathrm{P} 1_{1}-\mathrm{P} 1_{3}$ are the input only lines of parallel port 1. $\mathrm{P} 1_{0}$ and $\mathrm{P1}_{4}-\mathrm{P} 1_{7}$ are the remaining lines of parallel port 1 , each line individually programmable as either an input or output.

## $\mathbf{P 2}_{\mathbf{0}}-\mathbf{P} \mathbf{2 7}_{7}$ [Port 2]

$\mathrm{P}_{2}-\mathrm{P} 2_{7}$ are the lines of port 2, an 8-bit bidirectional I/O port. The lines can also be used as control signals for the on-chip DMA controller.

## CLKOUT [System Clock]

This is the internal system clock. It can be used to synchronize external devices to the CPU.

## NMI [Nonmaskable Interrupt]

NMI cannot be masked through software and is typically used for emergency processing. Upon execution, the interrupt starting address is obtained from interrupt vector number 2. NMI can release the standby modes and can be programmed to be either rising or falling edge triggered.

## $\overline{\text { INTPO}} \mathbf{- I N T P 2}$ [External Interrupt]

$\overline{\mathrm{INTPO}}-\overline{\mathrm{INTP} 2}$ allow external devices to generate I/O requests (interrupts). Each can be programmed to be rising or falling edge triggered.

## INTAK [Interrupt Acknowledge]

After INT is asserted, the CPU will respond with INTAK (activelow) to informexternal devices that the interrupt request has been granted.

## INT [Interrupt Request]

INT is a maskable, active-low, vectored interrupt request input. After assertion, external hardware must provide the interrupt vector number.

## $\overline{\text { POLL [PoII] }}$

Upon execution of the $\overline{\text { POLL }}$ intruction, the CPU checks the status of this pin and, if low, program execution continues. If high, the CPU will check the level of the line every five clock cycles until it is low. $\overline{\mathrm{POLL}}$ can be used to synchronize program execution to external conditions.

## TOUT [Timer Out]

TOUT is the square-wave output signal from the internal timer.

SCKO, TxDn, $\overline{C T S n}$, RxDn [Serial Clock Out, Serial Transmit Data, Clear to Send, Serial Receive Data]

The two on-chip serial ports use these lines for data transmission, receiving, and handshaking.

## READY [Ready]

After READY is asserted (active low), the CPU will synchronize and insert at least two wait states into a read or write cycle to memory or I/O. This allows the processor to accommodate devices whose access times are longer than normal execution allows.

## DMARQn, DMAAKn, TCn [DMA Request, DMA Acknowledge, Terminal Count]

These are the control signals to and from the on-chip DMA controller.

## HLDRQ [Hold Request]

The HLDRQ input (active low) is used by external devices to request the CPU to release the system bus to an external bus master. The following lines go into a high-impedance state with internal $4.7-\mathrm{k} \Omega$ pull-up resistors: $A_{0}-A_{19}, D_{0}-D_{7}, \overline{M R E Q}, R / \bar{W}$, and $\overline{M S T B}$.

## $\overline{\text { HLDAK [Hold Acknowledge] }}$

An HLDAK output (active low) informs external devices that the CPU has released the system bus.

## IOSTB [I/O Strobe]

$\overline{\text { IOSTB }}$ is asserted during read and write operations to external I/O.

## $\overline{\text { MSTB }}$ [Memory Strobe]

$\overline{\text { MSTB }}$ (active low) is asserted during read and write operations to external memory.

## R/W [Read/Write]

An R/W output allows external hardware to determine if the current operation is a read or write cycle. It can also control the direction of bidirectional buffers.

## $\overline{\text { REFRQ }}$ [Refresh]

This active-low output pulse can refresh nonstatic RAM. It can be programmed to meet system specifications and is internally synchronized so that refresh cycles do not interfere with normal CPU operation.

## Block Diagram



## Functional Description

## Architectural Enhancements

The following features enable the $\mu$ PD70320/322 to perform high-speed execution of instructions:

- Dual data bus
- 16-/32-bit temporary registers/shifters (TA, TB, TA + TB)
- 16-bit loop counter (LC)
- Program counter (PC) and prefetch pointer (PFP)

Dual Data Bus. The $\mu$ PD70320/322 has two internal 16-bit data buses: the main data bus and a subdata bus. This reduces the processing time required for addition/ subtraction, and logical comparison instructions by one third over single bus systems. The dual data bus method allows two operands to be fetched simultaneously from the general purpose registers and transferred to the ALU.
16-/32-Bit Temporary Registers/Shifters. The 16 -bit temporary registers/shifters (TA, TB) allow high-speed execution of multiplication/division and shift/rotation instructions. By using the temporary registers/shifters, the $\mu$ PD70320/322 can execute multiplication/division instructions about four times faster than with the microprogramming method.
Loop Counter [LC]. The dedicated hardware loop counter counts the number of loops for string operations and the number of shifts performed for multiple bit shift/rotation instructions. The loop counter works with internal dedicated shifters to speed the processing of multiplication/division instructions.

Program Counter and Prefetch Pointer [PC and PFP]. The hardware PC addresses the memory location of the instruction to be executed next. The hardware PFP addresses the program memory location to be accessed next. Several clocks are saved for branch, call, return, and break instructions compared with processors having only one instruction pointer.

## Register Set

Figure 1 shows the $\mu$ PD70320/322 has eight banks of registers functionally mapped into internal RAM. Each bank contains general purpose registers, pointer and index registers, segment registers, and save areas.

General Purpose Registers [AW, BW, CW, DW]. There are four 16-bit general purpose registers that can each serve as individual 16-bit registers or two independent 8 -bit registers (AH, AL, BH, BL, CH, CL, DH, DL). The following instructions use the general purpose registers for default:

AW Word multiplication/division, word I/O, data conversion
AL Byte multiplication/division, byte I/O, BCD rotation, data conversion, translation

AH Byte multiplication/division
BW Translation
CW Loop control branch, repeat prefix
CL Shift instructions, rotation instructions, BCD operations
DW Word multiplication/division, indirect addressing I/O

Pointers [SP, BP] and Index Registers [IX, IY]. These registers are used as 16-bit base pointers or index registers in based addressing, indexed addressing, and based indexed addressing. The registers are used as default registers under the following conditions:

## SP Stack operations

IX Block transfer (source), BCD string operations

IY Block transfer (destination), BCD string operations

Segment Registers. The segment registers divide the 1 M -byte address space into 64 K -byte blocks. Each segment register functions as a base address to a block; the effective address is an offset from that base. Physical addresses are generated by shifting the associated segment register left four binary digits and then adding the effective address. The segment registers are:

Segment Register
PS (Program segment)
SS (Stack segment)
DSO (Data segment-0)
DS1 (Data segment-1)

Default Offset
PC
SP, Effective address
IX, Effective address
IY, Effective address

Save Registers. SAVE PC and SAVE PSW are used as save areas during register bank context switching. The VECTOR PC save location contains the effective address of the interrupt service routine when register bank switching is used to service interrupts.
Program Counter [PC]. The PC is a 16 -bit binary counter that contains the offset address from the program segment of the next instruction to be executed. It is incremented every time an instruction is received from the queue. It is loaded with a new location whenever a branch, call, return, break, or interrupt is executed.

Processor Status Word [PSW]. The PSW contains the following status and control flags.

| 15 | PSW |  |  |  |  |  |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| 1 | RB2 | RB1 | RB0 | V | DIR | IE | BRK |

7

| $S$ | $Z$ | $F 1$ | $A C$ | $F 0$ | $P$ | BRKI | CY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Status Flags
V Overflow bit
S Sign
Z Zero
AC Auxiliary carry
P Parity
CY Carry

## Control Flags

DIR Direction of string processing
IE Interrupt enable
BRK Break (after every instruction)

RBn Register bank select
BRKI I/O trap enable (see software interrupts)
F0, F1 General-purpose user flags (accessed through the flag special function register)

## Memory Map

The $\mu$ PD70320/322 has a 20-bit address bus that can directly access 1 M bytes of memory. Figure 2 shows that the 16 K bytes of internal ROM ( $\mu$ PD70322 only) are located at the top of the address space from FCOOOH to FFFFFH.

Internal Data Area. Figure 2 shows the internal data area (IDA) is a 256 -byte internal RAM area followed consecutively by a 256 -byte special function register (SFR) area. All the data and control registers for onchip peripherals and I/O are mapped into the SFR area and accessed as RAM. The IDA is dynamically relocatable in 4 K -byte increments by changing the value in the internal data base (IDB) register. Whatever value is in this register will be assigned as the uppermost eight bits of the IDA address.
On reset, the internal data base register is set to FFH which maps the IDA into the internal ROM space. However, since the $\mu$ PD70322 has a separate bus to internal ROM, this does not present a problem. When these address spaces overlap, program code cannot be executed from the IDA and internal ROM locations cannot be accessed as data. You can select any of the eight possible register banks which occupy the entire internal RAM space. Multiple register bank selection allows faster interrupt processing and facilitates multitasking.

In larger-scale systems where internal RAM is not required for data memory, the internal RAM can be removed completely from the address space and dedicated entirely to registers and control functions such as macro service and DMA channels. Clearing the RAMEN bit in the processor control register achieves this. When the RAMEN bit is cleared, internal RAM can only be accessed by register addressing or internal control processes.

Figure 1. Register Banks in Internal RAM


Figure 2. Memory Map


## Instruction Set

The $\mu \mathrm{PD} 70320 / 322$ instruction set is fully compatible with the V20 native mode instruction set. The V20 instruction set is a superset of the $\mu$ PD8086/8088 instruction set with different execution times and mnemonics.

The $\mu$ PD70320/322 does not support the V20 8080 emulation mode. All of the instructions pertaining to this have been deleted from the $\mu$ PD70320/322 instruction set.

## Enhanced Instructions

In addition to the $\mu$ PD8086/88 instructions, the $\mu$ PD70320/322 has the following enhanced instructions.

| Instruction | Function |
| :---: | :---: |
| PUSH imm | Pushes immediate data onto stack |
| PUSH R | Pushes eight general registers onto stack |
| POP R | Pops eight general registers from stack |
| MUL imm | Executes 16-bit multiply of register or memory contents by immediate data |
| SHL imm8 SHR imm8 SHRA imm8 ROL imm8 ROR imm8 ROLC imm8 RORC imm8 | Shifts/rotates register or memory by immediate value |
| CHKIND | Checks array index against designated boundaries |
| INM | Moves a string from an I/O port to memory |

OUTM

PREPARE Allocates an area for a stack frame and copies previous frame pointers
DISPOSE
Moves a string from memory to an I/O port

Frees the current stack frame on a procedure exit

## Unique Instructions

The $\mu$ PD70320/322 has the following unique instructions.
$\frac{\text { Instruction }}{\text { INS }} \frac{\text { Function }}{\text { Inserts bit field }}$
EXT Extracts bit field
ADD4S
SUB4S
CMP4S

ROL4 Rotates BCD digit left
ROR4 Rotates BCD digit right
TEST1 Tests bit
SET1 Sets bit
CLR1 Clears bit
NOT1 Complements bit
BTCLR Tests bit; if true, clear and branch
REPC Repeat while carry set
REPNC Repeat while carry cleared

## Variable Length Bit Field Operation Instructions

Bit fields are a variable length data structure that can range in length from 1 to 16 bits. The $\mu$ PD70320/322 supports two separate operations on bit fields: insertion (INS) and extraction (EXT). There are no restrictions on the position of the bit field in memory. Separate segment, byte offset, and bit offset registers are used for insertion and extraction. Following the execution of these instructions, both the byte offset and bit offset are left pointing to the start of the next bit field, ready for the next operation. Bit field operation instructions are powerful and flexible and are therefore highly effective for graphics, high level languages, and packing/ unpacking applications.
Insert bit field copies the bit field of specified length from the AW register to the bit field addressed by DS1:IY:reg8 (8-bit general purpose register). The bit field length can be located in any byte register or
supplied as immediate data. Following execution, both the IY and reg8 are updated to point to the start of the next bit field.

Bit field extraction copies the bit field of specified length from the bit field addressed by DSO:IX:reg8 to the AW register. If the length of the bit field is less than 16 bits, the bit field is right justified with a zero fill. The bit field length can be located in any byte register or supplied as immediate data. Following execution, both IX and reg8 are updated to point to the start of the next bit field.

Figures 3 and 4 show bit field insertion and bit field extraction.

## Packed BCD

Packed BCD instructions process packed BCD data either as strings (ADD4S, SUB4S, CMP4S) or byte format operands (ROR4, ROL4). Packed BCD strings may be one to 254 digits in length. The two BCD
rotation instructions perform rotation of a single $B C D$ digit in the lower half of the AL register through the register or the memory operand.

## Bit Manipulation Instructions

The $\mu$ PD70320/322 has five unique bit manipulation instructions. The ability to test, set, clear, or complement a single bit in a register or memory operand increases code readability as well as performance over the logical operations traditionally used to manipulate bit data. This feature further enhances control over on-chip peripherals.

## Repeat Prefixes

Two new repeat prefixes (REPC, REPNC) allow conditional block transfer instructions to use the state of the CY flag as the termination condition. This allows inequalities to be used when working on ordered data, thus increasing performance when searching and sorting algorithms.

Figure 3. Bit Field Insertion


Figure 4. Bit Field Extraction


Besides the V20 instruction set; the $\mu$ PD70320/322 has the four additional instructions described in table 1.

Table 1. Additional Instructions

| Instruction | Function |
| :--- | :--- |
| BTCLR var,imm3, <br> short label | Bit test and if true, clear <br> and branch; otherwise, no operation |
| STOP (no operand) | Power down instruction, stops oscillator |
| RETRBI (no operand) | Return from register bank context switch <br> interrupt |
| FINT (no operand) | Finished interrupt. After completion of a <br> hardware interrupt or I/0 request, this <br> instruction must be used to reset the current <br> priority bit in the in-service priority register <br> (ISPR). |

The ISPR is an 8-bit register; each of its bits, $\mathrm{PR}_{0}-\mathrm{PR}_{7}$, correspond to each of the eight possible 1/O request priorities, respectively. The ISPR keeps track of the priority of the interrupt currently being serviced by setting the appropriate bit. The ISPR format is shown below.

| $\mathrm{PR}_{7}$ | $\mathrm{PR}_{6}$ | $\mathrm{PR}_{5}$ | $\mathrm{PR}_{4}$ | $\mathrm{PR}_{3}$ | $\mathrm{PR}_{2}$ | $\mathrm{PR}_{1}$ | $\mathrm{PR}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Interrupt Structure

The $\mu$ PD70320/322 can service interrupts generated through hardware and software. Table 2 shows the various software interrupts.

## Table 2. Software Interrupts

| Interrupt | Description |
| :--- | :--- |
| Divide error | The CPU will trap if a divide error occurs as the <br> result of a DIV or DIVU instruction. |
| Single step | The interrupt is generated after every instruction <br> if the BRK bit in the PSW is set. |
| Overflow | By using the BRKV instruction, an interrupt can be <br> generated as the result of an overflow. |
| Interrupt | The BRK 3 and BRK imm8 instructions can <br> generate interrupts. |
| Anstructions | The CHKIND instruction will generate an interrupt <br> if specified array bounds have been exceeded. |
| Escape trap | The CPU will trap on an FPO1,2 instruction to <br> allow software to emulate the floating point <br> processor. |
| I/O trap | If the I/O trap bit in the PSW is set, a trap will be <br> generated on every IN or OUT instruction. <br> Software can then provide an updated peripheral <br> address. This feature allows software <br> interchangeabilty between different systems. |

When executing software written for another system, it is better to implement I/O with on-chip peripherals to reduce external hardware requirements. However, since $\mu$ PD70320/322 internal peripherals are memory mapped, software conversion could be difficult. The I/O trap feature allows easy conversion from external peripherals to on-chip peripherals.
Interrupt Vector Table. Table 3 shows the starting addresses of interrupt processing routines. The table begins at physical address OH , which is outside the internal ROM space. Therefore, if utilizing an interrupt processing routine within the interrupt vector table, external memory will be required. By servicing interrupts via the macro service function or context switching, you can avoid the addition of external memory.

Each interrupt vector is four bytes. Upon execution of a vectored interrupt, the lower addressed word is transferred to the PC, and the upper word to the PS. However, the byte order within each word is reversed so that the low-order bytes of the vector address become the most significant bytes in the PC and PS.
Hardware Interrupt Configuration. There are two types of hardware interrupt requests: standard vectored interrupts and I/O requests.
After a vectored interrupt, the PC and PSW are saved on the stack and the program transfers to the location indicated by the interrupt vector contents. When an interrupt is triggered by NMI, the CPU automatically traps to vector number two. When an interrupt is triggered by INTR, external devices must provide the interrupt vector number.
I/O requests are a group of interrupts, generated externally or from on-chip peripherals. The internal interrupt controlier controls I/O requests. I/O requests can be serviced (by the macro service function) without transferring program control to an interrupt routine. The following are the 14 possible I/O requests.
$\qquad$
External interrupt request
DMA controller
Timer
Serial interface

## Source

INTPO, INTP1, INTP2

## INTDO, INTD1

INTTU0, INTTU1, INTTU2
INTSERO, INTSRO, INTSTO, INTSER1, INTSR1, INTST1

Table 3. Interrupt Vectors

| Address (Hex) | Vector No. | Assigned Use |
| :---: | :---: | :---: |
| 00 | 0 | Divide error 041 Break flag |
| 04 | 1 | Break flag |
| 08 | 2 | NMI |
| OC | 3 | BRK3 instruction |
| 10 | 4 | BRKV instruction |
| 14 | 5 | CHKIND instruction |
| 18 | 6 | General purpose |
| 1 C | 7 | Escape trap |
| 20 | 8 | General purpose |
| 24-3C | 9-15 | Reserved |
| 40-4C | 15-19 | General purpose |
| 50 | 20 | 1/0 trap |
| 54-5C | 21-23 | General purpose |
| 60 | 24 | Reserved |
| 64-6C | 25-27 | General purpose |
| 70 | 28 | INTSERO |
| 74 | 29 | INTSRO |
| 78 | 30 | INTST0 |
| 7 C | 31 | General purpose |
| 80 | 32 | INTSER1 |
| 84 | 33 | INTSR1 |
| 88 | 34 | INTST1 |
| 8 C | 35 | General purpose |
| 90 | 36 | INTDO |
| 94 | 37 | INTD1 |
| 98-9C | 38,39 | General purpose |
| A0 | 40 | INTPO |
| A4 | 41 | INTP1 |
| A8 | 42 | $\overline{\text { INTP2 }}$ |
| AC | 43 | General purpose |
| B0 | 44 | INTTU0 |
| B4 | 45 | INTTU1 |
| B8 | 46 | INTTU2 |
| BC | 47 | INTTB |
| OC0-3FF | 48-255 | General purpose |

Arbitration of I/O requests is resolved internally by the interrupt controller. The priority of each I/O request is individually programmable from 0 to 7 ( 0 is the highest priority). You can process these interrupts in one of three modes: standard vectored interrupt, register bank context switching, or macro service function. When standard vectored interrupt mode is selected, I/O requests are serviced as previously described vectored interrupts. The CPU automatically traps to the vector location shown in the interrupt vector table.
Register bank context switching allows I/O requests to be processed rapidly by switching register banks. After an interrupt, the new register bank selected is that which has the same register bank number (0-7) as the priority of the interrupt to be serviced. The PC and PSW are automatically stored in the save areas of the new register bank and the address of the interrupt routine is loaded from the vector PC storage location in the new register bank. After interrupt processing, execution of the RETRBI (return from register bank interrupt) returns control to the former register bank and restores the former PC and PSW. Figures 5 and 6 show register bank context switching and register bank return.

The macro service function (MSF) acts as an internal DMA controller between on-chip peripherals (special function registers) and memory. The MSF greatly reduces the software overhead and CPU time that other processors would require for register save processing, register returns, and other handling associated with interrupt processing.

If the MSF is selected for a particular I/O request, each time the request is received, a byte or word of data will be transferred between the SFR and memory without interrupting the CPU. Each time a request occurs, the macro service counter is decremented. When the counter reaches zero, an interrupt is generated. The MSF also has a character search option. When selected, every byte transferred will be compared to an 8-bit search character and an interrupt will be generated if a match occurs or if the macro service counter counts out.

There are eight eight-byte macro service channels mapped into internal RAM from XXEOOH to XXE3FH. Figure 7 shows the components of each channel.

Figure 5. Register Bank Context Switching


Figure 6. Register Bank Return


Figure 7. Macro Service Channels


## On-Chip Peripherals

## Timer Unit

The $\mu$ PD70320/322 (figure 8) has two programmable 16-bit interval timers (TM0,TM1) with variable input clock frequencies on-chip. Each of the two 16-bit timer registers has an associated 16 -bit modulus register (MD0, MD1). The timer operates in interval timer mode or one-shot mode.
Interval Timer Mode. In this mode, TMO/TM1 are decremented by the selected input clock and, after counting out, the registers are automatically reloaded from the modulus registers and counting continues. Each time TM1 counts out, I/O requests are generated through TF1 and TF2 (Timer Flags 1,2). When TM0 counts out, an I/O request is generated through TFO. The timer out signal can be used as a square wave output whose half-cycle is equal to the count time. There are two selectable input clocks (SCLK: system clock $=$ fosc $/ 2$, fosc $=10 \mathrm{MHz}$ ).

| Clock | Timer Resolution |  | Full Count |
| :--- | :--- | :--- | :--- |
| SCLK/6 | $1.2 \mu \mathrm{~s}$ |  | 78.643 ms |
| SCLK/128 | $25.6 \mu \mathrm{~s}$ |  | 1.678 s |

One-Shot Mode. In the one-shot mode, TM0 and MDO operate as independent one-shot timers. Starting with a preset value, each is decremented to zero. At zero, counting ceases and an I/O request is generated by TF0 or TF1. One-shot mode allows two selectable input clocks (fosc $=10 \mathrm{MHz}$ ).

| Clock | Timer Resolution |  | Full Count |
| :--- | :--- | :--- | :--- |
| $\operatorname{SCLK} / 12$ | $2.4 \mu \mathrm{~S}$ |  | 157.283 ms |
| SCLK/128 | $25.6 \mu \mathrm{~s}$ |  | 1.678 s |

## Time Base Counter

The $\mu$ PD70320/70322 has a free-running long base counter that can be used to generate periodic interrupts at lengthy intervals. The counter has three selectable input clocks: SCLK, SCLK/2, and SCLK/4. You can select one of the following four taps (outputs) from the counter as an interrupt source: $\mathrm{i} / 1024, \mathrm{i} / 8192, \mathrm{i} / 64 \mathrm{~K}$, or $\mathrm{i} / 1 \mathrm{M}$ (" i " is the selected input clock).
The TBC interrupt is unlike the other on-chip peripheral I/O requests in that it is preset as a level seven vectored interrupt. Macro service and register bank switching cannot be used to service this interrupt. Figure 9 is the time base counter block diagram.

## Refresh Controller

The $\mu$ PD70320/322 has an on-chip refresh controller for dynamic and pseudostatic RAM mass storage memories. The refresh controller generates refresh addresses and refresh pulses. It inserts refresh cycles between the normal CPU bus cycles according to refresh specifications.
The refresh controller outputs a 9-bit refresh address on address bits $A_{0}-A_{8}$ during the refresh bus cycle. Address bits $\mathrm{A}_{8}-\mathrm{A}_{19}$ are all 1's. The 9 -bit refresh address is automatically incremented at every refresh timing for 512 row addresses. The 8 -bit refresh mode (RFM) register specifies the refresh operation and allows refresh during both CPU HALT and HOLD
modes. Refresh cycles are automatically timed to $\overline{\operatorname{REFRQ}}$ following read/write cycles to minimize the effect on system throughput.
The following shows the $\overline{\text { REFRQ }}$ pin level in relation to bits 4 (RFEN) and 7 (RELV) of the refresh mode register.

| RFEN |  | RELV |  |
| :--- | :--- | :--- | :--- |
|  |  |  | REFRQ Level |
| 0 |  | 1 |  |
| 1 |  | 0 |  |
| 1 |  |  | 0 |
| 1 |  |  | Refresh pulse output |

Figure 9. Time Base Counter Block Diagram


Figure 8. Timer Unit Block Dlagram


## Serial Interface

The $\mu$ PD 70320/322 has two full-duplex UARTs, channel 0 and channel 1. Each serial port channel has a transmit line (TxDn), a receive line (RxDn), and a clear to send (CTSn) input line for handshaking. Communication is synchronized by a start bit, and you can program the ports for even, odd, or no parity, character lengths of seven or eight bits, and one or two stop bits.

The $\mu$ PD 70320/322 has dedicated baud rate generators for each serial channel. This eliminates the need to obligate the on-chip timers. The baud rate generator allows a wide range of data transfer rates (up to 1 Mbps ). This includes all of the standard baud rates without being restricted by the value of the particular external crystal. Each baud rate generator has an 8 -bit baud rate generator (BRGn) data register which functions as a prescaler to a programmable input clock selected by the serial communication control (SCCn) register. Together these must be set to generate a frequency that is equivalent to the desired baud rate.
In addition to the asynchronous mode, channel 0 has a synchronous I/O interface mode. In this mode, each bit of data transferred is synchronized to a serial clock (SCKO). This is the same as the NEC $\mu$ COM 75 and $\mu$ COM87 series, and allows easy interfacing to these devices. Figure 10 shows the serial interface block diagram.

## DMA Controller

The $\mu$ PD70320/322 has a two-channel, on-chip DMA controller. This allows rapid data transfer between memory and auxiliary storage devices. The DMA controller supports four modes of operation, two for memory-to-memory transfers and two for transfers between I/O and memory.
Memory-to-Memory Transfers. In single-step mode, the falling edge of DMARQ causes DMA transfer cycles and CPU bus cycles to alternate as long as $\overline{D M A R Q}$ is low or until the prescribed number of DMA transfers has occurred. Interrupts can be accepted while in this mode. In burst mode, DMA transfer cycles continue until the DMA terminal counter decrements to zero. Software can also initiate memory-to-memory transfers.
Transfers Between I/O and Memory. In single-transfer mode, one DMA transfer occurs after each falling edge of DMARQ. After the transfer, the bus is returned to the CPU. In demand release mode, the falling edge of DMARQ enables DMA cycles, which continue as long as $\overline{D M A R Q}$ is low.

In all modes, the $\overline{\mathrm{TC}}$ (terminal count) output pin will pulse low and a DMA completion I/O request will be generated after the predetermined number of DMA cycles has been completed. Figure 11 shows the DMA channel area in memory.
The bottom of internal RAM contains all of the necessary address information for the designated DMA channels. The DMA channel mnemonics are as follows:

| TC | Terminal counter |
| :--- | :--- |
| SAR | Source address register |
| SARH | Source address register high |
| DAR | Destination address register |
| DARH | Destination address register high |

The DMA controller generates physical source addresses by offsetting SARH 12 bits to the left and then adding the SAR. The same procedure is also used to generate physical destination addresses. You can program the controller to increment or decrement source and/or destination addresses independently during DMA transfers.

## Parallel Ports

The $\mu$ PD70320/322 has three 8-bit parallel I/O ports: P0, P1, and P2. SFR locations can access these ports. The port lines are individually programmable as inputs or outputs. Many of the port lines have dual functions as port or control lines.
The analog comparator port (PT) compares each input line to a reference voltage. The reference voltage is programmable to be the $V_{\text {REF }}$ input or $V_{\text {REF }} \times n / 16$, where $\mathrm{n}=1$ to 15 .

## Programmable Wait State Generation

You can generate wait states internally to further reduce the necessity for external hardware. Insertion of these wait states allows direct interface to devices whose access times cannot meet the CPU read/write timing requirements.

When using this function, the entire 1 M -byte memory address space is divided into 128 K -blocks. Each block, with the exception of the uppermost block, can be programmed for zero, one, or two wait states, or for external control (READY signal). The appropriate bits in the wait control word (WTC) control wait state generation. Programming the bits corresponding to the top 128 K -byte block of memory, will actually set the wait state conditions for the entire I/O address space. Figure 12 shows the memory map for programmable wait state generation.

Figure 10. Serial Interface Block Diagram


Figure 11. DMA Channe/s


Figure 12. Programmable Wait State Generation


## Low-Power Standby

There are two low-power standby modes: HALT and STOP. Software causes the processor to enter either mode.
HALT Mode. In the HALT mode, the processor is inactive and the chip consumes much less power than when operational. The external oscillator remains functional and all peripherals are active. Internal status and output port line conditions are maintained. Any unmasked interrupt or I/O request can release this mode. In the EI state, I/O requests subsequently will be processed as vectored interrupts. In the DI state, program execution is restarted with the instruction following the HALT instruction.
STOP Mode. The STOP mode allows the largest power reduction while maintaining RAM. The oscillator is stopped, halting all internal peripherals. All internal status is maintained. Only a reset or NMI can release this mode.

A standby flag in the SFR area is set by rises in the supply voltage. The flag is reset when its status is read. Its status is maintained during normal operation and standby. Use the standby flag to determine whether program execution is returning from standby or from a cold start.

## Special Function Registers

Table 4 shows the special function register mnemonic, type, address, reset value, and function. Figures 13 through 32 show the register formats.

Table 4. Special Function Registers

| Name | Byte/ <br> Word | Address | Reset <br> Value | Function |
| :---: | :---: | :---: | :---: | :---: |
| PO | B | xxFOOH |  | Port 0 |
| PM0 | B | xxF01H | FFH | Port mode 0 |
| PMCO | B | xxFO2H | OOH | Port mode control 0 |
| P1 | B | xxF08H |  | Port 1 |
| PM1 | B | xxFO9H | FFH | Port mode 1 |
| PMC1 | B | xxFOAH | OOH | Port mode control 1 |
| P2 | B | xxF10H |  | Port 2 |
| PM2 | B | xxF11H | FFH | Port mode 2 |
| PMC2 | B | xxF12H | OOH | Port mode control 2 |
| PT | B | xxF38H |  | Port T |
| PMT | B | xxF3BH | OOH | Port mode T |
| INTM | B | xxF40H | 00H | Interrupt mode |
| EMS0 | B | xxF44H |  | External interrupt macro service 0 |
| EMS1 | B | xxF45H |  | External interrupt macro service 1 |
| EMS2 | B | xxF46H |  | External interrupt macro service 2 |
| EXICO | B | xxF4CH | 47H | External I/O request control 0 |
| EXIC 1 | B | xxF4DH | 47H | External 1/0 request control 1 |
| EXIC2 | B | xxF4EH | 47H | External I/O request control 2 |

$\mu$ PD70320/322 (V25)

Table 4. Special Function Registers (cont)

| Name | Byte/ Word | Address | Reset Value | Function |
| :---: | :---: | :---: | :---: | :---: |
| RXB0 | B | xxF60H |  | Receive buffer 0 |
| TXB0 | B | xxF62H |  | Transfer buffer 0 |
| SRMS0 | B | xxF65H |  | Serial receive macro service 0 |
| STMS1 | B | xxF66H |  | Serial transmit macro service 1 |
| SCM0 | B | xxF68H | OOH | Serial communication mode 0 |
| SCCO | B | xxF69H | OOH | Serial communication control 0 |
| BRG0 | B | xxF6AH | OOH | Baud rate generator 0 |
| SCEO | B | xxF6BH | 00 H | Serial communication error 0 |
| SEICO | B | xxF6CH | 47H | Serial error I/O request control 0 |
| SRIC0 | B | xxF6DH | 47H | Serial receive $1 / 0$ request control 0 |
| STICO | B | xxF6EH | 47H | Serial transmit I/0 request control 0 |
| RXB1 | B | xxF70H |  | Receive buffer 1 |
| TXB1 | B | xxF72H |  | Transmit buffer 1 |
| SRMS1 | B | xxF75H |  | Serial receive macro service 1 |
| STMS1 | B | xxF76H |  | Serial transmit macro service 1 |
| SCM1 | B | xxF78H | 00 H | Serial communication mode 1 |
| SCC1 | B | xxF79H | OOH | Serial communication control 1 |
| BRG1 | B | xxF7AH | 00H | Baud rate generator register 1 |
| SCE1 | B | xxF7BH | OOH | Serial communication error 0 |
| SEIC1 | B | xxF7CH | 47H | Serial error I/0 request control 1 |
| SRIC1 | B | xxF7DH | 47H | Serial receive I/O request control 1 |
| STIC1 | B | xxF7EH | 47H | Serial transmit I/0 request control 1 |
| TM0 | W | xxF80H |  | Timer register 0 |
| TMOL | B | xxF80H |  | Timer register 0 low |
| TMOH | B | xxF81H |  | Timer register 0 high |
| MDO | W | xxF82H |  | Modulo register 0 |


| Name | $\begin{aligned} & \text { Byta/ } \\ & \text { Word } \end{aligned}$ | Address | Reset <br> Value | Function |
| :---: | :---: | :---: | :---: | :---: |
| MDOL | B | xxF82H |  | Modulo register 0 low |
| MDOH | B | xxF83H |  | Modulo register 0 high |
| TM1 | W | xxF88H |  | Timer register 1 |
| TM1L | B | xxF88H |  | Timer register 1 low |
| TM1H | B | xxF89H |  | Timer register 1 high |
| MD1 | W | xxF8AH |  | Modulo register 1 |
| MD1L | B | xxF8AH |  | Modulo register 1 low |
| MD1H | B | xxF8BH |  | Modulo register 1 high |
| TMC0 | B | xxF90H | OOH | Timer control 0 |
| TMC1 | B | xxF91H | 00 H | Timer control 1 |
| TMMS0 | B | xxF94H |  | Timer macro service 0 |
| TMMS1 | B | xxF95H |  | Timer macro service 1 |
| TMMS2 | B | xxF96H |  | Timer macro service 2 |
| TMICO | B | xxF9CH | 47H | Timer I/0 request control 0 |
| TMIC1 | B | xxF9DH | 47H | Timer 1/0 request control 1 |
| TMIC2 | B | xxF9EH | 47H | Timer 1/0 request control 2 |
| DMAC0 | B | xxFAOH |  | DMA control 0 |
| DMAM0 | B | xxFA1H | 00H | DMA mode 0 |
| DMAC1 | B | xxFA2H |  | DMA control 1 |
| DMAM1 | B | xxFA3H | OOH | DMA mode 1 |
| DIC0 | B | xxFACH | 47H | DMA I/0 request control 0 |
| DICl | B | xxFADH | 47H | DMA I/0 request control 1 |
| RFM | B | xxFE1H | 10H | Refresh mode |
| TBIC | B | xxFECH | 47H | Time base $1 / 0$ request control |
| WTC | W | xxFE8H | FFH | Wait control |
| WTCL | B | xxFE8H | FFH | Wait control low |
| WTCH | B | XxFE9H | FFH | Wait control high |
| PSWL | B | xxFEAH | OOH | Flag register |
| PRC | B | xxFEBH | 4EH | Processor control |
| SB | B | xxFEOH |  | Standiby control |
| IDB | B | FFFFFH | FFH | Internal data area base |

Figure 13. Port Mode Registers 0, 1, and 2.


Figure 14. Port Mode Control 0 Register


Figure 15. Port Mode Control 1 Register


Figure 16. Port Mode Control 2 Register


Figure 17. Port Mode T Register

$\mu$ PD70320/322 (V25)
$\qquad$
Figure 18. Interrupt Mode Register


Figure 19. I/O Request Control Registers


Figure 20. Macro Service Control Registers


Note: [1] All other combinations are reserved

Figure 21. Serial Communication Mode Register


Figure 22. Serial Communication Error Registers


Figure 23. Timer Control 0 Register


Figure 24. Serial Communication Control Register
scc:


Figure 25. Timer Control 1 Register


Figure 26. DMA Mode Registers


Figure 27. DMA Control Register


Figure 28. Refresh Mode Register


Figure 29. Time Base I/O Request Control Register


Figure 30. Wait Control Register

| 7 | Wait Control Low |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 3 | 2 | 1 | 0 |  |
| 101 | 100 | BLK61 | BLK60 | BLK51 | BLK50 | BLK41 | BLK40 |


| Wait Controf High |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| BLKK31 | BLK30 | BLK21 | BLK20 | BLK11 | BLK10 | BLKO1 | BLK00 |  |


$\rightarrow$| BLKn1 | BLKn0 | Mode |
| :---: | :---: | :--- |
| 0 | 0 | No Waits |
| 0 | 1 | 1 Wait |
| 1 | 0 | 2 Wait |
| 1 | 1 | External Ready Control |

Figure 31. Processor Control Register


Figure 32. Standby Register


## Timing Waveforms

Memory Read Cycle


Memory Write Cycle


## Section 6 - LCD Peripherals

$\mu$ PD6307

LCD Row Driver

6-3
$\mu$ PD6308 $\mu$ PD7225 $\mu$ PD7227 $\mu$ PD7228

LCD Column Driver
6-7
CMOS, Intelligent, Alphanumeric LCD Controller/Driver ...... 6-11
CMOS, Intelligent, Dot-Matrix LCD Controller/Driver ........ 6-21
CMOS, Intelligent, Dot-Matrix LCD Controller/Driver
6-29
$\mu$ PD72030
CMOS, Inteiligent, LCD Controller
6-39

## Description

The $\mu$ PD6307 can directly drive any multiplexed LCD organized with up to 32 rows. It is easily cascaded to 128 rows.

## Features

High voltage output 21 V maximumDirectly controllable by the $\mu$ PD72030CMOS technologySingle $5 \mathrm{~V} \pm 10 \%$ power supply
## Ordering Information

| Part Number | Package Type |
| :--- | :---: |
| $\mu$ PD6307G-F | 54-pin plastic miniflat |
| $\mu$ PD6307G-R | 54-pin plastic miniflat (inverted leads) |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 1-19 \\ & 21-23 \end{aligned}$ | $\mathrm{R}_{0}-\mathrm{R}_{31}$ | Row drive output |
| 20 | VCC | Positive power supply |
| 34 | $\overline{\text { SBY }}$ | Standby input |
| 35 | FRM | Frame input |
| 36 | STB | Strobe input |
| 37 | $\overline{\text { RST }}$ | Reset input |
| 38 | $\overline{\text { EOT }}$ | End of transfer input |
| 39 | İW | 1/0 write input |
| 40, 41 | $\mathrm{RS}_{0}, \mathrm{RS}_{1}$. | Row select input |
| 42-44 | $\mathrm{V}_{\mathrm{LC} 1}, \mathrm{~V}_{\mathrm{LC4}}, \mathrm{~V}_{\mathrm{LC} 5}$ | LCD drive supply |
| 45 | $V_{S S}$ | Ground |
| 46 | $V_{C C}\left(=V_{\text {LCO }}\right)$ | Positive power supply and LCD drive supply |
| 47-54 | $\overline{\mathrm{CS}}_{7}-\overline{\mathrm{CS}}_{0}$ | Chip select output |

## Pin Functions

## $\mathbf{R o}_{\mathbf{0}}-\mathbf{R}_{31}$ (Row Drive Output)

LCD row drive output.

## $\overline{\mathrm{CS}}_{0}-\overline{\mathrm{CS}}_{7}$ (Chip Select)

Column driver chip select. These outputs are generated by the CS counter and $\mathrm{RS}_{0}-\mathrm{RS}_{1}$.

## VLC1, VLC4, VLC5 (LCD Drive Supply)

Reference voltages used to drive $\mathrm{R}_{0}-\mathrm{R}_{31}$.

## $\mathbf{R S}_{\mathbf{0}}$, RS $_{\mathbf{1}}$ (Row Select)

This input selects the row driver cascade connection. It enables expansion to 128 row drive outputs and 32 $\overline{\mathrm{CS}}$ outputs, as shown in table 1.

## FRM (Frame)

A high level input to this pin displays a positive frame and a low level input displays a negative frame. At the falling or rising edge of the signal, the row counter is cleared and the row driver is started from $\mathrm{R}_{0}$.

## STB (Strobe)

Row drive strobe input. One STB pulse input at the timing interval causes the display of the next row.

## $\overline{\text { IOW (I/O Write) }}$

This input increments the CS counter signal following 10 low level IOW pulses.

## EOT (End of Transfer)

This input clears the CS counter when it goes active low.

## $\overline{\text { RST }}$ (Reset)

This is the row driver reset input. A low input clears the internal counter and row outputs $\mathrm{R}_{0}-\mathrm{R}_{31}$, and sets the $\mathrm{CS}_{0}-\mathrm{CS}_{7}$ outputs to a high level.

## $\overline{\text { SBY }}$ (Standby)

This is the standby input. A low level input to this pin sets the row outputs $\mathrm{R}_{0}-\mathrm{R}_{31}$ to $\mathrm{V}_{\mathrm{LC} 0}$. Before entering standby mode, set all column driver display data to high level.

## $\mathrm{V}_{\mathrm{CC}}$ (= $\mathrm{V}_{\mathrm{LCO}}$ ) (Power Supply and LCD Drive Supply)

Connect the 5 V power supply between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\text {Ss }}$ for logic circuit operation. This pin is also used for the row drive voltage output.

## $\mathrm{V}_{\mathrm{ss}}$ (Ground)

Ground.

## Block Diagram



## Functional Description

## Timing Control Circuit

This circuit controls the timing for each internal block. FRM, $\mathrm{RS}_{0}, \mathrm{RS}_{1}, \overline{\mathrm{RST}}$, and $\overline{\mathrm{SBY}}$ are sampled at the leading edge of STB, and then supplied to other internal circuits.

## Row Counter Decoder/Select Circuit

As shown in figure 1, this circuit consists of a 7-bit counter, a comparator, and a 5 to 32 decoder. The 7 -bit counter can accommodate 128 rows. The comparator acts to clear $\mathrm{R}_{0}-\mathrm{R}_{31}$ if the upper two bits of the counter do not match $\mathrm{RS}_{0}$ and $\mathrm{RS}_{1}$. If they match, one of $R_{0}-R_{31}$, indicated by the lower five bits of the row counter, is selected and the rest are cleared. $\mathrm{RS}_{0}$ and $\mathrm{RS}_{1}$ allow for cascading as shown in table 1. Table 2 shows the row select logic.

Figure 1. Row Counter Decoder/Select Circuit


* $\mathbf{R S}_{0}{ }^{\prime}$, RS $_{1^{\prime}}$, and $\overline{\operatorname{RST}}$ are obtained by synchronizing $\mathbf{R S}_{0}, \mathbf{R S}_{1}, \overline{\mathrm{RST}}$ with STB.

83-003163A

Table 1. $R S_{0}$ and $R S_{1}$ Row Cascading

| $\mathbf{R S}_{\mathbf{0}}$ | $\mathbf{R S}_{\mathbf{1}}$ | Row Signal | Chip Select |
| :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathrm{R}_{0}-\mathrm{R}_{31}$ | $\overline{\mathrm{CS}}_{\mathbf{0}}-\overline{\mathrm{CS}}_{7}$ |
| 0 | 1 | $\mathrm{R}_{32}-\mathrm{R}_{63}$ | $\overline{\mathrm{CS}}_{8}-\overline{\mathrm{CS}}_{15}$ |
| 1 | 0 | $\mathrm{R}_{64}-\mathrm{R}_{95}$ | $\overline{\mathrm{CS}}_{16}-\overline{\mathrm{CS}}_{23}$ |
| 1 | 1 | $\mathrm{R}_{96}-\mathrm{R}_{127}$ | $\overline{\mathrm{CS}}_{24}-\overline{\mathrm{CS}}_{31}$ |

Table 2. Row Select Logic

| EN | $\mathbf{E}$ | $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{B}$ | $\mathbf{A}$ | Selected <br> Row Signal |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | $R_{0}$ |
| 1 | 0 | 0 | 0 | 0 | 1 | $R_{1}$ |
| 1 | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $R_{n}$ |
| 1 | 1 | 1 | 1 | 1 | 0 | $R_{30}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | $R_{31}$ |
| 0 | $X$ | $X$ | $X$ | $X$ | $X$ | None |

## Voltage Control Driver Circuit

This circuit generates the row signals for AC drive of the LCD panel. A low level RST clears the output. A low level $\overline{\mathrm{SBY}}$ sets the output $\mathrm{V}_{\mathrm{LC} O}$. Table 2 shows the $\mathrm{R}_{0}-\mathrm{R}_{31}$ output levels.

Table 2. $R_{0}-R_{31}$ Outputs Levels

| Function | + (FRM $=1$ ) | - (FRM $=0$ ) |
| :---: | :---: | :---: |
| Select | $\mathrm{V}_{\text {LC5 }}$ | $\mathrm{V}_{\text {LCO }}$ |
| Clear | $\mathrm{V}_{\text {LC4 }}$ | $\mathrm{V}_{\text {LC1 }}$ |

## Chip Select Counter/Decoder Circuit

This circuit, shown in figure 2, generates the column driver $\overline{\mathrm{CS}}$ signal. This circuit has a 5 -bit counter to generate up to $32 \overline{\mathrm{CS}}$ signals. The 5 -bit counter is incremented once for every $10 \overline{\mathrm{IOW}}$ (active low) pulses. If the upper two bits of the chip select counter do not match $\mathrm{RS}_{0}$ and $\mathrm{RS}_{1}$, all the $\overline{\mathrm{CS}}_{0}-\overline{\mathrm{CS}}_{7}$ outputs are set to high level. If they match, one of $\overline{\mathrm{CS}}_{0}-\mathrm{CS}_{7}$ (indicated by the lower three bits of the chip select counter) goes low. If $\overline{\mathrm{RST}}$ is low, $\overline{\mathrm{CS}}_{0}-\overline{\mathrm{CS}}_{7}$ become high level. Table 3 shows the chip select logic.

Figure 2. Chip Select Counter/Decoder Circuit


Table 3. Chip Select Logic

| EM | c | b | a | Chip Select |
| :--- | :--- | :--- | :--- | :---: |
| 1 | 0 | 0 | 0 | $\overline{\mathrm{CS}}_{0}$ |
| 1 | 0 | 0 | 1 | $\overline{\mathrm{CS}}_{1}$ |
| 1 | 0 | 1 | 0 | $\overline{\mathrm{CS}}_{2}$ |
| 1 | 0 | 1 | 1 | $\overline{\mathrm{CS}}_{3}$ |
| 1 | 1 | 0 | 0 | $\overline{\mathrm{CS}}_{4}$ |
| 1 | 1 | 0 | 1 | $\overline{\mathrm{CS}}_{5}$ |
| 1 | 1 | 1 | 0 | $\overline{\mathrm{CS}}_{6}$ |
| 1 | 1 | 1 | 1 | $\overline{\mathrm{CS}}_{7}$ |
| 0 | X | X | X | Disabled |

## PRELIMINARY INFORMATION

## Description

The $\mu$ PD6308 can directly drive any multiplexed dotmatrix LCD organized with up to 40 columns. It is easily cascaded to fit the user's system.

## Features

High voltage output 21 V maximumDirectly controllable by the $\mu$ PD72030
CMOS technologySingle $5 \mathrm{~V} \pm 10 \%$ power supply

## Ordering Information

| Part Number | Package Type |
| :--- | :---: |
| $\mu$ PD6308G-F | 54-pin plastic miniflat |
| $\mu$ PD6308G-R | 54-pin plastic miniflat (inverted leads) |

Pin Configuration

| ПППППППППППППП口 |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| 83.003165A |  |  |

Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 1-19, \\ & 21-41 \end{aligned}$ | $\mathrm{C}_{0}-\mathrm{C}_{39}$ | Column drive output |
| 20 | $V_{C C}$ | Positive power supply |
| 42-44 | $\begin{aligned} & \mathrm{V}_{\mathrm{LC} 2}, \mathrm{~V}_{\mathrm{LC} 3}, \\ & \mathrm{~V}_{\mathrm{LC} 5} \end{aligned}$ | LCD drive supply |
| 45 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 46 | $\begin{aligned} & V_{\mathrm{CC}} \\ & \left(=V_{\mathrm{LCO}}\right. \end{aligned}$ | Positive power supply and LCD drive supply |
| 47 | $\overline{\mathrm{CS}}$ | Chip select output |
| 48 | STB | Strobe input |
| 49 | FRM | Frame input |
| 50 | $\overline{10 W}$ | 1/0 write input |
| 51-54 | $\mathrm{D}_{3}-\mathrm{D}_{0}$ | Data input |

## Pin Functions

## $\mathrm{C}_{0}-\mathrm{C}_{39}$ (Column Drive Output)

LCD column drive output.

## $\mathbf{V}_{\mathrm{LC} 2}, \mathrm{~V}_{\mathrm{LC} 3}, \mathrm{~V}_{\mathrm{LC} 5}$ (LCD Drive Supply)

Reference voltages used to drive $\mathrm{C}_{0}-\mathrm{C}_{39}$.

## $D_{0}-D_{3}$ (Data Input)

This is the display data bus. Data in the 40 -bit input latch is written via this bus four bits at a time, a total of 10 times.

## FRM (Frame)

A high level input to this pin displays the positive frame and a low level input displays the negative frame.

## STB (Strobe)

This is the column driver strobe input. At the leading edge of the STB input, the 40 -bit display data in the input latch is transferred to the output latch to appear in the column drive output.

## $\overline{\text { IOW }}$ (I/O Write)

This is the data write input. If $\overline{\mathrm{CS}}$ is active and $\overline{\mathrm{OW}}$ goes low, data on $D_{0}-D_{3}$ is written to the input latch.

## $\overline{\mathbf{C S}}$ (Chip Select)

This input pin is connected to the chip select output of the row driver as the $\overline{\mathrm{OW}}$ enable. $\overline{\mathrm{CS}}$ is active low.

## $\mathbf{V}_{\mathbf{C C}}\left(=\mathrm{V}_{\mathrm{LC}}\right)$ (Power Supply and LCD Drive Supply)

Connect the 5 V power supply between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{SS}}$. $\mathrm{V}_{\mathrm{Cc}}$ is also used for the column drive voltage.

## $\mathrm{V}_{\text {SS }}$ (Ground)

Ground.

## Block Diagram



## Functional Description

## Timing Control Circuit

This circuit controls the timing that operates each $\mu$ PD6308 internal block.

## Voltage Control Driver Circuit

This circuit generates the column signals for AC drive of the LCD panel. Table 1 lists $\mathrm{C}_{0}-\mathrm{C}_{39}$ output levels. FRM' is obtained by internally synchronizing the FRM signal with the leading edge of the STB signal.

Table 1. $C_{0} \cdot C_{39}$ Output Levels

| Function | $\boldsymbol{+}\left(\right.$ FRM $^{\prime}=\mathbf{1 )}$ | $\mathbf{- ( F R M ' = 0 )}$ |
| :--- | :---: | :---: |
| Select (Data $=1)$ | $\mathrm{V}_{\mathrm{LC}}$ | $\mathrm{V}_{\mathrm{LC} 0}$ |
| Clears (Data $=0)$ | $\mathrm{V}_{\mathrm{LC}}$ | $\mathrm{V}_{\mathrm{LC} 2}$ |

## Column Data Counter/Decoder Circuit

The column data counter/decoder circuit is shown in figure 1. This decimal circuit generates latch enable pulses to the input latches, which latch 40 bits of data (four bits at a time, a total of 10 times). The number of decoder outputs can be increased by cascading $\mu \mathrm{PD} 6308 \mathrm{~s}$ under the control of $\overline{\mathrm{CS}}$. The counter value increments at the leading edge of $\overline{\mathrm{OW}}$, and clears when $\overline{\mathrm{CS}}$ goes high.

Figure 1. Internal Block Diagram


## Input Latch Circuit

The input latch circuit is shown in figure 1. The input latches display data four bits at a time until 40 bits are latched and displayed. When CS is active low, each $\overline{O W}$ active low pulse input to the decimal counter causes 1 of 10 latch enable signals to be generated from the column data decoder. Latches 0 to 9 are enabled consecutively to load data $D_{0}-D_{3}$ until 40 bits are latched.

## Output Latch Circuit

The output latch circuit is shown in figure 1. The 40 bits output from the input latch circuit are transferred to the output latch circuit at the leading edge of the STB signal and appear on the column drive outputs. Note that $D_{0}$ is output to $C_{3}, D_{1}$ to $C_{2}, D_{2}$, to $C_{1}$, and $\mathrm{D}_{3}$ to $\mathrm{C}_{0}$.

## Description

The $\mu$ PD7225 is an intelligent peripheral device designed to interface most microprocessors with a wide variety of alphanumeric LCDs. It can directly drive any static or multiplexed LCD containing up to 4 backplanes and up to 32 segments and is easily cascaded for larger LCD applications. The $\mu$ PD7225 communicates with a host microprocessor through an 8 -bit serial interface. It includes a 7 -segment numeric and a 14 -segment alphanumeric segment decoder to reduce system software requirements. The $\mu$ PD7225 is manufactured with a low power consumption CMOS process allowing use of a single power supply between 2.7 V and 5.5 V . It is available in a space-saving 52 -pin plastic flat package.

## Features

Single chip LCD controller with direct LCD driveLow cost serial interface to most microprocessorsCompatible with- 7-segment numeric LCD configurations up to 16 digits
- 14-segment alphanumeric LCD configurations up to 8 charactersSelectable LCD drive configuration:
- Static, biplexed, triplexed, or quadruplexed32-segment driversCascadable for larger LCD applications
$\square$ Selectable LCD bias voltage configuration:
- Static, $1 / 2$ or $1 / 3$
$\square$ Hardware logic blocks reduce system software requirements
-8 -bit serial interface
- Two $32 \times 4$-bit static RAMs for display data and blinking data storage
- Programmable segment decoding capability: - 16-character, 7 -segment numeric decoder - 64-character, 14 -segment USASCII alphanumeric decoder
- Programmable segment blinking capability
- Automatic synchronization of segment drivers with sequentially multiplexed backplane drivers
Single power supply, variable from 2.7 V to 5.5 V
Low power consumption CMOS technology
Extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range available


## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7225G-00 | 52 -pin plastic miniflat | 1 MHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1 | CL2 | System clock output |
| 2 | $\overline{\text { SYNC }}$ | Synchronization port |
| 3-5 | $\begin{aligned} & \mathrm{V}_{\mathrm{LCD1}}{ }^{-} \\ & \mathrm{V}_{\mathrm{LCDO}} \end{aligned}$ | LCD bias voltage supply inputs |
| 6 | $V_{S S}$ | Ground |
| 7,33 | $V_{\text {DD }}$ | Power |
| 8 | $\overline{\text { SCK }}$ | Serial clock input |
| 9 | SI | Serial input |
| 10 | $\overline{\overline{C S}}$ | Chip select |
| 11 | $\overline{\text { BUSY }}$ | Busy output |
| 12 | C/D | Command or data select input |
| 13 | RESET | Reset input |
| 14 | NC | No connection |
| 15-18 | $\mathrm{COM}_{0}-\mathrm{COM}_{3}$ | LCD backplane driver outputs |
| 19-32, 34-51 | $\mathrm{S}_{0}-\mathrm{S}_{31}$ | LCD segment driver outputs |
| 52 | CL1 | System clock input |

## Pin Functions

## $\mathrm{COM}_{0}-\mathrm{COM}_{3}$

LCD backplane driver outputs.

## $\mathrm{S}_{\mathbf{0}}-\mathrm{S}_{31}$

LCD segment driver outputs.

## VLCD1-VLCD3

LCD bias voltage supply inputs to the LCD voltage controller. Apply appropriate voltages from a voltage ladder connected across $V_{D D}$.

## SI

Serial input from the microprocessor.

## $\overline{\text { SCK }}$

Serial clock input. Synchronizes 8 -bit serial data transfer from the microprocessor to the $\mu$ PD7225.

## $\overline{B U S Y}$

Handshake output indicates the $\mu$ PD7225 is ready to receive the next data byte.

## C/D

Command/data select input. Distinguishes serially input data byte as a command or as display data.

## $\overline{\mathrm{CS}}$

Chip select input. Enables the $\mu$ PD7225 for data input from the microprocessor. When CS is deselected, the display can be updated.

## $\overline{\text { SYNC }}$

Synchronization port. For multichip operation, tie all SYNC lines together.

## CL1

System clock input. Connect CL1 either to CL2 with a $180 \mathrm{k} \Omega$ resistor, or to an external clock source.

## CL2

System clock output. Connect CL2 to CL1 with a $180 \mathrm{k} \Omega$ resistor, or leave open.

## RESET

Reset input. R/C circuit or pulse initializes the $\mu$ PD7225 after power-up.

## VDD

Power supply positive. Apply single voltage ranging from 2.7 to 5.5 V for proper operation.

## Vss

Ground.

## Block Diagram



Absolute Maximum Ratings
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +7 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics
$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | VIL | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V |  |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V |  |
| Output voltage low | $\mathrm{V}_{0.1}$ |  |  | 0.5 | V | $\overline{\text { BUSY, }}$, $\mathrm{I}_{\text {L }}=100 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\text {OL2 }}$ |  |  | 1.0 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=900 \mu \mathrm{~A}, \\ & \mathrm{SYNC} \end{aligned}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & V_{D D} \\ & -0.5 \end{aligned}$ |  |  | V | $\begin{aligned} & \overline{\mathrm{BUSY},} \overline{\mathrm{SYNC}}, \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A} \end{aligned}$ |
| Input leakage current low | LLIL |  |  | -2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{lL}}=0 \mathrm{~V}$ |
| Input leakage current high | LİH |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{I H}=\mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current | L.OL |  |  | -2 | $\mu \mathrm{A}$ | $\mathrm{V}_{0 \mathrm{~L}}=0 \mathrm{~V}$ |
|  | $\mathrm{L}_{\mathrm{LOH}}$ |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{0 H}=\mathrm{V}_{\mathrm{DD}}$ |
| Output short circuit current | los |  |  | -300 | $\mu \mathrm{A}$ | $\overline{\text { SYNC, }} \mathrm{V}_{0 S}=1.0 \mathrm{~V}$ |
| Backplane driver output impedance | $\mathrm{R}_{\mathrm{COM}}$ |  | 5 | 7 | k $\Omega$ | $\begin{aligned} & \mathrm{COM}_{0}-\mathrm{COM}_{3}, \\ & \mathrm{~V}_{\mathrm{DD}} \geqslant \mathrm{~V}_{\mathrm{LCD}} \\ & \text { (Note 1) } \end{aligned}$ |
| Segment driver output impedance | $\mathrm{R}_{\text {SEG }}$ |  | 7 | 14 | k $\Omega$ | $\begin{aligned} & S_{0}-S_{31}, \\ & V_{D D} \geqslant V_{L C D} \\ & \text { (Note 1) } \end{aligned}$ |
| Supply current | IDD |  | 100 | 250 | $\mu \mathrm{A}$ | CL1 external clock, $\mathrm{f}_{\phi}=200 \mathrm{kHz}$ |

## Note:

(1) Applies to static-, $1 / 2$-, and $1 / 3-$ LCD bias voltage schemes.

DC Characteristics (cont)
$T_{A}=-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+2.7 \mathrm{~V}$ to 5.5 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage low | $V_{\text {IL1 }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Except SCK |
|  | $V_{\text {IL2 }}$ | 0 |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V | $\overline{\text { SCK }}$ |
| Input voltage high | $\mathrm{V}_{\mathrm{iH1}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | $V$ | Except SCK |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V | $\overline{\text { SCK }}$ |
| Output voltage low | $V_{\text {OL1 }}$ |  |  | 0.5 | V | $\overline{\text { BUSY, }} \mathrm{I}_{0 L}=100 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{0 \mathrm{~L} 2}$ |  |  | 0.5 | V | $\begin{aligned} & \frac{\mathrm{I}_{01}}{\mathrm{SYNC}} \end{aligned}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline V_{D D} \\ & -0.75 \end{aligned}$ |  |  | V | $\begin{aligned} & \hline \overline{\mathrm{BUSY}}, \overline{\mathrm{SYNC}}, \\ & \mathrm{I}_{\mathrm{OH}}=-7 \mu \mathrm{~A} \end{aligned}$ |
| Input leakage current low | ILIL |  |  | -2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |
| Input leakage current high | ${ }^{\text {LIIH }}$ |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 H}=\mathrm{V}_{\text {D }}$ |
| Output leakage current | $\underline{L}$ LOL |  |  | -2 | $\mu \mathrm{A}$ | $\mathrm{V}_{0 \mathrm{~L}}=0 \mathrm{~V}$ |
|  | $\mathrm{L}_{\mathrm{LOH}}$ |  |  | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{0 H}=\mathrm{V}_{\text {DD }}$ |
| Output short circuit current | Ios |  |  | -200 | $\mu \mathrm{A}$ | $\overline{\text { SYNC, }}, \mathrm{V}_{0 S}=0.5 \mathrm{~V}$ |
| Backplane driver output impedance | $\mathrm{R}_{\text {com }}$ |  | 6 |  | k $\Omega$ | $\begin{aligned} & \mathrm{COM}_{0}-\mathrm{COM}_{3}, \\ & \mathrm{~V}_{\mathrm{DD}} \geqslant \mathrm{~V}_{\mathrm{LCCD}} \\ & \text { (Note 1) } \end{aligned}$ |
| Segment driver output impedance | $\mathrm{R}_{\text {SEG }}$ |  | 12 |  | k $\Omega$ | $\begin{aligned} & S_{0}-S_{31}, \\ & V_{D D} \geqslant V_{L C D} \\ & \text { (Note 1) } \end{aligned}$ |
| Supply current | $I_{\text {DD }}$ |  | 30 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \text { CL1 external clock, } \\ & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%, \\ & \mathrm{f}_{\phi}=140 \mathrm{kHz} \end{aligned}$ |

## Note:

(1) Applies to static-, $1 / 2$, and $1 / 3$-LCD bias voltage schemes.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\phi}=1 \mathrm{MHz}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions(1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $C_{1}$ |  |  | 10 | pF |  |
| Output | $\mathrm{C}_{01}$ |  |  | 20 | pF | Except BUSY |
| capacitance | $\mathrm{C}_{02}$ |  |  | 15 | pF | BUSY |
| $1 / 0$ <br> capacitance | $\mathrm{C}_{10}$ |  |  | 15 | pF | $\overline{\text { SYNC }}$ |
| Clock capacitance | $C_{\phi}$ |  |  | 30 | pF | CL1 input |

## Note:

(1) All unmeasured pins returned to 0 V .
$\mu$ PD7225

## AC Characteristics

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Clock frequency | $\dagger_{\phi}$ | 50 |  | 200 | kHz |  |
|  | fosc | 85 | 130 | 175 | kHz | $R=180 \mathrm{k} \Omega+5 \%$ |
| Clock pulse width low | $t_{\text {¢ W }}$ | 2 |  | 16 | $\mu \mathrm{S}$ | CL1, external clock |
| Clock pulse width high - | $t_{\text {¢ }}$ WH | 2 |  | 16 | $\mu \mathrm{S}$ | CL1, external clock |
| $\overline{\overline{S C K}}$ cycle | tcyk | 900 |  |  | ns |  |
| $\overline{\text { SCK }}$ pulse width low | $t_{k w L}$ | 400 |  |  | ns |  |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ high | tkwh $^{\text {then }}$ | 400 |  |  | ns |  |
| $\overline{\overline{B U S Y} \uparrow \text { to } \overline{\text { SCK }} \downarrow}$ hold time |  | 0 |  |  | ns |  |
| $\begin{aligned} & \text { Sl setup time to } \\ & \frac{\text { SCK } \uparrow}{} \end{aligned}$ |  | 100 |  |  | ns |  |
| SI hold time after SCK $\uparrow$ | $\mathrm{t}_{\mathrm{H} K}$ | 200 |  |  | ns |  |
| 8th $\overline{\text { SCK }} \uparrow$ to BUSY $\downarrow$ delay time | $t_{\text {KDB }}$ |  |  | 3 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\begin{aligned} & \overline{\overline{\mathrm{CS}} \downarrow \text { to } \overline{\mathrm{BUSY}} \downarrow} \\ & \text { delay time } \end{aligned}$ |  |  |  | 1.5 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\bar{C} \overline{\bar{D}}$ setup time to 8th $\overline{\text { SCK }} \uparrow$ | tosk | 9 |  |  | $\mu \mathrm{S}$ |  |
| $\bar{C} / \bar{D}$ hold time after 8th $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {t }}$ HK | 1 |  |  | $\mu \mathrm{S}$ |  |
| CS hold time after 8th $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {t }}^{\text {CHK }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\mathrm{CS}} \text { puise width }}$ low | ${ }^{\text {t }} \mathrm{CWL}$ | 8/f ${ }_{\text {d }}$ |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{C S}}$ pulse width high | ${ }^{\text {t }}$ CWH | $8 / f_{\phi}$ |  |  | $\mu \mathrm{S}$ |  |


| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Clock frequency | ${ }_{\text {t }}{ }_{\text {¢ }}$ | 50 |  | 140 | kHz |  |
|  | fosc | 50 | 100 | 140 | kHz | $\begin{aligned} & \mathrm{R}=180 \mathrm{k} \Omega+5 \%, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \% \end{aligned}$ |
| Clock pulse width low | $t_{\text {¢ W }}$ | 3 |  | 16 | $\mu \mathrm{s}$ | CL1, external clock |
| Clock pulse width high | $t_{\text {¢ W }}$ | 3 |  | 16 | ${ }^{\mu}$ S | CL1, external clock |
| $\overline{\text { SCK cycle }}$ | ${ }_{\text {t }}^{\text {CYK }}$ | 4 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ low |  | 1.8 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ high |  | 1.8 |  |  | $\mu \mathrm{S}$ |  |
| $\begin{aligned} & \overline{\overline{\text { BUSY }} \uparrow \text { to } \overline{\mathrm{SCK}} \downarrow} \\ & \text { hold time } \end{aligned}$ |  | 0 |  |  | ns |  |
| $\begin{aligned} & \text { SI setup time to } \\ & \overline{\text { SCK } \uparrow} \end{aligned}$ | tISK | 1 |  |  | $\mu \mathrm{S}$ |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {t }}$ HK | 1 |  |  | $\mu \mathrm{S}$ |  |
| 8th $\overline{\text { SCK }} \uparrow$ to $\overline{B U S Y} \downarrow$ delay time | ${ }_{\text {t }}^{\text {KDB }}$ |  |  | 5 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\begin{aligned} & \overline{\overline{C S} \downarrow \text { to } \overline{\text { BUSY }} \downarrow} \\ & \text { delay time } \end{aligned}$ | ${ }_{\text {t }}$ |  |  | 5 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\bar{C} \bar{D}$ setup time to 8th SCK $\uparrow$ | tosk | 18 |  |  | $\mu \mathrm{S}$ |  |
| C/D hold time after 8th $\overline{\operatorname{SCK}} \uparrow$ | ${ }_{\text {t }}$ HK | 1 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\mathrm{CS}}}$ hold time after 8th $\overline{\text { SCK }} \uparrow$ | ${ }^{\text {t. }}$ ( | 1 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{C S}}$ pulse width low | ${ }_{\text {t }}$ WL | 8/f ${ }_{\text {¢ }}$ |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\mathrm{CS}} \text { pulse width }}$ high | ${ }^{\text {t }}$ WH | $8 / f_{\phi}$ |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{S Y N C}}$ load capacitance | $C_{L}$ |  |  | 50 | pF | $\mathrm{f}_{\boldsymbol{\phi}}=200 \mathrm{kHz}$ |

## AC Timing Characteristics

## All Inputs



All Outputs


## Timing Waveforms

Clock


Serial Interface

uPD7225

## Instruction Set (Note 1)

| Command | Description | Hex Code | Operation Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| Mode Set | Initialize the $\mu \mathrm{PD} 7225$, including selection of: <br> 1) $L C D$ drive configuration <br> 2) $L C D$ bias voltage configuration <br> 3) LCD frame frequency | 40-5F | 0 | $\dagger$ | 0 | $\mathrm{d}_{4}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| Unsynchronous Data Transfer | Synchronize display RAM data transter to display latch with $\overline{C S}$ | 30 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| Synchronous Data Transter | Synchronize display RAM data transfer to display latch with LCD drive cycle | 31 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Interrupt Data Transfer | Interrupt display RAM data transfer to display latch | 38 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| Load Data Pointer | Load data pointer with 5 bits of immediate data | E0-FF | 1 | 1 | 1 | $d_{4}$ | $d_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| Clear Display RAM | Clear the display RAM and reset the data pointer | 20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| Write Display RAM | Write 4 bits of immediate data to the display RAM location addressed by the data pointer; increment data pointer | D0-DF | 1 | 1 | 0 | 1 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $d_{1}$ | $\mathrm{d}_{0}$. |
| AND Display RAM | Perform a logical AND between the display RAM data addressed by the data pointer and 4 bits of immediate data; write result to same display RAM location. Increment data pointer | 90-9F | 1 | 0 | 0 | 1 | $d_{3}$ | $\mathrm{d}_{2}$ | $d_{1}$ | $\mathrm{d}_{0}$ |
| OR Display RAM | Perform a logical OR between the display RAM data addressed by the data pointer and 4 bits of immediate data; write result to same display RAM tocation; increment data pointer | B0-BF | 1 | 0 | 1 | 1 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| Enable Segment Decoder | Start use of the segment decoder | 15 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| Disable Segment Decoder | Stop use of the segment decoder | 14 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| Enable Display | Turn on the LCD | 11 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| Disable Display | Turn off the L.CD | 10 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| Clear Blinking RAM | Clear the blinking RAM and reset the data pointer | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write Blinking RAM | Write 4 bits of immediate data to the blinking RAM location addressed by the data pointer; increment data pointer | CO-CF | 1 | 1 | 0 | 0 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| AND Blinking RAM | Perform a logical AND between blinking RAM data addressed by the data pointer and 4 bits of immediate data; write result to same blinking iocation; increment data pointer | 80-8F | 1 | 0 | 0 | 0 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $d_{1}$ | $\mathrm{d}_{0}$ |
| OR Blinking RAM | Perform a logical OR between blinking RAM data addressed by the data pointer and 4 bits of immediate data; write result to same blinking location; increment data pointer | A0-AF | 1 | 0 | $\dagger$ | 0 | $\mathrm{d}_{3}$ | $d_{2}$ | $d_{1}$ | $\mathrm{d}_{0}$ |
| Enable Blinking | Start segment blinking at the frequency specified by 1 bit of immediate data | $1 \mathrm{~A}-1 \mathrm{~B}$ | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{d}_{0}$ |
| Disable Blinking | Stop segment blinking | 18 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

Note:
(1) Details of operation and application examples can be found in the $\mu$ PD7225 Intelligent Alphanumeric LCD Controller/Driver Technical Manual.

## Operating Characteristics

## $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$




## Supply Voltage vs Supply Current



## 7-Segment Numeric Data Decoder Character Set

| Display Byte (HEX) | Character | Decoded Display RAM Data |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Triplexed |  |  | Quadruplexed |  |
|  |  | Display RAM Address |  |  | Display RAM Address |  |
|  |  | $n+2$ | $\mathrm{n}+1$ | n | $n+1$ | n |
| 00 |  | 3 | 5 | 3 | D | 7 |
| 01 |  | 0 | 0 | 3 | 0 | 6 |
| 02 | $\pi$ | 2 | 7 | 1 | E | 3 |
| 03 |  | 0 | 7 | 3 | A | 7 |
| 04 | $8$ | 1 | 2 | 3 | 3 | 6 |
| 05 | $9$ | 1 | 7 | 2 | B | 5 |
| 06 |  | 3 | 7 | 2 | F | 5 |
| 07 |  | 0 | 1 | 3 | 0 | 7 |
| 08 |  | 3 | 7 | 3 | F | 7 |
| 09 |  | 1 | 7 | 3 | B | 7 |
| OA |  | 3 | 2 | 0 | 2 | 0 |
| OB | $\square$ | 3 | 7 | 0 | F | 1 |
| OC | $E$ | 3 | 5 | 0 | 0 | $\dagger$ |
| OD |  | 0 | 6 | 0 | A | 0 |
| OE |  | 2 | 6 | 2 | E | 4 |
| OF | $\begin{aligned} & 80 \\ & 01 \end{aligned}$ | 0 | 0 | 0 | 0 | 0 |



## Description

The $\mu$ PD7227 intelligent dot-matrix LCD controller/ driver is a peripheral device designed to interface most microprocessors with a wide variety of dot matrix LCDs. It can directly drive any multiplexed LCD organized as 8 rows by 40 columns, and is easily cascaded up to 16 rows and 280 columns. The $\mu$ PD7227 is equipped with several hardware logic blocks, such as an 8 -bit serial interface, ASCII character generator, $40 \times 16$ static RAM with full read/write capability, and an LCD timing controller; all of which reduce microprocessor system software requirements. The $\mu$ PD7227 is manufactured with a single 5 V CMOS process, and is available in a space-saving 64 -pin plastic flat package.

## Features

Single-chip LCD controller with direct LCD driveCompatible with most microprocessors
Eight row drives

- Designed for dot-matrix LCD configurations up to 280 dots
- Designed for $5 \times 7$ dot-matrix character LCD configuration up to 8 characters
- Cascadable to 16 row drives

40 column drives

- Cascadable to 280 column drivesHardware logic blocks reduce system software requirements
- 8-bit serial interface for communication
- ASCII $5 \times 7$ dot-matrix character generator with 64-character vocabulary
- $40 \times 16$-bit static RAM for data storage, retrieval, and complete back-up memory capability.
- Voltage controller generates LCD bias voltages
- Timing controller synchronizes column drives with sequentially-multiplexed row drives
Single +5 V power supply
CMOS technology


## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD7227G-12 | 64 -pin plastic miniflat | 1000 kHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | NC | No connection |
| $2-24$, | C $_{0}-C_{39}$ | LCD column driver outputs |
| $47-57$, |  |  |
| $59-64$ |  |  |
| 25 | VSS $^{25}$ | Ground |
| 26,58 | V $_{\text {DD }}$ | Power |
| 27 | CLOCK | System clock input |
| 28 | RESET | Reset input |
| 29 | SI | Serial input |
| 30 | C/D | Command or data select input |
| 31 | SO/ $\overline{\text { BUSY }}$ | Serial output or busy output |
| 32 | $\overline{S C K}$ | Serial clock input |
| 33 | $\overline{C S}$ | Chip select input |
| 34 | SYNC | Synchronization port |
| $35-38$ | $V_{L C D 1}-V_{\text {LCD } 4}$ | LCD bias voltage supply inputs |
| $39-46$ | $R_{0} / R_{8}-R_{7} / R_{15}$ | LCD row driver outputs |

## Pin Functions

## $\mathrm{C}_{0} \cdot \mathrm{C}_{39}$

LCD column driver outputs.

## R0/8-R7/15

LCD row driver outputs.

## $\mathbf{V}_{\text {LCD1 }}-\mathrm{V}_{\text {LCD4 }}$

LCD bias voltage supply inputs to the LCD voltage controller. Apply appropriate voltages from a voltage ladder connected across VDD.

## SI

Serial input from the microprocessor.

## SO/BUSY

Serial output from the $\mu$ PD7227 to the microprocessor when in read mode and $C / \bar{D}$ is low. When $\overline{B U S Y}$ (active low), handshake output indicates the $\mu$ PD7227 is ready to receive/send the next data byte.

## $\overline{\text { SCK }}$

Serial clock input. Synchronizes 8-bit serial data transfer between the microprocessor and $\mu$ PD7227.

## C/D

Command/data select input. Distinguishes serially input data byte as a command or as display data.

## $\overline{\mathrm{CS}}$

Chip select input. Enables the $\mu$ PD7227 for communication with the microprocessor.

## SYNC

Synchronization port. For multichip operation, tie all SYNC lines together and configure with the MODE SET command.

## CLOCK

System clock input. Connect to external clock source.

## RESET

Reset input. RC circuit or pulse initializes the $\mu$ PD7227 after power-up.
$V_{D D}$
Power supply positive. Apply single voltage $5 \mathrm{~V} \pm 10 \%$ for proper operation.

Vss
Ground.

## Block Diagram



## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Power supply, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +7.0 V |
| :--- | ---: |
| All inputs and outputs with respect to $\mathrm{V}_{\mathrm{CC}}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Limits |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  | 10 | pF | $\mathrm{f} \phi=1 \mathrm{MHz}$ |
| Output capacitance | $\mathrm{C}_{0}$ |  | 25 | pF | Unmeasured pins |
| Input/output capacitance | $\mathrm{C}_{10}$ |  | 15 | $\begin{gathered} \overline{\mathrm{pF}} \\ \mathrm{SYNC} \end{gathered}$ | returned to ground. |

## DC Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V} \pm 10 \%$

\left.|  |  | Limits |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min | Typ | Max |
|  | Unit |  |  |  |
| Conditions |  |  |  |  |$\right]$


|  | $\mathrm{V}_{\mathrm{OH} 1}$ <br> $\mathrm{~V}_{\mathrm{DD}}-0.5$ | $\mathrm{V} 0 / \mathrm{BUSY}$, <br> $\mathrm{I}_{\mathrm{OH}}=-40$ |
| :--- | :--- | :--- |



| Row drive <br> output impedance | R Row | 4 | 8 | $\mathrm{k} \Omega$ |
| :--- | :---: | :---: | :---: | :--- |
| Column drive <br> output impedance | $\mathrm{R}_{\text {COLUMN }}$ | 10 | 15 | $\mathrm{k} \boldsymbol{\Omega}$ |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ | 200 | 400 | $\mu \mathrm{Af} 0=400 \mathrm{KHz}$ |

## AC Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, V_{D D}=+5.0 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Clock frequency | f $\downarrow$ | 100 | 1000 | KHz |  |
| Clock pulse width high | $t_{\text {\$ WH }}$ | 400 |  | ns |  |
| Clock pulse width low | $t_{\text {d }}$ L | 400 |  | ns |  |
| $\overline{\text { SCK }}$ cycle | $\mathrm{t}_{\text {CYK }}$ | 0.9 |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\text { SCK }} \text { pulse }}$ width high | $t_{\text {kwh }}$ | 400 |  | ns |  |
| $\overline{\overline{\text { SCK }} \text { pulse }}$ width low | $t_{\text {kWL }}$ | 400 |  | nS |  |
| $\overline{\text { SCK }}$ hold time after BUSY $\uparrow$ | ${ }_{\text {t }}^{\text {KHB }}$ | 0 |  | ns |  |
| SI setup time to $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {IISK }}$ | 100 |  | ns |  |
| SI hold time after $\overline{\text { SCK }} \uparrow$ | $\mathrm{t}_{\text {HK }}$ | 250 |  | ns |  |
| SO delay time after SCK $\downarrow$ | todk |  | 320 | ns | $\begin{gathered} \mathrm{C}_{\mathrm{LOAD}}= \\ 50 \mathrm{pF} \end{gathered}$ |
| So delay time after $\mathrm{C} / \overline{\mathrm{D}} \downarrow$ | tod |  | 2 | $\mu \mathrm{S}$ |  |
| $\overline{\overline{S C K}}$ hold time after $\mathrm{C} / \overline{\mathrm{D}} \downarrow$ | ${ }_{\text {tKHD }}$ | 2 |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{B U S Y}}$ delay time atter 8th $\overline{\mathrm{SCK}} \uparrow$ | $t_{\text {BDK }}$ |  | 3 | $\mu \mathrm{S}$ | $\begin{gathered} \mathrm{C}_{\text {LOAD }}= \\ 50 \mathrm{pF} \end{gathered}$ |
| $\overline{\overline{B U S Y}}$ delay time after $\mathrm{C} / \overline{\mathrm{D}} \uparrow$ | ${ }_{\text {t }}$ BD |  | 2 | $\mu \mathrm{S}$ |  |
| $\overline{\text { BUSY delay }}$ time after CS $\downarrow$ | $\mathrm{t}_{B D C}$ |  | 2 | $\mu \mathrm{S}$ |  |
| $\overline{C / D}$ setup time to 8 th $\overline{S C K} \uparrow$ | ${ }^{\text {tosk }}$ | 2 |  | $\mu \mathrm{S}$ |  |
| $\overline{\mathrm{C}} / \overline{\mathrm{D}}$ hold time after 8th $\overline{\text { SCK }} \uparrow$ | ${ }_{\text {t }}$ | 2 |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{C S}}$ hold time after 8th $\overline{\mathrm{SCK}} \uparrow$ | ${ }^{\text {tehK }}$ | 2 |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{C S}}$ pulse width high | town | 2/f $\phi$ |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\mathrm{CS}} \uparrow} \uparrow$ delay time to $\overline{\text { BUSY }}$ floating | ${ }^{\text {t }} \mathrm{CDB}$ | 2 |  | $\mu \mathrm{S}$ | $\begin{gathered} \mathrm{C}_{\mathrm{LOAD}}= \\ 50 \mathrm{pF} \end{gathered}$ |
| SYNC load capacitance | $C_{\text {LOADS }}$ |  | 100 | pF |  |
| $\overline{\overline{B U S Y}}$ low level width | ${ }^{\text {twLB }}$ | 18 | 64 | 1/f ${ }^{\text {d }}$ | $\begin{gathered} \mathrm{C}_{\mathrm{LOAD}}= \\ 50 \mathrm{pF} \end{gathered}$ |

## Timing Waveforms

## Clock Waveform



## Serial Interface



## Command Summary

| Command | Description | Instruction Code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Binary |  |  |  |  |  |  |  | HEX |
|  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |
| Mode Set | Initialize the $\mu$ PD7227, including selection of <br> 1. LCD drive configuration <br> 2. Row driver port function <br> 3. RAM bank <br> 4. SYNC port function | 0 | 0 | 0 | 1 | 1 | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 18-1F |
| Frame Frequency Set | Set LCD frame frequency | 0 | 0 | 0 | 1 | 0 | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 10-14 |
| Load Data Pointer | Load data pointer with 7 bits of immediate data | 1 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $D_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 80-E7 |
| Write Mode | Write display byte in serial register to RAM location addressed by data pointer; modify data pointer | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{D}_{1}$ | $D_{0}$ | 64-67 |
| Read Mode | Load RAM contents addressed by data pointer into serial register for output; modify data pointer | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 60-63 |
| AND Mode | Perform a logical AND between the display byte in the serial register and the RAM contents addressed by data pointer; write result to same RAM location; modify data pointer | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 6C-6F |
| OR Mode | Perform a logical OR between the display byte in the serial register and the RAM contents addressed by data pointer; write result to same RAM location; modify data pointer | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 68-6B |
| Character Mode | Decode display byte in serial register into $5 \times 7$ character with character generator; write character to RAM location addressed by data pointer; increment data pointer by 5 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 72 |
| Set Bit | Set single bit of RAM location addressed by data pointer; modify data pointer | 0 | 1 | 0 | $\mathrm{D}_{4}$ | $D_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 40-5F |
| Reset Bit | Reset single bit of RAM location addressed by data pointer; modify data pointer | 0 | 0 | 1 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $D_{1}$ | $\mathrm{D}_{0}$ | 20-3F |
| Enable Display | Turn on the LCD | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 09 |
| Disable Display | Turn off the ICD | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 |

Further details of operation can be found in the $\mu$ PD7227 intelligent dot-matrix LCD controlier/driver technical manual.
$5 \times 7$ Character Set as Generated in $\mu$ PD7227


## Description

The $\mu$ PD7228 intelligent dot-matrix LCD controller/ driver is a peripheral device designed to interface most microprocessors with a wide variety of dot-matrix LCDs. It can directly drive any multiplexed LCD organized as 8 rows by 50 columns or 16 rows by 42 columns. The $\mu$ PD7228 has a standby function to conserve power. It is equipped with several logic blocks, such as an 8-bit serial interface, a 4-bit parallel interface, an ASCII upper/ lower case, a Kana character generator, a $50 \times 16$ static RAM with full read/write capability, and an LCD timing controller, all of which reduce microprocessor system software requirements.

The $\mu$ PD7228 is manufactured with a single 5 V CMOS process, and is available in an 80-pin space saving miniflat plastic package.

## Features

$\square$ LCD direct drive8 - or 16-line multiplexing drive possible with singlechip

- 8 -line multiplexing: $400(50 \times 8)$ dots
- 16-line multiplexing: $672(42 \times 16)$ dots

8 -line or 16 -line multiplexing drive with $n$ chip configuration

- 8 -line multiplexing: $n \times 400(n \times 50 \times 8)$ dots
-16 -line multiplexing: $n \times 800(n \times 50 \times 16)$ dotsRAM: $2 \times 50 \times 8$ bits for display data storage
Programmer designated dot (graphics) display$5 \times 7$ dot-matrix display by on-chip character generator ASCII characters (alphanumerics, others): 64 characters; JIS characters (Kana and others): 96 charactersCursor operating command8 -bit serial interface compatible with $\mu$ PD7500, $\mu$ COM-43N, $\mu$ COM-87/87LC4-bit parallel interface compatible with $\mu$ PD7500, $\mu$ COM-84/84CStandby function
CMOS technology
Single +5 V power supply
Extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range available


## Ordering Information

| Part <br> Number | Package Type |
| :--- | :--- |
| $\mu$ PD7228G-12 | 80-pin plastic miniflat |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 1-4, 43-80 | $\mathrm{C}_{0}-\mathrm{C}_{41}$ | LCD column drive outputs |
| 5-12 | $\begin{aligned} & \mathrm{C}_{42} / R_{15-} \\ & \mathrm{C}_{49} / \mathrm{R}_{8} \end{aligned}$ | LCD row / column drive outputs |
| 13-20 | $\mathrm{R}_{0} / \mathrm{R}_{8}-\mathrm{R}_{7} / \mathrm{R}_{15}$ | LCD row drive outputs |
| 21, 22, 24-26 | $\mathrm{V}_{\mathrm{LCO}}{ }^{-\mathrm{V}_{\text {LC5 }}}$ | LCD power supply |
| 23, 42 | NC | No connection |
| 27 | $\mathrm{D}_{0} / \mathrm{SI}$ | Data bus 0 / serial input |
| 28 | $\mathrm{D}_{1}(\mathrm{P} / \overline{\mathrm{S}})$ | Data bus 1 (parallel / serial select) |
| 29 | $\mathrm{D}_{2}$ (CAE) | Data bus 2 (chip address enable) |
| 30 | $\mathrm{D}_{3} / \mathrm{SO}$ | Data bus 3/ serial output |
| 31 | SYNC | Synchronization signal input /output |
| 32 | BUSY | Busy signal output |
| 33 | $V_{\text {DD }}$ | Power supply |
| 34 | $V_{S S}$ | Ground |
| 35 | $\overline{\text { STB }} / \overline{\text { SCK }}$ | Strobe / serial clock input |
| 36 | C/D | Command/ data select input |
| 37,38 | $C A_{0}, \mathrm{CA}_{1}$ | Chip address select inputs |
| 39 | $\overline{\mathrm{CS}}$ | Chip select input |
| 40 | RESET | Reset signal input |
| 41 | CLOCK | System clock input |

## Pin Functions

$D_{0}-D_{3}$ (Data Bus)
In parallel interface mode, $D_{0}-D_{3}$ are input/output pins for 4 -bit parallel data. Data on these lines is read at the rising edge of $\overline{\text { STB. Th }}$ The four bits read on the first STB are loaded into the highest four bits of the serial/parallel register. The four bits read on the second STB are loaded into the lowest four bits of the register.
The contents of the serial/parallel register are output to these pins on the falling edge of STB. As in the above case, the high-order four bits correspond to the first $\overline{\text { STB }}$, and the low-order four bits to the second STB.

In serial interface mode, $D_{0}$ is a serial data input pin and $D_{3}$ is a serial data output pin. $D_{1}$ selects serial or parallel interface mode ( $\mathrm{P} / \overline{\mathrm{S}}$ ), and $\mathrm{D}_{2}$ is the chip address enable pin (CAE).

## SI Serial Data-In (Input Common to $D_{0}$ )

In serial interface mode, SI inputs serial data. Data on SI is loaded into the serial/parallel register at the rising edge of SCK. The first data loaded is the most significant bit. To eliminate noise errors, SI uses the Schmitt-trigger input.

## SO Serial Data-Out (Output Common to D3)

In serial interface mode, SO is an output pin for serial data. The contents of the serial/parallel register are output to the SO pin, beginning with the most significant bit, on the falling edge of $\overline{\text { SCK }}$.

## P/S Parallel/Serial Select (Input Common to $D_{1}$ )

This pin sets parallel interface mode if it is high at the falling edge of RESET (at reset release). If it is low at the falling edge of RESET, it selects serial interface mode. The Schmitt-trigger prevents noise errors.

## CAE Chip Address Enable (Input Common to $\mathrm{D}_{\mathbf{2}}$ )

This pin is only used during serial interface mode, that is, when $P / \bar{S}$ is low at the falling edge of RESET. To enable chip addressing, the CAE line must be high at the falling edge of RESET. In parallel interface mode (when $P / \bar{S}$ is high at the falling edge of RESET), the chip addressing function is enabled regardless of the logic state of CAE at the falling edge of RESET. The Schmitttrigger input prevents noise errors.

## CA0-CA1 (Chip Address)

These input pins allow you to address the $\mu$ PD7228 in a multi-chip configuration used for driving logic displays. During parallel interface mode, $\mathrm{CA}_{0}$ and $\mathrm{CA}_{1}$ are compared to chip address data sent from the CPU regardless of CAE status during a reset.

However, during serial interface mode, $\mathrm{CA}_{0}$ and $\mathrm{CA}_{1}$ are compared with chip address data from the CPU only when CAE enables chip addressing.
In multi-chip configurations, the device is selected if $\overline{\mathrm{CS}}=0$ and $\mathrm{CA}_{0}$ and $\mathrm{CA}_{1}$ match the chip address generated by the CPU. This address is the low two bits of the first 8 -bit data input after $\overline{C S}=0$.

In serial interface mode, if chip address selection is not used, connect $\mathrm{CA}_{0}$ and $\mathrm{CA}_{1}$ to ground.

## $\overline{\mathbf{C S}}$ (Chip Select)

$\overline{\mathrm{CS}}$ is an active-low chip select input pin. When you are not using the chip address selection function, the STB/ $\overline{\text { SCK }}$ and $C / \overline{\mathrm{D}}$ inputs are enabled if a low input is sent to $\overline{\mathrm{CS}}$.

When you are using the chip address select function, if $\overline{\mathrm{CS}}$ is brought low and the chip address data matches $\mathrm{CA}_{0}-\mathrm{CA}_{1}$, then $\overline{\mathrm{STB}} / \overline{\mathrm{SCK}}$ and $\bar{C} / \overline{\mathrm{D}}$ are enabled.
When $\overline{C S}$ is made high, $D_{3}-D_{0}$ and BUSY are placed in a high impedance state. The Schmitt-trigger input prevents noise errors.

## STB/SCK (Strobe/Serial Clock)

In parallel interface mode, this is the strobe signal input pin (STB) for 4 -bit parallel input and output data. In serial interface mode, this is the serial clock input pin (SCK) for serial input and output data.

## C/D (Command/Data)

This pin specifies whether the parallel or serial input is a command or data. Bring $C / \overline{\mathrm{D}}$ high to input a command, and low to input data.
In parallel interface mode, the contents of $C / \bar{D}$ are latched at the rising edge of the second STB. Perform any changes to the $C / \bar{D}$ input before the falling edge of the first $\overline{\text { STB }}$. When outputting data, hold C/D low, whether serial or parallel.
In serial interface mode, the contents of $C / \overline{\mathrm{D}}$ are latched at the rising edge of the eighth $\overline{\mathrm{SCK}}$.
The Schmitt-trigger input prevents noise errors.

## $\overline{B U S Y}$ (Busy)

This pin outputs a busy signal to the CPU to warn that the $\mu$ PD7228 is internally busy. When this signal is low, the CPU cannot read/write the $\mu$ PD7228.
In the parallel interface mode, $\overline{\text { BUSY }}$ is forced low at the rising edge of the second STB. In the serial interface mode, BUSY is forced low at the rising edge of the eighth SCK.

If a chip is deselected ( $\overline{\mathrm{CS}}=$ high or chip address data does not match), the busy output is placed in the high impedance state.

## SYNC (Synchronous)

In a multichip configuration, the SYNC signal synchronizes the phases of the LCD drive AC signals (row/ column signals) among all the $\mu$ PD7228's within the frame period. It uses the row drive signal as a common signal.
If one chip is designated master, its SYNC pin is in output mode and the remaining chips are made slaves. Their SYNC pins are put in input mode. The SMM command selects input or output mode. The master chip outputs a SYNC pulse in the last cycle of each frame. The slave chip reads the SYNC pulse from its own SYNC input for synchronization with the master chip.
In a single chip configuration, set the SYNC pin in the input or output mode. If you choose input mode, connect the SYNC pin to $V_{S S}$; conversely, if you choose output mode, the SYNC pin must be open.
Figures 1 and 2 show the output timing for the SYNC pulse in 8 - and 16 -line multiplexing.

Figure 1. SYNC Signal in 8-line Multiplexing


Figure 2. SYNC Signal in 16-line Multiplexing


## $\mathrm{C}_{0}-\mathrm{C}_{41}$ (Columns)

These pins output the column drive signal for the LCD.

## $\mathrm{R}_{8} / \mathrm{C}_{49}-\mathrm{R}_{\mathbf{1 5}} / \mathrm{C}_{42}$ (Row/Column)

These pins are row drive outputs ( $\mathrm{R}_{8}-\mathrm{R}_{15}$ ) or column drive outputs ( $\mathrm{C}_{49}-\mathrm{C}_{42}$ ), depending on the SMM command.

## $\mathbf{R}_{\mathbf{0}} / \mathbf{R}_{\mathbf{8}}-\mathbf{R}_{\mathbf{7}} / \mathbf{R}_{\mathbf{1 5}}$ (Rows)

These pins are row drive outputs for rows $\mathrm{R}_{0}-\mathrm{R}_{7}$ or rows $\mathrm{R}_{8}-\mathrm{R}_{15}$, depending on the SMM command.

## VLC1-VLC5 (LCD Drive Voltage Supply)

These are reference voltage input pins for determining the voltage level of the LCD row/column drive signals.

## CLOCK (Clock)

This is the external clock input pin.

## RESET (Reset)

This is the active-high reset signal input pin. It has priority over all operations. You can also use it to release standby mode and begin low power data retention.

## $V_{D D}$ (Power Supply)

This is a positive power supply pin.

## $\mathbf{V}_{\text {SS }}$ (Ground)

This is ground (GND).

## Commands for $\mu$ PD7 228

The $\mu$ PD7228 is provided with sixteen types of commands, each command consisting of one byte ( 8 bits ).
Figure 3 shows the character codes and display patterns.

Figure 3. Character Codes and Display Patterns


83-002913B

## Block Diagram



## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +7 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Lumits |  |  | Unit | Test Condifions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  |  | 10 | pF | (Note 1) |
| Output capacitance | $C_{0}$ |  |  | 25 | pF | (Note 1) |
| 1/0 capacita | $\mathrm{C}_{10}$ |  |  | 15 | pF | (Note 1) |

## Note:

(1) $f=1 \mathrm{MHz}$. Return unmeasured pins to 0 V .

## DC Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Condifions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input voltage high | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V | Except $\overline{\text { SCK }}$ |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | 0.8 V DD |  | $V_{D D}$ | V | $\overline{\text { SCK }}$ |
| Input voltage low | $\mathrm{V}_{\text {IL }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {D }}$ | V |  |
| Output voltage high | $\mathrm{V}_{\mathrm{OH} 1}$ | $V_{D D}-0.5$ |  |  | V | $\begin{aligned} & \overline{\mathrm{BUSY}}, \mathrm{D}_{0}-\mathrm{D}_{3} \\ & \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \end{aligned}$ |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $V_{D D}-0.5$ |  |  | V | SYNC, $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Output voltage low | $\mathrm{V}_{\text {OL } 1}$ |  |  | 0.45 | V | $\begin{aligned} & \overline{B U S Y}, D_{0}-D_{3}, \\ & I_{0 L}=1.7 \mathrm{~mA} \end{aligned}$ |
|  | $\mathrm{V}_{0 \mathrm{~L} 2}$ |  |  | 0.45 | V | SYNC, $\mathrm{IOL}^{\text {L }} 100 \mu \mathrm{~A}$ |
| Input leakage current high | LIIH |  |  | 10 | $\mu \mathrm{A}$ | $V_{1}=V_{D D}$ |
| Input leakage current low | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $V_{1}=0 \mathrm{~V}$ |
| Output leakage current high | ${ }_{\mathrm{LOH}}$ |  |  | 10 | $\mu \mathrm{A}$ | $V_{0}=V_{D D}$ |
| Output leakage current low | LOL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| LCD operating voltage | $\mathrm{V}_{\text {LCD }}$ | 3.0 |  | $V_{D D}$ | V |  |
| Row output impedance | $\mathrm{R}_{\text {ROW }}$ |  | 4 | 8 | k $\Omega$ |  |
| Row/ column output impedance | $R_{\text {ROW / }}$ COL |  | 5 | 10 | k $\Omega$ |  |
| Column output impedance | $\mathrm{R}_{\mathrm{COL}}$ |  | 10 | 15 | k $\Omega$ |  |
| Supply current | IDD1 |  | 200 | 400 | $\mu \mathrm{A}$ | Operating mode $\mathrm{f}_{\mathrm{C}}=400 \mathrm{kHz}$ |
|  | IDD2 |  |  | 20 | $\mu \mathrm{A}$ | Stop mode $C L K=0 \mathrm{~V}$ |

## AC Characteristics

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

## Common Operation

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Clock frequency | ${ }^{\text {f }}$ | 100 |  | 1100 | kHz |  |
| Clock pulse width high | ${ }^{\text {twhC }}$ | 350 |  |  | ns |  |
| Clock pulse width low | twLC | 350 |  |  | ns |  |
| $\overline{\text { RESET }}$ pulse width high | $t_{\text {HRS }}$ | 4 |  |  | $\mu \mathrm{S}$ |  |

## Common Operation (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| BUSY delay time from $\overline{C S} \downarrow$ | $\text { e t } \mathrm{t}_{\mathrm{DCSB}}$ |  |  | 2 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\overline{\overline{C S}} \uparrow$ delay time to $\overline{\text { BUSY }}$ floating | tocsbf |  |  | 4 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\overline{\overline{C S}}$ high level time | $\mathrm{t}_{\text {WHCS }}$ | 4 |  |  | $\mu \mathrm{S}$ |  |
| SYNC load capacitance | $\mathrm{C}_{\text {LSY }}$ |  |  | 100 | pF |  |
| Data set-up time to RESET $\downarrow$ |  | 0 |  |  | $\mu \mathrm{S}$ |  |
| Data hold time from RESET $\downarrow$ | thRD | 4 |  |  | $\mu \mathrm{S}$ |  |

## Serial Interface Operation

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| SCK cycle | $\mathrm{t}_{\text {CYK }}$ | 0.9 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{\text { SCK }} \text { pulse width }}$ high | twhk | 400 |  |  | ns |  |
| SCK pulse width low | $\overline{h t w L K}$ | 400 |  |  | ns |  |
| $\overline{\overline{S C K}}$ hold time from $\overline{B U S Y} \uparrow$ | thbk | 0 |  |  | ns | , |
| SI set-up time to $\overline{\mathrm{SCK}} \uparrow$ |  | 100 |  |  | ns | ; |
| SI hold time from SCK $\uparrow$ | ${ }_{\text {thKI }}$ | 250 |  |  | ns |  |
| SO delay time from SCK $\downarrow$ | tDKO |  |  | 320 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\overline{\text { BUSY delay time }}$ from eighth $\overline{\mathrm{SCK}} \uparrow$ |  |  |  | 3 | $\mu \mathrm{S}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\overline{\overline{B U S Y}}$ low-level time | twLB | 18 |  | 64 | 1/f ${ }_{\mathrm{C}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\overline{C / D}$ set-up time to first SCK $\downarrow$ |  | 0 |  |  | $\mu \mathrm{S}$ |  |
| $C / \bar{D}$ hold time from eighth $\overline{S C K} \uparrow$ | $\mathrm{t}_{\text {HKD }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| $\begin{aligned} & \overline{\overline{C S}} \text { hold time } \\ & \text { from eighth } \\ & S_{\text {SKK }}^{\uparrow} \end{aligned}$ | thKCS | 2 |  |  | $\mu \mathrm{S}$ |  |

## AC Characteristics (cont)

$T_{A}=-10^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

## Parallel Interface Operation

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input command set-up time to STB $\downarrow$ | $t_{A}$ | 100 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |
| Input command hold time from $\overline{S T B} \downarrow$ | $\mathrm{t}_{\mathrm{B}}$ | 90 |  |  | ns | $C_{L}=20 \mathrm{pF}$ |
| Input data setup time to STB $\uparrow$ | ${ }^{\text {t }}$ | 230 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ |
| Input data hold time from STB $\uparrow$ | $t_{D}$ | 50 |  |  | ns | $C_{L}=20 \mathrm{pF}$ |
| Output data delay time | $\mathrm{t}_{\mathrm{ACC}}$ | 90 |  | 650 | ns | $C_{L}=80 \mathrm{pF}$ |
| Output data hold time |  | 0 |  | 150 | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
| $\overline{\text { STB pulse width }}$ low |  | 700 |  |  | ns |  |
| STB high level time | $\mathrm{t}_{\text {SH }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\text { STB }}$ hold time from BUSY $\uparrow$ | $\mathrm{t}_{\text {HBS }}$ | 0 |  |  | $\mu \mathrm{S}$ |  |

## Timing Waveforms

## Serial Interface



## Timing Waveforms (cont)

## Interface



## Clock Waveform



## Parallel Interface



## Reset Signal

$\square$

Command Summary

1. Set frame frequency
2. Set multiplexing mode
3. Display off
4. Display on
5. Set read mode
6. Set write mode
7. Set AND mode
8. Set OR mode
9. Set character mode with right entry
10. *Set character mode with left entry
11. Bit set
12. Bit reset
13. *Write cursor
14. *Clear cursor
15. Load immediate to data pointer
16. *Set stop mode

## Note:

* Newly added (compared to $\mu$ PD7227).

Command Summary

| Mnemonic | Operation | Instruction Code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Binary |  |  |  |  |  |  |  | O HEX |
|  |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $D_{0}$ |  |
| SFF | Set frame frequency | 0 | 0 | 0 | 1 | 0 | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 10-14 |
| SMM | Set multiplexing mode | 0 | 0 | 0 | 1 | 1 | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 18-1F |
| DISP OFF | Display off | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 08 |
| DISP ON | Display on | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 09 |
| LDPI | Load data pointer with immediate | 1 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $D_{0}$ | $\begin{aligned} & 80-\mathrm{B} 1, \\ & \mathrm{CO} \mathrm{~F} 1 \end{aligned}$ |
| SRM | Set read mode | 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 60-63 |
| SWM | Set write mode | 0 | 1 | 1 | 0 | 0 | 1 | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 64-67 |
| SORM | Set OR mode | 0 | 1 | 1 | 0 | 1 | 0 | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 68-6B |
| SANDM | Set AND mode | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 6C-6F |
| SCML | Set character mode with left entry | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 71 |
| SCMR | Set character mode with right entry | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 72 |
| BSET | Bit set | 0 | 1 | 0 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 40-5F |
| BRESET | Bit reset | 0 | 0 | 1 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | 20-3F |
| WRCURS | Write cursor | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 7 D |
| CLCURS | Clear cursor | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 7 C |
| STOP | Set stop mode | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |

## Description

The $\mu$ PD72030 intelligent LCD controller manipulates dot-matrix characters and graphics by host CPU commands that are provided through an 8085-compatible bus interface. This frees the host to perform other tasks, and so increases overall system efficiency. The $\mu$ PD72030 utilizes an 8-bit parallel bus that connects, without an additional interface, to such generalpurpose microcomputers as the $\mu$ PD8085AH or $\mu$ PD8086. This bus permits high-speed data transfer to the LCD driver. A font character generator of up to $16 \times 16$ dots can be externally attached, permitting the generation of Kanji (Sino-Japanese) and other characters. A $5 \times 7$ dot character generator for alphanumeric characters and symbols totalling 64 characters is internally supported.

## Features

Display duty: $1 / 32$ to $1 / 128$
Display control

- Cursor manipulation
- Vertical and horizontal movement
- Direct addressing
- Shift to home position
— Editing
- Scrolling
- Attribute functions
- Reverse display
- Underline
- Blinking display

Directly connectable to LCD driver $\mu$ PD6307/6308
CMOS technologySingle +5 V power supply

## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation |
| :--- | :---: | :---: |
| $\mu$ PD72030G-12 | 64-pin plastic miniflat | 6 MHz |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 1-6,8-11, \\ & 56-64 \end{aligned}$ | $L^{\prime}{ }_{0}-\mathrm{LA}_{18}$ | Local address bus output |
| 7,39 | $V_{\text {DD }}$ | Power supply input |
| 12 | INT | Interrupt request output |
| 13 | CGEN | Character generator enable output |
| 14 | NC | No connection |
| 15 | SPLT | Split screen select output |
| 16 | DRAM | DRAM reset enable output |
| 17 | CKOUT | Clock output |
| 18 | EOT | End of transfer output |
| 19 | DREQ | DMA request output |
| 20 | $\overline{\text { DACK }}$ | DMA acknowledge input |
| 21 | $\overline{\overline{T C}}$ | Terminal count input |
| 22-29 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data bus 1/0 |
| 30 | $\overline{\text { WR }}$ | Write strobe input |
| 31 | $\stackrel{\rightharpoonup}{\mathrm{RD}}$ | Read strobe input |
| 32 | $\overline{\mathrm{CS}}$ | Chip select input |
| 33 | A0 | Address 0; command and signal input for data bus function |
| 34 | TEST | Sets test mode input |
| 35 | RESET | Reset input |
| 36,37 | X2, X1 | Clock pins |
| 38 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 40 | STB | Strobe output |
| 41 | FRM | Frame; AC converted signal output that drives the LCD |
| 42 | $\overline{\mathrm{RST}}$ | LCD driver reset output |
| 43 | $\overline{\text { SBY }}$ | LCD standby mode output |
| 44,45 | 10W2,10W1 | LCD driver write strobe output |
| 46 | $\overline{\text { MEMW }}$ | Local memory write output |
| 47 | $\overline{\text { MEMR }}$ | Local memory read output |
| 48-55 | $\mathrm{LD}_{0}-\mathrm{LD}_{7}$ | Data bus input to local memory |

## Pin Functions

## Data Bus [ $\mathrm{D}_{0}-\mathrm{D}_{7}$ ]

This I/O data bus interfaces with the host CPU. Writing of commands, parameters, and data, or reading of status and data are performed through this bus.

## Address 0 [A0]

When input A0 is low, the data bus contains data or a parameter. When AO is high, the data bus contains a command or status. AO connects to the host CPU address bus.

## Chip Select [ $\overline{\mathrm{CS}}]$

A low input to this pin enables the host CPU to read from or write to the data bus. $\overline{\mathrm{CS}}$ connects to the host CPU address decode signal.

## Read Strobe [ $\overline{\mathrm{RD}}$ ]

A low input to this pin while $\overline{\mathrm{CS}}$ is active enables the $\mu$ PD72030 to send status or data to the data bus. $\overline{\mathrm{RD}}$ connects to the host CPU read strobe.

## Write Strobe [WR]

A low input to this pin while $\overline{\mathrm{CS}}$ is active enables the $\mu$ PD72030 to receive a command or parameter. WR connects to the host CPU write strobe.

## DMA Request [DREQ]

This pin outputs a DMA service request for data block transfer. When a data block transfer is required between host CPU memory and $\mu$ PD72030 local memory, if the transfer is possible, DREQ will be set high to request DMA service. DREQ connects to the service request input of the DMA controller. If the block transfer function is not used, this pin should be left open.

## DMA Acknowledge [ $\overline{\mathrm{DACK}}$ ]

A low input to this pin acknowledges a DMA service request and internally sets $\overline{\mathrm{CS}}$ and AO low. $\overline{\text { DACK }}$ connects to the service acknowledge output of the DMA controller. If the block transfer function is not used, this pin should be pulled high.

## Terminal Count [ $\overline{T C}$ ]

A low input to this pin indicates data block transfer has terminated. TC connects to the DMA transfer termination output of the DMA controller. If the block transfer function is not used, $\overline{\mathrm{TC}}$ should be pulled high.

## Local Data Bus [LD $\left.{ }_{0}-L_{7}\right]$

This data bus input provides communication between the $\mu$ PD72030 and local memory, which consists of display memory and the character generator.

## Local Address Bus [LA0-LA $A_{18}$ ]

This address bus output accesses local memory. LA $_{0}$-LA $A_{15}$ address display memory. LA $_{16}-$ LA $_{18}$ address the external character generator.

## Character Generator Enable [CGEN]

This output enables the external character generator. When CGEN is high, the character address and scan address are output on LA $0-L A_{18}$. When CGEN $=0$, the address to display memory is output on $\mathrm{LA}_{0}-\mathrm{LA}_{15}$; $\mathrm{LA}_{16}-\mathrm{LA}_{18}$ become don't care. When the external generator is not used, CGEN should be left open.

## Split Screen Select [SPLT]

When the partitioned matrix display is used, this output pin selects which of two refresh memories will be available for access. When SPLT is low, refresh memory for the upper portion of the screen is accessed. When SPLT is high, refresh memory for the low portion of the screen is accessed.

## DRAM Reset Enable [DRAM]

When dynamic RAM (DRAM) is connected to local memory, the logical AND of this output signal and the $\mu$ PD72030 $\overline{\text { RST }}$ signal is input to the $\overline{\text { RST }}$ pin of the column driver. This prevents a loss of display memory contents while the display is off, without refreshing DRAM.

## Local Memory Read [ $\overline{\text { MEMR }}$ ]

This is the read strobe output to local memory. When MEMR goes low, the $\mu$ PD72030 reads the contents of local memory. If $\overline{\text { IOW1 }}$ and IOW2 are also low level, the contents of display memory are directly written to the LCD driver.

## Local Memory Write [ $\overline{M E M W}$ ]

This is the write strobe output to local memory. When $\overline{M E M W}$ goes low, data is written to local memory.

## LCD Driver Write Strobe [ $\overline{\mathrm{OW}}, \overline{\mathrm{IOW}} \mathbf{2}$ ]

These are the data write strobe outputs to the column driver. For each MEMR pulse, 厄्OW1 generates one pulse and $\overline{\text { IOW2 }}$ generates two pulses. IOW1 and IOW2 are selected according to how the column driver is used.

## Strobe [STB]

This is the row driver strobe. One STB pulse output at the timing interval causes the display of one row. The number of STB outputs during each frame interval determines the display duty.

## Frame [FRM]

This output is an AC-converted signal that drives the LCD. A high-level output displays a positive frame (one screenful) and a low-level output displays a negative frame.

## End of Transfer [ $\overline{E O T}$ ]

When low, this output indicates one row of display data has transferred. $\overline{E O T}$ is a clear signal for the $\overline{C S}$ signal generator counter of the row driver.

## LCD Driver Reset [ $\overline{\mathrm{RST}}$ ]

This output goes low when the LCD driver is being reset. For normal display, $\overline{\operatorname{RST}}$ is high level.

## LCD Standby [ $\overline{\mathrm{SBY}}]$

This output goes low when the LCD display stops and the LCD driver enters standby mode. For normal display, set $\overline{\text { SBY }}$ high level.

## Clock Out [CKOUT]

This pin outputs a clock whose frequency is $1 / 15$ that of the original oscillator.

## XTAL1, XTAL2 [X1, X2]

These pins are used to connect an external crystal. Because the $\mu$ PD72030 has a built-in high-gain amplifier, a functional clock can be generated by connecting a crystal or ceramic resonator and two capacitors to X1 and X2.
When an external clock is used, X 1 inputs the clock and X 2 is left open.

## Reset [ $\overline{\operatorname{RESET}}]$

A low-level input to this pin initializes the $\mu$ PD72030.

## Interrupt Request [INT]

This pin outputs an interrupt service request to the host CPU. If INT $=1$, a command is being processed. If $\overline{\mathrm{INT}}=0$, a command process is complete and the $\mu$ PD72030 is ready to request a new command from the host CPU.

## Test [TEST]

A high-level input to this pin sets the $\mu$ PD72030 to test mode. For normal use, the input to the TEST pin should be fixed low by connecting TEST directly to $\mathrm{V}_{\mathrm{SS}}$.
$V_{s s}$
Ground.

## VDD

Positive power supply.

## Block Diagram



## Functional Description

An LCD display system can be configured by connecting a row and column driver (a $\mu$ PD6307 and $\mu$ PD6308) and a general-purpose RAM as display memory to the $\mu$ PD72030. An external character generator may be connected.

The $\mu$ PD72030 performs both the display and command process. In the display process, the $\mu$ PD72030 drives an LCD panel by sending display memory data to the column driver, and timing signals to the row and column drivers. At fixed intervals generated by the $\mu$ PD72030, the display memory contents are transferred directly to the column driver via the local bus. When two or more column drivers are connected to the system, the row driver $\overline{C S}$ signal determines the column driver to which the data is to be written. After display data is stored in each column driver, the STB signal is output. One line of display data is then output to the LCD panel. The row signals are scanned, and the above sequence is repeated to drive the LCD panel using this time-division method.
In the command process, the $\mu$ PD72030 manipulates the contents of display memory with host CPU commands. In order for the $\mu$ PD72030 to process a command, the host CPU must read and check the status of the $\mu$ PD72030. If the $\mu$ PD72030 is processing a command, the host continues to read and check status until the $\mu$ PD72030 is in the command wait state (no command is executing). When the $\mu$ PD72030 is in the command wait state, the host sends a command to the $\mu$ PD72030. (An interrupt may also be used.) The $\mu$ PD72030 interprets the given command and executes it.

Absolute Maximum Ratings
$T_{A}=25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ to +7 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{1}$ | $\mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{0}$ | $\mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | -65 to $+125^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply voltage | $\mathrm{V}_{\mathrm{DD} 1}$ | 4.75 | 5.0 | 5.25 | V |  |
| Operating frequency | $\mathrm{f}_{0 \text { PT1 }}$ |  |  | 6 | MHz | $\mathrm{T}_{A}=-10$ to $+70^{\circ} \mathrm{C}$ |
| Supply voltage | $\mathrm{V}_{\text {DD2 }}$ | 4.5 | 5.0 | 5.5 | V |  |
| Operating frequency | $\mathrm{f}_{\text {OPT2 }}$ |  |  | 6 | MHz | $\mathrm{T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C}$ |

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$
$\mathrm{~T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

|  |  | Limits |  |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
|  | Symbol | Min | Typ | Max | Unit | Conditions |

Note:
 INT, CGEN, SPLT, DRAM, DREQ, FRM, STB, RST, EOT, SBY. $\mathrm{IOL}_{\mathrm{OL}}=1.8 \mathrm{~mA}$
(2) Same list as Note 1. $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  |  | Limits |  |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit | Conditions |
| Input <br> capacitance | $\mathrm{C}_{\mathrm{I}}$ |  | 7 | 12 | pF | $\mathrm{f}_{\mathrm{OSC}}=1 \mathrm{MHz}$ |
| Catput |  |  |  |  |  |  |
| O <br> Capacitance | $\mathrm{C}_{0}$ | 7 | 12 | pF |  |  |

## AC Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$
$\mathrm{~T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

|  |  | Limits |  |  | $\begin{array}{c}\text { Test } \\ \text { Parameter }\end{array}$ |
| :--- | :---: | :--- | :---: | :--- | :--- |
|  | Symbol | Min | Typ | Max | Unit |
| Conditions |  |  |  |  |  |$]$

## Note:

(1) $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$
$\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| LA setup to MEMR $\downarrow$ (1) | tMR | 60 |  |  | ns |
| LA hold from MEMR $\uparrow$ (1) | $\mathrm{t}_{\text {MRL }}$ | 100 |  |  | ns |
| MEMR pulse width | $\mathrm{t}_{\text {MRR }}$ | 660 |  |  | s |
| $\overline{\text { MEMR }}$ cycle time | tCYM |  | 1250 |  | ns |
| $\overline{\text { MEMR }}$ high-level width | $\mathrm{t}_{\text {MR( }}$ ( ${ }^{\text {( }}$ | 250 |  |  | ns |
| LA to $\overline{\mathrm{OW} 1} 1 \uparrow$ | $t_{\text {AD(1) }}$ | 610 |  |  | s |
| $\overline{\text { MEMR }} \downarrow$ to $\overline{\text { OW }} 1 \uparrow$ | $\mathrm{t}_{\text {MRD(1) }}$ | 400 |  |  | ns |
| $\overline{\text { IOW1 }} \downarrow$ delay from $\overline{\text { MEMR }} \downarrow$ | $\mathrm{t}_{\text {MRI1 }}$ | 50 |  |  | ns |
| $\overline{\overline{M E M R}}$ hold from $\overline{10 W 1} \uparrow$ | timR1 | 160 |  |  | ns |
| IOW1 pulse width | $t_{111}$ | 240 |  |  | ns |
| IOW1 cycle time | $\mathrm{t}_{\mathrm{CY} 1}$ | 1100 | 1250 |  | ns |
| MEMR$\downarrow$ to CKOUT $\downarrow$ | $\mathrm{t}_{\text {MRF }}$ | 450 |  |  | ns |
| CKOUT pulse width | $t_{\text {fF }}$ | 130 |  |  | s |
| CKOUT to $\overline{\text { MEMR }} \downarrow$ | $\mathrm{t}_{\text {FMR }}$ | 200 |  |  | ns |
| CKOUT cycle time | $\mathrm{t}_{\mathrm{CY}}{ }^{\text {c }}$ |  | 2500 |  | ns |
| DATA delay from MEMR $\downarrow$ (3) | $\mathrm{t}_{\text {MRD }}$ |  |  | 430 | ns |
| DATA hold from MEMRT (3) | $\mathrm{t}_{\text {MH }}$ | 0 |  |  | ns |
| DATA delay from LA (1) (3) | $\mathrm{t}_{\text {AD1 }}$ |  |  | 500 | S |
| LA setup to MEMW $\downarrow$ (1) | $t_{\text {LMW }}$ | 200 |  |  | s |
| LA hold from $\overline{M E M W} \uparrow$ (1) | $\mathrm{t}_{\text {MWL }}$ | 190 |  |  | ns |
| $\overline{\text { MEMW }}$ pulse width | $t_{\text {MWW }}$ | 400 |  |  | s |
| LA setup to DATA (1) (3) | $\mathrm{t}_{\text {AD2 }}$ |  |  | 270 | ns |
| DATA setup to $\overline{\text { MEMW }} \downarrow$ (3) | $t_{\text {DMW1 }}$ | 10 |  |  | ns |
| DATA setup to MEMW $\uparrow$ (2) | tDMW2 | 580 |  |  | ns |
| DATA hold from MEMW $\uparrow$ (2) | $t_{\text {MW }}$ | 85 |  |  | ns |
| STB pulse width (2) | ${ }_{\text {t }}{ }_{\text {T }}$ S | 360 |  |  | ns |
| STB to $\overline{\text { OW1 }} \downarrow$ (2) | ${ }_{\text {t }}$ W1 | 530 |  |  | S |
| $\overline{10 W 1 \uparrow}$ to EOT¢ (2) | ${ }^{\text {W WIE }}$ | 0 |  |  | ns |
| EOT pulse width (2) | $\mathrm{t}_{\text {EOT }}$ | 360 |  |  | ns |
| FRM, $\overline{\text { SBY }}$, $\overline{\mathrm{RST}}$ to STB $\downarrow$ (2) | $t_{\text {FS }}$ | 720 |  |  | ns |
| LA to $\overline{\mathrm{IOW} 2} \uparrow$ (2) | $t_{\text {AD (2) }}$ | 400 |  |  | ns |
| $\overline{\overline{\text { MEMR }} \downarrow \text { to } \overline{\mathrm{OW} 2} \uparrow \text { (2) }{ }^{\text {a }} \text { ( }}$ | $\mathrm{t}_{\text {MRD(2) }}$ | 220 |  |  | ns |
| $\overline{\text { MEMR }} \downarrow$ to $\overline{\text { OW2 }} \downarrow$ (2) | $\mathrm{t}_{\text {MRI2 }}$ | 0 |  |  | ns |

## Note:

(1) Including CGEN and SPLT.
(2) Measuring points:
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$
$V_{O L}=0.5 \mathrm{~V}$
(3) $\mathrm{CLBUS}=200 \mathrm{pF}$

## AC Characteristics (cont)

$T_{A}=-10$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$
$\mathrm{T}_{\mathrm{A}}=-10$ to $+50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$
$C L=100 \mathrm{pF}$

| Parameter | Symbol | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max |  |
| $\overline{10 \mathrm{~W} 2} \uparrow$ to $\overline{\mathrm{MEMR}} \downarrow$ (2) | tiMR2 | 140 |  | ns |
| $\overline{\text { 10W2 }}$ pulse width (2) | $\mathrm{t}_{1 / 2}$ | 150 |  | ns |
| $\overline{\overline{10 W} 2}$ cycle time (2) | $\mathrm{t}_{\mathrm{CY} 2}$ | 500 |  | ns |
| $\overline{\overline{10 W} 1} \uparrow$ to $\overline{\mathrm{OW} 2} \downarrow$ (2) | $\mathrm{T}_{112}$ | 50 |  | ns |
| $\overline{\overline{\mathrm{IOW}} 2 \uparrow \text { to } \overline{\mathrm{IOW} 1} \uparrow \text { (2) }}$ | $\mathrm{T}_{121}$ | 70 |  | ns |
| STBT to $\overline{10 W 2} \downarrow$ (2) | ${ }_{\text {t }}$ W2 | 450 |  | ns |
| LA setup to $\overline{\text { MEMR }} \downarrow$ (1) | tmR | $\begin{aligned} & 1 / \mathrm{fose}^{2} \\ & -\quad 106 \end{aligned}$ |  | ns |
| LA hold from MEMRT (1) | $\mathrm{t}_{\text {MRL }}$ | $\begin{gathered} 1.5 / \mathrm{f}_{\mathrm{OSC}} \\ -150 \end{gathered}$ |  | ns |
| $\overline{\overline{M E M R}}$ pulse width | $\mathrm{t}_{\text {MRR }}$ | $\begin{aligned} & 5 / \text { fosc }^{-170} \end{aligned}$ |  | ns |
| $\overline{\text { MEMR }}$ cycle time | ${ }_{\text {t }}^{\text {CYM }}$ | 7.5/fosc |  | ns |
| $\overline{\text { MEMR }}$ high-level width | $\left.\mathrm{t}_{\text {MR( }} \mathrm{H}\right)$ | $\begin{gathered} 2.5 / \mathrm{fosC} \\ -166 \end{gathered}$ |  | ns |
| $\overline{\mathrm{LA}}$ to $\overline{\mathrm{OW} 1} \uparrow$ | $t_{A D(1)}$ | $\begin{aligned} & 5 / \mathrm{f} \text { OSC } \\ & -233 \end{aligned}$ |  | ns |
| $\overline{\overline{M E M R}} \downarrow$ to $\overline{\text { IOW1 }} \uparrow$ | ${ }^{\text {mRD(1) }}$ | $\begin{array}{r} 4 / \mathrm{f}_{\mathrm{OSC}} \\ -266 \end{array}$ |  | ns |
| $\overline{\overline{\text { IOW1 }} \downarrow \text { delay from MEMR } \downarrow}$ | ${ }_{\text {tMRI1 }}$ | $\begin{aligned} & 1.5 / f \mathrm{fSC} \\ & -200 \end{aligned}$ |  | ns |
| $\overline{\text { MEMR }}$ hold from $\overline{\text { IOW1 }} 1$ | tIMR1 | $\begin{aligned} & 1 / \mathrm{fosc} \\ & -13 \end{aligned}$ |  | ns |
| $\overline{\text { IOW1 }}$ pulse width | $t_{111}$ | $\begin{gathered} 2.5 / f \mathrm{f}_{\mathrm{SC}} \\ -176 \end{gathered}$ |  | ns |
| $\overline{\overline{10 W 1} 1}$ cycle time | $\mathrm{t}_{\mathrm{CY} 1}$ | $\begin{aligned} & 7.5 / f_{\mathrm{osc}} 7.5 / \mathrm{fosc} \\ & -150 \end{aligned}$ |  | ns |
| $\overline{\text { MEMR }} \downarrow$ to CKOUT $\downarrow$ | $\mathrm{t}_{\text {MRF }}$ | $\begin{aligned} & 4.5 / f 0 \mathrm{SC} \\ & -300 \end{aligned}$ |  | ns |
| CKOUT pulse width | $\mathrm{t}_{\text {FF }}$ | $\begin{gathered} 1.5 / \mathrm{fose}^{\prime} \\ -120 \end{gathered}$ |  | ns |
|  | $\mathrm{t}_{\text {FMR }}$ | $\begin{aligned} & 1.5 / \mathrm{f}_{\mathrm{oSC}} \\ & -50 \end{aligned}$ |  | ns |
| CKOUT cycle time | $\mathrm{t}_{\mathrm{CY} 3}$ | 15/fosc |  | ns |
| DATA delay from $\overline{\text { MEMR }} \downarrow$ (3) | ${ }_{\text {IMRD }}$ |  | $\begin{array}{r} 5 / \mathrm{f} 0 \mathrm{SC} \\ -400 \\ \hline \end{array}$ | ns |
| DATA hold from MEMR $\uparrow$ (3) | $\mathrm{t}_{\mathrm{MH}}$ | 0 |  | ns |
| DATA delay from LA (1) (3) | $\mathrm{t}_{\text {AD1 }}$ |  | $\begin{aligned} & 7 / f_{0 S C} \\ & -666 \end{aligned}$ | ns |
| $\overline{\text { LA setup to } \overline{\text { MEMW }} \downarrow \text { (1) }}$ | tLMW | $\begin{aligned} & 2.5 / \mathrm{f}_{\mathrm{osc}} \\ & -216 \end{aligned}$ |  | ns |
| LA hold from MEMWT (1) | $\mathrm{t}_{\text {MWL }}$ | $\begin{aligned} & 1.5 / \mathrm{f} \mathrm{fSC} \\ & -60 \end{aligned}$ |  | ns |
| $\overline{\overline{M E M W}}$ pulse width | $t_{\text {MWW }}$ | $\begin{aligned} & 3.5 / \mathrm{fosc} \\ & -183 \end{aligned}$ |  | ns |
| LA setup to DATA (1) (3) | $\mathrm{t}_{\mathrm{AD2}}$ |  | $\begin{aligned} & 1.5 / \mathrm{fosc}_{\mathrm{OS}} \\ & +20 \end{aligned}$ |  |


| Parameter | Symbol | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Unit |
| DATA setup to $\overline{\text { MEMW }} \downarrow$ (3) | t ${ }_{\text {DMW1 }}$ | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{OSC}} \\ & -156 \end{aligned}$ |  |  | ns |
| DATA setup to $\overline{\text { MEMW }} \uparrow$ (3) | $\mathrm{t}_{\text {DMW2 }}$ | $\begin{aligned} & \hline 4.5 / \text { foSC } \\ & -170 \end{aligned}$ |  |  | ns |
| DATA hold from MEMW $\uparrow$ (2) | $t_{\text {mW }}$ | $\begin{aligned} & 1 / \mathrm{fosc} \\ & -81 \end{aligned}$ |  |  | ns |
| STB pulse width | ${ }^{\text {t }}$ TTB | $\begin{aligned} & 3 / \mathrm{f}_{0 \mathrm{SC}} \\ & -140 \end{aligned}$ |  |  | ns |
| STB ${ }^{\text {to }} \overline{\text { IOW }} \downarrow$ | ${ }^{\text {tsw }} 1$ | $\begin{aligned} & 4 / \mathrm{f}_{0 \mathrm{Cc}} \\ & -\quad 136 \end{aligned}$ |  |  | ns |
| IOW1^ to EOT $\downarrow$ | ${ }^{\text {twIE }}$ | $\begin{aligned} & 1 / \mathrm{f}_{0 \mathrm{SC}} \\ & -\quad 166 \end{aligned}$ |  |  | ns |
| EOT pulse width | $\mathrm{t}_{\text {EOT }}$ | $\begin{aligned} & 3 / \text { fosc } \\ & -\quad 140 \end{aligned}$ |  |  | ns |
| FRM, $\overline{\text { SBY }}, \overline{\text { RST }}$ to STB $\downarrow$ | $t_{\text {FS }}$ | $\begin{aligned} & 6 / \text { fosc } \\ & -280 \end{aligned}$ |  |  | ns |
| LA to $\overline{\text { OW2 }} \uparrow$ | $\mathrm{t}_{\text {AD (2) }}$ | $\begin{aligned} & 4 / \mathrm{f}_{\mathrm{SSC}} \\ & -266 \end{aligned}$ |  |  | ns |
| $\overline{\overline{M E M R} \downarrow \text { to } \overline{\text { IOW2 }} \uparrow}$ | $\mathrm{t}_{\text {MRD (2) }}$ | $\begin{aligned} & 3 / \mathrm{f}_{\mathrm{OSC}} \\ & -280 \end{aligned}$ |  |  | ns |
| $\overline{\overline{\text { MEMR }} \downarrow \text { to } \overline{\text { IOW2 }} \downarrow}$ | $\mathrm{t}_{\text {MRI2 }}$ | $\begin{aligned} & 1.5 / \mathrm{fosc} \\ & -250 \end{aligned}$ |  |  | ns |
| $\overline{\overline{\text { OW2 }} \uparrow \text { to } \overline{\text { MEMR }} \downarrow}$ | $\mathrm{t}_{\text {IMR2 }}$ | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{SCO}} \\ & -26 \\ & \hline \end{aligned}$ |  |  | ns |
| $\overline{\text { IOW2 }}$ pulse width | $\mathrm{t}_{1 / 2}$ | $\begin{aligned} & 1.5 / \mathrm{fosc} \\ & -100 \end{aligned}$ |  |  | ns |
| 10W2 cycle time | $\mathrm{t}_{\mathrm{CY} 2}$ | $\begin{aligned} & \hline 3.5 / \mathrm{f}_{\mathrm{OSC}} \\ & -83 \end{aligned}$ |  |  | ns |
| $\overline{\overline{10 W} 1} \uparrow$ to $\overline{\mathrm{OW} 2} \downarrow$ | $t_{112}$ | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{OSC}} \\ & -116 \end{aligned}$ |  |  | ns |
|  | $t_{121}$ | $\begin{aligned} & 1 / \mathrm{f}_{\mathrm{OSC}} \\ & \hline \end{aligned}$ |  |  | ns |
| STB¢ to $\overline{\text { IOW } 2} \downarrow$ | ${ }_{\text {t }}^{\text {SW2 }}$ | $\begin{aligned} & 4 / \mathrm{f} \text { osc } \\ & -216 \end{aligned}$ |  |  | ns |

## Note:

(1) Including CGEN and SPLT.
(2) Measuring points:

$$
\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}
$$

$\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V}$
(3) $\mathrm{CLBUS}=200 \mathrm{pF}$ $\mathrm{f}_{\mathrm{OSC}}=\mathrm{f}_{\mathrm{OPT} 1}=\mathrm{f}_{\mathrm{OPT}}$

## Timing Waveforms

## AC Input Test Points (except XI)



## AC Output Test Points



## Clock Timing



49-001313A

## System Bus Timing

DMA Timing


Read Timing

49.001315A

## Write Timing



## Timing Waveforms (cont)

## Local Bus Timing

## Display Timing



Display Timing


## Timing Waveforms (cont)

## Local Bus Timing (cont)

## Read Timing



## Write Timing



## Commands

Paragraphs that follow explain the four initialization commands, nine function specifying commands, 21 display control commands, and 20 display data manipulation commands.

## Initialization Commands

SYNC

| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Column direction (bytes)
(L)
(H)
- Time division
- $0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad$ B1 B0
- STB cycle

Function. This command specifies the LCD panel size and the timing to generate control signals (FRM and STB) to the LCD driver. The total number of pixels in a row can be up to twice the number of time divisions.

B0 specifies whether the connection for expansion is used.

$$
\begin{aligned}
\text { B0 } & =0 & & \text { Single matrix } \\
& =1 & & \text { Partitioned matrix } \\
\text { B1 } & =0 & & \text { DRAM not used } \\
& =1 & & \text { DRAM used }
\end{aligned}
$$

## DSPDEF

| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Characters/line
- Character rows/screen
- Font size in column direction
- Font size in row direction
- Cell size in column direction
- Cell size in row direction
- $0 \quad 0 \quad 0 \quad 0 \quad$ B3 $\quad$ B2 $\quad$ B1 $\quad$ B0
$\mu$ PD 72030

Function. Font and cell size are specified by a number of pixels. Cell size equals the character font size plus the size of the gap between each character, with the following limitations:

> Cell column $=5$ to 10,12 , or 16 pixels
> Cell row $=7$ to 17 pixels

B3 specifies the use of character code for the scan address. When B3 $=0$, SA4 of the character code is used for the scan address. When $\mathrm{B} 3=1$, SA4 of the character code is used for the $\overline{C S}$ of the external character generator, in which case the following fonts are allowed:

| Column Size |  |
| :--- | :--- |
|  | Row Size |
|  |  |
| 9 to 8 | to 16 |
| 9 | 1 to 8 |

B2 and B1 specify whether the external character generator is used. B0 specifies whether 2-byte codes are used.

| B2 | B1 | Function |
| :---: | :---: | :---: |
| 0 | 0 | Internal character generator is used |
| 0 | 1 | External character generator is used |
| 1 | 0 | Internal and external character generators are used; if a code is given corresponding to characters in both, the internal character generator has priority. |
| $\mathrm{BO}=0$ 2-byte codes not used |  |  |
|  |  | yte codes used |

## MEMADR

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Refresh memory starting address
(L)
(H)
- Character code memory starting address
(L)
(H)
- Character attribute memory starting address
(L)
(H)
- Graphics memory starting address
(L)
(H)

Function. This command specifies the start address of each display memory. If a memory is not required, set FFFFH.

## MEMSIZ

| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Character code memory (lines)
- Character code memory (bytes) (L) (H)
- Character attribute memory (bytes)
(L)
(H)
- Graphics memory (bytes)
(L)
(H)

Function. This command specifies the size of each display memory. If a memory is not required, set 0 .
To determine the required memory size for 1 -byte codes, use the following formula:
$M R=M B / R$
where
MR is the number of character code memory rows
MB is the number of character code memory bytes
$R$ is the number of characters per row.
For 2-byte codes, multiply the right side of the equation by 2.

## Function Specification Commands

## START

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command releases the STOP mode when the display is OFF, interrupts command input, and clears the data bus.

## STOP

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command turns the $\mu$ PD72030 oscillator off. While the oscillator is off, data is retained with low power consumption. When a DRAM is used, STOP will destroy data in display memory.

The START command releases the STOP state. Once released, the oscillator requires an oscillation stabilizing time that has the same length as the blinking interval.

## STOP2

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command functions like the STOP command except that the external clock is input.

## DISPLY1

| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

If the display is OFF, this command modifies refresh memory according to the contents of display memory and turns the display ON. If the display is ON, refresh memory is modified without turning the display off.

## DISPLY2

| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Use this command after execution of BLANK, STOP, or STOP2 to return the display screen to the condition that existed before BLANK, STOP, or STOP2 was executed. DISPLY2 modifies refresh memory according to the contents of display memory and starts the display function.

## DISPLY3

| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command displays the contents of display memory unchanged.

## DISPLY4

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command modifies the fixed row of refresh memory according to the contents of display memory. The fixed row is specified by the DIVIDU, DIVIDD, and DIVIDB commands. If DIVIDN is executed or the fixed row is modified to a different portion of display memory, DISPLY4 cannot be used. (Use DISPLY1.)

## BLANK

| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command stops display operation and turns the display off.

DISPL

| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command updates the row where the cursor exists and moves the cursor to the leftmost position of the next row. If in graphics mode, the internal cursor position is moved.

## Display Control Commands

## MODEC, MODEG, MODEM

| 1 | 1 | 1 | 0 | 0 | 1 | mode |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

These commands specify the display mode, as follows:

| mmand | Mode | Display Mode |
| :---: | :---: | :---: |
| ODEC | 01 | Character display mode |
| MODEG | 10 | Graphics display mode |
| MODEM | 11 | Mixed (character/graphics) mod |

If the display is ON, the display screen is changed to the specified mode. If MODEC is selected, refresh memory is cleared to 0 before refresh memory is updated. When the display mode is specified and display memory has not been specified, the contents of the addresses starting from FFFFH are displayed. (This proceeds from address FFFFH, to address 0 , address 1, ...)

## BLINK0.3

| 1 | 1 | 1 | 0 | 0 | 0 | TS1 | TS0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

These commands specify four different blinking intervals, as follows:

| Command | TS1 | TSO | Interval Time |
| :---: | :---: | :---: | :---: |
| BLINKO | 0 | 0 | $2^{18} \times 15 / \mathrm{fosc}$ (default) |
| BLINK1 | 0 | 1 | $217 \times 15 / f$ osc |
| BLINK2 | 1 | 0 | $2^{16} \times 15 / \mathrm{fosc}$ |
| BLINK3 | 1 | 1 | $215 \times 15 / \mathrm{fosc}$ |

## DSPPOS

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameter

## Display start position (row)

Function. This command specifies the row in character code memory where the display starts. The default is 0 .

## CURSOR

| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameter

| 0 | 0 | 0 | 0 | 0 | 0 | $P$ | $B$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Function. This command specifies the cursor type and whether blinking is to be used. These are specified as follows:

```
\(\mathrm{P}=0\) Underline cursor
    \(=1\) Block cursor
\(B=0\) Blinking off
    \(=1\) Blinking on
```

The default is the underline cursor with blinking off. This cursor is one pixel thick, immediately below the character or space, its length that of the character plus the gap between the characters. The block cursor is the size of the character plus the gap. When the block cursor overlaps a character, the light and dark areas of the character are reversed.

## CURON

| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command sets the mode for cursor display on the screen. In display-ON character mode or displayON mixed mode, CURON displays the cursor by writing to refresh memory. The default setting is for the cursor to be displayed.

## CUROFF

| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command sets the mode for no display of the cursor. In display-ON character mode or display-ON mixed mode, CUROFF turns the cursor off by modifying refresh memory.

## CURUP, CURDN, CURRT, CURLT

| 1 | 0 | 0 | 0 | 1 | 1 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command shifts the cursor up, down, left, or right. The commands and their respective shift directions are as follows:

| Command | B1 | B0 | Direction |
| :---: | :---: | :---: | :---: |
| CURUP | 0 | 0 | Up |
| CURDN | 0 | 1 | Down |
| CURRT | 1 | 0 | Right |
| CURLT | 1 | 1 | Left |

When the cursor is displayed, these commands shift the cursor as specified. When the cursor is not displayed, it will be shifted and displayed in the next display mode. Table 1 describes what happens when the cursor is at the screen edge and one of these commands instructs the cursor to move outward.

## CR

| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command moves the cursor to leftmost edge.
LF

| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command moves the cursor down one line.
BS

| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command moves the cursor left one character.
Table 1. Cursor Movement at Screen Edge

| Instruction | Function |
| :--- | :--- |
| CURUP at the highest row | Cursor does not move. |
| CURDN/LF at the lowest row | Screen scrolls and cursor moves <br> down one row, remaining in the <br> same column. |
| CURRT at rightmost edge in the <br> highest row | Cursor moves to the leftmost <br> edge in the next lower row. |
| CURRT at rightmost edge in the <br> lowest line | Screen scrolls and cursor shifts <br> to the leftmost edge of the next <br> row. |
| CURLT/BS at the leftmost edge | Cursor moves to the rightmost <br> edge in the preceding row. |
| CURLT/BS at leftmost edge in the <br> highest row | Cursor does not move. |

## CURHM

| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When the cursor is displayed, this command moves the cursor to the home position (upper left corner of the screen). If the fixed row is set, the cursor will be at the upper left corner in the manipulating region, not on the fixed row. When the cursor is not displayed, it will be moved and displayed in the next display mode.

## CURDR

| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Column position (X)
- Row position (Y)

Function. When the cursor is displayed, this command moves the cursor to a specified location (column $X$ in row $Y$ ). When the cursor is not displayed, it will be moved and displayed in the next display mode.
When parameters exceeding the number of rows or columns are input, the address will be calculated assuming the specified location exists. The cursor will then be moved.
The default is home position $(0,0)$.

## DIVIDU, DIVIDD

| 1 | 0 | 0 | 1 | 1 | 0 | $B 1$ | $B 0$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Character code memory fixed row
(L)
(H)
- Character attribute memory fixed row
(L)
(H)

Function. These commands specify the fixed row, which is a portion of refresh memory the user can allocate in order to modify parts of refresh memory without the whole display being updated. A fixed row corresponds to one line on the display screen.
$B 1$ and B0 are specified as follows:

| Command | B1 |  |  |  |
| :---: | :---: | :---: | :--- | :--- |
|  | BIVIDU |  |  | Function |
| DIVIDD | 1 |  | 0 | Use upper fixed row (see <br> DIVIDB) <br> Use lower fixed row |

If character attribute memory is not used, set FFFFH for the character attribute fixed row (L, H).

## DIVIDB

| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Character code memory upper fixed row (L)
(H)
- Character code memory lower fixed row (L) (H)
- Character attribute memory upper fixed row (L)
(H)
- Character attribute memory lower fixed row
(L)
(H)

Function. This command is used when both upper and lower fixed rows are used, for the purpose of partitioning the screen. If character attribute memory is not used, set FFFFH for the character attribute memory upper and lower fixed rows (L, H).
The default is that upper and lower fixed rows are not set.

## DIVIDN

| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command invalidates the upper and lower fixed rows.

## Display Data Manipulation Commands

## CHRDSP

## Parameter

- Character code (L)
- Character code (when in 2-byte code mode) (H)

Function. This command simultaneously displays a character (at the cursor location) and stores its display code in memory. The character code is input as a command, thus $A 0=1$.

In 2-byte code mode, $A 0$ must be 1 so that the lower byte of the character code will be sent to the command buffer and $\mathrm{A} 0=0$, when the higher byte of the character code is sent to the data buffer.

In display-ON graphics mode or display-OFF mode, only the code will be written to character code memory. When in display-ON character mode or mixed mode, the cursor will shift one character to the right when the display and writing are done. When the cursor is at the rightmost edge of a row, it will move to the leftmost edge of the next row. If the cursor is at the rightmost edge in the lowest row, the screen will scroll.

ESC

| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command selects whether the input to the command buffer will be the command code or the external character generator code. The default is the command code, and the code selected toggles each time ESC is executed. Codes 1B, 08, OA and OD will not be accepted as character codes.

## ATTR

| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameter

| 0 | S | C | 0 | 0 | U | R | B |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

S Space (when the character does not exist)
C Carriage return (logical row end)
U Underline
R Reverse
B Blink
Function. When a display character appears at the cursor location, ATTR specifies an attribute for the character and writes the attribute to attribute memory. Once specified, the attribute will apply to every subsequent character that is input, until another attribute is specified, or the ATTROF command is executed.

Any attribute can be specified by setting its bit to 1 . Two or more attributes can be specified simultaneously.
The default is that all attributes are off.

## ATTROF

| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command releases any attributes specified for the character at the cursor location.

## BLKTIN

| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameter

- Display memory address
(L)
(H)

Function. This command performs data block transfer from the data bus buffer to display memory. The address will increment each time a byte transfers. The DMA controlier is used.

If the display is ON, executing BLKTIN to other than refresh memory causes no change in the display. To display the written contents of display memory, execute DISPLY1.
The $\mu$ PD72030 does not enter the command wait state after the block transfer finishes.

## BLKTOT

| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Display memory address
(L)
(H)

Function. This command performs data block transfer from display memory to the data bus buffer. The address will increment each time a byte transfers. The DMA controller is used.

The $\mu$ PD72030 enters the command wait state after the block transfer finishes.

## READ

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Display memory address
(L)
(H)
- Number of transfer bytes

Function. This commands reads data from display memory and transfers the specified number of bytes via the data FIFO to the data bus buffer. The address increments each time a byte transfers.
If the host CPU does not accept all transfer data bytes, the $\mu$ PD72030 cannot enter the command wait state.

## WRITE

| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Display memory address
(L)
(H)
- Number of transfer bytes
- Write data
- Write data
- 
- 
- Write data (max 256)

Function. This command writes data for the number of transfer bytes from the data bus buffer to display memory. The address increments each time a byte transfers. If 0 is input as the number of transfer bytes, 256 is assumed.

If the display is ON, executing WRITE to other than refresh memory causes no change in the display. Execute DISPLY1 to display the written contents.

If during WRITE execution the host CPU does not send the full number of transfer data bytes, the $\mu$ PD72030 cannot enter the command wait state.

## SELCTO, SELCT1

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

When using a partitioned matrix, two refresh memories are required. When refresh memory is to be accessed, these commands specify refresh memory 0 or 1 . The default is refresh memory 0 . Once a refresh memory is specified, it remains valid until the next specification.

$$
\begin{array}{ll}
\text { Command } & \frac{B 0}{} \\
\hline \text { SELCT0 } & 0 \\
\text { SELCT1 } & 1
\end{array}
$$

Selects
Refresh memory 0
Refresh memory 1

## SELCTCG

| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

| 0 | 0 | 0 | 0 | 0 | LA18 | LA17 | LA16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Function. This command will permit access to the external character generator memory. When a READ, WRITE, BLKTIN, or BLKTOT is executed, CGEN output goes high and the upper 3-bit address specified by the parameter is used.

## CLRCHR

| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Data
- Data (for 2-byte code mode only)

Function. This command replaces character code memory with the specified data. If character attribute memory exists it is simultaneously cleared by 0 .

In display-ON character mode or mixed mode, the display turns off, refresh memory is modified, and the display turns on again. The character display start position is initialized.

In display-ON graphics or display-OFF modes, only character code memory is altered. The boundaries of character code memory are initialized.

If character code memory is cleared by 20 H or 2121 H and attribute memory exists, attribute memory will be cleared by 40 H (the space attribute is attached). The cursor will move to home position.

If character code memory is not specified, CLRCHR will not execute and the WARNING bit will be set.

## CLRGRP

| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameter

- Data

Function. This command replaces graphics memory with the specified data.
In display-ON graphics mode or mixed mode, the display turns off, refresh memory is modified, and the display turns on. In character display-ON and -OFF modes, only graphics memory is modified.

If graphics memory is not specified, CLRGRP will not execute and the WARNING bit will be set.

## TRANS

| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

Number of transfer characters
Function. This command sends the character code of each of the specified number of characters to the data bus buffer, beginning with the character at the cursor location. For each character, the character code and then the attribute code, if it exists, is sent. For 2-byte codes, the character code is sent from the lower to the higher bits. The number of characters to be transferred is specified as follows:

0 transfers up to the logical row end (up to the location where the CR attribute is set); 0 cannot be specified if attribute memory has not been specified

FFH transfers up to the physical row end (up to the right edge of the screen.)
1 to FEH transfers up to the specified number of characters.

In display-ON graphics or character display-OFF mode, the character code is transferred to the data bus buffer with an address that is calculated based on the cursor location and the character code start position stored in the controller.

If character code memory has not been specified, TRANS will not execute and the WARNING bit will be set.

## CLRLN

| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command clears character code memory from the cursor position to the right edge of the row. When character attribute memory exists, attribute memory will be cleared by 40 H . The cursor does not move.

When 1 -byte code is used, character code memory will be cleared by 20 H . For 2-byte code, character code memory will be cleared by 2121 H . Attribute memory should be set to the space attribute state (cleared by $40 \mathrm{H})$.

In display-ON graphics and display-OFF mode, only character code memory is cleared depending on the cursor position and character code display start position stored in the controller.

When character code memory is omitted, the calculation of the character code memory address will be made assuming character code memory starts from address FFFFH.

## CLRFRM

| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

This command clears character code memory from the cursor location to the right edge of the last row. In display-ON mode, refresh memory is also cleared. If character attribute memory exists, it is cleared by 40 H . The cursor does not move.

When 1-byte code is used, character code memory is cleared by 20 H . For 2 -byte code, character code memory is cleared by 2121 H . Attribute memory should be set to the space attribute state, cleared by 40 H .
In display-ON graphics and display-OFF mode, only character code memory is cleared, depending on the cursor position and character code display start position stored in the controller.

If character code memory has not been specified, character code memory will be cleared beginning from address FFFFH.

## DRESET, DSET

| 1 | 1 | 1 | 0 | 1 | 0 | 1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameter

- Pixel position in column direction
(L)
(H)
- Pixel position in row direction
(L)
(H)

Function. These commands reset or set a pixel at a specified coordinate on the screen. These commands manipulate only graphics memory.

| Command | B0 | Operation |
| :---: | :---: | :---: |
| DRESET | 0 | Reset |
| DSET | 1 | Set |

The coordinate location is specified according to the number of pixels in the column and row positions. If the specified location is outside the screen, data in an unexpected location will be reset or set. DISPLY1 will display the updated contents of graphics memory.

If graphics memory has not been specified, DRESET or DSET will execute assuming graphics memory starts from address FFFFH.

## GET

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Pixel position in column direction
(L)
(H)
- Pixel position in row direction
(L)
(H)

Function. This command sends data that tells whether the pixel at the specified coordinate on the screen is set or reset in graphics memory. If the pixel is set, FFH is sent to the data bus buffer. If reset, 0 is sent to the data bus buffer.
If graphics memory has not been specified, GET will execute assuming graphics memory starts from address FFFFH.

## COMP

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Parameters

- Pixel position in column direction
(L)
(H)
- Pixel position in row direction
(L)
(H)

Function. This command reverses a pixel at a specified coordinate on the screen. COMP manipulates only graphics memory. If the specified location is outside the screen, data in an unexpected location will be reversed. DISPLY1 will display the updated contents of graphics memory.
If graphics memory has not been specified, COMP will execute assuming graphics memory starts from address FFFFH.
Section 7 - Development Tools
$\mu$ PD7500 Series Hardware Development Tools ..... 7-3
$\mu$ PD7500 Series Hardware Development Tool Selection Guide ..... 7-3
EVAKIT-7500B ..... 7-4
$\mu$ PD75000 Series Hardware Development Tools ..... 7-7
EVAKIT-75X ..... 7-7
$\mu$ PD7800 Series Hardware Development Tools ..... 7-9
$\mu$ PD7800 Series Hardware Development Tool Selection Guide ..... 7-9
EVAKIT-87AD ..... 7-9
EVAKIT-87LC ..... 7-10
IE-7809-M ..... 7-11
IE-87AD-M ..... 7-11
IE-7811H-M ..... 7-12
IE-78C11-M ..... 7-12
$\mu$ PD78000 Series Hardware Development Tools ..... 7-15
IE-78310-R ..... 7-15
$\mu$ PD70320/322 Hardware Development Tools ..... 7-17
IE-70322 ..... 7-17
$\mu$ PD8048 Series Hardware Development Tools ..... 7-19
EVAKIT-84C-1 ..... 7-19
EVAKIT-80C42 ..... 7-19
EV-9001/EV-9002 ..... 7-20
SE-80C50H System Evaluation Board ..... 7-20
V-Series Hardware Development Tools ..... 7-21
IE-70108/70116 ..... 7-21
$\mu$ PD7500 Series Software Absolute Assembler Development Tools ..... 7-23
ASM75 ..... 7-23
$\mu$ PD75000 Series Software Relocatable Assembler Development Tools ..... 7-25
RA75X ..... 7-25
$\mu$ PD7800 Series Software Absolute Assembler Development Tools ..... 7-27
ASM87 ..... 7-27
$\mu$ PD7800 Series Software Relocatable Assembler Development Tools ..... 7-29
RA87 ..... 7-29
$\mu$ PD78000 Series Software Relocatable Assembler Development Tools ..... 7-31
RA310 ..... 7-31
$\mu$ PD70320/322 Software Relocatable Assembler Development Tools ..... 7-33
Evakit Communication Program ..... 7-35
MD-086 Series Microcomputer Development Systems ..... 7-37
MD-086 Floppy and Hard Disk Drive System ..... 7-37
MD-910TM Character Display Terminal Development Tool ..... 7-43
PG1000 PROM Programmer ..... 7-45

## Introduction

NEC has a comprehensive line of development hardware and software supporting our many families of single-chip microcomputers. NEC's software operates under CPM-86 ${ }^{\text {TM }}$ or MS-DOS ${ }^{\text {™ }}$, and will run on a variety of hardware including IBM-PC ${ }^{\text {™ }}$, NEC-APC, and the NEC MD-086 multiuser development system. Generally , an NEC cross-assembler will assemble all members of a series.
NEC hardware is divided into two types: Evakits and IE boards. Evakits are mother boards. They accept plugin daughter boards that emulate specific microcomputers. IE boards are in-circuit emulators. They generally have more memory and more functionality than the specific device they emulate. Both types of hardware come with up/down load software that allows communication with the host computer over a serial line.

Following is an example of configuring a system for developing the $\mu$ PD7533 single-chip microcomputer. The selection guide below shows that the $\mu$ PD7533 requires a mother board, the EVAKIT-7500B, and a daughter board, the EV7533, which personalizes the mother board for the $\mu$ PD7533.
For software development, you first select the host computer and operating system. Using the most popular module, the IBM-PC type running under MS-DOS, as an example, you would need ASM75-D52. This assembler works for all 7500 series members, and includes up/down loading software.

In addition to these development tools, you would need some $\mu$ PD75CG33E piggyback prototyping chips. And voila, you have a low-cost development system that can be configured by adding daughter boards for other members of the family as new applications emerge.

| $\mu$ PD7500 Series Hardware Development Tool Selection Guide |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Part Number | Emuatar | Add-On Board (Required) | System Evaluation Board | EPROM Device |
| нPD7501 | EVAKIT-7500B | EV7514 | SE-7514A | - |
| $\mu \mathrm{PD7502}$ | EVAKIT-7500B | EV7514 | SE-7514A | - |
| $\mu \mathrm{PD7503}$ | EVAKIT-7500B | EV7514 | SE-7514A | - |
| $\mu \mathrm{PD7506}$ | EVAKIT-7500B | - | SE-7508 | - |
| $\mu \mathrm{PD7507}$ | EVAKIT-7500B | - | - | $\mu$ PD75CG08E |
| $\mu \mathrm{PPD7507H}$ | EVAKIT-7500B | EV7508H | - | $\mu$ PD75CG08HE |
| $\mu$ PD7507S | EVAKIT-7500B | - | SE-7508 | - |
| $\mu \mathrm{PD7508}$ | EVAKIT-7500B | - | - | $\mu$ PD75CG08E |
| $\mu$ PD7508A | EVAKIT-7500B | - | SE-7508 | - |
| $\mu \mathrm{PD7508H}$ | EVAKIT-7500B | EV7508H | - | $\mu$ PD75CG08HE |
| - PD7514 | EVAKIT-75008 | EV7514 | SE-7514A | - |
| $\mu \mathrm{PD7516H}$ | EVAKIT-7500B | EV7500FIP | - | $\mu$ PD75CG16HE |
| $\mu$ PD7519 | EVAKIT-7500B | EV7500FIP | - | $\mu$ PD75CG19E |
| $\mu \mathrm{PD7519H}$ | EVAKIT-7500B | EV7500FIP | - | $\mu \mathrm{PD75CG19HE}$ |
| $\mu \mathrm{PD7527}$ | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG28E |
| $\mu$ PD7528 | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG28E |
| $\mu \mathrm{PD7533}$ | EVAKIT-7500B | EV7533 | - | $\mu$ PD75CG33E |
| $\mu \mathrm{PD7537}$ | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG38E |
| $\mu \mathrm{PD7538}$ | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG38E |
| $\mu \mathrm{PD7554}$ | EVAKIT-7500B | EV7554A | SE-7554A | - |
| $\mu \mathrm{PD7556}$ | EVAKIT-7500B | EV7554A | SE-7554A | - |
| $\mu \mathrm{PD7564}$ | EVAKIT-7500B | EV7554A | SE-7554A | - |
| $\mu \mathrm{PD7566}$ | EVAKIT-7500B | Ev7554A | SE-7554A | - |

## EVAKIT-7500B



## Description

The EVAKIT-7500B is a stand-alone Evakit for NEC's $\mu$ PD7500 series of 4 -bit, single-chip microcomputers. The EVAKIT-7500B provides complete hardware emulation and software debug capabilities for the $\mu$ PD7506, $\mu$ PD7507/7507S and the $\mu$ PD7508/7508A microcomputers. With the addition of device specific add-on boards, the EVAKIT-7500B is easily tailored to support the remaining members of the family.

Real-time and single-step emulation capability, coupled with a powerful on-board system monitor and real-time trace capability create a powerful debug environment. The EVAKIT-7500B is controlled either from an onboard keypad or over a serial line from a terminal or host computer. User programs are downloaded through a serial line or read from a PROM. Existing programs may be modified or small programs may be created using the on-board hexadecimal keypad.

## Features

Real-time and single-step emulation capability8 K bytes of user program memoryPowerful system monitor- Display/modify/move program memory
- Display/modify data memory
- Load/verify/display PROM
- Examine/modify internal registers
- Full disassemblerUser-specified breakpoint conditions
- Program counter and number of passes
- Stack pointer
- Data address and valueReal-time trace capability
- 2048 instruction cycle trace
- External trace probes
$\square$ Supports three operating modes - On-board hexadecimal keypad controlled
- External terminal controlled
- Host computer system controlled
$\square$ Serial interface: RS-232C or TTL
$\square$ EPROM programming capability (2764 and 27128)
EV7500 Add-On Boards
EV7500FIP


The EV7500FIP is an add-on board for the EVAKIT7500 B which is required for emulating the $\mu \mathrm{PD} 7516 \mathrm{H}$ and the $\mu$ PD7519/7519H microcomputers. This board is mounted under the EVAKIT-7500B, adding vacuum fluorescent display control and high voltage driver capability to the Evakit.

## EV7508H



The EV7508H is an add-on board for the EVAKIT7500B which is required for emulating the $\mu$ PD7507H and the $\mu \mathrm{PD} 7508 \mathrm{H}$ microcomputers. This board plugs directly into the $\mu$ PD7500 socket on the EVAKIT7500B, allowing the system to support these high speed versions of the $\mu$ PD7500 series.

EV7514


The EV7514 is an add-on board for the EVAKIT-7500B which is required for emulating the $\mu$ PD7501, $\mu$ PD7502, $\mu$ PD7503, and $\mu$ PD 7514 microcomputers. This board is mounted under the EVAKIT-7500B, adding LCD controller/driver capability to the Evakit.

## EV7528



The EV7528 is an add-on board for the EVAKIT-7500B which is required for emulating the $\mu$ PD7527, $\mu$ PD7528, $\mu$ PD7537, and $\mu$ PD7538 microcomputers. This board is mounted under the EVAKIT-7500B, allowing the Evakit to support the additional features of these parts: I/O ports with high dielectric strength, optional pull-down resistors, and zero voltage detection circuits.

## EV7533

The EV7533 is an add-on board for the EVAKIT-7500B which is required for emulating the $\mu$ PD7533 microcomputer. This board plugs directly into the $\mu$ PD7500 socket, allowing the Evakit to emulate the $\mu$ PD7533's four analog inputs and its 8-bit A/D converter.

## EV7554A

The EV7554A is an add-on board for the EVAKIT7500 B which is required for emulating the $\mu$ PD7554, $\mu$ PD7556, $\mu$ PD7564, and $\mu$ PD7566 microcomputers. This board mounts on top of EVAKIT-7500B, allowing the Evakit to emulate the additional features of these parts: optional pull-up/pull-down resistors for ports 0 , 1, 10, and 11; comparator/CMOS inputs for port 1; high current/CMOS outputs for ports $8,9,10$, and 11.

## $\mu$ PD7500 Series System Evaluation Boards

## SE-7508

The SE-7508 is the system evaluation board for the $\mu$ PD7506, $\mu$ PD7507S, and $\mu$ PD7508A microcomputers. The SE-7508 is functionally equivalent to the ROMbased microcomputers. With the user's program residing in either a $\mu$ PD2716 or $\mu$ PD2732 on board, the SE-7508 can be connected to the user's prototype allowing total system performance to be evaluated.

## SE-7514A

The SE-7514A is the system evaluation board for the $\mu$ PD7500 series microcomputers with LCD direct drive capabilities: $\mu$ PD7501, $\mu$ PD7502, $\mu$ PD7503 and $\mu$ PD7514. The SE-7514A is functionally equivalent to the ROM-based microcomputers. With the user's program residing in either an on-board $\mu$ PD2764 or $\mu$ PD27128, you can connect the SE-7514A to your prototype and evaluate total system performance.

## SE-7554A

The SE-7554A is the system evaluation board for the $\mu$ PD7500 series mini/microcomputers: $\mu$ PD7554, $\mu$ PD7556, $\mu$ PD7564, and $\mu$ PD7566. The SE-7554A is functionally equivalent to the ROM-based mini/microcomputer. With your program residing in the lower 4 K bytes of an on-board $\mu$ PD2764, you can connect the SE-7554A to your prototype and evaluate total system performance.

## EVAKIT-75X

## Description

The EVAKIT-75X is a stand-alone Evakit for NEC's $\mu$ PD75000 series of 4 -bit, single-chip microcomputers. With the addition of a device specific add-on board, the EVAKIT-75X is easily tailored to provide complete hardware emulation and software debug capabilities for the individual members of the family. Real-time and single step emulation capability, coupled with an onboard system monitor, create a powerful debug environment.

The EVAKIT-75X is controlled over a serial line from either a terminal or host computer. User programs can be downloaded through this serial line or read from PROM. The NEC PG1000 series PROM programmer with the PG1005 personality module can be connected for easy programming of the $\mu$ PD75P105.

## Features

Real-time, real-time step, and single step emulation16K bytes of program memory ( 72 hour backup)
Powerful on-board system monitor

- Display/modify/move/exchange/search/verify program memory
- Display/modify/move/exchange/verify data memory
- Display/modify general and special registers
- Upload/download data
- Line-assembler and full disassembier
- Load/verify/display PROMUser-specified breakpoints
- Logical OR of up to four break conditions
- Break loop counter
- Delayed break by machine cycle or instruction countReal-time trace capability
- 512 machine cycle or 2048 instruction cycle trace
- User-specified trace range
- Trace data search function

Automatic command string executionEight external sense probesControlled from external terminal or host computer Two RS-232C serial ports
On-board EPROM programmer (2764 and 27128)
Upload/download program for PG1000/PG1005
PROM programmer

## EVAKIT-75X Add-On Boards EV75108

The EV75108 is an add-on board for the EVAKIT-75X required for emulating the $\mu$ PD75104, $\mu$ PD75106, and $\mu$ PD75108 microcomputers. This board mounts on top of the EVAKIT-75X, allowing the Evakit to support the features specific to these parts. This includes switch selectable pull-up resistors on ports 12, 13, and 14.

## EV75208

The EV75208 is an add-on board for the EVAKIT-75X which is required for emulating the $\mu$ PD75204, $\mu$ PD75206, and $\mu$ PD75208 microcomputers. This board mounts on top of the EVAKIT-75X, allowing the Evakit to support the features specific to these parts including the FIP Controller/Driver.

## PG1000 Personality Module PG1005

The PG1005 is a plug-in personality module for the PG1000 PROM Programmer. This module is required to program the $\mu$ PD75P108, the EPROM version for the $\mu$ PD75104, $\mu$ PD75106, and $\mu$ PD75108 4-bit, single-chip microcomputers. Interchangeable socket adapters are provided with the PG1005 to allow programming both shrink dip and flat packages.

| $\mu$ PD7800 Series Hardware Development Tool Selection Guide |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Part Number | Emulator | Real-time Trace Board | Add-on Board | System Evaluation Board | EPROM Device |
| ${ }_{\mu \text { PD78C05A }}$ | EVAKIT-87LC [Note 1] | EV87LCRTT | EV78C06A | SE-78C06 | - |
| $\mu \mathrm{PD78C06A}$ | EVAKIT-87LC | EV87LCRTT | EV78C06A | SE-78C06 | - |
| $\mu$ PD7807 | IE-7809-M | - | - | - | $\mu \mathrm{PD78P09R}$ |
| $\mu \mathrm{PD7808}$ | IE-7809-M | - | - | - | $\mu$ PD78P09R |
| $\mu \mathrm{PD7809}$ | IE-7809-M | - | - | - | $\mu$ PD78P09R |
| $\mu \mathrm{PD} 7810$ | EVAKIT-87AD [Note 1] IE-87AD-M | EV87ADRTT | - | - | - |
| $\mu \mathrm{PD7810H}$ | IE-7811H | - | - | - | - |
| $\mu$ PD78C10 | IE-78C11-M | - | - | - | - |
| $\mu$ PD7811 | EVAKIT-87AD [Note 1] IE-87AD-M | EV87ADRTT | - | - | $\mu$ PD78PG11E $\mu$ PD78PG11E |
| $\mu \mathrm{PD} 7811 \mathrm{H}$ | IE-7811H | - | - | - | $\mu$ PD78PG11E [Note 2] |
| $\mu \mathrm{PD78C11}$ | IE-78C11-M | - | - | - | - |
| $\mu \mathrm{PD78C14}$ | IE-78C11-M | - | - | - | - |

## Notes:

(1) Addresses 0-0FFFH access memory on the Evakit only.
(2) Special selected parts.

## EVAKIT-87AD

## Description

The EVAKIT-87AD is one of the stand-alone Evakits for NEC's $\mu$ PD7800 series of 8 -bit, single-chip microcomputers. The EVAKIT-87AD provides complete hardware emulation and software debug capabilities for the $\mu$ PD7811 microcomputer. Real-time and singlestep emulation capability, coupled with an on-board system monitor, creates a powerful debug environment. An optional real-time trace board is also available to greatly increase your debugging capabilities.
An auxiliary hexadecimal keypad or a serial line from a terminal or host computer controls the EVAKIT-87AD. User programs are downloaded through a serial line or read from a PROM. Use the keyboard to modify existing programs or create small programs. An onboard programmer for 2716, 2732, 2732A, or 2764 EPROMs provides an easy means for submitting your final code for production.

## Features

$\square$ Real-time and single-step emulation capability
$\square 8 \mathrm{~K}$ bytes of on-board user program memory

- Expandable to 64 K bytes using IEEE-796 bus
$\square$ Powerful system monitor
- Display/modify/move/search/verify/test Memory
- Display/modify internal registers
- Display input ports; write to output ports
- Load/verify/display PROM
- Full disassembler
$\square$ User-specified breakpoint
- One serial (logical AND of up to 4 conditions) or
- One parallel (logical OR of up to 15 conditions)
- Break delay and loop counter
- Break on: address and data values and CPU controls
$\square$ Supports three operating modes
- Auxiliary hexadecimal keypad controlled
- External terminal controlled
- Host computer system controlled
$\square$ Serial interface: RS-232C, TTL, or 20 mA current loop
$\square$ EPROM programming capability (2716, 2732, 2732A, 2764)


## EVAKIT-87AD Add-On Board

## EV87ADRTT

The EV87ADRTT is the real-time trace board for use with NEC's EVAKIT-87AD stand-alone Evakit. The EV87ADRTT communicates with the EVAKIT-87AD via the IEEE-796 bus, adding real-time trace and additional breakpoint capabilities to the Evakit. A 1 KX 62-bit trace RAM is available for storing the status of the address bus, the data bus, the control signals, and the I/O ports as your program is executed in real-time. The trace data may be displayed in either the machine cycles or the instruction mode with the user controlling the content of the display. The addition of another address breakpoint, a timer breakpoint, and a trace step breakpoint greatly increase the power of the EVAKIT-87AD.

## EVAKIT-87LC

## Description

The EVAKIT-87LC is one of the stand-alone Evakits for NEC's $\mu$ PD7800 series of 8 -bit, single-chip microcomputers. The EVAKIT-87LC provides complete hardware emulation and software debug capabilities for the $\mu$ PD78C06 microcomputer. With the addition of the EV78C06A add-on board, the EVAKIT-87LC supports the $\mu$ PD78C06A. Real-time and single-step emulation capability, coupled with an on-board system monitor, create a powerful debug environment.

An auxiliary hexadecimal keypad or a serial line from a terminal or host computer controls the EVAKIT-87LC. User programs are downloaded through a serial line or read from a PROM. Existing programs may be modified or small programs may be created using the keypad. An on-board programmer for 2716 or 2732 EPROMs provides an easy means for submitting the user's final code for production. An optional real-time trace board is available to greatly increase your debugging capabilities.

## Features

$\square$ Real-time and single-step emulation capability
$\square 4 \mathrm{~K}$ bytes of on-board user program memory

- Expandable to 64 K bytes using the IEEE-796 bus
$\square$ Powerful system monitor
- Display/modify/move/exchange/search/verify/ test memory
- Display/modify internal registers
- Display input ports; write to output ports
- Load/verify/display PROM
- Full disassembler

User-specified breakpoint

- One serial (logical AND of up to 4 conditions) or
- One parallel (logical OR of up to 15 conditions)
- Break delay and loop counter
- Break on: address, memory read/write, opcode fetch
$\square$ Three modes of operation
- Auxiliary hexadecimal keypad controlled
- External terminal controlled
- Host computer system controlled
$\square$ Serial interface: RS-232C, TTL, or 20 mA current loop
EPROM programming capability $(2716,2732)$


## EVAKIT-87 LC Add-On Boards

 EV87LCRTTThe EV87LCRTT is the real-time trace board for use with NEC's EVAKIT-87LC stand-alone Evakit. The EV87LCRTT communicates with the EVAKIT-87LC via the IEEE-796 bus, addịng real-time trace and additional breakpoint capabilities to the Evakit. A 1K X 59 bit trace RAM is available for storing the status of the address bus, data bus, control signals, $1 / O$ ports and ten external sense lines, as the user's program is executed in real-time. The trace data may be displayed in machine cycles or instruction mode with the user controlling the content of the display. The addition of another address breakpoint, a timer breakpoint, and a trace step breakpoint greatly increases the power of the EVAKIT-87LC.

## EV78C06A

The EV78C06A is an add-on board for the EVAKIT87 LC which is required for emulating the $\mu$ PD78C06A microcomputer. This board is connected between the Evakit and the target system, dividing the clock output of the Evakit by two. An emulation probe with a 64-pin QUIP header for plugging directly into the microcomputer socket of the target system is included with the EV76C06A.

## IE-7809-M



## Description

The IE-7809-M is one of the in-circuit emulators for NEC's $\mu$ PD7800 series of 8 -bit, single-chip microcomputers. The IE-7809-M provides complete hardware emulation and software debug capabilities for the $\mu$ PD7807, $\mu$ PD7808, and $\mu$ PD7809 single-chip microcomputers. Real-time and single-step emulation capability, coupled with sophisticated memory mapping features, breakpoints and trace capabilities, create a powerful debug environment. A single-line assembler and disassembler, full register and memory control, and complete upload/download capabilities further simplify the task of debugging your hardware and software.

The IE-7809 can operate in two modes: as a standalone in-circuit emulator, controlled from either a user terminal or from a wide variety of host systems; or as an integral part of the MD-086 series microcomputer development system.

## Features

$\square$ Real-time and single-step emulation
$\square$ User-designated breakpoints
$\square$ Sophisticated trace capabilities

- $1024 \times 56$-bit trace buffer
- Trace conditioning registers
- Instruction or machine cycle displayPowerful memory mapping capability
- 64 K bytes of RAM mappable in 256-byte blocksLine assembler/disassemblerEight external sense probesSelf-diagnostic command
Stand-alone configuration
- User terminal controlled
- Host computer system controlied

MD-086 series development system bus-coupled configuration

- Symbolic debugging
- Macro command file capability
- Multiple IE-7809 operation
- Improved upload/download times

IE-87AD-M


## Description

The IE-87AD-M is one of the in-circuit emulators for NEC's $\mu$ PD7800 series of 8 -bit, single-chip microcomputers. The IE-87AD-M provides complete hardware emulation and software debug capabilities for the $\mu$ PD7810, and $\mu$ PD7811 single-chip microcomputers. Real-time and single-step emulation capability, coupled with sophisticated memory mapping features, breakpoints, and trace capabilities create a powerful debug environment. A single-line assembler and disassembler, full register and memory control, and complete upload/ download capabilities further simplify the task of debugging your hardware and software.
The IE-87AD-M can operate in two modes: as a standalone in-circuit emulator, controlled from either a user terminal or from a wide variety of host systems; or as an integral part of the MD-086 series microcomputer development system.

## Features

Real-time and single-step emulationUser-designated breakpointsSophisticated trace capabilities

- $1024 \times 56$-bit trace buffer
- Trace conditioning registers
- Instruction or machine cycle display

Powerful memory mapping capability

- 64K bytes of RAM mappable in 256 byte blocks

Line assembler/disassembler
Eight external sense probes
Self-diagnostic command
Stand-alone configuration

- User terminal controlled
- Host computer system controlled

MD-086 series development system bus-coupled configuration

- Symbolic debugging
- Macro command file capability
- Multiple IE-87AD-M Operation
- Improved upload/download times


## IE-7811H-M

## Description

The IE-7811H-M is one of the in-circuit emulators for NEC's $\mu$ PD7800 series of 8 -bit, single-chip microcomputers. The IE-7811H-M provides complete hardware emulation and software debug capabilities for the $\mu \mathrm{PD} 7810 \mathrm{H}$ and $\mu \mathrm{PD} 7811 \mathrm{H}$ single-chip microcomputers. Real-time and single-step emulation capability, coupled with sophisticated memory mapping features, breakpoints, and trace capabilities create a powerful debug environment. A single-line assembler, disassembler, full register, memory control, and complete upload/ download capabilities further simplify the task of debugging your hardware and software.

The IE-7811H-M can operate in two modes: as a standalone in-circuit emulator, controlled from either a user terminal or from a wide variety of host systems; or as an integral part of the MD-086 series microcomputer development system.

## Features

$\square$ Real-time and single-step emulation
$\square$ User-designated breakpoints
$\square$ Sophisticated trace capabilities

- $1024 \times 56$-bit trace buffer
- Trace conditioning registers
- Instruction or machine cycle display

Powerful memory mapping capability

- 64 K bytes of RAM mappable in 256-byte blocks

Line assembler/disassemblerEight external sense probes

Self-diagnostic command
Stand-alone configuration

- User terminal controlled
- Host computer system controlled

MD-086 series development system bus-coupled configuration

- Symbolic debugging
- Macro command file capability
- Multiple IE-87AD-M operation
- Improved upload/download times


## IE-78C11-M

## Description

The IE-78C11-M is one of the in-circuit emulators for NEC's $\mu$ PD7800 series of 8 -bit, single-chip microcomputers. The IE-78C11-M provides complete hardware emulation and software debug capabilities for the $\mu$ PD78C10, $\mu$ PD78C11 and $\mu$ PD78C14 single-chip microcomputers. Real-time and single-step emulation capability, coupled with sophisticated memory mapping features, breakpoints and trace capabilities create a powerful debug environment. A single-line assembler, disassembler, full register, memory control, and complete upload/download capabilities further simplify the task of debugging your hardware and software.
The IE-78C11-M can operate in two modes: as a standalone in-circuit emulator, controlled from either a user terminal or from a wide variety of host systems; or as an integral part of the MD-086 series microcomputer development system.

## Features

$\square$ Real-time and single-step emulation
$\square$ User-designated breakpointsSophisticated trace capabilities

- $1024 \times 56$-bit trace buffer
- Trace conditioning registers
- Instruction or machine cycle display

Powerful memory mapping capability

- 64K bytes of RAM mappable in 256 byte blocksLine assembler/disassembler
Eight external sense probes
Self-diagnostic command
$\square$ Stand-alone configuration
- User terminal controlled
- Host computer system controlled

MD-086 series development system bus-coupled configuration

- Symbolic debugging
- Macro command file capability
- Multiple IE-78C11-M operation
- Improved upload/download times


## $\mu$ PD7 800 Series System Evaluation Board

## SE-78C06

The SE-78C06 is the system evaluation board for the $\mu$ PD78C06 microcomputer. The SE-78C06 is functionally equivalent to the ROM-based microcomputer. With the user's program residing in a $\mu$ PD2732 onboard, you can connect the SE-78C06 to your prototype, allowing total system performance evaluation.

## PG1000 Personality Module <br> PG1003

The PG1003 is a plug-in personality module for the PG1000 PROM Programmer. This module is required to program the $\mu$ PD78P09R, the EPROM version for the $\mu$ PD7808 and $\mu$ PD7809 8-bit, single-chip microcomputers. The PG 1003 supports two programming modes: high-speed writing mode and normal writing mode.

## IE-78310-R

## Description

The IE-78310-R is the stand-alone in-circuit emulator for NEC's $\mu$ PD78000 series of 8 -bit, single-chip microcomputers. The IE-78310-R provides complete hardware emulation and software debug capabilities for the $\mu$ PD78310 and $\mu$ PD78312 single-chip microcomputers. Real-time and single-step emulation capability, coupled with sophisticated memory mapping features, breakpoints, and trace capabilities create a powerful debug environment.

A serial line from either a terminal or a host computer system controls the IE-78310-R. User programs can be uploaded or downloaded from the host system or from a PROM programmer connected to a second serial line.

## Features

Real-time and single-step emulation

- Up to 12 MHz external clock
- Software selectable internal or external clock

Emulation memory

- 16 K bytes of high-speed emulation memory for on-chip ROM
- 64 K bytes of emulation memory for external memory mappable in 256-byte blocks
Powerful system monitor
- Display/modify/move/exchange/search/verify/ test memory
- Display/modify internal registers
- Upload/download capability
- Symbolic line assembler and disassembler

User-specified breakpoints

- Logical OR of up to 4 conditions
- Logical AND of address, data, CPU status, loop count
- 8-bit external sense probe (bit-maskable)
- Emulation timer - 1 to $65,535 \mathrm{~ms}$
- Program fetch count - 1 to 65,535 stepsReal-time trace capability
- 2048 X 44-bit trace memory
- Traces: address, data, CPU status, ports 0-5, instruction queue status, macro service status, external sense probes
- User-specified trace qualifiers: address, data, CPU status, external sense probes
- Instruction/macro service/frame mode displayEight external sense probes for tracing user system signals
Two RS-232C serial ports
$\square$ On-board self diagnostics


## PRELIMINARY INFORMATION

## IE-70322 <br> Description

The IE-70322 is a portable stand-alone in-circuit emulator providing both hardware emulation and software debug capabilities for the NEC V25 ( $\mu$ PD70320/ 70322) 16 -bit single-chip microcomputers. The standard IE-700K chassis integrates a 9.5 inch CRT display, two 5-1/4 inch 640 kilobyte floppy disk drives and an ASCII keyboard. Real-time and single-step emulation capability, coupled with sophisticated memory mapping features, breakpoints, and trace capabilities create a powerful debug environment. User programs can be uploaded and downloaded from a variety of host systems.

## Features

$\square$ Portable stand-alone in-circuit emulator

- Integrated CRT, floppy disks, keyboard
- Can be upgraded to support V20/V30, V35, V40/V50, V60
$\square$ Precise real-time and single-step emulation
- Up to 8 MHz external clockUser-specified mask ROM area of $0 \mathrm{~KB}, 8 \mathrm{~KB}, 16 \mathrm{~KB}$ or 32 KB124 KB of high-speed emulation memory (expandable to 636 KB )
- Mappable in 4 K blocks as user, internal or inhibited
$\square$ Seven user-specified breakpoints
- Selectable as execution or bus access cycle break
- Break loop counter
$\square$ Sophisticated real-time trace capability
- 2K trace buffer (sampling every machine cycle)
- Traces: IROM/memory address and data, CPU status, 16 external sense probes
- User-specified trace qualifiers
$\square$ Full symbolic debug capabilities
Symbolic line assembler and disassembler
$\square$ Powerful communication software supporting:
- Digital Equipment Corporation VAX'm computers
- Intel Series II/III Development Systems
- IBM Personal Computers
- NEC MD-086 Series Development Systems

Macro command file capability
Full on-line help facility and screen editor
EPROM programmer - 2732, 2764, 27128, 27256, 27512

VAX is a trademark of Digital Equipment Corporation.

## EVAKIT-84C-1

## Description

The EVAKIT-84C-1 is a stand-alone Evakit for NEC's $\mu$ PD8048 series of 8 -bit, single-chip microcomputers. The EVAKIT-84C-1 provides complete hardware emulation and software debug capabilities for the $\mu \mathrm{PD} 8048 \mathrm{H}, \mu \mathrm{PD} 8049 \mathrm{H}, \mu \mathrm{PD} 80 \mathrm{C} 48, \mu \mathrm{PD} 80 \mathrm{C} 49 \mathrm{H}$, and $\mu$ PD80C50H microcomputers. Real-time and singlestep emulation capability, coupled with a powerful onboard system monitor, and real-time trace capability create a powerful debug environment.

An on-board hexadecimal keypad or a serial line from a terminal or host computer controls the EVAKIT-84C-1. User programs are downloaded through the serial line or read from a PROM. Use the keypad to modify existing programs or create small programs. An onboard programmer for $\mu$ PD2716, $\mu$ PD8748, and $\mu$ PD8749H EPROM devices provides an easy means for submitting your final code for production.

## Features

Real-time and single-step emulation capability4K bytes on-board user program memoryPowerful on-board system monitor- Display/modify program memory
- Display/modify data memory
- Display/modify internal registers
- Display input ports; write to output ports
- Load/verify PROM
- Full disassemblerReal-time trace capability - 256 steps
- Program counter; port 1, 2, or address/data on data busUser-specified breakpoints
- One serial (logical AND of up to 15 sequential addresses)
- Breakpoint loop counter: up to 16 countsSupports three operating modes
- On-board hexadecimal keypad controlled
- External terminal controlied
- Host computer system controlled

Serial interface: RS-232C, TTL, 20 mA current loopEPROM programming capability $(2716,8748,8749 \mathrm{H})$

## EVAKIT-80C42



## Description

The EVAKIT-80C42 is a stand-alone Evakit for NEC's $\mu$ PD80C42 8-bit single-chip microcomputer that provides both complete hardware emulation and software debug capabilities. Real-time and single-step emulation capability, coupled with an on-board monitor create a powerful debug environment.

An auxiliary hexadecimal keypad or a serial line from a terminal or host computer controls the EVAKIT-80C42. User programs are downloaded through the serial line or read from a PROM. Use the keyboard to modify existing programs or create small programs. An onboard programmer for the $\mu$ PD8741A EPROM device provides an easy means for submitting your final code for production.

## Features

Real-time and single-step emulation capability2 K bytes on-board user program memoryPowerful on-board system monitor- Display/modify/move/search/verify program memory
- Display/modify/move/search/verify data memory
- Display/modify internal registers
- Read/write to data bus buffer
- Display input ports; write to output ports
- Load/verify/display PROM
- Full disassemblerReal-time trace capability - 256 steps
- Program counter; DBBIN, DBBOUT, and DBB status; OBF pin statusUser-specified breakpoints
- One serial (logical AND of up to 4 sequential addresses)
- One parallel (logical OR of up to 8 addresses)
- Breakpoint loop counter: up to 256 countsSupports three operating modes
- Auxiliary hexadecimal keypad controlled
- External terminal controlled
- Host computer system controlledSerial interface: RS-232C and TTLEPROM programming capability ( $\mu$ PD8741A)


## $\mu$ PD8048 Series Development Tool Selection Guide

| Part <br> Number | Emulator | System <br> Evaluation <br> Board | EPROM <br> Device |
| :--- | :--- | :--- | :--- |
| $\mu$ PD8035H | EVAKIT-84C-1 | - | - |
| $\mu$ PD8048H | EVAKIT-84C-1 | - | $\mu$ PD8748H* |
| $\mu$ PD8039H | EVAKIT-84C-1 | - | - |
| $\mu$ PD8049H | EVAKIT-84C-1 | - | $\mu$ PD8749H* |
| $\mu$ PD80C39H | EVAKIT-84C-1 | - | - |
| $\mu$ PD80C48 | EVAKIT-84C-1 | SE-80C50H | - |
| $\mu$ PD80C35 | EVAKIT-84C-1 | - | - |
| $\mu$ PD80C49H | EVAKIT-84C-1 | SE-80C50H | - |
| $\mu$ PD80C40H | EVAKIT-84C-1 | - | - |
| $\mu$ PD80C50H | EVAKIT-84C-1 | SE-80C50H | - |
| $\mu$ PD80C42 | EVAKIT-80C42 | - | $\mu$ PD8741A |

${ }^{*} \mu$ PD8748H and $\mu$ PD8749H are both available in erasable windowed packages or in the economical one time programmable plastic package.

## EV-9001/EV-9002

## Description

The EV-9001 and EV-9002 shrink DIP conversion boards allow the standard in-circuit emulator and Evakit emulation cables to connect to shrink DIP sockets. The EV-9001-64 converts the emulation probe from a 64-pin QUIP to a 64-pin shrink DIP. The EV-9002-42/40/28 convert the emulation cables from 42-/40-/28-pin standard DIP to 42-/40-/28-pin shrink DIP respectively.

## Ordering Information

| Conversion Board | Function |
| :--- | :--- |
| EV-9001-64 | 64-pin QUIP to 64-pin shrink DIP |
| EV-9002-42 | 42-pin standard DIP to 42-pin shrink DIP |
| EV-9002-40 | 40-pin standard DIP to 40-pin shrink DIP |
| EV-9002-28 | 28-pin standard DIP to 28-pin shrink DIP |

## SE-80C50H System Evaluation Board

The SE-80C50H is the system evaluation board for the following CMOS members of the $\mu$ PD8048 series: $\mu \mathrm{PD} 80 \mathrm{C} 48 \mathrm{H}, \mu \mathrm{PD} 80 \mathrm{C} 49 \mathrm{H}$, and the $\mu \mathrm{PD} 80 \mathrm{C} 50 \mathrm{H}$. The SE- 80 C 50 H is functionally equivalent to the ROMbased microcomputers. You can connect the SE80 C 50 H to your prototype with up to 4 K of your program residing in an on-board $\mu$ PD2716, $\mu$ PD2732, $\mu \mathrm{PD} 2732 \mathrm{~A}, \mu \mathrm{PD} 2764$, or a $\mu \mathrm{PD} 27 \mathrm{C} 64$. This allows total system performance evaluation.

## PRELIMINARY INFORMATION

IE-70108/70116


## Description

The IE-70108 and IE-70116 are stand-alone in-circuit emulators that provide both hardware emulation and software debug capabilities for the NEC $\mu$ PD70108 (V20) and $\mu$ PD70116 (V30) respectively. Each system consists of a standard IE-70K chassis with interchangeable emulator pods for either the V20 or V30 microprocessor. The IE-70108/70116 provides real-time and single-step emulation in both native and 8080 emulation mode. User programs can be uploaded and downloaded from a variety of host systems via a serial link, or loaded directly from a CP/M-86® format 8" disk.

## Features

$\square$ Stand-alone in-circuit emulator

- Interchangeable emulator pods for V20/V30
- Conversion kit available for IE-70208/70216-S008Precise real-time and single-step emulation
- $5 / 8 \mathrm{MHz}$ internal clock
- Up to 8 MHz external clock
$\square$ Sophisticated memory mapping in 1 K blocks of:
- 64K bytes of no wait state internal RAM
- 127 K bytes of one wait state internal RAM (expandable to 610 K bytes)
- Up to 1 M byte of user system memoryUser programmable breakpoints and trace control1K trace buffer - mnemonic and cyclic displayFull symbolic debug capabilities
- 128K memory disk for rapid symbol searchSymbolic line assembler and disassemblerFull on-line help facilityMacro command file capabilityExternal probes for tracing user system signals $\square 1 \mathrm{M}$ byte $8^{\prime \prime}$ floppy disk drive


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| IE-70108-S | In-circuit emulator for $\mu$ PD70108 (with V20 pod) |
| IE-70116-S | In-circuit emulator for $\mu$ PD70116 (with V30 pod) |
| IE-70108-001 | Optional pod unit for $\mu$ PD70108 emulation |
| IE-70116-001 | Optional pod unit for $\mu$ PD70116 emulation |
| IE-70116-1508 | Converts IE-70208/216-S008 to IE-70108/70116-S |

${ }^{\circledR}$ CP/M-86 is a registered trademark for Digital Research Corporation.

## V25/35 Series Selection Guide

| Part Number | Emulator | EPROM Device |
| :--- | :--- | :--- |
| $\mu$ PD70108 (V20) | IE-70108-S | - |
| $\mu$ PD70116 (V30) | IE-70116-S | - |
| $\mu$ PD70208 (V40) | IE-70208-S | - |
| $\mu$ PD70216 (V50) | IE-70216-S | - |
| $\mu$ PD70320 (V25) | IE-70322 | - |
| $\mu$ PD70322 (V25) | IE-70322 | $\mu$ PD70P322 |

## V-SERIES

## यPD7500 SERIES SOFTWARE <br> ABSOLUTE ASSEMBLER DEVELOPMENT TOOLS

## ASM75

## Description

The 7500 series absolute assembler (ASM75) converts symbolic source code for the entire 7500 series microcomputer family into executable absolute address object code. The assembler verifies that each instruction assembled is valid for the target microcomputer specified at assembly time. An object code file is produced in ASCII hexadecimal format and may be downloaded to a PROM programmer or hardware debugger.

The NEC ASM75 is available for use on all NEC development systems and many other manufacturers' microcomputer development systems, personal computers, minicomputers, and mainframes.

## Features

$\square$ Absolute address object code outputMacro definition capabilityGeneric jump with optimization capabilityConditional assembly options

- Up to eight levels of nestingUser-selectable and directable output filesRuns under a variety of operating systems
- CP/M-80®
- CP/M-86 ${ }^{\circledR}$
- MS-DOS ${ }^{\circledR}$
- ISIS-IIFortran IV ANSI X3.9-1966 source program available
CP/M-80 and CP/M-86 are registered trademarks of Digital Research Corporation.
MS-DOS is a registered trademark of Microsoft Corporation.


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| ASM75-C81 | CP/M-80, $8^{\prime \prime}$ single-density floppy diskette |
| ASM75-D52 | MS-D0S, 5-1/4" double-density floppy diskette |
| ASM75-181 | ISIS-II, 8" single-density floppy diskette |
| ASM75-182 | ISIS-II, 8" double-density floppy diskette |
| ASM75-M52 | CP/M-86, 5-1/4" double-density floppy diskette |
| ASM75-M81 | CP/M-86, 8" single-density floppy diskette |
| ASM75-F9T1 | Fortran IV ANSI X3.9-1966 source program <br> 9-track 1600 BPI magnetic tape |

## RA75X

## Description

The RA75X relocatable assembler package converts symbolic source code for the $\mu$ PD75104, $\mu$ PD75106, and $\mu$ PD75108 4-bit, single-chip microcomputers into an executable absolute address object code. This package consists of three separate programs: a relocatable assembler (RA75X), a linker (LK75X), and an object code converter (OC75X).

The RA75X translates a symbolic source module into a relocatable object module. The assembler verifies that each instruction assembled is valid for the target microcomputer specified at assembly time. LK75X combines multiple relocatable object modules into one absolute object module. OC75X produces an ASCII hexadecimal format object file.

The RA75X relocatable assembler package is available for use on all NEC development systems and many other manufacturers' development systems and personal computers.

## Features

Absolute address object code outputUser-selectable and directable output filesExtensive error reportingJump optimizationRuns under a variety of operating systems- CP/M-86®
- MS-DOS®

CP/M-86 is a registered trademark of Digital Research Corporation. MS-DOS is a registered trademark of Microsoft Corporation.

## Ordering Information

| Part Number | Description |
| :--- | :--- |
| RA75X-D52 | MS-DOS, 5-1/4" double-density floppy diskette |
| RA75X-M52 | CP/M-86, 5-1/4" double-density floppy diskette |
| RA75X-M81 | CP/M-86, $8^{\prime \prime}$ single-density floppy diskette |

## ASM87

## Description

The 7800 series absolute assembler (ASM87) converts symbolic source code for the $\mu$ PD7800, $\mu$ PD7801, $\mu$ PD7802, $\mu$ PD78C05, $\mu$ PD78C06, $\mu$ PD7810, $\mu$ PD7811, and $\mu$ PD7816 microcomputers into executable absolute address object code. The assembler verifies that each instruction assembled is valid for the target microcomputer specified at assembly time. An object code file is produced in ASCII hexadecimal format and may be downloaded to a PROM programmer or hardware debugger.

The NEC ASM87 is available for use on all NEC development systems and many other manufacturers' microcomputer development systems, personal computers, minicomputers and mainframes.

## Features

Absolute address object code outputMacro definition capabilityGeneric jump with optimization capabilityConditional assembly options- Up to eight levels of nestingUser-selectable and directable output filesRuns under a variety of operating systems
- CP/M-80®
- CP/M-86®
- MS-DOS®
- ISIS-II
$\square$ Fortran IV ANSI X3.9-1966 source program available
CP/M-80 and CP/M-86 are registered trademarks of Digital Research Corporation.

MS-DOS is a registered trademark of Microsoft Corporation.

## Ordering Information

| Part Number | Description |
| :--- | :--- |
| ASM87-C81 | CP/M-80, $8^{\prime \prime}$ single-density floppy diskette |
| ASM87-D52 | MS-D0S, 5-1/4" double-density floppy diskette |
| ASM87-181 | ISIS-II, $8^{\prime \prime}$ single-density floppy diskette |
| ASM87-182 | ISIS-II, 8" double-density floppy diskette |
| ASM87-M52 | CP/M-86, 5-1/4" double-density floppy diskette |
| ASM87-M81 | CP/M-86, 8" single-density floppy diskette |
| ASM87-F9T1 | Fortran IV ANSI X3.9-1966 source program <br> 9-track 1600 BPI magnetic tape |

## RA87

## Description

The RA87 relocatable assembler package converts symbolic source code for the entire 7800 family of 8 -bit, single-chip microcomputers into executable absolute address object code. This package consists of three separate programs: a relocatable assembler (RA87), a linker (LK87), and an object converter (OC87).

The RA87 translates a symbolic source module into a relocatable object module. The assembler verifies that each instruction assembled is valid for the specified target microcomputer. LK87 combines multiple relocatable object modules into one absolute object module. OC87 produces an ASCII hexadecimal format object file.

The RA87 relocatable assembler package is available for use on all NEC development systems and many other manufacturers' microcomputer development systems and personal computers.

## Features

Absolute address object code outputUser-selectable and directable output filesExtensive error reportingJMP/JRE optimizationRuns under a variety of operating systems- CP/M-86®
- MS-DOS ${ }^{\circledR}$

CP/M-86 is a registered trademark of Digital Research Corporation. MS-DOS is a registered trademark of Microsoft Corporation.

## Ordering Information

| Part Number | Description |
| :--- | :--- |
| RA87-D52 | MS-DOS, 5-1/4" double-density floppy diskette |
| RA87-M52 | CP/M-86, 5-1/4" double-density floppy diskette |
| RA87-M81 | CP/M-86, 8" single-density floppy diskette |

## RA310 <br> Description

The RA310 relocatable assembler package converts symbolic source code for the $\mu$ PD78310 and $\mu$ PD78312 8-bit, single-chip microcomputers into executable absolute address object code. This package consists of four separate programs: a relocatable assembler (RA310), a linker (LK310), a locator (LC310), and a librarian (LB310).

RA310 translates a symbolic source module into a relocatable object module. The assembler verifies that each instruction assembled is valid for the target microcomputer specified at assembly time. LK310 combines multiple relocatable object modules into one relocatable object module. LC310 assigns addresses to the relocatable object module and produces both an ASCII hexadecimal format object file and a symbol file for use by the 78000 series hardware emulators. LB310 creates and maintains files containing relocatable object modules. When the library file is included in the input to LK310, the linker only extracts those modules required to resolve external references and links them into the relocatable object module.

The RA310 relocatable assembler package is available for use on all NEC development systems and many other manufacturers' development systems, personal computers and minicomputers.

## Features

Macro definition capabilityConditional assembly optionsJump optimizationRuns under a variety of operating systems- CP/M-86 ${ }^{\circledR}$
- MS-DOS ${ }^{\circledR}$
- VAX/VMS ${ }^{\circledR}$ and VAX/UNIX ${ }^{\circledR}$

CP/M-86 is a registered trademark of Digital Research Corporation.

MS-DOS is a registered trademark of Microsoft Corporation.
VAX and VMS are registered trademarks of Digital Equipment Corporation.

UNIX is a trademark of AT\&T.

## Ordering Information

| Part Number | Description |
| :--- | :--- |
| RA310-D52 | MS-DOS, 5-1/4" double-density floppy diskette |
| RA310-M52 | CP/M-86, 5-1/4" double-density floppy diskette |
| RA310-M81 | CP/M-86, 8" single-density floppy diskette |
| RA310-VVT1 | VAX/VMS, 9-track 1600 BPI magnetic tape |
| RA310-VXT1 | VAX/UNIX, 9-track 1600 BPI magnetic tape |

## Description

The RA70320 Relocatable Assembler Package converts symbolic source code for the V25 ( $\mu$ PD70320/ $\mu$ PD70322) single-chip microcomputers into executable absolute address object code. The package consists of four separate programs: a relocatable assembler (RA70320), a linker (LK70320), a hexadecimal format object code converter (OC70320), and a librarian (LB70320).
RA70320 translates a symbolic source module into a relocatable object module. LK70320 combines relocatable object modules and absolute load modules and converts them into an absolute load module. OC70320 produces an ASCII hexadecimal format object file from either an absolute load or object module. LB70320 creates and maintains files containing relocatable object modules. When the library file is included as input to the LK70320, only those modules required to resolve external references are extracted from the library, relocated and linked into the absolute load module.

## Features

Absolute address object code outputUser-selectable and directable output filesExtensive error reportingPowerful librarianRuns under a variety of operating systems- CP/M-86®
- MS-DOS®
- ISIS/UDI
- VAX/VMS® and VAX/UNIX®


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| RA70320-D52 | MS-DOS, 5-1/4" double-density floppy diskette |
| RA70320-I81 | ISIS-II, 8" single-density floppy diskette |
| RA70320-I82 | ISIS-II, 8" double-density floppy diskette |
| RA70320-M52 | CP/M-86, 5-1/4" double-density floppy diskette |
| RA70320-M81 | CP/M-86, 8" single-density floppy diskette |
| RA70320-VVT1 | VAX/VMS, 9 track 1600 BPI magnetic tape |
| RA70320-VXT1 | VAX/UNIX, 9 track 1600 BPI magnetic tape |

CP/M-86 is a trademark of Digital Research Corporation.
MS-DOS is a trademark of Microsoft Corporation.
VAX and VMS are trademarks of Digital Equipment Corporation.
UNIX is a trademark of AT\&T.

## Description

The Evakit communication program (EVA) allows a variety of microcomputer development systems and personal computers to control NEC's Evakits and incircuit emulators directly from the console of the host system. Once a particular emulator is selected from the EVA program's menu, EVA recognizes all legal commands for that emulator. In addition to the emulator standard commands, the EVA program provides commands to upload, download, and display disk files and directories, to save debug session on disk, to display command help files, and to exit from the program to the operating system.

You can download to the emulator object code program files produced by a cross assembler on the host system and upload patched copies of the program from the emulator to the disk for use in later debugging sessions. The disk display commands allow you to examine directories and files on the screen without having to exit the EVA program. This is extremely useful for checking a file before it is downloaded to the emulator or erased during an upload. The help command displays a complete list of all legal commands for the chosen emulator with their proper syntax. There is a command to exit from the EVA program and to return to the operating system. The emulator is not affected, and emulation can be continued by invoking the EVA program again.

The EVA program is supplied in executable format and is included with each NEC assembler. Executable versions are available for the following host systems:

Intel MDS-220/330 under ISIS-II
NEC APC under CP/M-86®
IBM PC or PC/XT® under CP/M-86 or PC-DOS® IBM PC/AT® under PC-DOS

Source code is available and may be modified to support other CP/M-80@, CP/M-86, MS-DOS®, and ISIS-II based systems.

The EVA program supports all current Evakits and incircuit emulators and is periodically updated as new emulators are introduced.

CP/M-80 and CP/M-86 are registered trademarks of Digital Research Corporation.
PC/XT, PC-DOS, and PC/AT are registered trademarks of International Business Machines Corporation.
MS-DOS is a trademark of Microsoft Corporation.

## MD-086 FLOPPY AND HARD DISK DRIVE SYSTEM



## Description

The MD-086 series microcomputer development systems are a series of disk based, multi-user, multitasking systems supporting the development of products using NEC's microcomputers and microprocessors. Available in either a floppy disk-based or floppy/hard disk-based configuration, the MD-086 may be coupled with NEC's stand-alone evaluation kits (Evakits) or in-circuit emulators (IEs) to provide a complete integrated software and hardware development system.

Based on NEC's $\mu$ PD8086 16-bit microprocessor, running Digital Research's MP/M-86® ${ }^{\circledR}$ operating system, the MD-086 gives you access to all NEC's assemblers,
simulators, high levei language compilers, and all other CP/M-86® application software.

The MD-086FD-10 (floppy disk-based) consists of two units: the system chassis (housing all the electronics) and the system console (an ANSI standard X3.64 terminal.) The MD-086HD-10 (floppy/hard disk based) consists of three units: the system chassis, the hard disk chassis and the system console, and an ANSI standard terminal. Additional terminals may be added to the system as required, thereby lowering the system cost per user.

MP/M-86 and CP/M-86 are registered trademarks of Digital Research Corporation.

## Features

$\square$ MP/M-86 multi-user/multi-tasking operating system

- Supports up to three users
- Supports multi-tasking at each user terminal512 K bytes of system memory
- Optional expansion to 1 M byte total

Two 1M byte 8" double-sided floppy disk drives
Optional 35M byte hard disk64K byte memory diskTwo parallel printer portsIEEE-796 bus-based with 5 vacant slots for future expansionSeparate ANSI standard X3. 64 system console

## Ordering Information

| Part Number | Description |
| :--- | :--- |
| MD-086FD-10 | MD-086 series, floppy disk-based system |
| MD-086HD-10 | MD-086 series, floppy/hard disk-based system |
| MD-086DK | Hard disk upgrade for MD-086FD-10 |
| MD-910TM | Character display terminal |

## Hardware Description

## System Chassis

The system chassis of the MD-086 series houses a multiprocessor system, two 8 " doubled-sided floppy disk drives, an IEEE-796 cardcage, power supply, and fans. Utilizing the industry standard IEEE-796 bus as its internal system bus, NEC's MD-086 series with several vacant slots, can easily be expanded to meet tommorrow's technological advances.
The multiprocessor architecture of the MD-086 series permits the master CPU to offload the time consuming tasks of data storage/retrieval and system I/O processing to its intelligent peripheral boards, significantly increasing the multi-user/multi-tasking capabilities of the operating system. This multiprocessor system is composed of a $\mu$ PD8086 master CPU board, a 512 K byte memory board, a $\mu$ PD780-based intelligent floppy disk controller (FDC) board, a $\mu$ PD8088-based intelligent system controller board (SCB), and an optional $\mu$ PD780-based intelligent hard disk controller (HDC) board.

## System Boards

The master CPU board is the heart of the system. Utilizing a $\mu$ PD8086 microprocessor running at 5 MHz , it controls the operation of the multi-user/multi-pro-
gramming operating system. The CPU board also contains the bootstrap loader PROM and the system work RAM, interrupt controller, and timer.
A single 512 K -byte memory board provides the system memory and is accessed by either the master CPU board, the floppy disk controller board, or the optional hard disk controller board. System memory can be expanded to 1 M byte by adding additional IEEE-796 bus memory boards.
The FDC board is an intelligent floppy disk controller board using NEC's $\mu$ PD765A floppy disk controller chip to control up to four $8^{\prime \prime}$ double-sided floppy disk drives in either single or double-density format. Containing an NEC $\mu$ PD780-1 microprocessor with 8 K of PROM, 64 K of RAM, and a DMA controller, the FDC board controis the transfer of data between the system memory and the floppy disk.
The HDC board is an intelligent hard disk controller board using NEC's $\mu$ PD7261A hard disk controller chip to control up to two SMD interface hard disk drives. Containing an NEC $\mu$ PD780-1 microprocessor with 8 K PROM, 18 K of RAM, and a DMA controller, the HDC board controls the transfer of data between the system memory and the hard disk.

The SCB is an intelligent I/O controller board using an NEC $\mu$ PD8088 microprocessor with up to 16 K bytes of PROM and 64 K bytes of RAM to control the system console, the serial communication channels, the printer ports, and the paper tape interfaces.
The master CPU writes commands into the dualported memories on the FDC, HDC, and SCB boards. Each board executes its command with no further intervention by the master CPU. This increases the system performance of the MD-086 series.
The two $8^{\prime \prime}$ doubled-sided floppy disk drives provide approximately 2 M bytes of data storage capacity. Single-sided diskettes are recorded in single-density to provide compatibility with other CP/M-86 and MP/M-86 systems. Double-sided diskettes are recorded in double-density providing a maximum storage capacity of 972 K bytes per diskette.

## Hard Disk Chassis

The optional hard disk chassis houses one $8^{\prime \prime}$ SMD interface hard disk drive capable of storing 32M bytes of formatted data, the power supply, and fans. A ready indicator, along with a write protect switch/indicator, and a fault switch/indicator are also provided.

## System Console

The MD-910TM, an ANSI standard X3.64 CRT terminal, is provided as the system console for the MD-086 series microcomputer development systems. To take advantage of the multi-user features of the MD-086 series, additional ANSI standard terminals may be purchased separately from NEC Electronics Inc. or other manufacturers.

## Software Description

The MD-086 series incorporates Digital Research's MP/M-86 operating system providing you a compact multi-user, multitasking operating system. Each user has complete access to all of the MP/M-86 facilities and may execute multiple programs simultaneously.
The powerful MP/M-86 file system manages all files and file directories, dynamically allocating, and releasing disk space as required. Designed for the multiuser environment, it enhances file integrity by permitting files to be opened in one of three modes: locked, unlocked, and read only modes. In locked mode, only one user may open a specific file at a given time, while in unlocked mode multiple users/programs may open the same file. Read only mode, permits a file to be opened by more than one process but it cannot be changed.

Optional password protection is available at both the file and disk level, providing protection for a particular user's files. MP/M-86's extended directories allow files to be dated and time stamped. Each file may have up to two date and time stamps: one reflects the date and time of the last update and the other the date of the last access or file creation.

All files generated on $\mathrm{CP} / \mathrm{M}^{\circledR} 8^{\prime \prime}$ diskette systems may be read under MP/M-86, allowing you to easily transport existing software routines to the MD-086 series. Hard-ware-independent CP/M-86 application programs can be run, giving you access to a wide variety of third party software.

A 64K-byte memory disk residing in system memory is available for high speed file processing, significantly improving the overall performance of the MD-086 series microcomputer development systems.

The MD-086 series contains a PROM-resident monitor program which may be used for $\mu$ PD8086 program development/debugging. This monitor program is entered automatically if there is no MP/M-86 system disk in drive A when the reset switch is pressed. Some of the main features of the MD-086 monitor are:
$\square$ Display, fill, substitute, compare, transmit, or test the contents of memory.
$\square$ Display and modify user registers.Read and write to the floppy disks and paper tape. Set breakpoints and execute user's program. Single-step and trace executing user's program.

## Note:

CP/M is a registered trademark of Digital Research Corporation.

## MD-086 Series Utilities

The following utility programs are supplied with the MD-086 series:

| ABORT | Stops the specified process |
| :--- | :--- |
| ASM86 | Absolute assembler for $\mu$ PD8086/8088 |
| ATTACH | Attaches program to its console |
| BACKUP | Makes a complete backup copy of a |
|  | disk |
| CLEAR | Clears the system console screen |
| CONSOLE | Displays console number |
| DDT86 | Dynamic debugging tool for |
|  | $\mu$ PD8086/8088 |
| DIR | Displays disk directory of filenames |
| DSKRESET | Resets drives |
| ED | Line-oriented editor |
| ERA | Erases a file |
| ERAQ | Erases a file only after confirmation |
| FORMAT | Formats floppy disks |
| GENCMD | Converts H86 file to CMD file |
| GENSYS | Generates MP/M-86 operating system |
| HDBACKUP | Makes backup of hard disk logical |
|  | drive |
| HDDUMP | Displays and changes contents of |
|  | hard disk |
| HDFORMAT | Initializes hard disk logical drives |
| MPMSTAT | Displays MP/M-86 internal status |
| PHFORMAT | Physically formats hard disk |
| PIP | Copies files |
| PRINTER | Displays and sets the printer number |
| REN | Renames files |
| SDIR | Displays disk directory with options |
| SET | Sets disk and file protection levels, |
| SHOW | file attributes, and file time stamping |
| SPOOL | Displays disk status and protection |
| levels | Spools files to the list device |
| STAT | Displays, set files, and disk status |
| STOPSPLR | Stops the spooler |
| SUBMIT | Executes batch processing |
| SYSCPY | Copies system loader and MPM.SYS |
| TOD | Displays and sets time of day |
| TYPE | Displays ASCIl file contents at |
| console |  |

Five of these utilities have been incorporated into the operating system as resident system processes (RSPs) and reside in system memory. They can be executed without disk accesses, increasing the performance of the system. The RSPs in the MD-086 series include: ABORT, DSKRESET, MPMSTAT, PRINTER, and USER.

## MD-086 Series Development Environment

The MD-086 series microcomputer development systems have been designed to provide a integrated software and hardware development environment for all NEC proprietary microcomputers, microprocessors, and digital signal and image processing components. For software development, a complete family of absolute and relocatable assemblers, high level language compilers, and digital signal and image processor simulators are available for the MD-086 Series. For software and hardware debug, NEC in-circuit emulators and Evakits can be controlled directly from the MD-086 series consoles.

Evakit communication programs are available for controlling all stand-alone Evakits via a serial link directly from any console of the development system. These programs provide program upload and download capability plus a full line assembler and disassembler.

Up to three in-circuit emulators can be plugged directly in the IEEE-796 backplane of the MD-086 series and controlled by the appropriate IE control program. In this bus-coupled configuration, your program debugging capabilities are greatly enhanced with the addition of symbolic debug, macro command file capability, and improved file upload/download times.

With the MD-086 series microcomputer development systems, you will always have access to development tools for NEC's newest components at the earliest possible time.

## Documentation

The following documentation is supplied with the system. Additional copies may be obtained from NEC Electronics Inc.

- MD-086FD-10 Installation Manual
- MD-086FD-10 MP/M-86 Implementation Manual
- MD-910TM Terminal User Manual
- MP/M-86 Multi-Process Monitor User's Guide*
- MP/M-86 Operating System Guide*
- MP/M-86 Multi-Process Monitor Programmer's Guide*
*Additional copies may be obtained from Digital Research.


## Equipment

The following equipment is supplied with the system:

## MD-086FD-10

- 1 System chassis
- 2 RS-232C serial cables
- 1 Centronics printer cable
- 1 Line cord and ground adapter
- 1 Spare fuse
- 2 On-off keys
- 2 Male DB-25 solder type connectors/shells
- 1 Set of disk drive labels
- $28^{\prime \prime}$ floppy diskettes
- MP/M-86 system disk
- MP/M-86 gensys disk
- 1 MD-910TM system console
-1 RS-232C cable
- 1 TTL level cable
- 1 Line cord and ground adapter
- 1 Set of documentation


## MD-086HD-10

- 1 MD-086FD-10 system
- 1 MD-086DK


## MD-086DK hard disk upgrade

- 1 Hard disk chassis
- 1 HDC board
- 1 Set of interconnecting cables
- 1 Line cord and ground adapter


## Specifications

## Processors

Main
Slave
$\mu$ PD8086C, 5 MHz , CPU Board $\mu$ PD780C-1, 4 MHz, FDC Board $\mu$ PD8088C-2, 6.5536 MHz , SCB Board $\mu$ PD780C-1, 4 MHz, HDC Board

## System Memory

512K-bytes of dynamic RAM (1M byte total - optional)

| Operating system area | 64 K bytes |
| :--- | :--- |
| Memory Disk | 64 K bytes |
| User's Area | 384 K byte |
|  | $(896 \mathrm{~K}$ bytes optional) |

## External Memory

Two double-sided 8" floppy disk drives

- 2M-byte maximum capacity

Optional SMD Interface 8" hard disk drive

- 32M-byte formatted capacity


## Bus Structure

IEEE-796 Bus

- 5 spare slots in MD-086FD-10
- 4 spare slots in MD-086HD-10


## Serial Interfaces

| System console | RS-232C/TTL | 1 channel |
| :--- | :--- | :--- |
| Serial interfaces | RS-232C | 1 channel |
|  | RS-232C/TTL | 4 channel |

## Parallel Interfaces

Centronics printer interface 2 channel

## Operating System

MP/M-86, version 2.0 with NEC proprietary enhancements.

## Environmental Specifications

Temperature: -20 to $+40^{\circ} \mathrm{C}$, non-operating +10 to $+40^{\circ} \mathrm{C}$, operating
Humidity: $\quad 10$ to $90 \%$ relative humidity, non-operating 30 to $80 \%$ relative humidity, operating (without condensation)

## Electrical Characteristics

FCC: Class A
AC Requirements:
System chassis: $90-132 \mathrm{~V}, 50 / 60 \mathrm{~Hz} \pm 2 \%, 5 \mathrm{~A}$
System console: $90-132 \mathrm{~V}, 50 / 60 \mathrm{~Hz} \pm 2 \%, 2 \mathrm{~A}$

## Physical Characteristics

|  |  | System Console |  |
| :--- | :--- | :--- | :--- |
|  | System Chassis | CRT | Keyboard |
| Width | $16.75 \mathrm{in}(425 \mathrm{~mm})$ | $14.25 \mathrm{in}(362 \mathrm{~mm})$ | $18.5 \mathrm{in}(470 \mathrm{~mm})$ |
| Height | $11.77 \mathrm{in}(299 \mathrm{~mm})$ | $14.29 \mathrm{in}(363 \mathrm{~mm})$ | $1.50 \mathrm{in}(38 \mathrm{~mm})$ |
| Depth | $24.21 \mathrm{in}(615 \mathrm{~mm})$ | $13.46 \mathrm{in}(342 \mathrm{~mm})$ | $7.44 \mathrm{in}(189 \mathrm{~mm})$ |
| Weight | $59.40 \mathrm{lb}(27 \mathrm{~kg})$ | $19.95 \mathrm{lb}(9 \mathrm{~kg})$ | $4.41 \mathrm{lb}(2 \mathrm{~kg})$ |

## Description

The MD-910TM character display terminal is an ANSI standard CRT terminal used as the system console of the MD-086 series microcomputer development system. The MD-910TM can also be used as an additional console for this system, or as an external terminal for any stand-alone Evakit or in-circuit emulator.

## Features

Multiple emulation modes

- ANSI standard X3.64 (VT100 compatible)
- VT52 (Digital Equipment Corporation)Amber $12^{\prime \prime}$ nonglare screenTilt/swivel displayDetached low-profile keyboard conforming to DIN standard
- ASCll keys, numeric keypad, four function keysTotal software set-up featureSmooth, jump, or partial scrolling$80 / 132$ columns by 24 -line displayStandard, double width, or double height/width charactersBlinking block, blinking underline, or invisible cursor Display attributes
- Normal, bold, blinking, reverse, underscore, overline, and vertical lineDisplay status LEDs on keyboard
Software selectable serial interface
- RS-232C, TTL, 20 mA current loop
- 7- or 8-bit character with odd, even, or no parity
- Full or half-duplex operation
- Transfer rate: 50 to 19200 BPSPower-on, self-diagnostic function and data analyzer modeCentronics printer port


## Equipment

The following equipment is supplied with the MD-910TM terminal:

- 1 Display terminal
- 1 Keyboard with attached cable
- 1 RS-232C serial interface cable
- 1 TTL serial interface cable
- 1 AC power cord and ground adapter
- 1 Spare fuse
- 1 MD-910TM user's manual


## Physical Characteristics

| Dimension | Display | Keyboard |
| :--- | :---: | :--- |
| Width | 14.25 in $(362 \mathrm{~mm})$ | $18.05 \mathrm{in}(470 \mathrm{~mm})$ |
| Height | $14.49 \mathrm{in}(363 \mathrm{~mm})$ | $1.50 \mathrm{in}(38 \mathrm{~mm})$ |
| Depth | 13.46 in $(342 \mathrm{~mm})$ | $7.44 \mathrm{in}(189 \mathrm{~mm})$ |
| Weight | $19.95 \mathrm{lb}(9 \mathrm{Kg})$ | $4.41 \mathrm{lb}(2 \mathrm{Kg})$ |

## Environmental Specifications

Temperature: 0 to $40^{\circ} \mathrm{C}$
Relative Humidity: 30 to $80 \%$, non-condensing

## Electrical Characteristics

FCC: Class A
Power: $90-132$ V AC, $50 / 60 \mathrm{~Hz} \pm 2 \%, 2 \mathrm{~A}$

## Ordering Information

| Part Number | Description |
| :--- | :--- |
| MD-910TM | Character display terminal |

## Description

The PG1000 is NEC's PROM Programmer for use with the MD-086 Series Development Systems and certain NEC Emulators. With the use of interchangeable personality modules, the user can tailor the PG1000 to support various NEC single-chip microcomputers. The user controls the PG1000 via the serial interface from either a host computer or an external terminal, or directly from the on-board keypad in stand-alone mode.

## Features

Interchangeable personality modules16K of data RAMAddress/data display and mode specification LEDsFlexible membrane keypadThree modes of operation- Host computer controlled
- External terminal controlled
- Stand-alone operationSerial interface: RS-232C, TTL, or $20-\mathrm{mA}$ current loopParallel interface: TTL (two-wire handshake)


## PG1000 Personality Modules <br> PG1003

The PG1003 is a plug-in personality module for the PG1000 PROM Programmer. This module is required to program the $\mu \mathrm{PD} 78 \mathrm{P} 09 \mathrm{R}$, the EPROM version for the $\mu$ PD7808 and $\mu$ PD7809 8-bit, single-chip microcomputers. The PG1003 supports two programming modes: high-speed writing mode and normal writing mode.

## PG1005

The PG1005 is a plug-in personality module for the PG1000 PROM Programmer. This module is required to program the $\mu$ PD75P108, the EPROM version for the $\mu$ PD75104, $\mu$ PD75106, and $\mu$ PD75108 4-bit, single-chip microcomputers. Interchangeable socket adapters are provided with the PG1005 to allow programming both shrink dip and flat packages.

## PACKAGING INFORMATION

Section 8 - Packaging Information
Package/Device Cross Reference ..... 8-3
20-Pin Plastic Shrink DIP (300 mil) ..... 8-5
20-Pin Plastic SO (Small Outline) ( 300 mil ) ..... 8-5
24-Pin Plastic Shrink DIP ( 300 mil ) ..... 8-6
24-Pin Plastic SO (Small Outline) ( 300 mil ) ..... 8-6
28-Pin Plastic DIP ( 600 mil ) ..... 8-7
28-Pin Plastic Shrink DIP ( 400 mil ) ..... 8-7
40-Pin Plastic DIP (600 mil) ..... 8-8
40-Pin Plastic Shrink DIP (600 mil) ..... 8-8
40-Pin Ceramic Piggyback DIP ( 600 mil ) ..... 8-9
40-Pin Cerdip with Window ( 600 mil ) ..... 8-9
42-Pin Plastic DIP ( 600 mil ) ..... 8-10
42-Pin Plastic Shrink DIP ( 600 mil ) ..... 8-10
42-Pin Ceramic Piggyback DIP ..... 8-11
44-Pin Plastic Miniflat ..... 8-11
52-Pin Plastic Miniflat ..... 8-12
54-Pin Plastic Miniflat ..... 8-12
54-Pin Plastic Miniflat (Inverted leads) ..... 8-13
64-Pin Plastic Shrink DIP ( 750 mil ) ..... 8-13
64-Pin Plastic Miniflat ..... 8-14
64-Pin Plastic QUIP ..... 8-14
64-Pin Shrink Cerdip with Window ..... 8-15
64-Pin Ceramic QUIP with Window ..... 8-15
64-Pin Ceramic Piggyback QUIP ..... 8-16
68-Pin Plastic Leaded Chip Carrier (PLCC) ..... 8-16
80-Pin Plastic Miniflat ..... 8-17
84-Pin Plastic Leaded Chip Carrier (PLCC) ..... 8-17

## Package/Device Cross Reference

| Package | Device |
| :---: | :---: |
| 20-Pin Plastic Shrink DIP (300 mil) | ${ }_{\mu \text { PDD7554CS }}$ |
| 20-Pin Plastic SO (Small Outline) ( 300 mil ) | $\begin{aligned} & \mu \mathrm{PD} 7554 \mathrm{G} \\ & \mu \mathrm{PD} 7564 \mathrm{G} \end{aligned}$ |
| 24-Pin Plastic Shrink DIP (300 mil) | $\begin{aligned} & \mu \text { PD7556CS } \\ & \mu \text { PD7566CS } \end{aligned}$ |
| 24-Pin Plastic SO (Small Outline) ( 300 mil ) | $\begin{aligned} & \mu \mathrm{PD} 7556 \mathrm{G} \\ & \mu \mathrm{PD} 7566 \mathrm{G} \end{aligned}$ |
| 28-Pin Plastic DIP (600 mil) | $\begin{aligned} & \mu \text { PD7506C } \\ & \mu \text { PD7507SC } \end{aligned}$ |
| 28-Pin Plastic Shrink DIP (400 mil) | $\begin{aligned} & \mu \text { PD7506CT } \\ & \mu \text { PD7507SCT } \end{aligned}$ |
| 40-Pin Plastic DIP (600 mil) | $\mu$ PD7507C <br> $\mu$ PD7507HC <br> $\mu$ PD7508C <br> $\mu$ PD7508HC <br> $\mu$ PD7508AC |
|  | $\mu$ PD8035HLC <br> $\mu$ PD80C35C <br> $\mu$ PD8039HLC <br> $\mu$ PD80C39HC <br> $\mu \mathrm{PD} 80 \mathrm{C} 40 \mathrm{HC}$ |
|  | $\mu$ PD8041AHC <br> $\mu$ PD80C42C <br> $\mu$ PD8048HC <br> $\mu$ PD80C48C <br> $\mu$ PD8049HC |
|  | $\mu$ PD80C49HC <br> $\mu$ PD80C50HC <br> $\mu$ PD8748HC <br> $\mu$ PD8749HC |
| 40-Pin Plastic Shrink DIP (600 mil) | $\begin{aligned} & \mu \text { PD7507CU } \\ & \mu \text { PD7507HCU } \\ & \mu \text { PD7508CU } \\ & \mu \text { PD7508HCU } \end{aligned}$ |
| 40-Pin Ceramic Piggyback DIP ( 600 mil ) | $\mu$ PD75CG08E $\mu$ PD75CG08HE |
| 40-Pin Cerdip with Window (600 mil) | $\mu$ PD8741AD <br> $\mu$ PD8748HD <br> $\mu$ PD8749HD |
| 42-Pin Plastic DIP (600 mil) | $\mu$ PD7527AC <br> $\mu$ PD7528AC <br> $\mu$ PD7533C <br> $\mu$ PD7537AC <br> $\mu$ PD7538AC |



## Package/Device Cross Reference

| Package | Device |
| :--- | :--- |
| 64-Pin Plastic Miniflat | $\mu$ PD7227G-12 |
|  | $\mu$ PD7501G-12 |
|  | $\mu$ PD7502G-12 |
|  | $\mu$ PD7503G-12 |
|  | $\mu$ PD7516HG-12 |
|  | $\mu$ PD7519G-12 |
|  | $\mu$ PD7519HG-12 |
|  | $\mu$ PD78C06AG-12 |
|  | $\mu$ PD78C10G-1B |
|  | $\mu$ PD78C11G-1B |
|  | $\mu$ PD78C14G-1B |
|  | $\mu$ PD72030G-12 |
|  | $\mu$ PD75104G-1B |
|  | $\mu$ PD75106G-1B |
|  | $\mu$ PD75108G-1B |
|  | $\mu$ PD75P108G-1B |
|  | $\mu$ PD78310G-1B |
|  | $\mu$ PD78312G-1B |
|  | $\mu$ PD7500HG-36 |
|  | $\mu$ PD7500HG-E-36 |
|  | $\mu$ PD7516HG-36 |
|  | $\mu$ PD7519G-36 |
|  | $\mu$ PD7519HG-36 |
|  | $\mu$ PD78C05AG-36 |
|  | $\mu$ PD7807G-36 |
|  | $\mu$ PD7808G-36 |
|  | $\mu$ PD7809G-36 |
|  | $\mu$ PD7810G-36 |


| Package | Device |
| :--- | :--- |
| 64-Pin Plastic QUIP (cont) | $\mu$ PD78C10G-36 |
|  | $\mu$ PD7810HG-36 |
|  | $\mu$ PD7811G-36 |
|  | $\mu$ PD78C11G-36 |
|  | $\mu$ PD7811HG-36 |
|  | $\mu$ PD78C14G-36 |
|  | $\mu$ PD78310G-36 |
|  | $\mu$ PD78312G-36 |
|  | $\mu$ PD78P312G-36 |
| 64-Pin Shrink Cerdip with Window | $\mu$ PD75P108DW |
| 64-Pin Ceramic QUIP with Window $\mu$ PD78P09R |  |
| 64-Pin Ceramic Piggyback QUIP | $\mu$ PD75CG16HE |
|  | $\mu$ PD78PG11E |
|  | $\mu$ PD75CG19E |
| 68-Pin Plastic Leaded Chip | $\mu$ PD75CG19HE |
| Carrier (PLCC) | $\mu$ PD78C10L |
|  | $\mu$ PD78C11L |
|  | $\mu$ PD78C14L |
|  | $\mu$ PD78310L |
| 80-Pin Plastic Miniflat | $\mu$ PD78312L |


| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 19.57 max | . 771 max |
| B | 1.78 max | . 070 max |
| C | 1.778 [TP] | . 070 [TP] |
| D | $.50 \pm .10$ | $.020_{-.005}^{+.004}$ |
| E | 16.0 | . 630 |
| F | . 85 min | . 033 min |
| G | $3.2 \pm .3$ | . $126 \pm .012$ |
| H | . 51 min | . 020 min |
| 1 | 4.31 max | . 170 max |
| J | 5.08 max | . 200 max |
| K | 7.62 [TP] | . 300 [TP] |
| L | 6.5 | . 256 |
| M | $.25_{-.05}^{+.10}$ | $.010_{-.003}^{+.004}$ |

Note:
[1] Each lead centerline is located within .17 mm [. .007 inch ] of its true position [TP] at maximum material position [T
condition.
[2] Item " $K$ " to center of leads when formed parallel.


83-0036098

## 20-PIn Plastic SO (Small Outline) (300 mil)

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 13.00 max | . 512 max |
| B | . 78 max | . 031 max |
| C | 1.27 [TP] | . 050 [TP] |
| D | $.40_{-.05}^{+.10}$ | $.016_{-.003}^{+.004}$ |
| E | . $1 \pm .1$ | . $004 \pm .004$ |
| F | 1.8 max | . 071 max |
| G | 1.55 | . 061 |
| H | $7.7 \pm .3$ | $.303 \pm .012$ |
| 1 | 5.6 | . 220 |
| $J$ | 1.1 | . 043 |
| K | $.20_{-.05}^{+.10}$ | $.008_{-.004}^{+.002}$ |
| L | . $6 \pm .2$ | $.024+.008$ |
| Note: |  |  |
| [1] Each lead centerline is located within .12 mm [. 005 inch] of its true position [TP] at maximum material condition. |  |  |



24-Pin Plastic Shrink DIP (300 mil)


## 24-Pin Plastic SO (Small Outilne) (300 mil)



## 28-PIn Plastic DIP ( 600 mll )



## 28-Pin Plastic Shrink DIP ( 400 mil)

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 28.46 max | 1.121 max |
| B | 2.67 max | . 106 max |
| C | 1.778 [TP] | . 070 [TP] |
| D | . $50 \pm .10$ | $.02+.004$ |
| E | 23.114 | . 91 |
| $F$ | . 9 min | . 035 min |
| G | $3.2 \pm 0.3$ | $.126 \pm .012$ |
| H | . 51 min | .020 min |
| I | 4.31 max | . 170 max |
| J | 5.08 max | . 200 max |
| K | 10.16 [TP] | . 400 [TP] |
| $\downarrow$ | 8.6 | . 339 |
| M | $\begin{array}{r} +.10 \\ -.05 \\ \hline \end{array}$ | $\begin{array}{r}.01 \begin{array}{r}+.004 \\ -.003\end{array} \\ \hline\end{array}$ |
| Notes: |  |  |
| 1. Each lead centerline is located within .17 mm [. 007 inch] of its true position [TP] at maximum material condition. |  |  |
| 2. Item " $K$ " to center of leads when formed parallel. |  |  |



40-Pin Plastic DIP (600 mil)

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 53.34 max | 2.100 max |
| B | 2.54 max | . 100 max |
| C | 2.54 [TP] | . 100 [TP] |
| D | . $50 \pm .10$ | $.020{ }_{-.004}^{+.005}$ |
| E | 48.26 | 1.900 |
| $F$ | 1.2 min | . 047 min |
| G | $3.6 \pm .3$ | . $142 \pm .012$ |
| H | . 51 min | . 020 min |
| I | 4.31 max | . 170 max |
| $J$ | 5.72 max | . 226 max |
| K | 15.24 [TP] | . 600 [TP] |
| L | 13.2 | . 520 |
| M | $.25 \begin{array}{r} +.10 \\ -.05 \\ \hline \end{array}$ | ${ }_{.010}^{+.004}+-.003$ |

Notes:
[1] Each lead centerine is located within . 25 $\mathrm{mm}[.010$ inch] of its true position [TP] at maximum material condition.
[2] Item " $K$ " to center of leads when formed parallel.

83-001399B

## 40-Pin Plastlc Shrink DIP ( $\mathbf{6 0 0}$ mil)

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 39.13 max | 1.541 max |
| B | 2.67 max | . 106 max |
| C | 1.778 [TP] | . 070 [TP] |
| D | . $50 \pm .10$ | . $020 \pm .004$ |
| E | 33.78 | 1.330 |
| F | . 9 min | . 035 min |
| G | $3.2 \pm .3$ | $.126 \pm .012$ |
| H | . 51 min | . 020 min |
| 1 | 4.31 max | . 170 max |
| J | 5.08 max | . 200 max |
| K | 15.24 [TP] | . 600 [TP] |
| $L$ | 13.2 | . 520 |
| M | $.25_{-.05}^{+.10}$ | $.010_{-.004}^{+.002}$ |

Note:
[1] Each lead centerline is located within .17 mm [. 007 inch] of its true position [TP] at maximum material condition.
[2] Item " $\mathbf{K}$ " to center of leads when formed paraliel.

АА А А


## 40-Pin Ceramic Piggyback DIP (600 mil)



40-Pin Cerdip with Window (600 mil)


42-Pin Plastic DIP ( 600 mll )


## 42-PIn Plastic Shrink DIP (600 mil)



## 42-Pin Ceramic Plggyback DIP



## 44-Pin Plastic Miniflat



## 52-Pin Plastic Miniflat

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | $21.0 \pm .4$ | . $827 \pm .016$ |
| B | $14 \pm .2$ | $\begin{array}{r} .551+.009 \\ -.008 \end{array}$ |
| C | $1.0[\mathrm{TP}]$ <br> Note 1 | . 039 [TP] |
| D | . $40 \pm .10$ | $.016+.004$ |
| E | 1.0 | . 039 |
| F | $3.5 \pm .2$ | ${ }^{.138}+. .008$ |
| G | $2.2 \pm .2$ | $.087_{-.009}^{+.008}$ |
| H | $\begin{array}{r} +.10 \\ . .05 \end{array}$ | $\begin{array}{r} .006+.004 \\ -.003 \end{array}$ |
| 1 | .15 <br> Note 2 | . 006 |
| J | $2.6_{-.01}^{+.02}$ | $.102+.009$ |
| K | . $1 \pm .1$ | . $004 \pm .004$ |

Note:
[1] Each lead centerline is located within 20 mm [. 008 inch ] of its true
.20 mm [. .008 inch] of its true
position $[T P]$ at maximum material condition.
[2] Flat within .15 mm [. 006 inch] total.


83-0009328

## 54-PIn Plastic Miniflat



## 54-Pin Plastic Miniflat (inverted leads)



## 64-Pin Plastic Shrink DIP (750 mil)

| Item | Millimeters | Inches |
| :---: | :--- | :--- |
| A | 58.68 max | 2.311 max |
| B | 1.78 max | .07 max |
| C | $1.778[\mathrm{TP}]$ | $.07[\mathrm{TP}]$ |
| D | $.5 \pm .10$ | $.02+.004$ |
| E | 55.12 | 2.17 |
| F | .9 min | .035 min |
| G | $3.2 \pm .3$ | $.126 \pm .012$ |
| H | .51 min | .02 min |
| I | 4.31 max | .17 max |
| J | 5.08 max | .2 max |
| K | $19.05[\mathrm{TP}]$ | $.75[\mathrm{TP}]$ |
| L | 17 | .669 |
| M | .25 | +.10 |

## Notes:

1. Each lead centerline is located within . 17 mm [. 0007 inch] of its true position [TP] at maximum material condition.
2. Item "K" to center of leads when formed paraliel.


## 64-PIn Plastic MIniflat

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | $24.7 \pm .4$ | $.$ |
| B | $20 \pm .2$ | $\begin{array}{r} .795_{-.009}^{+.008} \end{array}$ |
| C | $14 \pm .2$ | $.551_{-.008}^{+.009}$ |
| D | $18.7 \pm .4$ | $0.736 \pm .016$ |
| E | 12.0 | . 472 |
| F | 1.0 | . 039 |
| G | 1.0 | . 039 |
| H | . $40 \pm .10$ | $.016_{-.004}^{+.005}$ |
| 1 | $1.0 \text { [TP] }$ <br> Note 1 | . 039 [TP] |
| J | $2.35 \pm .2$ | ${ }^{.093} \begin{aligned} & +.008 \\ & -.009\end{aligned}$ |
| K | $1.2 \pm .2$ | $\begin{array}{r} .047 \\ -.009 \\ \hline \end{array}$ |
| L | $\begin{array}{r} +.10 \\ . .05 \\ \hline \end{array}$ | $\begin{array}{r} +.004 \\ - \\ \hline \end{array}$ |
| M | .15 <br> Note 2 | . 006 |
| N | $2.05_{-.1}^{+.2}$ | $\begin{array}{r} .081+.008 \\ -.005 \end{array}$ |
| 0 | $0.1 \pm .1$ | $0.004 \pm .004$ |
| Note: |  |  |
| [1] Each lead centerline is located within .20 mm [. 008 inch] of its true position [TP] at maximum material condition. <br> [2] Flat within .15 mm [. 006 inch] total. |  |  |



## 64-PIn Plastlc QUIP



## 64-Pin Shrink Cerdip with Window

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 58.68 max | 2.311 max |
| B | 1.78 max | . 070 max |
| C | 1.778 [TP] | . 070 [TP] |
| D | . $46 \pm .05$ | . $018 \pm .002$ |
| E | 55.11 | 2.17 |
| F | . 08 min | . 003 min |
| G | $3.5 \pm .3$ | . $138 \pm .012$ |
| H | 1.0 min | . 093 min |
| 1 | 3.0 | . 118 |
| $J$ | 5.08 max | . 200 max |
| K | 19.05 [TP] | . 750 [TP] |
| $L$ | 18.8 | . 740 |
| M | . $25 \pm .05$ | . $010 \pm .002$ |
| N | 7.62 dia | . 300 dia |

Note:
[1] Each lead centerline is located within .25 mm [. 01 inch] of its true position [TP] at maximum material condition.
2] Item " $K$ " to center of leads when formed parallel.


## 64-Pin Ceramic QUIP with Window



## 64-Pin Ceramic Piggyback QUIP



83-003844B

## 68-PIn Plastic Leaded Chip Carrier (PLCC)

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | $25.2 \pm .2$ | . $992 \pm .008$ |
| B | 24.20 | . 953 |
| C | 24.20 | . 953 |
| D | 25.2 土.2 | . $992 \pm .008$ |
| E | $1.94 \pm .15$ | $.076+.007$ |
| F | . 6 | . 024 |
| G | $4.4 \pm .2$ | $.173_{-.009}^{+.009}$ |
| H | $2.8 \pm .2$ | $\begin{array}{r} .110_{-.009}^{+.008} \end{array}$ |
| 1 | . 7 min | . 028 min |
| $J$ | 3.6 | . 142 |
| K | $1.27 \text { [TP] }$ <br> Note 1 | . 050 [TP] |
| $L$ | . 7 | . 028 |
| M | . $40 \pm .10$ | $.016+.004$ |
| N | $23.12 \pm .20$ | $.910+.009$ |
| 0 | .15 <br> Note 2 | . 006 |
| P | 1.0 | . 040 |
| 0 | R. 8 | R . 031 |
| R | $\begin{array}{r} +.10 \\ -.06 \\ \hline \end{array}$ | $\begin{array}{r} +.004 \\ .008 \\ \hline \end{array}$ |

Note:
[1] Each lead centerline is located within .12 mm [. 005 inch] of its true position [TP] at maximum material position
condition.
[2] Flat within .15 mm [. 006 inch] total.


## 80-Pin Plastic Miniflat

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | $24.7 \pm .4$ | $.972_{-.016}^{+.017}$ |
| B | $20 \pm .3$ | $.795_{-.008}^{+.009}$ |
| C | $14 \pm .2$ | $.551+\begin{gathered} +.009 \\ -.008 \end{gathered}$ |
| D | $18.7 \pm .4$ | . $736 \pm .016$ |
| E | 12 | . 472 |
| F | 1.0 | . 039 |
| G | . 8 | . 031 |
| H | . $35 \pm .1$ | $.014_{-.004}^{+.003}$ |
| I | .8 [TP] Note 1 | . 031 [TP] |
| J | $2.35 \pm .3$ | $.093_{-.009}^{+.006}$ |
| K | $1.2 \pm .2$ | $.047+.009$ |
| L | ${ }_{.15}^{+.10}$ | $.006_{-.003}^{+.004}$ |
| M | .15 <br> Note 2 | . 006 |
| N | $\begin{array}{r} +.2 \\ -.1 \\ \hline \end{array}$ | $.081+. .006$ |
| 0 | . $1 \pm .1$ | . $004 \pm .004$ |

Note:
[1] Each lead centerline is located within
.15 mm [. .006 inch] of its true
position [TP] at maximum material condition.
[2] Flat within .15 mm [. 006 inch] total.


## 84-Pin Plastic Leaded Chip Carrier (PLCC)



Notes:

Notes:

偪


[^0]:    FIP is the registered trademark for NEC's fluorescent indicator panel (vacuum fluorescent display).

[^1]:    * A 3-digit mask identification code is added to the part number by

[^2]:    (3) FIP is the registered trademark for NEC's fluorescent indicator panel (vacuum fluorescent display).

[^3]:    * rp and rp1 describe the same registers, but generate different machine code.

[^4]:    ** A special instruction is used to write to STBC and WDM (see below).

    * One-byte move instruction.

