# 1981 CATALOG

# NEC Microcomputers, Inc.



# © 1981 NEC Microcomputers, Inc.

The information presented in this document is believed to be accurate and reliable. The information is subject to change without notice. Printed in USA

# CONTENTS



FUNCTIONAL AND NUMERICAL INDEXES ROM ORDERING PROCEDURE

> MEMORY SELECTION GUIDE AND ALTERNATE SOURCE GUIDE

> > RANDOM ACCESS MEMORIES

**READ ONLY MEMORIES** 

MICROCOMPUTER SELECTION GUIDE AND ALTERNATE SOURCE GUIDE

> SINGLE CHIP 4-BIT MICROCOMPUTERS

> > 7

5

SINGLE CHIP 8-BIT MICROCOMPUTERS

MICROPROCESSORS

PERIPHERALS

**BOARD PRODUCTS** 

REFERENCE SECTION Quality Assurance Chart Representatives & Distributors

NEC Microcomputers, Inc. 1981 Product Catalog

# NOTES



# **FUNCTIONAL INDEX**

RANDOM ACCESS MEMORIES

Selection Guide	8
Alternate Source Guide	a
Dynamic NMOS RAMs	·. J
μPD411	11
μPD411A	19
μPD416	27
μPD2118	37
μPD4164	47
Static NMOS RAMs	.,
μPD4104	53
μPD2114L	59
μPD2147	65
μPD2149	71
μPD421	77
μPD2167	81
Static CMOS RAMs	
µPD5101L	83
μPD444/6514	89
μPD445L	93
μPD446	99
μPD447	105
•	
PROGRAMMABLE READ	
ONLY MEMORIES	
Selection Guide	8
Alternate Source Guide	9
ROM Ordering Procedure	111
Mask Programmable ROMs	
μPD2308A	113
μPD2316E	117
μPD2332A/B	121
μPD2364	125
μPD23128	129
Field Programmable ROMs	125
(Bipolar)	
μPD406/426	133
μPD409/429	137
(U.V. Erasable)	
μPD2716	143
μPD2732	149
Bipolar Field Programmable	
Logic Arrays	
μPD450	151
SINGLE CHIP	
4-BIT MICROCOMPUTERS	
Selection Guide	155
Microcomputer Alternate	
Source Guide	157
ROM Ordering Procedure	111
μCOM-4	159
uCOM-43	169
uPD546	173
"PD553	175
"PD5571	177
"PD650	170
uCOM-44	101
"PD547	101
	100
11 - 1	10/
μPD552	109
μPD547L μPD552	102
μPD552 μPD552 μPD651	
μPD547L μPD552 μPD651	105
μPD547L μPD552 μPD651 μCOM-45 μPD550	195
μΡD547L μPD552 μPD661 μCOM-45 μPD550 μPD550L	195 195 197
μPD547L μPD552 μPD651 μCOM-45 μPD550 μPD550L μPD550L μPD554 μPD554	195 195 197 199
μPD547L μPD552 μPD651 μCOM-45 μPD550 μPD550L μPD550L μPD554L μPD554L	195 195 197 199 201
μPD547L μPD552 μPD551 μCOM-45 μPD550 μPD550L μPD554 μPD554L μPD554L μPD652 Εμαρισμο Color	195 197 199 201 203

μPD556 .... 205

μCOM-75	
μPD7502	209
μPD7503	223
μPD7507	225
μPD7520	227
Evaluation Chip	
μPD7500	237
SINGLE CHIP	
8-BIT MICROCOMPUTERS	
Selection Guide	155
Alternate Source Guide	157
ROM Ordering Procedure	111
μΡD /800	239
	251
	2//
	200
μFD8022	309
μΠ00041	373
uPD8048/8748/80351	333
uPD80C48/80C35	345
µPD8049/8039L	357
<u> </u>	
MICROPROCESSORS	
Selection Guide	155
Alternate Source Guide	157
μΡD780	367
μPD8080AF	383
$\mu$ PD8085A	397
μΡD8086	411
Selection Cuide	
Alternate Source Guide	155
"PD765	157
"PD781	423
μPD782	443
uPD3301	400
μPD7001	407
μPD7002	479
μPD7201	483
μPD7210	495
μPD7225	505
μPD7227	517
μPD7720	519
μPD8155/8156	537
μPB8212	545
μPB8214	553
μPB8216/8226	561
μΡΒ8224	565
μΡΒ8228	571
μΡD8243	5//
μPD8251/8251A	583
μΡΟ8253/8253-5	600
μFD6255/6255A-5	609
μΠ00207/0207-0	625
uPD8259A	641
μPD8279-5	659
μPB8282/8283	669
μΡΒ8284	673
μPB8286/8287	681
μPB8288	687
μPD8355/8755Α	695
BOARD PRODUCTS	
BP-0200	703
DF-0220	705
BP-0175	707
	109

4



# NUMERICAL INDEX

#### PRODUCT PAGE μPD411A .... 19 μPD416 .... 27-μΡD444/6514 . . . . . . . . . . . . . . . 89 93 μPD445L ........... 99 μΡΒ450 .... 151 μPD546 .... 173 μPD547L .... 187 μPD550 .... 195 μPD553 .... 175 μPD556 .... 205 μPD650 .... 179 μPD652 .... 203 µPD765 . . . . . . . . . . . . . . . . . . 423 μPD2114L ........... 59 37 μPD2147 . . . . . . . . . . . . . . . . 65 . . . . . . . . . . . . . . . . . 71 μPD2149 μPD2167 .... 81 μPD2716 μPD4104 .... 53 μPD4164 .... 47

PRODUCT	PAGE
μPD7002	. 479
μPD7201	. 483
μPD7210	. 495
μPD7225	. 505
μPD7227	. 517
μPD7500	. 237
μPD7502	. 209
μPD7503	. 223
μPD7507	. 225
μPD7520	. 227
μPD7720	. 519
μPD7800	. 239
μPD7801	. 251
μPD7802	. 277
μPD8021	. 303
μPD8022	. 309
μPD8041	. 315
μPD8041A/8741A	, 323
μPD8048/8748/8035L	. 333
μPD80C48/80C35	. 345
μPD8049/8039L	. 357
μPD8080AF	. 383
μΡD8085Α	. 397
μΡD8086	. 411
μPD8155/8156	. 537
μΡΒ8212	. 545
μΡΒ8214	. 553
μPB8216/8226	. 561
μΡΒ8224	. 565
μΡΒ8228	. 571
μPD8243	. 577
μPD8251/8251A	583
uPD8253/8253-5	601
uPD8255/8255A-5	609
uPD8257/8257-5	617
uPD8259/8259-5	625
μΡD8259Δ	641
μPD8279.5	659
μPB8282/8283	669
μΠ 00202/0200 · · · · · · · · · · · · · · · · · ·	673
με 00204	. 073
	. 001
με 00200	. 007
μερο355/6755Α	. 095
με μ	. 129
	. 703
DF-U22U	. 705
BF-U5/5	. /0/
BF-2190	. 709

NOTES

# MEMORIES 2

.

.

7

# NEC

# **NEC Microcomputers, Inc.**

# **MEMORY SELECTION GUIDE**

			ACCESS		SUPPLY	PACKAG	)E
DEVICE	SIZE	PROCESS	TIME	CYCLE	VOLTAGE	MATERIAL	PINS

# DYNAMIC RANDOM ACCESS MEMORIES

μPD411	4K x 1 TS	NMOS	150 ns	380 ns	+12, +5, -5	D	22
μPD411-4	4K x 1 TS	NMOS	135 ns	320 ns	+15, +5, -5	D	22
μPD411A	4K x 1 TS	NMOS	200 ns	400 ns	+12, +5, -5	С	22
μPD416	16K x 1 TS	NMOS	120 ns	320 ns	+12, +5, -5	C/D	16
μPD2118	16K x 1 TS	NMOS	100 ns	235 ns	+5	C/D	16
μPD4164	64K x 1 TS	NMOS .	150 ns	270 ns	+5	C/D	16

# STATIC RANDOM ACCESS MEMORIES

μPD5101L	256 x 4 TS	CMOS	450 ns	450 ns	+5	С	22
μPD444/6514	1K x 4 TS	CMOS	200 ns	200 ns	+5	С	18
µPD445L	1K x 4 TS	CMOS	450 ns	450 ns	+5	С	20
μPD446	2K x 8 TS	CMOS	120 ns	120 ns	+5	C/D	24
μPD447	2K x 8 TS	CMOS	120 ns	120 ns	+5	C/D	24
μPD4104	4K x 1 TS	NMOS	200 ns	310 ns	+5	C/D	18
μPD2114L	1K x 4 TS	NMOS	150 ns	150 ns	+5	C/D	18
μPD2147	4K x 1 TS	NMOS	45 ns	45 ns	+5	D	18
μPD2149	1K x 4 TS	NMOS	35 ns	35 ns	+5	D	18
μPD421	1K x 8 TS	NMOS	150 ns	150 ns	+5	D	22
μPD2167	16K x 1 TS	NMOS	55 ns	55 ns	+5	D	20

#### MASK PROGRAMMED READ ONLY MEMORIES

μPD2308A	1K x 8 TS	NMOS	450 ns	450 ns	+5	C/D	24
μPD2316E	2K x 8 TS	NMOS	450 ns	450 ns	+5	С	24
µPD2316E-1	2K x 8 TS	NMOS	350 ns	350 ns	+5	С	24
μPD2332A/B	4K x 8 TS	NMOS	450 ns	450 ns	+5	С	24
µPD2332A/B-1	4K x 8 TS	NMOS	350 ns	350 ns	+5	С	24
μPD2364	8K x 8 TS	NMOS	450 ns	450 ns	+5	C	24
μPD23128	16K x 8 TS	NMOS	250 ns	250 ns	+5	C	28

## FIELD PROGRAMMABLE READ ONLY MEMORIES

(Bipolar)							
μPB406	1K x 4 OC	BIPOLAR	50 ns	50 ns	+5	C/D	18
μPB426	1K x 4 TS	BIPOLAR	50 ns	50 ns	+5	C/D	18
μPB409	2K x 8 OC	BIPOLAR	50 ns	50 ns	+5	C/D	24
μPB429	2K x 8 TS	BIPOLAR	50 ns	50 ns	+5	C/D	24
(Bipolar Logic /	Array)						
μPB450	9216 bit	BIPOLAR	200 ns	200 ns	+5	D	48
(U.V. Erasable)							
μPD2716	2K x 8 TS	NMOS	450 ns	450 ns	+5	D	24
μPD2732	4K x 8 TS	NMOS	450 ns	450 ns	+5	D	24

Notes: O.C. = Open Collector

C - Plastic Package

D - Hermetic Package

TS - 3-State

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
AMD	2716	2K x 8 EPROM	μPD2716
	27S33	1K x 4 PROM	μPB426
	8308	1K x 8 ROM	μPD2308A
	9016	16K x 1 DRAM	μPD416
	9060	4K x 1 DRAM	μPD411/411A
	9107	4K x 1 DRAM	μPD411/411A
	9114	1K x 4 SRAM	μPD2114L
	9124	1K x 4 SRAM	μPD2114L
	9147	4K x 1 SRAM	μPD2147
	9216	2K x 8 ROM	μPD2316E
	AM91L14	1K x 4 SRAM	μPD444/μPD6514
	AM91L24	1K x 4 SRAM	μPD444/μPD6514
EM & M	2114	1K x 4 SRAM	μPD2114L
	8108	1K x 8 SRAM	μPD421
FAIRCHILD	93453	1K x 4 PROM	μPB426
	93511	2K x 8 PROM	μPB429
	F2114	1K x 4 SRAM	μPD2114L
	F2716	2K x 8 EPROM	μPD2716
	F16K	16K x 1 DRAM	μPD416
FUJITSU	7122	1K x 4 PROM	μPB426
	7138	2K x 8 PROM	μPB429
	MBM2147	4K x 1 SRAM	μPD2147
	MBM2716	2K x 8 EPROM	μPD2716
	MBM2732	4K x 8 EPROM	μPD2732
	MB8107	4K x 1 DRAM	μPD411/μPD411A
	MB8114	1K x 4 SRAM	μPD2114L
	MB8116	16K x 1 DRAM	μPD416
	MB8216	16K x 1 DRAM	μPD416
	MB8264	64K x 1 DRAM	μPD4164
	MB8308	1K x 1 ROM	μPD2308A
• *	MB8414	1K x 4 SRAM	µPD444/6514
HARRIS	7643	1K x 4 PROM	μ <b>PB426</b>
9	76161	2K x 8 PROM	μPB429
	HM6501	256 x 4 SRAM	μPD5101L
	HM6514	1K x 4 SRAM	μPD444/6514
HITACHI	HM4334	1K x 4 SRAM	μPD444/6514
	HM435101	256 x 4 SRAM	μPD5101L
	HN462716	2K x 8 EPROM	μPD2716
	HN462732	4K x 8 EPROM	μPD2732
	HM472114	1K x 4 SRAM	μPD2114
	HM4716A	16K x 1 DRAM	μPD416
	HM4816	16K x 1 DRAM	μPD2118
	HM4864	16K x 1 DRAM	μPD4164
	HM4864	64K x 1 DRAM	μPD4164
	HM6116	2K x 8 SRAM	μPD446
	•	1	• • • •

# MEMORY ALTERNATE SOURCE GUIDE

NEC

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
HITACHI (CONT.)	HM6147	4K x 1 SRAM	μPD2147
	HM6148	1K x 4 SRAM	μPD444/6514
INTEL	2107	4K x 1 DRAM	μPD411/μPD411A
	2114	1K x 4 SRAM	μPD2114L
	2117	16K x 1 DRAM	μPD416
	2118	16K x 1 DRAM	μPD2118
	2141	4K x 1 SRAM	μPD4104
	2147	4K x 1 SRAM	μPD2147
	2164	64K × 1 DRAM	μPD4164
	2167	16K x 1 SRAM	μPD2167
	2308A	1K x 8 ROM	μPD2308A
	2316E	2K × 8 ROM	μPD2316E
	2332	4K x 8 ROM	μPD2332A/B
	2364	8K x 8 ROM	µPD2364
	2716	2K x 8 EPROM	μPD2716
	2732	4K x 8 EPROM	μPD2732
	3625	1K x 4 PROM	μ <b>Ρ</b> Β426
	3636-1	2K x 8 PROM	μPB429
	5101	256 x 4 SRAM	µPD5101L
MITSUBISHI	M5K4164S	64K x 1 DRAM	μPD4164
MMI	63\$1681	2K x 8 PROM	μ <b>Ρ</b> Β429
	63\$441	1K x 4 PROM	μ <b>PB426</b>
	6353	1K x 4 PROM	μPB426
MOTOROLA	MCM2732	2K x 8 EPROM	μPD2732
	MCM4516/4517	16K x 1 DRAM	μPD2118
	MCM6665	64K x 1 DRAM	μPD4164
	7643	1K x 4 PROM	μPB426
NATIONAL	MM2732	2K × 8 EPROM	μPD2732
	NMC4164	64K x 1 DRAM	μPD4164
	NMC5295	16K x 1 DRAM	μPD2118
	74S573	1K x 4 PROM	μPB426
окі	MSM5114	1K x 4 SRAM	μPD444/6514
RAYTHEON	29681	2K × 8 PROM	μ <b>ΡΒ42</b> 9
SIGNETICS	82S137	1K x 4 PROM	μPB426
	82S191	2K x 8 PROM	μPB429
т.і.	TMS4164	64K x 1 DRAM	μPD4164
	TMS4516	16K x 1 DRAM	μPD2118
	TBP24S41	1K x 4 PROM	μPB426
	TBP28S166	2K x 8 PROM	μPB429
N	74S476	1K x 4 PROM	μPB426
TOSHIBA	TMM4164	64K x 1 DRAM	μPD4164
	TC5516P	2K x 8 SRAM	μPD447

# MEMORY ALTERNATE SOURCE GUIDE

NEC



# FULLY DECODED RANDOM ACCESS MEMORY

#### DESCRIPTION

The  $\mu$ PD411 Family consists of six 4096 words by 1 bit dynamic N-channel MOS RAMs. They are designed for memory applications where very low cost and large bit storage are important design objectives. The  $\mu$ PD411 Family is designed using dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is a non-destructive. Refreshing is easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic high or a logic low.

# FEATURES All of these products are guaranteed for operation over the 0 to 70°C temperature range.

Important features of the  $\mu$ PD411 family are:

- Low Standby Power
- 4096 words x 1 bit Organization
- A single low-capacitance high level clock input with solid ±1 volt margins.
- Inactive Power/0.3 mW (Typ.)
- Power Supply: +12, +5, -5V
- Easy System Interface
- TTL Compatible (Except CE)
- Address Registers on the Chip
- Simple Memory Expansion by Chip Select
- Three State Output and TTL Compatible
- 22 pin Ceramic Dual-in-Line Package
- Replacement for INTEL'S 2107B, TI'S 4060 and Equivalent Devices.
- 5 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE	REFRESH TIME
μPD411	300 ns	470 ns	650 ns	? ms
μPD411-1	250 ns	470 ns	640 ns	2 ms
μPD411-2	200 ns	400 ns	520 ns	2 ms
μPD411-3	150 ns	380 ns	470 ns	2 ms
μPD411-4	135 ns	320 ns	320 ns	2 ms

# PIN CONFIGURATION

∨ <sub>вв</sub> <b>С</b>	1	0	22	⊐vss
^9 🗖	2		21	
A10 🗖	3		20	
A11 🗖	4		19	
cs 🗖	5	uPD	18	
	6	411	17	CE
	7		16	
^o 🗖	8		15	
A1 C	9		14	
A2 🗖	10		13	
	11		12	<b>D</b> WE

#### **PIN NAMES**

A0 - A11	Address Inputs				
A0 · A5	Refresh Addresses				
CE	Chip Enable				
<u>CS</u>	Chip Select				
DIN	Data Input				
DOUT	Data Output				
WĒ	Write Enable				
VDD	Power (+12V)				
Vcc	Power (+5V)				
VSS	Ground				
VBB	Power				
NC	No Connection				

# μPD411

A single external clock input is required. All read, write, refresh and read-modify-write operations take place when chip enable input is high. When the chip enable is low, the memory is in the low power standby mode. No read/write operations can take place because the chip is automatically precharging.

## CS Chip Select

The chip select terminal affects the data in, data out and read/write inputs. The data input and data output terminals are enabled when chip select is low. The chip select input must be low on or before the rising edge of the chip enable and can be driven from standard TTL circuits. A register for the chip select input is provided on the chip to reduce overhead and simplify system design.

#### WE Write Enable

The read or write mode is selected through the write enable input. A logic high on the  $\overline{WE}$  input selects the read mode and a logic low selects the write mode. The  $\overline{WE}$  terminal can be driven from standard TTL circuits. The data input is disabled when the read mode is selected.

# A0-A11 Addresses

All addresses must be stable on or before the rising edge of the chip enable pulse. All address inputs can be driven from standard TTL circuits. Address registers are provided on the chip to reduce overhead and simplify system design.

### **DIN Data Input**

Data is written during a write or read-modify-write cycle while the chip enable is high. The data in terminal can be driven from standard TTL circuits. There is no register on the data in terminal.

# DOUT Data Output

The three state output buffer provides direct TTL compatibility with a fan-out of two TTL gates. The output is in the high-impedance (floating) state when the chip enable is low or when the Chip Select input is high. Data output is inverted from data in.

#### Refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs  $A_0$  through  $A_5$  or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row.

The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, the chip select must be high.



# BLOCK DIAGRAM

# FUNCTIONAL DESCRIPTION

# μ**PD411** μPD411-4

## μPD411 FAMILY (EXCEPT 411-4)

Operating Temperature	$0^{\circ}$ C to +70°C $$ +10°C to +55°C
Storage Temperature	-55°C to +150°C55°C to +150°C
All Output Voltages	-0.3 to +20 Volts0.3 to +25 Volts (1)
All Input Voltages	-0.3 to +20 Volts0.3 to +25 Volts 1
Supply Voltage VDD	-0.3 to +20 Volts0.3 to +25 Volts ①
Supply Voltage VCC	-0.3 to +20 Volts0.3 to +25 Volts (1)
Power Dissipation	1.0W 1.5W

#### Note: 1 Relative to VBB

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

# DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

 $\label{eq:tau} T_a=0^oC\ to\ 70^oC,\ V_{DD}=+12V\ \pm5\%,\ V_{CC}=+5V\ \pm5\%,\ V_{BB}=-5V\ \pm5\%,\ V_{SS}=0V,$  Except V\_DD = +15V  $\pm5\%$  for 4114.

					· · · · · · · · · · · · · · · · · · ·	
PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
		MIN	ΤΥΡ 🛈	MAX		
Input Load Current	1 <sub>L1</sub>		0.01	10	μA	VIN = VIL MIN to VIH MAX
CE Input Load Current	ILC		0.01	10	μA	VIN = VILC MIN to VIHC MAX
Output Leakage Current for High Impedance State	<sup>I</sup> LO		0.01	10	μА	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$
V <sub>DD</sub> Supply Current during CE off	<sup>I</sup> DD OFF		20	200	μΑ	CE = 1.0V to 0.6V
V <sub>DD</sub> Supply Current during CE on	IDD ON		35 (5)	60 ④	mA	CE = V <sub>IHC</sub> , T <sub>a</sub> = 25°C
Average V <sub>DD</sub> Current µPD411 µPD411-1 µPD411-2 µPD411-3 µPD411-4	I <sub>DD</sub> AV I <sub>DD</sub> AV I <sub>DD</sub> AV I <sub>DD</sub> AV I <sub>DD</sub> AV		37 37 37 41 55	60 60 60 65 80	mA mA mA mA	$T_a = 25^\circ C$ Cycle Time = 470 ns Cycle Time = 470 ns Cycle Time = 400 ns Cycle Time = 380 ns Cycle Time = 320 ns
VBB Supply Current 2	IBB		5	100	μA	
V <sub>CC</sub> Supply Current during CE off ③	ICC OFF		0.01	10	μΑ	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$
Input Low Voltage	VIL	1.0		0.6	v	
Input High Voltage	VIH	2.4		Vcc+1	v	
CE Input Low Voltage	VILC	1.0		0.6	v	
CE Input High Voltage	VIHC	V <sub>DD</sub> -1	VDD	V <sub>DD</sub> +1	v	
Output Low Voltage	VOL	0		0.40	v	I <sub>OL</sub> = 3.2 mA
Output High Voltage	VOH	2.4		Vcc	v	I <sub>OH</sub> = 2.0 mA

Notes: (1) Typical values are for  $T_a = 25^{\circ}C$  and nominal power supply voltages.

(2) The IBB current is the sum of all leakage current.

- ③ During CE on V<sub>CC</sub> supply current is dependent on output loading.
- VCC is connected to output buffer only.

(4) 65 mA for µPD411-3

- 80 mA for µPD411-4
- (5) 41 mA for µPD411-3
- 55 mA for µPD411-4

# CAPACITANCE

#### T<sub>a</sub> = 0° - 70°C

	0/11001		LIMIT	s		TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Address Capacitance, CS	CAD		4	6	pF	VIN = VSS
CE Capacitance	CCE		18	27	pF	VIN = VSS
Data Output Capacitance	COUT		5	7	pF	VOUT = 0V
DIN and WE Capacitance	CIN		8	10	pF	VIN = VSS

# μPD411

#### READ CYCLE

# AC CHARACTERISTICS

 $T_{B}$  = 0°C to 70°C, V\_{DD} = 12V ± 5%, V<sub>CC</sub> = 5V ± 5%, V<sub>BB</sub> = -5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise noted, Except V<sub>DD</sub> = +15V ± 5% for 411-4

						LIN	AITS					
PARAMETER	SYMBOL	μPI	D411	μPD	411-1	μPD	411-2	μPD	411-3	μPD	411-4	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Time Between Refresh	tREF		2		2		2		2		2	ms
Address to CE Set Up Time	tAC	0		0		0		0		0		ns
Address Hold Time	<sup>t</sup> AH	150		150		150		150		100		ns
CE Off Time	tCC	130		170		130		130		80		ns
CE Transition Time	tŢ	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	<sup>t</sup> CF	0	130	0	130	0	130	. 0	130	0	130	ns
Cycle Time	tCY	470		470		400		380		320		ns
CE on Time	<sup>t</sup> CE	300	3000	260	3000	230	3000	210	3000	200	3000	ns
CE Output Delay	tco	{	280		230		180		130		115	ns
Access Time	<sup>t</sup> ACC		300		250		200		150		135	ns
CE to WE	tWL	40'		40		40		40		40		ns
WE to CE on	twc	0		0		0		0		0		ns

#### WRITE CYCLE

 $T_a$  = 0° C to 70° C, V\_DD = 12V ± 5%, V\_CC = 5V ± 5%, V\_BB = -5V ± 5%, V\_{SS} = 0V, unless otherwise noted, Except V\_DD = +15V ± 5% for 411-4

						LI	NITS					
PARAMETER	SYMBOL	μPI	D411	μPD	411-1	μPD	411-2	μPD	411-3	μPD	411-4	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	tCY	470		470		400		380		320		ns
Time Between Refresh	<sup>t</sup> REF		2		2		2		2		2	ms
Address to CE Set Up Time	<sup>t</sup> AC	0		0		0		0		0		ns
Address Hold Time	<sup>t</sup> AH	150		150		150		150		100		ns
CE Off Time	tCC	130		170		130		130		80		ns
CE Transition Time	tŢ	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	<sup>t</sup> CF	0	130	0	130	0	130	0	130	0	130	ns
CE on Time	<sup>t</sup> CE	300	3000	260	3000	230	3000	210	3000	200	3000	ns
WE to CE off	tw	180		180		150		150		65		ns
CE to WE	tCW	300		260		230		210		200		ns
DIN to WE Set Up (1)	tDW	0		0		0		0		.0		ns
DIN Hold Time	tDH.	40		40		40		40		40		ns
WE Pulse Width	tWP	180		180		150		100		65		ns

Note: 1 If WE is low before CE goes high then DIN must be valid when CE goes high.

#### READ - MODIFY - WRITE CYCLE

 $T_a$  = 0°C to 70°C, V\_DD = 12V ± 5%, V\_CC = 5V ± 5%, V\_BB = 5V ± 5%, V\_SS = 0V, unless otherwise noted, Except V\_DD = +15V ± 5% for 411 4

· .				_		LI	NITS					
PARAMETER	SYMBOL	μPI	D411	μPD	411-1	μPD	411-2	μPD	411-3	μPD	411-4	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Read-Modify-Write (RMW) Cycle Time	<sup>t</sup> RWC	650		640		520		470		320		ns
Time Between Refresh	<sup>t</sup> REF	Ι	2		2		2		2		2	ms
Address to CE Set Up Time	tAC	0		0		0		0		0		ns
Address Hold Time	<sup>t</sup> AH	150		150		150		150		100		ns
CE Off Time	tCC	130		170		130		130		80		ns
CE Transition Time	tт	0	40	0	40	0	40	0	- 40	0	40	ns
CE Off to Output High Impedance State	<sup>t</sup> CF	0	130	0	130	0	130	0	130	0	130	ns
CE Width During RMW	<sup>t</sup> CRW	480	3000	430	3000	350	3000	300	3000	200	3000	ns
WE to CE on	twc	0		0		0		0		0		ns
WE to CE off	tw	180	1	180		150		150		. 65		ns
WE Pulse Width	twp	180		180		150		100		65		ns
DIN to WE Set Up	tDW	0	)	0		0		0		0		ns ,
DIN Hold Time	<sup>t</sup> DH	40		40		40		40		40		ns
CE to Output Display	tco		280		230		180		130		115	ns
Access Time	TACC		300		250		200		150		135	ns
· · · · · · · · · · · · · · · · · · ·			,					-				
	• •	<b>4</b>	•	<b>4</b>	<b>k</b>							

#### TIMING WAVEFORMS

## READ CYCLE (1)





- ② V<sub>DD</sub> 2V is the reference level for measuring timing of CE.
- V<sub>SS</sub> + 2V is the reference level for measuring timing of CE.
   V<sub>IMIN</sub> is the reference level for measuring timing of the addresses, CS,
- WE and D1N. (5) VILMAX is the reference level for measuring timing of the addresses, CS, WE and DIN
- (a)  $V_{SS} + 2.0V$  is the reference level for measuring timing of  $\overline{D_{OUT}}$ . (7)  $V_{SS} + 0.8V$  is the reference level for measuring timing of  $\overline{D_{OUT}}$ .
  - WRITE CYCLE



Notes () VDD - 2V is the reference level for measuring timing of CE

② V<sub>SS</sub> +2V is the reference level for measuring timing of CE.

(3) V<sub>1HMIN</sub> is the reference level for measuring timing of the addresses,  $\overline{CS}$ ,  $\overline{WE}$  and D<sub>1N</sub>

V<sub>ILMAX</sub> is the reference level for measuring timing of the addresses, CS, WE and D<sub>IN</sub>.

**READ-MODIFY-WRITE CYCLE** 



Note (1) WE must be at VIH until end of tCO.

μPD411



# TYPICAL OPERATING CHARACTERISTICS (Except 411-4)

Power consumption =  $V_{DD} \times I_{DDAV} + V_{BB} \times I_{BB}$ .

# POWER CONSUMPTION

Typical power dissiption for each product is shown below.

	mW (TYP.)	CONDITIONS
μPD411	450	Ta = 25° C, t <sub>cy</sub> = 470ns, t <sub>CE</sub> = 300ns
μPD411-1	450	$T_a = 25^{\circ} C$ , $t_{cy} = 470 ns$ , $t_{CE} = 260 ns$
μPD411-2	450	Ta = 25° C, t <sub>cy</sub> = 400ns, t <sub>CE</sub> = 230ns
μPD411-3	550	Ta = 25° C, t <sub>cy</sub> = 380ns, t <sub>CE</sub> = 210ns
μPD411-4	660	Ta = 25° C, t <sub>cy</sub> = 320ns, t <sub>CE</sub> = 200ns

See above curves for power dissipation versus cycle time.

μPD411

3



# CURRENT WAVEFORMS







	(Plastic)							
ITEM	MILLIMETERS	INCHES						
А	27.43 MAX	1.079 MAX						
В	1.27 MAX	0.05 MAX						
С	2.54 ± 0.1	0.10						
D	0.42 ± 0.1	0.016						
E	25.4 ± 0.3	1.0						
F	1.5 ± 0.2	0.059						
G	3.5 ± 0.3	0.138						
н	3.7 ± 0.3	0.145						
I	4.2 MAX	0.165 MAX						
J	5.08 MAX	0.200 MAX						
к	10.16 ± 0.15	0.400						
L	9.1 ± 0.2	0.358						
м	0.25 ± 0.05	0.009						

411DS-REV3-12-80-CAT

NOTES



# **4096 BIT DYNAMIC RAMS**

**DESCRIPTION** The  $\mu$ PD411A Family consists of four 4096 words by 1 bit dynamic N-channel MOS RAMs. They are designed for memory applications where very low cost and large bit storage are important design objectives. The  $\mu$ PD411A Family is designed using dynamic circuitry which reduces the standby power dissipation.

> Reading information from the memory is non-destructive. Refreshing is easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic high or a logic low.

# FEATURES • Low Standby Power

- 4096 words x 1 bit Organization
- A single low-capacitance high level clock input with solid ±1 volt margins.
- Inactive Power 0.7 mW (Typ.)
- Power Supply +12, +5, -5V
- Easy System Interface
- TTL Compatible (Except CE)
- Address Registers on the Chip
- Simple Memory Expansion by Chip Select
- Three State Output and TTL Compatible
- 22 pin Plastic Dual-in-Line Package
- Replacement for INTEL's 2107B, TI's 4060 and Equivalent Devices.
- 3 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE	REFRESH TIME
μPD411A	300 ns	470 ns	65U ns	2 ms
μPD411A-1	250 ns	430 ns	600 ns	2 ms
μPD411A-2	200 ns	400 ns	520 ns	2 ms

# PIN CONFIGURATION

∨ввС	1	0	22	⊐vss
^9 🗖	2		21	<b>A</b> 8
A10 🗖	3		20	
A11 🗖	4		19	
cs 🗖	5	иРD	18	
	6	411A	17	<b>D</b> CE
DOUT C	7		16	
^o 🗖	8		15	
A1 🗖	9		14	
A2 🗖	10		13	
Vcc □	11		12	

PIN NAMES						
A0 - A11	Address Inputs					
A0 - A5	Refresh Addresses					
CE	Chip Enable					
<b>C</b> S	Chip Select					
DIN	Data Input					
DOUT	Data Output					
WE	Write Enable					
VDD	Power (+12V)					
Vcc	Power (+5V)					
VSS	Ground					
VBB	(Powe: -5V)					
NC	No Connection					

# μPD411A

## CE Chip Enable

A single external clock input is required. All read, write, refresh and read-modify-write operations take place when chip enable input is high. When the chip enable is low, the memory is in the low power standby mode. No read/write operations can take place because the chip is automatically precharging.

## CS Chip Select

The chip select terminal affects the data in, data out and read/write inputs. The data input and data output terminals are enabled when chip select is low. The chip select input must be low on or before the rising edge of the chip enable and can be driven from standard TTL circuits. A register for the chip select input is provided on the chip to reduce overhead and simplify system design.

#### WE Write Enable

The read or write mode is selected through the write enable input. A logic high on the  $\overline{WE}$  input selects the read mode and a logic low selects the write mode. The  $\overline{WE}$  terminal can be driven from standard TTL circuits. The data input is disabled when the read mode is selected.

### A0-A11 Addresses

All addresses must be stable on or before the rising edge of the chip enable pulse. All address inputs can be driven from standard TTL circuits. Address registers are provided on the chip to reduce overhead and simplify system design.

### **DIN Data Input**

Data is written during a write or read-modify-write cycle while the chip enable is high. The data in terminal can be driven from standard TTL circuits. There is no register on the data in terminal.

## DOUT Data Output

The three state output buffer provides direct TTL compatibility with a fan-out of two TTL gates. The output is in the high-impedance (floating) state when the chip enable is low or when the Chip Select input is high. Data output is inverted from data in.

#### Refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs  $A_0$  through  $A_5$  or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row.

The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, the chip select must be high.



# BLOCK DIAGRAM

# μPD411A

# ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature
Storage Temperature
Output Voltage ①+20 to -0.3 Volts
All Input Voltages ()+20 to -0.3 Volts
Supply Voltage VDD ①+20 to -0.3 Volts
Supply Voltage V <sub>CC</sub> ①+20 to -0.3 Volts
Supply Voltage VSS (1)+20 to -0.3 Volts
Power Dissipation 1.0W

Note: 1 Relative to VBB.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### \*T<sub>a</sub> = 25°C

# DC CHARACTERISTICS

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ 

			LIMITS			
PARAMETER	SYMBOL	MIN.	TYP. ①	MAX.	UNIT	TEST CONDITIONS
Input Load Current	ILI		0.01	10	μA	VIN = VIL MIN to VIH MAX
CE Input Load Current	ILC		0.01	10	μA	VIN = VILC MIN to VIHC MAX
Output Leakage Current for High Impedance State	ILO		0.01	±10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$
VDD Supply Current during CE off	IDD OFF		50	200	μA	CE = -1.0V to 0.6V
VDD Supply Current during CE on	DD ON		35	50	mA	CE = VIHC, T <sub>a</sub> = 25°C
Average V <sub>DD</sub> Current μPD411A μPD411A-1 μPD411A-2	I <sub>DD</sub> AV I <sub>DD</sub> AV I <sub>DD</sub> AV		38 38 38	55 55 55	mA mA mA	T <sub>a</sub> = 25°C Cycle Time = 470 ns Cycle Time = 430 ns Cycle Time = 400 ns
VBB Supply Current 2	IBB		5	100	μA	
VCC Supply Current during CE off ③	ICC OFF		0.01	10	μA	CE = VILC or CS = VIH
Input Low Voltage	VIL	- 1.0		0.6	v	
Input High Voltage	∨ін	2.4		Vcc + 1	V,	
CE Input Low Voltage	VILC	- 1.0		0.6	v	
CE Input High Voltage	∨інс	V <sub>DD</sub> - 1	VDD	V <sub>DD</sub> + 1	v	
Output Low Voltage	VOL	0		0.40	v	IOL = 3.2 mA
Output High Voltage	∨он	2.4		Vcc	v	IOH = - 2.0 mA

Notes: ① Typical values are for  $T_a = 25^{\circ}C$  and nominal power supply voltages.

② The IBB current is the sum of all leakage currents.

③ During CE on VCC supply current is dependent on output loading.

# $\label{eq:capacity} \begin{array}{c} \text{CAPACITANCE} & \text{T}_{a} = 0^{o}\text{C} \text{ to } 70^{o}\text{C}, \text{ V}_{DD} = & 12\text{V} \pm 10\%, \text{ V}_{CC} = +5\text{V} \pm 10\%, \text{ V}_{BB} = -5\text{V} \pm 10\%, \text{ V}_{SS} = 0\text{V} \end{array}$

			LIMITS	\$		TEST
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Address Capacitance	CAD		5	6	pF	V <sub>IN</sub> = V <sub>SS</sub>
CS Capacitance	CCS		5	6	pF	VIN = VSS
DIN Capacitance	CIN			6	pF	VIN = VSS
DOUT Capacitance	COUT			7	pF	VOUT = VSS
WE Capacitance	CWE			7	pF	VIN = VSS
CE Capacitance	CCE1			27	pF	VIN = VSS
	CCE2			22	рF	VIN = VDD

# μ PD411A

READ CYCLE

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

				LIN	IITS				
<i></i>		μPD	411A	μPD4	11A-1	μPD4	11A-2		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	мах	UNIT	TEST CONDITIONS
Time Between Refresh	tREF		2		2		2	ms	
Address to CE Set Up Time	tAC	0		0		0		ns	
Address Hold Time	<sup>t</sup> AH	150		150		150		ns	
CE Off Time	tCC	130		130		130		ns	t = t, = t( = 20 ps
CE Transition Time	tŢ	0	40	0	40	0	40	ns	$C_1 = 50 \text{ pF}$
CE Off to Output High Impedance State	<sup>t</sup> CF	0	130	0	130	0	130	ns	Load = 1TTL Gate
Cycle Time	tCY	470		430		400		ns	Vref = 2.0 or 0.8 Volts
CE on Time	tCE	300	3000	260	3000	230	3000	ns	
CE Output Delay	tCO		280		230		180	ns	
Access Time	tACC		300		250		200	ns	
CE to WE	tWL	40		40		40		ns	
WE to CE on	tWC	0		0		0		ns	

#### WRITE CYCLE

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

				LIM	IITS				
		μPD	411A	µPD4	11A-1	μPD4	11A-2		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Cycle Time	tCY	470		430		400		ns	
Time Between Refresh	tREF		2		2		2	ms	
Address to CE Set Up Time	tAC	0		0		0		ns	
Address Hold Time	tAH	150		150		150		ns	
CE Off Time	tCC	130		130		130		ns	
CE Transition Time	tт	0	40	0	40	0	40	ns	t <del>x</del> = t = t( = 20 os
CE Off to Output High Impedance State	<sup>t</sup> CF	0	130	0	130	ò	130	ns	CL = 50 pF
CE on Time	tCE	300	3000	260	3000	230	3000	ns	Load = ITTL Gate
WE to CE off	tw	180		180		150		ns	V <sub>ref</sub> = 2.0 or 0.8 Volts
CE to WE	tCW	300		260		230		ns	
DIN to WE Set Up. ①	UDW	0		0		0		ns	
DIN Hold Time	<sup>t</sup> DH	40		40		40		ns	
WE Pulse Width	tWP	180		180		150		ns	

Note: 1) If WE is low before CE goes high then DIN must be valid when CE goes high.

READ-MODIFY-WRITE CYCLE

 $T_a = 0^{\circ}C$  to 70°C, VDD = 12V ± 10%, VCC = 5V ± 10%, VBB = -5V ± 10%, VSS = 0V, unless otherwise noted.

				LIM	TS				
		μPD	411A	µPD4	11A-1	µPD4	11A-2		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Read-Modify-Write (RMW) Cycle Time	<sup>t</sup> RWC	650		600		520		ns	
Time Between Refresh	tREF		2		2		2	ms	
Address to CE Set Up Time	tAC	0		0		٥		ns	
Address Hold Time	<sup>t</sup> AH	150		150		150		ns	
CE Off Time	tCC	130		130		130		ns	
CE Transition Time	tτ	0	40	0	40	0	40	ns	
CE Off to Output High Impedance State	<sup>t</sup> CF	0	130	0	130	0	130	ns	$r_{\rm f} = r_{\rm f} = r_{\rm f} = 20 \text{ hs}$ CL = 50 pF
CE Width During RMW	tCRW	480	3000	430	3000	350	3000	ns	Load = 1TTL Gate
WE to CE on	twc	0		0		0		ns	V <sub>ref</sub> = 2.0 or 0.8 Volts
WE to CE off	tw	180		180		150		ns	
WE Pulse Width	tWP	180		180		150		ns	
DIN to WE Set Up	tDW	0.		0		0		ns	
DIN Hold Time	tDH	40	· ·	40		40		ns	
CE to Output Delay	tCO		280		230		180	ns	
Access Time	1ACC		300		250		200	ns	

....

## READ AND REFRESH CYCLE 1

## TIMING WAVEFORMS





#### READ-MODIFY-WRITE CYCLE



- Notes: ① For refresh cycle, row and column addresses must be stable tAC and remain stable for entire tAH period.
  - 2 VDD 2V is the reference level for measuring timing of CE.
  - $\bigcirc$  VSS + 2V is the reference level for measuring timing of CE.
  - (a) VIHMIN is the reference level for measuring timing of the addresses, CS, WE and DIN.
  - (5)  $V_{ILMAX}$  is the reference level for measuring timing of the addresses, CS, WE and DIN.
  - 6  $V_{SS} + 2.07$  is the reference level for measuring timing of  $\overline{D_{OUT}}$ .
  - $\bigcirc$  VSS + 0.8 $\forall$  is the reference level for measuring timing of  $\overline{D_{OUT}}$ .
  - 8 WE must be at VIH until end of tCO.

# μ.PD411A



# TYPICAL OPERATING CHARACTERISTICS

POWER CONSUMPTION

Power consumption =  $V_{DD} \times I_{DDAV} + V_{BB} \times I_{BB}$ 

Typical power dissipation for each product is shown below.

	mW (TYP.)	CONDITIONS
μPD411A	460 mW	$T_a = 25^{\circ}C$ , $t_{CY} = 470$ ns, $t_{CE} = 300$ ns
μPD411A-1	460 mW	$T_a = 25^{\circ}C$ , $t_{CY} = 430$ ns, $t_{CE} = 260$ ns
μPD411A-2	460 mW	T <sub>a</sub> = 25°C, t <sub>CY</sub> = 400 ns, t <sub>CE</sub> = 230 ns

See curve above for power dissipation versus cycle time.

# 24

CURRENT WAVEFORMS ①



Note: (1)  $V_{DD}$  = 12V,  $V_{BB}$  = -5.0V,  $V_{CC}$  = 5.0V

# μ PD411A

# PACKAGE OUTLINE µPD411AC

۰.



. . . . .



(P	LASTIC)
----	---------

ITEM	MILLIMETERS	INCHES		
A	28.0 Max.	1,10 Max.		
В	1.4 Max.	0.025 Max.		
С	2.54	0.10		
D	0.50	0.02		
E	25.4	1.00		
F	1.40	0.055		
G	2.54 Min.	0.10 Min.		
Н	0.5 Min.	0.02 Min.		
I	4.7 Max.	0.18 Max.		
J	5.2 Max.	0.20 Max.		
K	10.16	0.40		
L	8.5	0.33		
м	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.002		



# 16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

# DESCRIPTION

The NEC  $\mu$ PD416 is a 16384 words by 1 bit Dynamic MOS RAM. It is designed for memory applications where very low cost and large bit storage are important design objectives.

The  $\mu$ PD416 is fabricated using a double-poly-layer N channel silicon gate process which affords high storage cell density and high performance. The use of dynamic circuitry throughout, including the sense amplifiers, assures minimal power dissipation.

Multiplexed address inputs permit the  $\mu$ PD416 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is available in either ceramic or plastic. Noncritical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

## FEATURES

- 16384 Words x 1 Bit Organization
- High Memory Density 16 Pin Ceramic and Plastic Packages
- Multiplexed Address Inputs
- Standard Power Supplies +12V, -5V, +5V
- Low Power Dissipation; 462 mW Active (MAX), 40 mW Standby (MAX)
- Output Data Controlled by CAS and Unlatched at End of Cycle
- Read-Modify-Write, RAS-only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Capacitance
- 128 Refresh Cycles
- 5 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD416	300 ns	510 ns	575 ns
μPD416-1	250 nš 👾	410 ns	465 ns
 μPD416-2	200 ns	375 ns	375 ns
μPD416-3	150 ns	375 ns	375 ns
μPD416-5	120 ns	320 ns	320 ns

# PIN CONFIGURATION

VBB	þ	1	$\sim$	16	þ	VSS
D <sub>IN</sub>	þ	2		15	þ	CAS
WRITE	d	3		14	þ	DOUT
RAS	þ	4	μ₽D	13		A6
A <sub>0</sub>	þ	5	416	12	Þ	A3
A <sub>2</sub>	þ	6		11		A <b>4</b>
A1	þ	7		10	Þ	A5
VDD	þ	8		9		Vcc

A0-A6	Address Inputs
CAS	Column Address Strobe
DIN	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write
WRITE VBB	Read/Write Power (-5V)
WRITE V <sub>BB</sub> V <sub>CC</sub>	Read/Write Power (-5V) Power (+5V)
WRITE VBB VCC VDD	Read/Write Power (-5V) Power (+5V) Power (+12V)
WRITE VBB VCC VDD VSS	Read/Write Power (-5V) Power (+5V) Power (+12V) Ground

BLOCK DIAGRAM



(2) Relative to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ 

PARAMETER	SYMBOL		LIMITS			TEST
TANAMETEN		MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance (A <sub>0</sub> -A <sub>6</sub> ), D <sub>IN</sub>	C <sub>I1</sub>		4	5	рF	
Input Capacitance RAS, CAS, WRITE	CI2		8	10	рF	
Output Capacitance (DOUT)	C <sub>0</sub>		5	7	pF	

CAPACITANCE

# μPD416

# DC CHARACTERISTICS

٠

 $T_{-} = 0^{\circ}C t_{0} + 70^{\circ}C(1)$  Vpp = +12V + 10% Vcc = +5V + 10% Vpp = -5V + 10% Vcc = 0V

				· · • • • • • • •		- 10%, 135 01	
PARAMETER	SYMBOL	LIMITS MIN TYP		MAX	UNIT	TEST CONDITIONS	
Supply Voltage	VDD	10.8	12.0	13.2	v	2	
Supply Voltage	Vcc	4.5	5.0	5.5	v	23	
Supply Voltage	Vss	0	0	0	v	2	
Supply Voltage	VBB	- 4.5	-5.0	-5.5	v	2	
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.7		7.0	v	2	
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.4		7.0	v	0	
Input Low (Logic O) Voltage, all inputs	VIL	- 1.0		0.8	v	2	
Operating V <sub>DD</sub> Current	IDD1			35	mA	RAS, CAS cycling; tRC = tRC Min. ④	
Standby V <sub>DD</sub> Current	<sup>1</sup> DD2			1.5	mA	RAS = VIHC, DOUT = High Impedance	
Refresh All Speeds VDD except µPD416-5	IDD3			25	mA	RAS cycling, CAS = VIHC; tBC = 375 ns (4)	
Current µPD416-5	<sup>1</sup> DD3			27	mA		
Page Mode V <sub>DD</sub> Current	<sup>1</sup> DD4			27	mA	RAS = V <sub>IL</sub> , CAS cycling; tpc = 225 ns ④	
Operating V <sub>CC</sub> Current	ICC1				μA	RAS, CAS cycling, t <sub>RC</sub> = 375 ns (5)	
Standby V <sub>CC</sub> Current	ICC2	- 10		10	μA	RAS = VIHC, DOUT = High Impedance	
Refresh V <sub>CC</sub> Current	'ссз	10		10	μA	RAS cycling, CAS - VIHC, tRC - 375 ns	
Page Mode V <sub>CC</sub> Current	ICC4				μA	RAS - VIL, CAS cycling, tPC 225 ns (5)	
Operating VBB Current	I <sub>BB1</sub>			200	μA	RAS, CAS cycling, tRC 375 ns	
Standby VBB Current	<sup>I</sup> BB2			100	μA	RAS = V <sub>IHC</sub> , D <sub>OUT</sub> High Impedance	
Refresh V <sub>BB</sub> Current	<sup>1</sup> 883			200	μA	RAS cycling, CAS = VIHC, tRC = 375 ns	
Page Mode V <sub>BB</sub> Current	I <sub>BB4</sub>			200	μA	RAS = V <sub>IL</sub> , CAS cycling; tPC = 225 ns	
Input Leakage (any input)	<sup>μ</sup> (L)	-10		10	μA	$\label{eq:VBB} \begin{array}{l} V_{BB} = -5V,  0V \leqslant \\ V_{1N} \leqslant +7V, \\ \mbox{all other pins not} \\ \mbox{under test} = 0V \end{array}$	
Output Leakage	10(L)	-10		10	μA	$D_{OUT}$ is disabled, $0V \leq V_{OUT} \leq +5.5V$	
Output High Voltage (Logic 1)	∨он	2.4			v	10UT = -5 mA ③	
Output Low Voltage (Logic 0)	VOL			0.4	v	IOUT = 4.2 mA	

Notes: ① T<sub>a</sub> is specified here for operation at frequencies to t<sub>EC</sub> > t<sub>EC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met. See Figure 1 for derating curve.
② All voltages referenced to VSS.
③ Ourput voltage will swing from VSS to V<sub>CC</sub> when activated with no current loading. For purposes of maintaining data in standby mode, V<sub>CC</sub> may be reduced to V<sub>SS</sub> without affecting refersh operations or data retention. However, the V<sub>OH</sub> (min) specification is not guaranteed in this mode.

(b) [DD1, IDD3, and IDD4 depend on cycle rate. See Figures 2, 3 and 4 for IDD limits at other cycle rates.
 (c) Ind ICC4 depend upon output loading. During readout of high level data VCC is connected through a low impedance (135Ω typ) to data out. At all other times ICC consists of leakage currents only.

# μPD416

# AC CHARACTERISTICS

		LIMITS											
		μPD416 μPD416-1			0416-1	μPD416-2 μPD416-3			0416-3	3 µPD416-5			TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Random read or write cycle time	<sup>t</sup> RC	510		410		375		320		320		ns	3
Read-write cycle time	IBWC	575		465		375		375		320		ns	3
Page mode cycle time	LEC.	330		275		225		170		160		ns	
Access time from RAS	TRAC		300		250		200		150		120	ns	46
Access time from CAS	'CAC		200		165		135		100		80	ns	66
Output buffer turn-off delay	<sup>t</sup> OFF	0	80	0	60	0	50	0	40	0	35	ns	0
Transition time (rise and fall)	۲T	3	50	3	50	3	50	3	35	3	35	ns	0
RAS precharge time	<sup>t</sup> RP	200		150		120		100		100		ns	
RAS pulse width	<sup>1</sup> RAS	300	10,000	250	10,000	200	32,000	150	32,000	120	10,000	ns	
RAS hold time	<sup>t</sup> RSH	200		165		135		100		80		ns	
CAS pulse width	1CAS	200	10,000	165	10,000	135	10,000	100	10,000	80	10,000	ns	
RAS to CAS delay time	<sup>t</sup> RCD	40	100	35	85	25	65	20	50	15	40	ns	8
CAS to RAS precharge time	<sup>1</sup> CRP	- 20		-20		- 20		-20		0		ns	
Row address set-up time	tASR	0		0		0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	40		35		25		20		15		ns	
Column address set-up time	*ASC	-10		-10		-10		-10		-10		ns	
Column address hold time	<sup>1</sup> САН	90		75		55		45		40		ns	
Column address hold time referenced to RAS	<sup>t</sup> AR	190		160		120		95		80		ns	
Read command set-up time	TRCS	0		o		0		0		0		ns	
Read command hold time	<b>TRCH</b>	0		0		0		0		0		ns	
Write command hold time	twcн	эċ		75		55		45		40		ns	
Write command hold time referenced to RAS	1WCR	190		160		120		95		80		ns	
Write command pulse width	twp	90		75		55		45		40		ns	
Write command to RAS lead time	<sup>t</sup> RWL	120		85		70		50		50		ns	
Write command to CAS lead time	1CWL	120		85		70		50		50		ns	
Data-in set-up time	tDS	0		0		0		0		0		ns	9
Data-in hold time	tDH	90		75		55		45		40		ns	9
Data-in hold time referenced to RAS	<sup>1</sup> DHR	190		160		120		95		80		ns	
CAS precharge time (for page mode cycle only)	ţĊħ	120		100		80		60		60		ns	
Refresh period	TREF		2		2		2		2		2	ms	
WRITE command set-up time	twcs	-20		- 20		· 20		- 20		0		ns	10
CAS to WRITE delay	tCWD	140		125		95		70		80		ns	10
RAS to WRITE delay	<sup>t</sup> RWD	240		200		160		120		120		ns	10

 $T_a = 0^{\circ}C$  to +70°C,  $V_{DD} = +12V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ 

1 AC measurements assume t<sub>T</sub> = 5 ns. Notes:

(3) VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIHC or VIH and VIL (3) The specifications for tRC (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C < T<sub>a</sub> < 70°C) is assured.

 $r_{a}$  assume that  $r_{RCD} \leq r_{RCD}$  (max). If  $r_{RCD}$  is greater than the maximum recommended value shown in this table,  $r_{RAC}$  will increase by the amount that  $r_{RCD}$  = exceeds the values shown.

6 Assumes that tRCD > tRCD (max).
 6 Measured with a load equivalent to 2 TTL loads and 100 pF.

(6) Measured with a load equivalent to 2 TTL loads and 100 pF.
 (7) tope (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 (8) Operation within the tRCD (max) limit ensures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tract tract metal tract metal exclusively by togc.
 (9) These parameters are referenced to CASE leading edge in adlayed write or read-modify-write cycles.
 (9) These parameters are referenced to CASE leading edge in delayed write or read-modify-write cycles.
 (9) These parameters are referenced to CASE leading edge in delayed by the cycle sis and the data out the data solution of the data solution write cycle as a reference to the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

# μ PD416

# DERATING CURVES



#### FIGURE 1

Maximum ambient temperature versus cycle rate for extended frequency operation. T<sub>a</sub> (max) for operation at cycling rates greater than 2.66 MHz (t<sub>CYC</sub> < 375 ns) is determined by T<sub>a</sub> (max) [°C] = 70 - 9.0 x (cycle rate [MHz] -2.66). For  $\mu$  PD416-5, it is T<sub>a</sub> (max) [°C] = 70 - 9.0 (cycle rate [MHz] - 3.125).



Maximum I<sub>DD1</sub> versus cycle rate for device operation at extended frequencies.



Maximum I<sub>DD3</sub> versus cycle rate for device operation at extended frequencies.



# μ PD416



# 32

#### "RAS-ONLY" REFRESH CYCLE

# TIMING WAVEFORMS (CONT.)



Note CAS · VIHC, WRITE = Don't Care

3

# PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



# μPD416

The 14 address bits required to decode 1 of 16,384 bit locations are multiplexed onto the 7 address pins and then latched on the chip with the use of the Row Address Strobe ( $\overline{RAS}$ ), and the Column Address Strobe ( $\overline{CAS}$ ). The 7 bit row address is first applied and  $\overline{RAS}$  is then brought low. After the  $\overline{RAS}$  hold time has elapsed, the 7 bit column address is applied and  $\overline{CAS}$  is brought low. Since the column address is not needed internally until a time of t<sub>CRD</sub> MAX after the row address, this multiplexing operation imposes no penalty on access time as long as  $\overline{CAS}$  is applied no later than t<sub>CRD</sub> MAX. If this time is exceeded, access time will be defined from  $\overline{CAS}$  instead of  $\overline{RAS}$ .

For a write operation, the input data is latched on the chip by the negative going edge of  $\overrightarrow{WRITE}$  or  $\overrightarrow{CAS}$ , whichever occurs later. If  $\overrightarrow{WRITE}$  is active before  $\overrightarrow{CAS}$ , this is an "early WRITE" cycle and data out will remain in the high impedance state throughout the cycle. For a READ, WRITE, OR READ-MODIFY-WRITE cycle, the data output will contain the data in the selected cell after the access time. Data out will assume the high impedance state anytime that  $\overrightarrow{CAS}$  goes high.

The page mode feature allows the  $\mu$ PD416 to be read or written at multiple column addresses for the same row address. This is accomplished by maintaining a low on  $\overline{RAS}$ and strobing the new column addresses with  $\overline{CAS}$ . This eliminates the setup and hold times for the row address resulting in faster operation.

Refresh of the memory matrix is accomplished by performing a memory cycle at each of the 128 row addresses every 2 milliseconds or less. Because data out is not latched, "RAS only" cycles can be used for simple refreshing operation.

Either  $\overrightarrow{RAS}$  and/or  $\overrightarrow{CAS}$  can be decoded for chip select function. Unselected chip outputs will remain in the high impedance state.

In order to assure long term reliability,  $V_{BB}$  should be applied first during power up and removed last during power down.

ADDRESSING

DATA I/O

PAGE MODE

REFRESH

CHIP SELECTION

POWER SEQUENCING
### μ PD416



(Plastic)

ITEM	MILLIMETERS	INCHES					
А	19.4 MAX.	0.76 MAX.					
В	0.81	0.03					
с	2.54	0.10					
D	0.5	0.02					
E	17.78	0.70					
F	1.3	0.051					
G	2.54 MIN.	0.10 MIN.					
н	0.5 MIN.	0.02 MIN.					
I	4.05 MAX.	0.16 MAX.					
J	4.55 MAX.	0.18 MAX.					
к	7.62	0.30					
L	6.4	0.25					
м	0.25 <sup>+0.10</sup> -0.05	0.01					

### μPD416D



 ~				
	~	-	$\sim$	10
	~	~		
	••	•••		

ITEM	MILLIMETERS	INCHES
A	20.5 MAX.	0.81 MAX
8	1.36	0.05
с	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	3.5 MIN.	0.14 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J.	5.1 MAX.	0.20 MAX.
к	7.6	0.30
L	7.3	0.29
м	0.27	0.01

- アーオー アイアー

36



### 16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The  $\mu$ PD2118 is a single +5V power supply, 16384 word by 1 bit Dynamic MOS RAM. The  $\mu$ PD2118 achieves high speed with low power dissipation by the use of single transistor dynamic storage cell design and advanced dynamic circuitry. This circuit design results in the minimizing of current transients typical of dynamic RAMS. This in turn results in high noise immunity of the  $\mu$ PD2118 in a system environment. By using a multiplexing technique, the  $\mu$ PD2118 can be packaged in an industry standard 16-Pin Dip utilizing 7 address input pins for the 14 address bits required. The two 7 bit address words are referred to as the ROW and COLUMN address. Two TTL clocks, ROW address strobe (RAS) and COLUMN address strobe (CAS) latch these two words into the  $\mu$ PD2118. Non-critical timing requirements for RAS and CAS permit high systems performance without placing difficult constraints upon the multiplexing control circuitry.

The  $\mu$ PD2118 has a three-state output controlled by CAS, independent of RAS. Following a valid read or read-modify-write cycle, data will be held in the output by holding CAS low. Returning CAS to a high state will result in the data out pin reverting to the high impedance mode. Use of this CAS controlled output means that the  $\mu$ PD2118 can perform hidden refresh by holding CAS low to maintain latch data output while using RAS to execute RAS-only-refresh cycles.

The use of single transistor storage cell circuitry requires that data be periodically refreshed. Refreshing can be accomplished by performing RAS-only-refresh cycles, hidden refresh cycles or normal read or write cycles on each of the 128 address combinations of A0 through A6 during a 2 ms period. The write cycle will refresh stored data on all bits of the selected row, except that the bit which is addressed will be modified to reflect the data input.

#### FEATURES

- Single +5V Supply, ±10% Tolerance
- Low Power: 138 mW Max Operating
  - 16 mW Max Standby
- Low VDD Current Transients
- All Inputs, Including Clocks, TTL Compatible
- <u>Non-Latched Output is Three-State</u>
- RAS-Only-Refresh
- 128 Refresh Cycles Required
- Page Mode Capability
- CAS Controlled Output Allows Hidden Refresh

P/N	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD2118	150 ns	320 ns	410 ns
μPD2118-2	120 ns	270 ns	345 ns
μPD2118-3	100 ms	235 ns	295 ns

#### **PIN CONFIGURATION**

	1 2 3 4 5	μPD 2118	16 15 14 13 12	Vss CAS DOUT A6 A3
	4	μPD	13	
^0	5	2118	12	- 
A2 🗆	6		11	□ ^₄
A1 🗖	7		10	⊐ ^5
VDDI	8		9	

#### **PIN NAMES**

An-An	ADDRESS INPUTS
CAS	COLUMN ADDRESS STROBE
DIN	DATA IN
DOUT	DATA OUT
WE	WRITE ENABLE
RAS	ROW ADDRESS STROBE
V <sub>DD</sub>	POWER (+5V)
V <sub>SS</sub>	GROUND



Ambient Temperature Under Bias	10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin Relative to VSS	2.0 to +7.5V
Data Out Current	
Power Dissipation	1.0W

\*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ABSOLUTE MAXIMUM RATINGS\*

.

#### DC CHARACTERISTICS READ, WRITE, AND READ MODIFY WRITE CYCLES<sup>①</sup>

$T_a = 0^{\circ}$ C to 70°C, V <sub>DD</sub> = 5V	/ ± 10%, V <sub>SS</sub> =	0V, unless ot	herwise i	noted.			
			LIMITS				
PARAMETER		SYMBOL	MIN	МАХ	UNIT	TEST CONDITIONS	NOTES
Input Load Current		<sup>1</sup> ει		10	μA	VIN = VSS to VDD	
Output Leakage Current for High Impedance State		1LO		10	μA	Chip Deselected CAS at VIH, VOUT = 0 to 5.5V	
V <sub>DD</sub> Supply Current (Standby)		וססי		3	mA	CAS and RAS at VIH	
VDD Supply Current	µPD2118-3	IDD2		25	mA		
(Operating)	µPD2118-2	IDD2		22	mA	TRC = TRC Min	2
	µPD2118-0	IDD2		22	mA		
V <sub>DD</sub> Supply Current (RAS-Only Cycle)	μPD2118-3	IDD3		20	mA		
	µPD2118-2	<sup>I</sup> DD3		18	mA		2
	μPD2118-0	IDD3		18	mA	TRC = TRC Min	
VDD Supply Current Page	µPD2118-3	<sup>I</sup> DD4		20	mA		
Mode, Maximum tPC	µPD2118-2	DD4		17	mA		2
Minimum tCAS	μPD2118-0	<sup>1</sup> DD4		15	mA		
VDD Supply Current (Standby, Output Enabled)		<sup>I</sup> DD5		4	mA	CAS at VIL, RAS at VIH	2
Input Low Voltage		VIL	-2.0	0.8	v		
Input High Voltage		v <sub>IH</sub>	2.4	7.0	v		
Output Low Voltage		VOL		0.4	v	IOL = 4.2 mA	
Output High Voltage		∨он	2.4			I <sub>ОН</sub> = -5 m А	

Notes: 1 All voltages referenced to VSS.

2 IDD is dependent on output loading when the device output is selected. Specified IDD Max is measured with the output open.

### CAPACITANCE

 $T_a = 25^{\circ}C$ , VDD = 5V ± 10%, VSS = 0V, unless otherwise noted.

SYMBOL	PARAMETER	TYP	MAX	UNIT
CI1	Address, Data In	3	5	pF
CI2	RAS, WE	4	7	pF
CI3	CAS	6	10	pF
C0	Data Out	4	7	pF

**NOTES:** ① Capacitance measured with Boonton meter or effective capacitance calculated from the Equation C =  $1\Delta T/\Delta V$  with  $\Delta V$  equal to 3V and power supplies at nominal levels.

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

### AC CHARACTERISTICS<sup>(123\*</sup>

•

		μPD2118-3 μPD2118-2		μPD2118-0					
SYMBOL	PARAMETER	MIN	МАХ	MIN	МАХ	MIN	МАХ	UNIT	NOTES
<sup>t</sup> RAC	Access Time From RAS		100		120		150	ns	45
<sup>t</sup> CAC	Access Time From CAS		50		65		80	ns	4 5 6
<sup>t</sup> REF	Time Between Refresh		2		2		2	ms	
<sup>t</sup> RP	RAS Precharge Time	110		120		135		ns	
<sup>t</sup> CPN	CAS Precharge Time (non-page- mode cycles)	50		55		70		ns	
<sup>t</sup> CRP	CAS to RAS Precharge Time	0		0		0		ns	
<sup>t</sup> RCD	RAS to CAS Delay Time	20	50	20	55	25	70	ns	1
<sup>t</sup> RSH	RAS Hold Time	65		85		105		ns	
<sup>t</sup> CSH	CAS Hold Time	110		135		165		ns	
<sup>t</sup> ASR	Row Address Set-Up Time	0		0		0		ns	
<sup>t</sup> RAH	Row Address Hold Time	10		10		15		ns	
<sup>t</sup> ASC	Column Address Set-Up Time	0		0		0		ns	
<sup>t</sup> CAH	Column Address Hold Time	15		15		20		ns	
<sup>t</sup> AR	Column Address Hold Time, to RAS	65		70		90		ns	
tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
tOFF	Output Buffer Turn Off Delay	0	45	0	50	0	60	ns	
	RI	AD A	ND REFR	езн сү	CLES				
<sup>t</sup> RC	Random Read Cycle Time	235		270		320		ns	
<sup>t</sup> RAS	RAS Pulse Width	115	10,000	140	10,000	175	10,000	ns	
tCAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	
TRCS	Read Command Set-Up Time	0		0		0		ns	
<sup>t</sup> RCH	Read Command Hold Time	0		0		0		· ns	
	· · · · · · · · · · · · · · · · · · ·	N	RITE CY	CLE					
<sup>t</sup> RC	Random Write Cycle Time	235		270		320		ns	
<sup>t</sup> RAS	RAS Pulse Width	115	10,000	140	10,000	175	10,000	ns	
<sup>t</sup> CAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	
twcs	Write Command Set-Up Time	0		0		0		ns	9
tWCH	Write Command Hold Time	30		35		45		ns	
tWCR	Write Command Hold Time, to RAS	80		90		115		ns	
tWP	Write Command Pulse Width	35		40		50		ns	
<sup>t</sup> RWL	Write Command to RAS Lead	70		90		110		ns	
tCWL	Write Command to CAS Lead	65		85		100		ns	
tDS	Data-In Set-Up Time	0		0		0		ns	
<sup>t</sup> DH	Data-In Hold Time	30		35		45		ns	
<sup>t</sup> DHR	Data-In Hold Time, to RAS	80		90		115		ns	
	RE	AD-MO	DIFY-WR	ITE CY	CLE				
TRWC	Read-Modify-Write Cycle Time	295		345		410		ns	
tRRW	RMW Cycle RAS Pulse Width	175	10,000	215	10,000	265	10,000	ns	
<sup>t</sup> CRW	RMW Cycle CAS Pulse Width	120	10,000	155	10,000	185	10,000	ns	
tRWD	RAS to WE Delay	100		120		150		ns	9
tCWD	CAS to WE Delay	50		65		80		ns	9
		PA	GE MOD	E CYCI	E				
100	Rage Mode Read or Write Cycle	130		160		190		05	
TPC	Page Mode Read Modify Marth	100		225		220			
UPCM	CAS Procharge Time Base Curls	60		200		200			
LCP	BAS Pulse Width Base Marte	125	10.000	150	10.000	175	10.000		
TRPM	RAS Pulse Width, Page Mode	125	10,000	150	10,000	1/5	10,000		
<sup>t</sup> CAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	

\*NOTES: See page 7.

READ CYCLE



WRITE CYCLE vie RAS VIL - TCSH 10 ICRP Vін LCAS CAS 1) IASR - tRA 1ASC .0 V<sub>IN</sub> ADDRESSES ROW CÓLUMN ADDRESS VIL we ν. WCR -- 19 '0S-тон 🔞-100 DIN ∿ե₀ DOUT VOH VOL HIGH

READ-MODIFY-WRITE CYCLE



NOTES: See page 7.

TIMING WAVEFORMS (CONT.)



#### TIMING WAVEFORMS (CONT.)

#### PAGE MODE READ-MODIFY-WRITE CYCLE



#### Notes: 1 All voltages referenced to VSS.

- ② Eight cycles are required after power-up or prolonged periods greater than 2 ms of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- ③ AC Characteristics assume t<sub>T</sub> = 5 ns.
- (4) Assume that  $t_{RCD} \le t_{RCD}$  (max). If  $t_{RCD}$  is greater than  $t_{RCD}$  (max), then  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD}$  (max).
- 5 Load = 2 TTL loads and 100pF.
- ⑥ Assumes t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- $\bigcirc$  1<sub>RCD</sub> (max) is specified as a reference point only: if t<sub>RCD</sub> is less than t<sub>RCD</sub> (max) access time is t<sub>RAC</sub>. If t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max) access time is t<sub>RCD</sub> + t<sub>CAC</sub>.
- (8) TT is measured between VIH (min) and VIL (max).
- (i) to Solve the condition of the con
- (1) VIH min and VIL max are reference levels for measuring timing of input signals.
- 12 13 VOH min and VOL max are reference levels for measuring timing of DOUT.
  - (A) topp is measured to  $I_{OUT} < II_{LO}$  .
  - (5) tDS and tDH are referenced to CAS or WE, whichever occurs last.
  - (6) tBCH is referenced to the trailing edge of CAS or RAS, whichever occurs first.
  - TCRP requirements is only applicable for RAS/CAS cycles preceeded by a CAS-
  - only cycle (i.e., for systems where CAS has not been decoded with RAS).

#### READ CYCLE

A Read cycle is performed by maintaining Write Enable ( $\overline{WE}$ ) high during a  $\overline{RAS}/\overline{CAS}$  operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time. Device access time, tACC, is the longer of the two calculated intervals tACC = tRAC or tACC = tRCD + tCAC.

Access time from RAS, tRAC, and access time from CAS, tCAC, are device parameters. Row to column address strobe delay time, tRCD, are system dependent timing parameters. For example, substituting the device parameters of the  $\mu$ PD2118-3 yields tACC = tRAC = 100 nsec for 20 nsec  $\leq$ tRCD  $\leq$ 50 nsec, but tACC = tRCD + tCAC = tRCD + 50 for tRCD >50 nsec.

Note that if 20 nsec  $\leq$ tRCD  $\leq$ 50 nsec device access time is determined by the first equation and is equal to tRAC. If tRCD >50 nsec, access time is determined by the second equation. This 30 nsec interval (shown in the tRCD inequality in the first equation) in which the falling edge of CAS can occur without affecting access time is provided to allow for system timing skew in the generation of CAS.

### μ PD2118

Each of the 128 rows of the  $\mu$ PD2118 must be refreshed every 2 milliseconds to maintain data. Any memory cycle (read, write, or RAS only) refreshes the selected row as defined by the low order (RAS) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A  $\overline{RAS}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A  $\overline{RAS}$ -only refresh cycle maintains the DOUT in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

RAS and CAS have minimum pulse widths as defined by tRAS and tCAS respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle once begun by bringing RAS and/or CAS low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, tRP, has been met.

# RAS/CAS TIMING

DATA OUTPUT

OPERATION

**REERESH CYCLES** 

Data Output ( $D_{OUT}$ ), which has three-state capability, is controlled by  $\overline{CAS}$ . During  $\overline{CAS}$  high state ( $\overline{CAS}$  at  $V_{IH}$ ) the output is in the high impedance state. The following table summarizes the  $D_{OUT}$  state for various types of cycles.

Type of Cycle	DOUT State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
RAS-Only Refresh Cycle	HI-Z
CAS-Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

#### HIDDEN REFRESH

A feature of the  $\mu$ PD2118 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at VIL and taking  $\overline{RAS}$  high and after a specified precharge period (tRP) executing a " $\overline{RAS}$ -Only" refresh cycle, but with  $\overline{CAS}$  held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

POWER ON The µPD2118 requires no power on sequence. After the application of the V<sub>DD</sub> supply, or after extended periods of bias (greater than 2 ms) without clocks, the device must perform a minimum of eight (8) initialization cycles (any combination of cycles containing a RAC clock such as RAS-only refresh) prior to normal operation.

The V<sub>DD</sub> current (I<sub>DD</sub>) requirement of the  $\mu$ PD2118 during power on is, however, dependent upon the input levels of RAS and CAS. If the input levels of these clocks are at V<sub>IH</sub> or V<sub>DD</sub>, whichever is lower, the I<sub>DD</sub> requirement per device is I<sub>DD1</sub> (I<sub>DD</sub> standby). If the input levels for the two clocks are lower than V<sub>IH</sub> or V<sub>DD</sub>, the I<sub>DD</sub> requirement will be greater than I<sub>DD1</sub>. For large systems, this current requirement for I<sub>DD</sub> could be substantially more than that for which the system has been designed. A system which has been designed assuming the majority of devices to be operating in the refresh/standby mode may produce sufficient I<sub>DD</sub> loading such that the power supply might current limit. To assure that the system will not experience such loading during power on, a pullup resistor for each clock input to V<sub>DD</sub> to maintain the non-selected current level (I<sub>DD1</sub>) for the power supply is recommended.







	Plastic	
ITEM	MILLIMETERS	INCHES
A	194 MAX	0 76 MAX
8	0.81	0 0 3
с	2 54	0 10
D	05	0.02
E	17 78	070
F	13	0.051
G	2 54 MIN	0.10 MIN
н	0.5 MIN	0.02 MIN
1	4 05 MAX	0 16 MAX
J	4 55 MAX	0 18 MAX
к	7 62	0 30
L	64	0 25
м	0 25 + 0.10 - 0.05	0.01

#### 2118DS-12-80-CAT



### **NEC Microcomputers, Inc.**

### 65,536 x 1 BIT DYNAMIC RANDOM ACCESS MEMORY



DESCRIPTION The NEC µPD4164 is a 65,536 words by 1 bit Dynamic N-Channel MOS RAM designed to operate from a single +5V power supply. The negative-voltage substrate bias is internally generated — its operation is both automatic and transparent.

The  $\mu$ PD4164 utilizes a double-poly-layer N-channel silicon gate process which provides high storage cell density, high performance and high reliability.

The  $\mu$ PD4164 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 512 sense amplifiers, which assures that power dissipation is minimized. Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between Dynamic RAM generations.

The  $\mu$ PD4164 three-state output is controlled by  $\overline{CAS}$ , independent of  $\overline{RAS}$ . After a valid read or read-modify-write cycle, data is held on the output by holding  $\overline{CAS}$  low. The data out pin is returned to the high impedance state by returning  $\overline{CAS}$  to a high state. The  $\mu$ PD4164 hidden refresh feature allows  $\overline{CAS}$  to be held low to maintain output data while  $\overline{RAS}$  is used to execute  $\overline{RAS}$  only refresh cycles.

Refreshing is accomplished by performing  $\overline{RAS}$  only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A<sub>0</sub> through A<sub>6</sub> during a 2 ms period.

Multiplexed address inputs permit the  $\mu$ PD4164 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

#### FEATURES • High Memory Density

.

- Multiplexed Address Inputs
- Single +5V Supply
- On Chip Substrate Bias Generator
- Access Time: μPD4164-1 250 ns
  - µPD4164-2 200 ns
    - µPD4164-3 150 ns
- Read, Write Cycle Time:  $\mu$ PD4164-1 410 ns
  - μPD4164-2 335 ns
  - μPD4164-3 270 ns
- Low Power Dissipation: 250 mW (Active); 28 mW (Standby)
- Non-Latched Output is Three-State, TTL Compatible
- Read, Write, Read-Write; Read-Modify-Write, RAS Only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Input Capacitance
- 128 Refresh Cycles (An-A6 Pins for Refresh Address)
- CAS Controlled Output Allows Hidden Refresh
- Available in Both Ceramic and Plastic 16 Pin Packages

#### **PIN CONFIGURATION**

NC	d	1	~~	16	⊳ vss
DIN	С	2		15	
WE	d	3		14	
RAS	q	4	μPD	13	□ ^6
A <sub>0</sub>	q	5	4164	12	<b>A</b> 3
A2	q	6		11	□ ^4
Α1	q	7		10	<b>A</b> 5
Vcc	q	8		9	<b>A</b> 7

PIN NAMES							
A0-A7	Address Inputs						
RAS	Row Address Strobe						
CAS	Column Address Strobe						
WE	Write Enable						
DIN	Data Input						
DOUT	Data Output						
v <sub>cc</sub>	Power Supply (+5V)						
V <sub>SS</sub>	Ground						
NC	No Connection						

Operating Temperature	C to +70°C
Storage Temperature (Ceramic Package)	to +1 <b>50°</b> C
(Plastic Package)	to +125°C
Supply Voltages On Any Pin Except VCC1 to +	7 Volts ①
Supply Voltage V <sub>CC</sub>	7 Volts 1
Short Circuit Output Current	50 mA
Power Dissipation	1 Watt

Note: 1 Relative to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

				LIMITS			TEST
PARAMETER	SYMBOL		MIN	TYP	MAX	UNIT	CONDITIONS
Supply Voltage		Vcc		5.0	5.5	v	
		V <sub>SS</sub>	0	0	0	v	
High Level Input Voltage. (RAS, CAS, WE)		√інс	2.4		5.5	v	All Voltages Referenced
High Level Input Voltage, All Inputs Except RAS, CAS, WE		∨ін	2.4		5.5	v	to V <sub>SS</sub>
Low Level Input Voltage, All Inputs		Vi∟	-2.0		0.8	V	
Operating Current		µPD4164-1			45		
Operating Current	1001	µPD4164-2			50	mA	2
RAS, CAS Cycling; tRC = tRC (Min.)		µPD4164-3			60		
Standby Current Power Supply Standby Current (RAS = VIHC, DOUT = Hi-Impedance)	ICC2				5.0	mA	
Refresh Current Average Power Supply		µPD4164-1			35		
Current, Refresh Mode;	1003	µPD4164-2			40	mA	2
RAS Cycling, CAS = VIHC, tRC = tRC (Min.)		µPD4164-3			45		
Page Mode Current Average Power Supply		µPD4164-1			35	3	
Current, Page Mode Operation	ICC4	µPD4164-2			40	mA	2
RAS = V <sub>IL</sub> ; CAS Cycling tpC = tpC (Min.)		µPD4164-3			45		
Input Leakage Current Any Input VIN = 0 to +5.5 Volts, All Other Pins Not Under Test = 0V	ι Ι(L)		-10		10	μA	
Output Leakage Current DOUT is Disabled, VOUT = 0 to +5.5 Volts	<sup>1</sup> 0(L)		-10		10	μΑ	
Output Levels High Level Output		∨он	2.4		Vcc	v	
Voltage (I <sub>OUT</sub> = 5 mA) Low Level Output Voltage (I <sub>OUT</sub> = 4.2 mA)		Vol	0		0.4	v	

 $T_a = 0^\circ$  to 70°C (1);  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

Notes: ① T<sub>a</sub> is specified here for operation at frequencies to t<sub>RC</sub> ≥ t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met.
 ② I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC4</sub> depend on output loading and cycle rates. Specified rates are

obtained with the output open.

#### DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

#### AC CHARACTERISTICS

#### $T_a = 0^\circ$ to +70° C (1); $V_{CC} = +5V \pm 10\%$ ; $V_{SS} = 0V$ (3) (4)

	LIMITS									
		μPD4164-1		µPD4164-2		μPD	4164-3		TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
Random Read or Write Cycle Time	<sup>t</sup> RC	410		335		270		ns	6	
Read Write Cycle Time	TRWC	465		335		270		ns	6	
Page Mode Cycle Time	tPC	275		225		170		ns		
Access Time from RAS	RAC		250		200		150	ns	68	
Access Time from CAS	<sup>1</sup> CAC		165		135		100	ns	08	
Output Buffer Turn-Off Delay	tOFF	0	60	0	50	0	40	ns	9	
Transition Time (Rise and Fail)	tΤ	3	50	3	50	3	50	ns	4	
RAS Precharge Time	<sup>t</sup> RP	150		120		100		ns		
RAS Pulse Width	<sup>t</sup> RAS	250	10,000	200	10,000	150	10,000	ns		
RAS Hold Time	<sup>t</sup> RSH	165		135		100		ns		
CAS Pulse Width	<sup>t</sup> CAS	165	10,000	135	10,000	100	10,000	ns		
CAS Hold Time	<sup>1</sup> CSH	250		200		150		ns		
RAS to CAS Delay Time	<sup>t</sup> RCD	35	85	30	65	25	50	ns	0	
CAS to RAS Precharge Time	<sup>t</sup> CRP	0		0		0		ns		
CAS Precharge Time	<sup>t</sup> CPN	35		30		25		ns		
CAS Precharge Time (For Page Mode Cycle Only)	tCP	100		80		60		ns		
RAS Precharge CAS Hold Time	TRPC	0		0		0		ns		
Row Address Set-Up Time	<sup>t</sup> ASR	0		0		0		ns		
Row Address Hold Time	<sup>t</sup> RAH	25		20		15		ns		
Column Address Set-Up Time	tASC	0		0		0		ns		
Column Address Hold Time	<sup>t</sup> CAH	75		55		45		ns		
Column Address Hold Time Referenced to RAS	<sup>t</sup> AR	160		120		95		ns		
Read Command Set-Up Time	<sup>t</sup> RCS	0		0		0		ns		
Read Command Hold Time Referenced to RAS	<sup>t</sup> RRH	30		25		20		ns	O	
Read Command Hold Time	<sup>t</sup> RCH	0		0		0		ns	0	
Write Command Hold Time	tWCH	75		55		45		ns		
Write Command Hold Time Referenced to RAS	WCR	160		120		95		ns		
Write Command Pulse Width	tWP	75		55		45		ns		
Write Command to RAS Lead Time	<sup>t</sup> RWL	100		55		45		ns		
Write Command to CAS Lead Time	tCWL	100		55		45		ns		
Data-In Set-Up Time	tDS	0		0		0		ns	Û	
Data-In Hold Time	<sup>t</sup> DH	75		55		45		ns	Ø	
Data-In Hold Time Referenced to RAS	tDHR	160		120		95		ns		
Refresh Period	<sup>t</sup> REF		2		2		2	ms		
WRITE Command Set-Up Time	twcs	-20		-20		-20		ns	0	
CAS to WRITE Delay	tCWD	115		80		60		ns	0	
RAS to WRITE Delay	tewp	200		145	T	110		ns	0	

Notes: ① T<sub>8</sub> is specified here for operation at frequencies to t<sub>RC</sub> > t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating paremeters are met.

(2) An initial pause of 100 µs is required after power-up followed by any 8 AAS, cycles before proper device operation is achieved.

③ AC measurements assume t<sub>T</sub> = 5 ns.

- V<sub>IHC</sub> (min) or V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.
- (a) The specifications for trac (min) and traw (min) are used only to indicate cycle times at which proper operation over the full temperature range (0° C <  $T_a < 70^\circ$  C) is assured.
- Assumes that tRCD > tRCD (max).
- (8) Measured with a load equivalent to 2 TTL loads and 100 pF.
- (a) topper (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the tq<sub>CD</sub> (max) limit ensures that tq<sub>AC</sub> (max) can be met, tq<sub>CD</sub> (max) is specified as a reference point only, if tq<sub>CD</sub> is greater than the specified tq<sub>CD</sub> (max) limit, then access time is controlled exclusively by tq<sub>AC</sub>.
   These parameters are references to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- WCS, CWD and tRWD are restrictive operating parameters in read-write and read-modify-write cycles only. If tWCS > tWCS (min), the cycle is an early write cycle and the data output will armain open circuit throughout the metrice cycle. If CWD or to tWD is transformed to the above conditions are met the condition of the data cut lat easily from the selected oil. If neither of the above conditions are met the condition of the data cut lat eccess time and until CAS goes back to VHD is indetermining.
- Bither tRRH or tRCH must be satisfied for a read cycle.



#### **TIMING WAVEFORMS**

50



(CONT.)

HIDDEN REFRESH CYCLE



PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



3

 $T_a = 0^\circ$  to +70°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

	SVMPOL		LIMITS	}	115117	TEST
(AnAme) En	STWDOL	MIN	TYP	MAX	0	CONDITIONS
Input Capacitance (A <sub>0</sub> -A <sub>7</sub> ), D <sub>IN</sub>	CI1	,	5	6	рF	
Input Capacitance RAS, CAS, WRITE	CI2	к.	ş •	10	pF	
Output Capacitance (DOUT)	C0			7	pF	

### CAPACITANCE



#### PACKAGE OUTLINES µPD4164C



ITEM	MILLIMETERS	INCHES
A	19.4 MAX.	0.76 MAX.
В	0.81	0.03
С	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.05 MAX.	0.16 MAX.
J	4.55 MAX.	0.18 MAX.
к	7.62	0.30
Ľ	6.4	0.25
м	0.25+0.10	0.01



μPD4164D

Ceramic

ITEM	MILLIMETERS	INCHES		
A	20.5 MAX.	0.81 MAX		
8	1.36	0.05		
с	2.54	.0.10		
D	0.5	0.02		
E	17.78	0.70		
F	1.3	0.051		
G	3.5 MIN.	0.14 MIN.		
н	0.5 MIN.	0.02 MIN.		
1	4.6 MAX.	0.18 MAX		
J	5.1 MAX.	0.20 MAX		
к	7.6	0.30		
L	7.3	0.29		
м	0.27	0.01		

## **NEC Microcomputers, Inc.**



### 4096 × 1 STATIC NMOS RAM

**DESCRIPTION** The  $\mu$ PD4104 is a high performance 4K static RAM. Organized as 4096 x 1, it uses a combination of static storage cells with dynamic input/output circuitry to achieve high speed and low power in the same device. Utilizing NMOS technology, the  $\mu$ PD4104 is fully TTL compatible and operates with a single +5V ± 10% supply.

FEATURES `• Fast Access Time - 200 ns (µPD4104-2)

- Very Low Stand-By Power 28 mW Max.
- Low V<sub>CC</sub> Data Retention Mode to +3 Volts.
- Single +5V ±10% Supply.
- Fully TTL Compatible.
- Available in 18 Pin Plastic and Ceramic Dual-in-Line Packages.
- 3 Performance Ranges:

			SUPPLY CURRENT				
	ACCESS TIME	R/W CYCLE	ACTIVE	STANDBY	LOW VCC		
μPD4104	300 ns	460 ns	21 mA	5 mA	5 mA		
μPD4104-1	250 ns	385 ns	21 mA	5 mA	3.3 mA		
μPD4104-2	200 ns	310 ns	25 mA	5 mA	3.3 mA		



PIN NAMES

A0-A11	Address Inputs
CE	Chip Enable
D <sub>IN</sub>	Data Input
<sup>D</sup> оит	Data Output
v <sub>ss</sub>	Ground
v <sub>cc</sub>	Power (+5V)
WE	Write Enable

Rev/2



Operating Temperature	 	 	 	 	 0°C to +70°C
Storage Temperature	 	 	 	 	 65°C to +150°C
Voltage on Any Pin	 	 	 	 	 1 to +7 Volts ①
Power Dissipation	 	 	 	 	 1 Watt
Short Circuit Output Current	 	 	 	 	 50 mA

#### ABSOLUTE MAXIMUM **BATINGS\***

#### Note: 1 With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 10\%$ 

				LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Supply Voltage		Vcc	4.5	5.0	5.5	v	
Logic "1" Voltage All Input	ts	VIH	2.2	-3	7.0	v	1 (1)
Logic "0" Voltage All Input	ts	VIL	-1.0		0.8	v	
	μPD4104	ICC1			21	mA	
Average VCC	μPD4104-1	ICC1			21	mA	
Current	µPD4104-2	ICC1			25	mA	C
Standby V <sub>CC</sub> Power Supply	Current	ICC2			5	mA	3
Input Leakage Current (Any	/ Input)	հե	-10		10	μA	(4)
Output Leakage Current		IOL	-10		10	μA	35
Output Logic "1" Voltage IOUT -500 #A		∨он	2.4			V	
Output Logic "0" Voltage I	OUT 5mA	VOL			0.4	v	

#### DC CHARACTERISTICS ① ⑥

CAPACI	TANCE	1
--------	-------	---

		LIMITS				
PARAMETER	SYMBOL	MIN	түр	мах	UNIT	TEST CONDITIONS
Input Capacitance	CIN		4	6	pF	Ø
Output Capacitance	COUT		6	7	pF	0

Notes: 1 All voltages referenced to VSS

2 ICC1 is related to precharge and cycle times. Guaranteed maximum values for ICC1 may be calculated by

 $|CC1| ma| = (5t_p + 13 (t_C - t_p) + 3420) t_C$ 

where tp and tc are expressed in nanoseconds. Equation is referenced to the -2 device, other devices derate to the same curve.

3 Output is disabled (open circuit), CE is at logic 1.

(4) All device pins at 0 volts except pin under test at 0.  $V_{IN}$  = 5.5 volts.

(5)  $0V \le V_{OUT} \le +5.5V$ .

- (6) During power up,  $\overrightarrow{CE}$  and  $\overrightarrow{WE}$  must be at VIH for minimum of 2 ms after V<sub>CC</sub> reaches
- 4.5V, before a valid memory cycle can be accomplished. (7) Effective capacitance calculated from the equation C  $-I \frac{\Delta t}{\Delta V}$  with  $\Delta V$  equal to 3V and VCC nominal.

#### AC CHARACTERISTICS 2 7

Та	= 0° (	to	+70°(	с,	Vcc	=	+5V	t	10% (1	)
----	--------	----	-------	----	-----	---	-----	---	--------	---

		41	04	41	04-1	4104-2			TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read or Write Cycle Time	tC	460		385		310		ns	8
Random Access	<sup>t</sup> AC		300		250		200	ns	3
Chip Enable Pulse Width	<sup>t</sup> CE	300	10,000	250	10,000	200	10,000	ns	
Chip Enable Precharge Time	tp	150		125		100		ns	
Address Hold Time	tAH	165		135		110		ns	
Address Set-Up Time	tAS	0		0		0		ns	
Output Buffer Turn-Off Delay	<sup>t</sup> OFF	0	75	0	65	0	50	ns	9
Read Command Set-Up Time	tRS	0		0		0		ns	4
Write Enable Set-Up Time	tws	-20		-20		-20		ns	4
Data Input Hol <u>d T</u> ime Referenced to WE	tон	25		25		25		ns	
Write Enabled Pulse Width	tww	90		75		60		ns	
Modify Time	tMOD	0	10,000	0	10,000	0	10,000	ns	5
WE to CE Precharge Lead Time	tWPL	105		85		70		ns	6
Data Input Set-Up Time	<sup>t</sup> DS	0		0		0		ns	
Write Enable Hold Time	twH	225		185		150		ns	
Transition Time	۲T	5	50	5	50	5	50	ns	
Read-Modify-Write Cycle Time	tRMW	565		470		380		ns	10

3

Notes: 1 All voltages referenced to VSS

- ② During power up, CE and WE must be at V<sub>IH</sub> for minimum of 2 ms after V<sub>CC</sub> reaches 4.5V, before a valid memory cycle can be accomplished.
- ③ Measured with load circuit equivalent to 2 TTL loads and CL = 100 pF.
- (4) If  $\overline{WE}$  follows  $\overline{CE}$  by more than t<sub>WS</sub> then data out may not remain open circuited.
- ⑤ Determined by user. Total cycle time cannot exceed tCE max.
- 6 Data-in set-up time is referenced to the later of the two falling clock edges CE or WE.
- O AC measurements assume t<sub>T</sub> = 5 ns. Timing points are taken as V<sub>IL</sub> = 0.8V and V<sub>IH</sub> = 2.2V on the inputs and V<sub>OL</sub> = 0.4V and V<sub>OH</sub> = 2.4V on the output waveform.
- (8) t<sub>C</sub> = t<sub>CE</sub> + t<sub>P</sub> + 2 t<sub>T</sub>.
- $\ensuremath{\textcircled{0}}$  The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within tOFF.
- (10) tRMW = tAC + tWPL + tP + 3 tT + tMOD.

#### STANDBY T<sub>a</sub> = 0°C to +70°C CHARACTERISTICS

		41	04	4104-1		4104-2			TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
V <sub>CC</sub> In Standby	VPD	3.0		3.0		3.0		v	
Standby Current	IPD		5.0		3.3		3,3	mA	0
Power Supply Fall Time	TF	100		100		100		μs	
Power Supply Rise Time	TR	100		100		100		μs	
Chip Enable Pulse CE Width	TCE	300		250		200		μs	
Chip Enable Precharge to Power Down Time	TPPD	150		125		100		ns	
"I" Level CE Min Level	VIH	2.2		2.2		2.2		v	
Standby Recovery Time	TRC	500		500		500		μs	

#### Note: (1) Maximum value for $V_{PD}$ minimum value (= 3 V).

#### TIMING WAVEFORMS

#### POWER DOWN



### μ PD4104



WRITE CYCLE



READ-MODIFY-WRITE CYCLE



TIMING WAVEFORMS (CONT.)

### OPERATIONAL

DESCRIPTION

**READ CYCLE** 

The selection of one of the possible 4096 bits is made by virtue of the 12 address bits presented at the inputs. These are latched into the chip by the negative going edge of chip enable ( $\overline{CE}$ ). If the write enable ( $\overline{WE}$ ) input is held at a high level (VIH) while the CE input is clocked to a low level (VII), a read operation will be performed. At the access time  $(t \Delta C)$ , valid data will appear at the output. Since the output is unlatched by a positive transition of  $\overline{CE}$ , it will be in the high impedance state from the previous cycle until the access time. It will go to the high impedance state again at the end of the current cycle when CE goes high.

The address lines may be set up for the next cycle any time after the address hold time has been satisfied for the current cycle.

#### WRITE CYCLE

Data to be written into a selected cell is latched into the chip by the later negative transition of  $\overline{CE}$  or  $\overline{WE}$ . If  $\overline{WE}$  is brought low before  $\overline{CE}$ , the cycle is an "Early Write" cycle, and data will be latched by CE. If CE is brought low before WE, as in a Read-Modify-Write cycle, then data will be latched by WE.

If the cycle is an "Early Write" cycle, the output will remain in the high impedance state. For a Read-Modify-Write cycle; the output will be active for the Modify and Write portions of the memory cycle until  $\overline{CE}$  goes high. If  $\overline{WE}$  is brought low after  $\overline{CE}$ but before the access time, the state of the output will be undefined. The desired data will be written into the cell if data in is valid on the leading edge of  $\overline{WE}$ , to  $\mu$  is satisfied. and  $\overline{WE}$  occurs prior to  $\overline{CE}$  going high by at least the minimum lead time (twp).

#### **READ-MODIFY-WRITE**

Read and Write cycles can be combined to allow reading of a selected location and then modifying that data within the same memory cycle. Data is read at the access time and modified during a period defined by the user. New data is written between WE low and the positive transition of  $\overline{CE}$ . Data out will remain valid until the rising edge of  $\overline{CE}$ . A minimum R-M-W cycle time can be calculated by tRMW = tAC + tMOD + tWPI + tP + 3 tT; where tRMW is the cycle time, tAC is the access time, tMOD is the user defined modify time, twp is the  $\overline{WE}$  to  $\overline{CE}$  lead time, tp is the  $\overline{CE}$  high time, and tT is one transition time.

#### POWER DOWN MODE

In power down, data may be retained indefinitely by maintaining  $V_{CC}$  at +3V. However, prior to V<sub>CC</sub> going below V<sub>CC</sub> minimum (≤4.5V) CE must be taken high  $(V_{IH} = 2.2V)$  and held for a minimum time period tppp and maintained at  $V_{IH}$  for the entire standby period. After power is returned to VCC min or above, CE must be held high for a minimum of tRC in order that the device may operate properly. See power down waveforms herein. Any active cycle in progress prior to power down must be completed so that tCE min is not violated.



### PACKAGE OUTLINES µPD4104C

μPD4104D

Plastic	
i lastic	

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
8	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
м	0.25	0.01





Cerdip

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
В	1.44	0.055
· C	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2,5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
ĸ	7.62	0.3
L	6.7	0.26
м	0.25	0.01

4104DS-9-80-CAT

### NEC Microcomputers, Inc.

### **NEC** μ PD2114L μ PD2114L-1 μ PD2114L-2 μ PD2114L-3 μ PD2114L-3

### 4096 BIT (1024 × 4 BITS) STATIC RAM

DESCRIPTION The NEC µPD2114L is a 4096 bit static Random Access Memory organized as 1024 words by 4 bits using N-channel Silicon-gate MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding. It therefore requires no clocks or refreshing to operate and simplifies system design. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The  $\mu$ PD2114L is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The  $\mu$ PD2114L is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select ( $\overline{CS}$ ) lead allows easy selection of an individual package when outputs are OR-Tied.

#### FEATURES • Access Time: Selection from 150-450 ns

- Single +5 Volt Supply
- Directly TTL Compatible All Inputs and Outputs
- Completely Static No Clock or Timing Strobe Required
- Low Operating Power Typically 0.06 mW/Bit
- Identical Cycle and Access Times
- Common Data Input and Output using Three-State Output
- High Density 18-pin Plastic and Ceramic Packages
- Replacement for 2114L and Equivalent Devices

#### **PIN CONFIGURATION**

A6 🗆	1	18 🗖 VCC
A5 🗖	2	17 0 47
^4 □	3	16 A8
A3 🗖	4 μPD	15 🗖 A9
^0 <b>□</b>	<sup>5</sup> 2114L	. 14 1/01
A1 🗖	6	13 1/0 <sub>2</sub>
A2 🗖	7	12 1/03
cs 🗆	8	11 1/04
	9	

#### **PIN NAMES**

A0-A9	Address Inputs
WE	Write Enable
cs	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground

### μPD2114L



 Operating Temperature
 - 10°C to +80°C

 Storage Temperature
 - 65°C to +150°C

 Voltage on any Pin
 - 0.5 to 7 Volts

#### ABSOLUTE MAXIMUM RATINGS\*

**BLOCK DIAGRAM** 

Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

```
T_a = 0^\circ C to 70^\circ C; V_{CC} = +5V \pm 10\% unless otherwise noted.
```

			LIMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current (All Input Pins)	LI			10	μA	∨ <sub>IN</sub> = 0 to 5.5∨
I/O Leakage Current	LO			10	μA	$\overline{\text{CS}}$ = 2V, V <sub>I/O</sub> = 0.4V to V <sub>CC</sub>
Power Supply Current	<sup>I</sup> cc1			65	mA	$V_{1N} = 5.5V, I_{1/O} = 0 \text{ mA},$ $T_a = 25^{\circ}\text{C}$
Power Supply Current	<sup>1</sup> CC2			70	mA	$V_{1N} = 5.5V, I_{1/O} = 0 \text{ mA},$ $T_a = 0^{\circ} \text{C}$
Input Low Voltage	V <sub>IL</sub>	-0.5		0.8	v	-
Input High Voltage	v <sub>iH</sub>	2.0		6.0	v	
Output Low Current	IOL	3.2			mA	V <sub>OL</sub> = 0.4V
Output High Current	'он			-1.0	mA	V <sub>OH</sub> = 2.4V, V <sub>CC</sub> = 4.75V
						<sup>V</sup> <sub>OH</sub> = 2.2V, V <sub>CC</sub> = 4.5V

#### $T_a = 25^{\circ}C; f = 1.0 MHz$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input/Output Capacitance	C <sub>I/O</sub>			8	pf	V <sub>I/O</sub> = 0V
Input Capacitance	CIN			5	pf	VIN = 0V

#### DC CHARACTERISTICS

CAPACITANCE

#### AC CHARACTERISTICS $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$ , unless otherwise noted.

LIMITS													
PARAMETER	SYMBOL	21	14L	211	4L-1	211	4L-2	211	4L·3	211	4L-5	UNIT	TEST CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		Companyore
					F	READ	YCLE						
Read Cycle Time	<sup>t</sup> RC	450		300		250		200		150		ns	$t_T = t_r = t_f = 10 \text{ ns}$
Access Time	<sup>t</sup> A		450		300		250		200		150	ns	C <sub>L</sub> = 100 pF
Chip Selection to Output Valid	*CO		120		100		80		70		60	ns	Load = 1 TTL gate
Chip Selection to Output Active	۲CX	20		20		20		20		20		ns	Input Levels = 0.8 and 2.0V
Output 3-State from Deselection	<sup>†</sup> ОТD		100		80		70		60		50	ns	V <sub>ref</sub> = 1.5V
Output Hold from Address Change	чона	50		50		50		50		50		ns	
					w	RITE	CYCLE						
Write Cycle Time	tWC	450		300		250		200		150		ns	t⊤ = t <sub>r</sub> = t <sub>f</sub> = 10 ns
Write Time	τw	200		150		120		120		80		ns	С <sub>L</sub> = 100 рF
Write Release Time	twr	0		0		0		0		0		ns	Load = 1 TTL gate
Output 3-State from Write	tотw		100		80		70		60		50	ns	Input Levels = 0.8 and 2.0V
Data to Write Time Overlap	<sup>†</sup> DW	200		150		120		120		80		ns	V <sub>ref</sub> = 1.5V
Data Hold from Write Time	<sup>t</sup> DH	0		0		0		0		0		ris	
Address to Write Setup Time	<sup>t</sup> AW	0		0		0		0		0		ns	

#### TIMING WAVEFORMS



(2)  $t_W$  is measured from the latter of  $\overline{CS}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high.

#### TYPICAL OPERATING CHARACTERISTICS

.





NORMALIZED POWER SUPPLY CURRENT VS. SUPPLY VOLTAGE



NORMALIZED POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE







### μPD2114L





(PLASTIC)
(

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
ĸ	7.62	0.3
L	6.7	0.26
м	0.25	0.01

 $\mu$ PD2114LD

PACKAGE OUTLINES

μPD2114LC





(CERDIP)

ITEM	MILLIMETERS	INCHES
А	23.2 MAX.	0.91 MAX.
8	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2,5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
м	0.25	0.01

#### NOTES

### **NEC Microcomputers, Inc.**



### 4096 x 1 BIT STATIC RAM

The  $\mu$ PD2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. The result is low standby power dissipation without the need for clocks, address setup and hold times. In addition, data rates are not reduced due to cycle times that are longer than access times.

 $\overline{\text{CS}}$  controls the power down feature. In less than a cycle time after  $\overline{\text{CS}}$  goes high – deselecting the  $\mu$ PD2147 – the part automatically reduces its power requirements and remains in this lower power standby mode as long as  $\overline{\text{CS}}$  remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The  $\mu$ PD2147 is placed in an 18-pin ceramic package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data. A data input and a separate three-state output are used.

#### FEATURES •

### Scaled NMOS Technology Completely Static Memory — No Clock or Timing Strobe Required

- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output
- Available in a Standard 18-Pin Ceramic Package
- 2 Performance Ranges:

	ΜΔΧ	SUPPLY	CURRENT
	ACCESS TIME	ACTIVE	STANDBY
μPD2147-2	70 ns	160 mA	20 mA
μPD2147-3	55 ns	160 mA	20 mA
μPD2147-5	45 ns	160 mA	20 mA

#### **PIN CONFIGURATION**

A0	q	1	Ŭ	18		Vcc
Α1	р	2		17		<sup>A</sup> 6
A2	р	3		16	Þ	A <sub>7</sub>
Α3	Ц	4	μPD	15	þ	А <sub>8</sub>
A4	Ц	5	2147	14	þ	Ag
Α5	q	6		13	Þ	A <sub>10</sub>
DOUT	q	7		12		A <sub>11</sub>
WE	q	8		11	Þ	DIN
GND	q	9		10	Þ	cs
	•			-		

Ρ	
11	Address Inputs
	Write Enable

A0-A

WE	Write Enable
<u>CS</u>	Chip Select
DÍN	Data Input
DOUT	Data Output
Vcc	Power (+5V)
GND	Ground

#### TRUTH TABLE

cs	WE	MODE	OUTPUT	POWER
н	х	Not Selected	High Z	Standby
L	L	Write	High Z	Active
L	н	Read	DOUT	Active



Operating Temperature	 	10°C to +85°C
Storage Temperature	 	$\dots -65^{\circ}C \text{ to } +150^{\circ}C$
Voltage on Any Pin	 	-3.5V to +7 Volts ①
DC Output Current	 	20 mA
Power Dissipation	 	1.2 W
Note: (1) with respect to ground		

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 10\%$ , unless otherwise noted. ①

			LIMITS				
PARAMETER	SYMBOL	MIN	түр@	MAX	UNIT	TEST C	ONDITIONS
Input Load Current (All Input Pins)	<sup>I</sup> LI		0.01	10	μA	V <sub>CC</sub> = Max V <sub>CC</sub>	k, V <sub>IN</sub> = GND to
Output Leakage Current	110		0.01	10	μΑ	CS = V <sub>IH</sub> , V <sub>OUT</sub> = G	V <sub>CC</sub> = Max, ND to V <sub>CC</sub>
Operation Current	laa		120	150	mA	T <sub>a</sub> = 25°C	$V_{CC} = Max,$ CS = VII
Operating Current	'CC			160	mA	T <sub>a</sub> = 0°C	Outputs Open
Standby Current	ISB		12	20	mA	$\frac{V_{CC}}{CS} = Min \text{ to Max},$	
Peak Power-On Current	1 <sub>PO</sub> ③		25	50	mA	V <sub>CC</sub> = GN CS = Lowe VIHMin	D to V <sub>CC</sub> = Min, r of V <sub>CC</sub> or
Input Low Voltage	VIL	-3.0		0.8	V		
Input High Voltage	⊻ін	2.0		6.0	v		
Output Low Voltage	VOL			0.4	V	IOL = 8 m	A
Output High Voltage	∨он	2.4			v	<sup>1</sup> OH = -4.	) mA
Output Short Circuit Current	los	-150		+150	mA	Vout = G	IND to VCC

Notes: ① The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

03

Typical limits are V<sub>CC</sub> = 5V, T<sub>a</sub> = +25°C, and specified loading. I<sub>CC</sub> exceeds I<sub>SB</sub> maximum during power on. A pull-up resistor to V<sub>CC</sub> on the CS input is required to keep the device deselected : otherwise, power-on current approaches ICC active.

#### DC CHARACTERISTICS

**RATINGS\*** 

### CAPACITANCE

	Ta =	25°	C: f =	= 1 0	MHZ(	1)
--	------	-----	--------	-------	------	----

		LIMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	CiN			5	pF	V1N = 0V	
Output Capacitance	COUT			6	pF	VOUT = 0V	

Note: (1) This parameter is sampled and not 100% tested.

#### AC TEST CONDITIONS

Input Pulse Levels	and to 3.0 Volts
Input Rise and Fall Times	
Input and Output Timing Reference Levels	1.5 Volts
Output Load	See Figure 1

#### AC CHARACTERISTICS **READ CYCLE**

#### $T_a = 0^\circ C$ to +70° C; $V_{CC} = +5V \pm 10\%$ unless otherwise noted.

		LIMITS							
		μPD2147-5		μPD2147-3		μPD2147-2			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Read Cycle Time	t <sub>RC</sub> ①	45		55		70		ns	
Address Access Time	<sup>t</sup> AA		45		55		70	ns	
Chip Select Access Time	tACS1		45		55		70	ns	
Chip Select Access Time	tACS2		45		55		70	ns	
Output Hold From Address Change	tон	5		5		5		ns	
Chip Select to Output in Low Z	t <sub>CZ</sub> Ø	10		10		10		ns	3
Chip Deselection to Output in High Z	t <sub>HZ</sub> ⊘	0	30	0	30	0	40	ns	(4)
Chip Selection to Power-Up Time	<sup>t</sup> PU	0		0		0		ns	
Chip Selection to Power-Down Time	<sup>t</sup> PD		20		20		30	ns	



- Notes: (1) All Read Cycle timings are referenced from the last valid address to the first transitioning address,
  - (2) At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min. both for a given device and from device to device.
  - 3 Transition is measured ±200 mV from steady state voltage with specified loading.
  - (4) Transition is measured at V<sub>OL</sub> +200 mV and V<sub>OH</sub> -200 mV with specified loading.



#### TIMING WAVEFORMS **READ CYCLE**

READ CYCLE NO. 2 57



		LIMITS							
		μPD2	2147-5	μPD2	2147-3	μPD2	147-2	]	1. A
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Write Cycle Time	twc	45		55		70		ns	
Chip Select to End of Write	tCW	45		45		55		ns	
Address Valid to End of Write	taw	45		45		55		ns	
Address Setup Time	tAS	0		0		0		ns	
Write Pulse Width	twp	25		25		40		ns	
Write Recovery Time	twn	0		10		15		ns	
Data Valid to End of Write	*DW	25		25		30		ns	· .
Data Hold Time	<sup>t</sup> DH	10		10		10		ns	
Write Enabled to Output with Z	twż	0	25	0	25	0	35	ns	3
Output Active From End of Write	tow	0		0		0		ns	(4)

#### AC CHARACTERISTICS WRITE CYCLE

Notes: 1) All Read Cycle timings are referenced from the last valid address to the first transitioning address.

2) At any given temperature and voltage condition, tHZ max is less than tLZ min. both for a given device and from device to device.

③ Transition is measured ±200 mV from steady state voltage with specified loading.

(4) Transition is measured at V<sub>OL</sub> +200 mV and V<sub>OH</sub> -200 mV with specified loading.

5 WE is high for Read Cycles.

(6) Device is continuously selected, CS = V<sub>1L</sub>.
 (7) Addresses valid prior to or coincident with

Addresses valid prior to or coincident with CS transition low.

#### TIMING WAVEFORMS WRITE CYCLE



WRITE CYCLE NO. 1 (WE CONTROLLED) (5)

WRITE CYCLE NO. 2 (CS CONTROLLED) (5)



- Notes: (1) If CS goes high simultaneously with WE high, the output remains in a high impedance state.
  - All Write Cycle timings are referenced from the last valid address to the first transitioning address.

v



### PACKAGE OUTLINE µPD2147D

Ceramic

ITEM	MILLIMETERS	INCHES				
Α	23.2 MAX.	0.91 MAX.				
в	1.44	0.055				
С	2.54	0.1				
D	0.45	0.02				
E	20.32	0.8				
F	1.2	0.06				
G	2.5 MIN.	0.1 MIN.				
н	0.5 MIN.	0.02 MIN.				
1	4.6 MAX.	0.18 MAX.				
J	5.1 MAX.	0.2 MAX.				
к	7.62	0.3				
L	6.7	0.26				
M	0.25	0.01				


# 4096 (1024x4) BIT STATIC RAM

DESCRIPTION The μPD2149 is a 4096-bit static Random Access Memory organized as 1024 words bv 4-bits. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories.

The  $\mu$ PD2149 is encapsulated in an 18-pin ceramic package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data.

#### FEATURES • Completely Static Memory – No Clock or Timing Strobe Required

- Equal Access and Cycle Times, Faster Chip Select Access
- Single +5V Supply
- High Density 18-Pin Package
- Directly TTL Compatible All Inputs and Outputs
- Common Input and Output
- Three-State Output
- Access Time: 35-55 ns MAX (From Address) 15-25 ns MAX (From Chip Select)
- Power Dissipation: 180 mA MAX

A6	q	1	$\sim$	18		Vcc
Α5	q	2		17		Α7
A4	q	3		16	þ	A8
A3	d	4		15	þ	A9
A0	d	5	μPD	14	þ	I/01
A1	d	6	2149	13	Þ	1/02
A2,	q	7		12		I/O3
<u>CS</u>	q	8		11	Þ	1/04
GND	q	9		10	þ	WE
					-	

#### PIN NAMES

<i>2</i>	
A0-A9	Address Inputs
WE	Write Enable
<del>CS</del>	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground

#### TRUTH TABLE

<del>cs</del>	WE	MODE	I/O
н	х	Not Selected	High Z
L	L	Write	DIN
L	н	Read	DOUT

# **CAPACITANCE** $T_a = 25^{\circ}C; f = 1.0 \text{ MHz}$ (1)

		LIMIT		LIMITS		
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			5	pF	VIN = 0V
Output Capacitance	COUT			7	pF	VOUT = 0V

#### AC TEST CONDITIONS

Note: (1) This parameter is sampled and not 100% tested.

Input Pulse Levels	 Gnd to 3.0V
Input Rise and Fall Times	 5 ns
Input and Output Timing Reference Levels	 
Output Load	 See Figure 1

AC CHARACTERISTICS READ CYCLE ①

Та	= (	)°C	to to	+70	°C;	Vcc	= +5'	V±	10%,	unless	otherwise	noted
----	-----	-----	-------	-----	-----	-----	-------	----	------	--------	-----------	-------

		2149-2		2149-1		2149			TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read Cycle Time	TRC	35		45		55		ns	
Access Time	TA		35		45		55	ns	
Chip Selection to Output Valid	тсо		15		20		25	ns	
Chip Selection to Output Active	тсх	0		0		0		ns	
Output 3-State From Deselection	тотр		10		15		20	ns	2
Output Hold From Address Change	тон	0		0		0		ns	



Notes: (1) WE is high for read cycle.

(2) Transition is measured ±500 MV from steady state with load of Figure 2. This parameter is sampled and not 100% tested.



Operating Temperature	;
Storage Temperature	;
Voltage on Any Pin	
DC Output Current	L
Power Dissipation	ſ

Note: 1) with respect to ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### \*T<sub>a</sub> = 25°C

PARAMETER	SYMBOL	MIN	мах	UNIT	TEST CONDITIONS
Input Leakage Current	ILI	-10	+10	μA	VIN = GND to VCC
Ouput Leakage Current	<sup>I</sup> LO	-50	+50	μΑ	CS = VIH VOUT = GND to 4.5V
Power Supply Current	ICC		180	MA	VIN = VCC, I/O = open
Input Low Voltage	VIL	-0.5	0.8	V	
Input High Voltage	⊻ін	2.0	Vcc	V	
Output Low Voltage	VOL		0.4	V	IOL = 8 MA
Output High Voltage	∨он	2.4		V	<sup>1</sup> OH = -4 MA
Output Short Circuit Current	los	TBD	TBD	МА	V <sub>OUT</sub> = GND to V <sub>CC</sub>

#### $T_a = 0^{\circ}C$ to $+70^{\circ}C$ ; $V_{CC} = +5V \pm 10\%$ , unless otherwise noted.

Note: The operating temperature range is guaranteed with transverse air flow exceeding 400 feet per minute.

# ABSOLUTE MAXIMUM RATINGS\*

DC CHARACTERISTICS

# 3

BLOCK DIAGRAM

# μPD2149

		214	19-2	214	9-1	2149		2149	
PARAMETER	SYMBOL	MIN	мах	MIN	МАХ	MIN	мах	UNIT	CONDITIONS
Write Cycle Time	тwс	35		45		55		ns	
Write Time	тw		30		40		50	ns	1
Write Release Time	TWR	5		5		5		ns	
Data to Write	TDW	20		25		30		ns	
Output 3-State From Write	тотw		10		15		20	ns	2
Data Hold From Write Time	тон	5		5		5		ns	
Address to Write Setup Time	TAW	0		0		0		ns	

#### $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$ , unless otherwise noted.

#### AC CHARACTERISTICS WRITE CYCLE



Notes: (1) Tw is measured from the latter of  $\overline{CS}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high.

2 Transition is measured +500 MV from steady state with load of Figure 3. This parameter is sampled and not 100% tested.

(3)  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  must be high during all address transitions.

READ CYCLE 1 2

#### TIMING WAVEFORMS



74



Notes: (1)  $\overline{WE}$  is high for read cycle. (2)  $\overline{WE}$  or  $\overline{CS}$  must be high du

(2) WE or CS must be high during all address transitions.



	Ceramic									
ITEM	MILLIMETERS	INCHES								
A	23.2 MAX.	0.91 MAX.								
B	1.44	0.055								
С	2.54	0.1								
D	0.45	0.02								
E	20.32	0.8								
F	1.2	0.06								
G	2.5 MIN.	0.1 MIN.								
н	0.5 MIN.	0.02 MIN.								
1	. 4.6 MAX.	0.18 MAX.								
J	5.1 MAX.	0.2 MAX.								
ĸ	7.62	0.3								
L	6.7	0.26								
M	0.25	0.01								

3

2149DS-12-80-CAT

76

.

# **NEC** μ PD421 μ PD421-1 μ PD421-2 μ PD421-3 μ PD421-5

# **8K BIT STATIC RAM**

DESCRIPTION

N The NEC µPD421 is a very high speed 8192 bit static Random Access Memory organized as 1024 words by 8 bits. Features include a power down mode controlled by the chip select input for an 80% power saving.

FEATURES • 1024 x 8-bit Organization

- Very Fast Access Time: 150/200/250/300/450 ns
- Single +5V Power Supply
- Low Power Standby Mode
- N-Channel Silicon Gate Process
- Fully TTL Compatible
- 6-Device Static Cell
- Three State Common I/O
- Compatible with 8108 and Equivalent Devices
- Available in 22 Pin Ceramic Dual-in-Line Package

#### PIN CONFIGURATION

А <sub>6</sub>		1	$\sim$	22	Þ۷ <sub>cc</sub>
А <sub>5</sub>		2		21	
Α4	d	3		20	
A3		4		19	
A2		5	μPD	18	⊐cs
Α <sub>1</sub>		6	421	17	WE
A <sub>0</sub>		7		16	1/0 <sub>8</sub>
1/01	Ц	8		15	1/0 <sub>7</sub>
1/02		9		14	
1/03	q	10		13	1/0 <sub>5</sub>
GND		11		12	<b>□</b> 1/0 <sub>4</sub>

PIN NAMES

A0-A9	Address Inputs
WE	Write Enable
CS	Chip Select
1/01-1/08	Data Input Output
Vcc	Power (+5V)
GND	Ground

# μPD421



Operating Temperature 0	°C to +70°C
Storage Temperature	C to +150°C
Voltage on Any Pin	o +7 Volts 🛈

ABSOLUTE MAXIMUM RATINGS\*

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

			LIMITS			TEAT CONDUTIONS
PARAMETER	SAMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current (All Inputs Pins)	ι.			10	μA	VIN ≈ 0 to +5.5V
I/O Leakage Current	<sup>1</sup> LO			50	μA	
Operating Current	<sup>I</sup> CC			120	mA	V <sub>CC</sub> = Max; CS = V <sub>IL</sub> ; Outputs Open
Stand-by Current	ISB			20	mA	V <sub>CC</sub> = Min. to Max. CS = VIH
Input Low Voltage	VIL	-0.3		0.8	v	
Input High Voltage	∨ін	2.0		6.0	v	
Output Low Voltage	VOL			0.4	v	i <sub>OL</sub> = 4.0 m A
Output High Voltage	∨он	2.4			V	<sup>1</sup> OH = -1 mA

#### $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$ , unless otherwise specified

#### DC CHARACTERISTICS

•

# CAPACITANCE $T_a = 25^{\circ}C; f = 1.0 \text{ MHz}$

DADAMETED	SYMPOL	LIN	AITS		TEST CONDITIONS	
PARAIVIETER	STIVIBUL	MIN	MAX	UNIT		
Input/Output Capacitance	CI/O		7	pF	V <sub>I/O</sub> = 0V	
Input Capitance	CIN		5	pF	V <sub>IN</sub> = 0V	

#### AC CHARACTERISTICS

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 10\%$ , unless otherwise specified

	LIMITS											
PARAMETER	SYMBOL	μΡΟ	0421	μPD	421-1	μPD	421-2	μPD	421-3	μPD	421-5	UNIT
		MIN	мах	MIN	мах	MIN	МАХ	MIN	мах	MIN	MAX	
	READ CYCLE											
Read Cycle Time	<sup>t</sup> RC	450		300		250		200		150		ns
Address Access Time	<sup>t</sup> AA		450		300		250		200		150	ns
Chip Select Access Time	<sup>t</sup> ACS		450		300		250		200		150	ns
Output Hold from Address Change	<sup>t</sup> ОН	10		10		10		10		10		ns
Chip Selection To Output in Low Z	<sup>t</sup> LZ	10		10		10		10		10		ns
Chip Deselection to Output in High Z	tHZ	0	100	0	80	0	70	0	60	0	50	ns
Chip Selection to Power Up Time	<sup>t</sup> PU	0		0		0		0		0		ns
Chip Deselection to Power Down Time	tpD(1)		100		80		70		60		50	ns
			W	RITE C	YCLE							
Write Cycle Time	twc	450		300		250		200		150		ns
Chip Selection to End of Write	tCW	360		240		200		160		130		ns
Address Valid to End of Write	<sup>t</sup> AW	360		240		200		160		130		ns
Address Setup Time	<sup>t</sup> AS	10		10		10		10		10		ns
Write Pulse Width	tWP	300		230		190		160		130		ns
Write Recovery Time	tWR	10		10		10		10		10		ns
Data Valid to End of Write	tDW	200		150		120		100		80		ns
Data Hold Time	<sup>t</sup> DH	10		10		10		10		10		ns
Write Enabled to Output in High Z	<sup>t</sup> WZ		100		80		70		60		50	ns
Output Active from End of Write	tow	10		10		10		10		10		ns

Note: (1)  $I_{CC}$  (t = t<sub>PD</sub>) = 1/2  $I_{CC}$  Active.

3

# μPD421



A

В D G J

h

27.43 Max.

 $\begin{array}{c} \textbf{27,43 Max.} \\ \textbf{1.27 Max.} \\ \textbf{2.54 \pm 0.1} \\ \textbf{0.42 \pm 0.1} \\ \textbf{25.4 \pm 0.3} \\ \textbf{1.5 \pm 0.2} \\ \textbf{3.5 \pm 0.3} \\ \textbf{3.7 \pm 0.3} \\ \textbf{4.2 Max.} \\ \textbf{5.08 Max.} \\ \textbf{10.16 \pm 0.15} \\ \textbf{9.1 \pm 0.2} \end{array}$ 

9.1 ± 0.2 0.25 ± 0.05

0.358

PACKAGE OUTLINE μPD421D



# 16,384 x 1 BIT STATIC MOS RANDOM ACCESS MEMORY

DESCRIPTION The NEC µPD2167 is a 16,384 words by 1 bit Static MOS RAM. Fabricated with NEC's NMOS technology, it offers the user single power supply operation and fast access times in a standard 20 pin dual-in-line package. Its use of automatic power down circuitry minimizes system operating power requirements. Fully static circuitry throughout means the cycle time and access time are equal.

- FEATURES 16,384 x 1 Organization
  - Fully Static Memory No Clock or Timing Strobe Required
  - Equal Access and Cycle Times
  - Single +5V Supply
  - Automatic Power Down
  - Directly TTL Compatible All Inputs and Outputs
  - Separate Data Input and Output
  - Three-State Output
  - Access Time: 55 ns Max.
    - Power Dissipation: 160 mA Max. (Active)

20 mA Max. (Standby)

Available in a Standard 20 Pin Dual-in-line Package

#### **PIN CONFIGURATION**

		$\sim$		
^o 🗖	1		20	
A1 🗖	2		19	
A2 🗖	3		18	<b>□</b> ^8
^3□	4		17	<b>□</b> ^9
^₄□	5	μPD 2167	16	A10
^₅□	6		15	<b>A</b> 11
^6 □	7		14	A12
Ро∪т⊏	8		13	A13
WE C	9		12	
∨ss ⊏	10		11	
	_			

**PIN NAMES** 

Address Inputs
Write Enable
Chip Select
Data Input
Data Output
Power (+5V)
Ground

#### TRUTH TABLE

$\overline{cs}$	WE	MODE	OUTPUT	POWER
н	х	Not Selected	High Z	Standby
L	L	Write	High Z	Active
L	н	P.ead	DOUT	Active

#### 2167DS-12-80-CAT

81





# 1024 BIT (256x4) STATIC CMOS RAM

DESCRIPTION The μPD5101L and μPD5101L-1 are very low power 1024 bit (256 words by 4 bits) static CMOS Random Access Memories. They meet the low power requirements of battery operated systems and can be used to ensure non-volatility of data in systems using battery backup power.

All inputs and outputs of the  $\mu$ PD5101L and  $\mu$ PD5101L-1 are TTL compatible. Two chip enables ( $\overline{CE}_1$ , CE<sub>2</sub>) are provided, with the devices being selected when  $\overline{CE}_1$  is low and CE<sub>2</sub> is high. The devices can be placed in standby mode, drawing 10  $\mu$ A maximum, by driving  $\overline{CE}_1$  high and inhibiting all address and control line transitions. The standby mode can also be selected unconditionally by driving CE<sub>2</sub> low.

The  $\mu$ PD5101L and  $\mu$ PD5101L-1 have separate input and output lines. They can be used in common I/O bus systems through the use of the OD (Output Disable) pin and OR-tying the input/output pins. Output data is the same polarity as input data and is nondestructively read out. Read mode is selected by placing a high on the R/W pin. Either device is guaranteed to retain data with the power supply voltage as low as 2.0 volts. Normal operation requires a single +5 volt supply.

The  $\mu$ PD5101L and  $\mu$ PD5101L-1 are fabricated using NEC's silicon gate complementary MOS (CMOS) process.

#### FEATURES

- ES Directly TTL Compatible All Inputs and Outputs
  - Three-State Output
  - Access Time 650 ns (μPD5101L); 450 ns (μPD5101L-1)
  - Single +5V Power Supply
  - CE2 Controls Unconditional Standby Mode
  - Available in a 22-pin Dual-in-Line Package

#### PIN CONFIGURATION

А <sub>3</sub>	Ц	1	$\bigcirc$	22		v <sub>cc</sub>
A2	d	2		21	þ	Α4
A <sub>1</sub>	q	3	μPD 5101L	20	þ	R/W
А <sub>0</sub>	Ц	4		19	þ	CE1
А <sub>5</sub>	Ц	5		18	þ	OD
A <sub>6</sub>	Ц	6		17	þ	CE2
A <sub>7</sub>	Ц	7		16	þ	do4
GND	Ц	8		15	þ	DI4
DI <sub>1</sub>	q	9		14	þ	$DO_3$
$DO_1$		10		13	þ	DI3
DI <sub>2</sub>		11		12	þ	DO2
	•					

#### **PIN NAMES**

DI1 DI4	Data Input
A0 - A7	Address Inputs
R/W	Read/Write Input
CE1, CE2	Chip Enables
OD	Output Disable
DO1 - DO4	Data Output
Vcc	Power (+5V)

# μPD5101L



Operating Temperature

ABSOLUTE MAXIMUM **RATINGS\*** 

 $0^{\circ}$ C to  $+70^{\circ}$ C

**BLOCK DIAGRAM** 

Voltage On Any Pin With Respect to Ground . . . . . . -0.3 Volts to V<sub>CC</sub> +0.3 Volts COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.  $*T_{a} = 25^{\circ}C$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	түр 1	МАХ	UNIT	TEST CONDITIONS
Input High Leakage	ILIH 2			1	μA	VIN = VCC
Input Low Leakage	1LIL 2			-1	μA	V <sub>IN</sub> = 0V
Output High Leakage	LOH(2)			1	μA	$\overline{CE}_1 = 2.2V, V_{OUT} = V_{CC}$
Output Low Leakage	LOL 2			-1	μA	CE1 = 2.2V, VOUT = 0.0
Operating Current	ICC1			22	mA	$V_{IN} = V_{CC} Except \overline{CE}_1$ <0.65V, Outputs Open
Operating Current	ICC2			27	mA	V <sub>IN</sub> = 2.2V Except CE <sub>1</sub> ≤0.65V, Outputs Open
Standby Current	'ccl@			10	μA	V <sub>IN</sub> = 0 to 5.25V CE <sub>2</sub> ≤ 0.2V
Input Low Voltage	VIL	-0.3		0.65	V	
Input High Voltage	VIH	2.2		Vcc	V	
Output Low Voltage	VOL			0.4	V	I <sub>OL</sub> = 2.0 mA
Output High Voltage	VOH1	2.4			V	IOH = -1.0 mA
Output High Voltage	VOH2	3.5			V	I <sub>OH</sub> = -100 μA
~						

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = +5V \pm 5\%$ , unless otherwise specified.

84

Notes: (1) Typical values at  $T_a = 25^{\circ}C$  and nominal supply voltage.

2 Current through all inputs and outputs included in I<sub>CCL</sub>.

		LIMITS				
PARAMETER	SYMBOL	MIN	түр	МАХ	UNIT	TEST CONDITIONS
Input Capacitance (All Input Pins)	CIN		4	8	pF	V <sub>IN</sub> - 0V
Output Capacitance	COUT		8	12	ρF	V <sub>OUT</sub> - 0V

DC CHARACTERISTICS

CAPACITANCE

#### AC CHARACTERISTICS

#### READ CYCLE

# μPD5101L

$T_a = 0^{\circ} C$ to $70^{\circ} C$ ; $V_{CC}$	= 5V±5%, unles	otherwise specified
--	----------------	---------------------

				LI	NITS				
PARAMETER	SYMBOL	5101L			5101L-1			UNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
Read Cycle	<sup>t</sup> RC	650			450			ns	Input pulse amplitude: 0,65 to 2,2 Volts
Access Time	<sup>t</sup> A			650			450	ns	Input rise and fall
Chip Enable (CE <sub>1</sub> ) to Output	tCO1			600			400	ns	times: 20 ns
Chip Enable (CE <sub>2</sub> ) to Output	tCO2			700			500	ns	Timing measurement reference level:
Output Disable to Output	tOD			350			250	ns	Output load: ITTL
Data Output to High Z State	<sup>t</sup> DF	0		150	0		130	ns	Gate and $C_L = 100  pF$
Previous Read Data Valid with Respect to Address Change	<sup>t</sup> OH1	0			0			ns	
Previous Read Data Valid with Respect to Chip Enable	tOH2	0			0			ns	

#### WRITE CYCLE

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V\pm5\%$ , unless otherwise specified

				LIM	ITS																		
PARAMETER	SYMBOL	5101L			5101L 5101L-1		5101L-1		5101L-1		5101L-1		5101L-1		5101L-1		5101L-1		5101L-1		5101L-1		TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX																
Write Cycle	tWC	650			450			ns	Input pulse amplitude:														
Write Delay	<sup>t</sup> AW	150			130			ns	0.65 to 2.2 Volts														
Chip Enable (CE <sub>1</sub> ) to Write	<sup>t</sup> CW1	550			350			' ns	Input rise and fall times: 20 ns														
Chip Enable (CE <sub>2</sub> ) to Write	<sup>t</sup> CW2	550			350			ns	Timing measurement reference level:														
Data Setup	<sup>t</sup> DW	400			250			ns	1.5 Volt														
Data Hold	tDH	100			50			ns	Output load: ITTL														
Write Pulse	tWP	400			250			ns	Gate and C <sub>1</sub> =														
Write Recovery	tWR	50			50			ns	100 pF														
Output Disable Setup	<sup>t</sup> DS	150			130																		

#### LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS

$T_a = 0^{\circ}C$ to 70 C
----------------------------

LIMITS PARAMETER SYMBOL MIN түр мах UNIT TEST CONDITIONS V<sub>CC</sub> for Data v VCCDR +2.0  $CE_2 \le +0.2V$ Retention Data Retention +10 V<sub>CCDR</sub> = +2.0V μA ICCDR Current  $CE_2 \le +0.2V$ Chip Deselect 0 <sup>t</sup>CDR ns Setup Time Chip Deselect tRC() ns tR Hold Time

Note: 1) tRC = Read Cycle Time

# μPD5101L





Notes: 1 Typical values are for T<sub>a</sub> = 25° C and nominal supply voltage. 2 OD may be tied low for separate I/O operation. 3 During the write cycle, OD is "high" for common I/O and

During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.



#### TIMING WAVEFORMS

# LOW V<sub>CC</sub> DATA RETENTION



ITEM	MILLIMETERS	INCHES
Α	28.0 Max.	1.10 Max.
В	1.4 Max.	0.025 Max.
С	2.54	0.10
D	0.50 0.10	0.02 0.004
E	25.4	1.0
F	1:40	0.055
G	2.54 Min.	0.10 Min.
н	0.5 Min,	0.02 Min.
1	4,7 Max.	0.18 Max.
J	5.2 Max.	0.20 Max.
к	10.16	0.40
L	8.5	0.33
м	0.25 <sup>+0.10</sup> 0.05	0.01 <sup>+0.004</sup> 0.002

5101LDS-12-80-CAT

NOTES

.



## 1024 × 4 BIT STATIC CMOS RAM

#### DESCRIPTION

The  $\mu$ PD444/6514 is a high-speed, low power silicon gate CMOS 4096-bit static RAM organized 1024 words by 4 bits. It uses DC stable (static) circuitry throughout and therefore requires no clock or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

 $\overline{\text{CS}}$  controls the power down feature. In less than a cycle time after  $\overline{\text{CS}}$  goes high – deselecting the  $\mu$ PD444/6514 – the part automatically reduces its power requirements and remains in this low power standby mode as long as  $\overline{\text{CS}}$  is high. There is no minimum  $\overline{\text{CS}}$  high time for device operation, although it will determine the length of time in the power down mode. When  $\overline{\text{CS}}$  goes low, selecting the  $\mu$ PD444/6514, the  $\mu$ PD444/6514 automatically powers up.

The  $\mu$ PD444/6514 is placed in an 18-pin plastic package for the highest possible density. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The  $\mu$ PD444/6514 is pin-compatible with the  $\mu$ PD2114L NMOS Static RAM.

Data retention is guaranteed to 2 volts on all parts. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

#### **FEATURES** • Low Power Standby $-5 \mu W$ Typ.

- Low Power Operation
- Data Retention 2.0V Min.
- Capability of Battery Backup Operation
- Fast Access Time 200-450 ns
- Identical Cycle and Access Times
- Single +5V Supply
- No Clock or Timing Strobe Required
- Completely Static Memory
- Automatic Power-Down
- Directly TTL compatible: All Inputs and Outputs
- Common Data Input and Output using Three-State Outputs
- Replacement for μPD2114L and Equivalent Devices
- Available in a Standard 18-Pin Plastic Package

#### PIN CONFIGURATION

A6		1	$\sim$	18	⊐vcc
Α5		2		17	
Α4	C	3		16	<b>D</b> ^8
A3		4	μPD	15	<b>1</b> ^9
A0	q	5	444/ 6514	14	<b>1</b> <sup>1/0</sup> 1
Α1	d	6		13	1/02
Α2	q	7		12	1/03
cs	q	8		11	1/04
GND	q	9		10	
					I

P	11	N I	N٨	٩N	IES	S
---	----	-----	----	----	-----	---

A0-A9	Address Inputs
WE	Write Enable
<del>CS</del>	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground

# μPD444/6514



PACKAGE OUTLINE µPD444/6514C

,

#### Plastic

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
В	1.44	0.055
с	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.05
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
м	0.25	0.01

444/6514DSREV1-12-80-CAT

н

# μPD444/6514

#### AC CHARACTERISTICS

Ta = -40 C to +85 C; VCC = +5V +	10% unless otherwise noted.
----------------------------------	-----------------------------

		T									
					LIMITS						
		444/6	514-3	444/6	514-2	444/6	514-1	444/	6514		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
READ CYCLE											
Read Cycle	<sup>t</sup> RC	200		250		300		450		ns	Input Puise Levels:
Address Access Time	1AA		200		250		300		450	ns	+0.8 to +2.4 Volts
Chip Select Access Time ①	*ACS1		200		250		300		450	ns	Input Rise and Fall
Chip Select Access Time ②	1ACS2		250		300		350		500	ns	Innes: TO hs Input and Output Timing
Output Hold from Address Change	10Н	50		50		50		50		ns	Levels: 1.5 Volt
Chip Selection to Output in Low Z	1LZ	20		20		20		20		ns	Output Load: 1 TTL Gate and CL = 100 pF
Chip Deselection to Output in High Z	tHZ		60		70		80		100	ns	
			w	RITE	CYCLE						
Write Cycle Time	١wc	200		250		300		450		ns	Input Pulse Levels:
Chip Selection to End of Write	<sup>t</sup> CW	180		230		250		350		ns	+0.8 to +2.4 Volts
Address Valid to End of Write	<sup>t</sup> AW	180		230		250		350		ns	Input Rise and Fall
Address Setup Time	<sup>t</sup> AS	0		0		0		0		ns	Innes To hs
Write Pulse Width	tWP	180		210		230		300		ns	Levels: 1.5 Volt
Write Recovery Time	<sup>t</sup> WR	0		0		0		0		ns	Output Load: 1 TTL
Data Valid to End of Write	*DW	120		140		150		200		ns	Gate and CL = 100 pF
Data Hold Time	тон	0		0		0		0		ns	
Write Enabled to Output in High Z	twz		60		70		80		100	ns	
Output Active from End of Write	tow	0		0		0		0		ns	

Notes. (1) Chip deselected for greater than 100 ns prior to selection.

② Chip deselected for a finite time that is less than 100 ns prior to selection. (If the deselect time is 0 ns, the chip is by definition selected and access occurs according to Read Cycle No. 1.)

#### LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS

$T_{\rm c} = -40^{\circ} {\rm C} {\rm to} +85^{\circ} {\rm C}$									
		LIMITS							
PAREMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS			
Data Recall on Supply Voltage	VCCDR	2.0			v	$\overline{CS} = V_{CC}, V_{IN} = V_{CC}$ to GND			
Data Retention Supply Current	ICCDR		0.01	10	μA	$V_{CC} = 3V, CS = V_{CC}$ $V_{IN} = V_{CC}$ to GND			
Chip Deselect to Data Retention Time	<sup>t</sup> CDR	0			ns				
Operation Recovery Time	<sup>t</sup> R	trc1			ns				

Note: 1 t<sub>RC</sub> = Read Cycle Time

#### TIMING WAVEFORMS





#### **BLOCK DIAGRAM**

#### ABSOLUTE MAXIMUM RATINGS\*

#### Supply Voltage +8.0 Volts Note: ① With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = -40^\circ C$  to  $+85^\circ C$ ;  $V_{CC} = +5V \pm 10\%$  unless otherwise noted.

#### DC CHARACTERISTICS

			LIMITS												
		444/6514-3 444/6514-2 444/6514-1 444/6514				514		1 A.							
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	МАХ	MIN	TYP	MAX	MIN	TYP	МАХ	UNIT	TEST CONDITIONS
Input Leakage Current	1 <sub>L1</sub>	-1.0		1.0	-1.0		10	-1.0		1.0	-1.0		1.0	μA	VIN = GND to VCC
I/O Leakage Current	LO	-1.0		1.0	-1.0		1.0	-1.0		1.0	-1.0		1.0	μA	$\overline{CS} = V_{IH}, V_{I/O} = GND$ to V <sub>CC</sub>
Operating Supply Current	ICCA1		19	35		15	35		12	35		9	35	mA	CS = VIL, VIN = VCC, Outputs Open
Operating Supply Current	ICCA2		23	'0		19	40 .		15	40		12	40	mA	CS = VIL, VIN = 2.4V, Outputs Open
Average Operating Supply Current	ICCA3		10	20		9	20		8	20		7	20	mA	VIN = GND or VCC, Outputs Open f = 1 MHz, Duty 50%
Standby Supply Current	<sup>I</sup> CCS			50			50			50			50	μA	CS = V <sub>CC</sub> , V <sub>IN</sub> = GND to V <sub>CC</sub>
Input Low Voltage	VIL	-0.3		0.8	-0.3		0.8	-0.3		0.8	-0.3		0.8	v	
Input High Voltage	∨ін	2.4		V <sub>CC</sub> + 0.3	2.4		VCC + 0.3	2.4		VCC + 0.3	2.4		Vcc + 0.3	v	
Output Low Voltage	VOL			0.4			0.4			0.4			0.4	v	IOL = 2.0 mA
Output High Voltäge	∨он	2.4			2.4			2.4			2.4			v	<sup>1</sup> OH <sup>∞</sup> −1.0 mA

#### $T_a = 25^{\circ}C$ , f = 1 MHz

		LIMITS		•		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input/Output Capacitance	C <sub>I/O</sub>			10	pF	V1/O = 0V
Input Capacitance	CIN			5	pF	V <sub>IN</sub> = 0V

## CAPACITANCE

Note: This parameter is periodically sampled and not 100% tested.

# FULLY DECODED 4096 STATIC CMOS RAM

#### DESCRIPTION

TION The μPD445L is a very low power 4,096 bit (1024 words by 4 bits) static RAM fabricated with NEC's complementary MOS (CMOS) process. It has two chip enable inputs (CE<sub>1</sub>, CE<sub>2</sub>). Minimum standby current is drawn when CE<sub>1</sub> is at a high level, while inhibiting all address and control line transitions or, unconditionally when CE<sub>2</sub> is at a low level. This device ideally meets the low power requirements of battery operated systems and battery back-up systems for non-volatility of data.

The  $\mu$ PD445L uses fully static circuitry requiring no clocking. Output data is read out non-destructively by placing a high on the R/W pin and has the same polarity as input data. All inputs and outputs are directly TTL compatible. The device has common input/output data busses and an OD (Output Disable) pin for use in common I/O bus systems.

The  $\mu$ PD445L is guaranteed to retain data with the power supply voltage as low as 2.0 volts.

#### FEATURES

- Single +5V Power SupplyIdeal for Battery Operation
- Low Standby Power for Data Retention
- Simple Memory Expansion Chip Enable Inputs
- Access Time 650 ns Max. (μPD445L)
  450 ns Max. (μPD445L-1)
- Directly TTL Compatible All Inputs and Outputs
- Common Data Input and Output
- Static CMOS No Clock or Refreshing Required
- 20 Pin Dual-In-Line Plastic Package

#### PIN CONFIGURATION

		<u> </u>		
A3 🗖	1	-	20	
A2 🗖	2		19	
A1 🗖	3		18	R/W
A0 □	4		17	
A5 🗖	5	μPD	16	00
A6 🗖	6	445L	15	CE2
A7 🗖	7		14	
GND 🗖	8		13	
1/01 🗖	9		12	1/04
1/O <sub>2</sub> 🗖	10		11	<b>1</b> /03
	-			

#### PIN NAMES

A0-A9	Address Input
OD	Output Disable
R/W	Read/Write
CE1	Chip Enable 1
CE2	Chip Enable 2
1/01-1/04	Data Input/Output
Vcc	Power Supply
GND	Ground

#### **OPERATION MODES**

CE1	CE2	OD	Chip	Output Mode		
0	1	0	Colores et	Data Out		
0	1	1	Selected			
Others			Non-Selected	High Impedance		

# μPD445L



Operating Temperature	S	0°C to +70°C
Storage Temperature		40°C to +125°C
All Output Voltages		-0.3 to V <sub>CC</sub> +0.3 Volts
All Input Voltages		-0.3 to V <sub>CC</sub> +0.3 Volts
Supply Voltage VCC	•••••	0.3 to +7 Volts
COMMENT: Stress above those listed un	der "Absolute Maximum Rat	ings" may cause permanent

damage to the device. This is a stress rating only and functional operations of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### \*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ ;  $+5V \pm 10\%$ 

			LIMITS	3		TEST	
PARAMETER	SYMBOL	MIN	τγρ	MAX	UNIT	CONDITIONS	
Input High Voltage	VIH	+2.2		Vcc .	v		
Input Low Voltage	VIL	-0.3		+ 0.65	V		
Output High Voltage	Vон1	+2.4			V	IOH1.0 mA	
Output tright vortage	VOH2	+3.5			V	<sup>I</sup> OH ∸ 100 µA	
Output Low Voltage	VOL			+ 0.4	V	IOL = +2.0 mA	
Input Leakage Current High	Цін			+ 1.0	μA	VI - VCC	
Input Leakage Current Low	- ILIL			- 1.0	μA	V1 - 0V	
Output Leakage Current High	Гон			+ 1.0	μA	$\frac{V_0}{CE_1} = V_{CC}$ , $\overline{CE}_1 = 2.2V$	
Output Leakage Current Low	LOL			1.0	μA	$\frac{V_0}{CE_1} = 0V,$	
Supply Current	ICC1		12	25	mA	Outputs Open VI = VCC except CE1 < 0.65V	
Supply Current	ICC2		16	30	mA	Outputs Opeń V <sub>I</sub> = 2.2V except CE <sub>1</sub> ≤ 0.65V	
Standby Current	ICCL			40	μA	V <sub>1</sub> = 0 to 5.25∨ Except CE <sub>2</sub> ≤ 0.2V	

# RATINGS\*

ABSOLUTE MAXIMUM

#### DC CHARACTERISTICS

34

.

BLOCK DIAGRAM

CAPACITANCE  $T_a = 25^{\circ}C; f = 1 \text{ MHz}$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Capacitance	CI		5	8	рF	V1 = 0V
Output Capacitance	CO		8	12	pF	V0 = 0V

AC CHARACTERISTICS	$T_a = 0^\circ C \text{ to } +70^\circ C$	; V <sub>CC</sub> = +5V	# ± 10%	READ	YCLE			
				LIMITS				
			445L		44	5L-1		TEST
	PARAMETER	SYMBOL	MIN	MAX	MIN	ΜΑΧ	UNIT	CONDITIONS
	Read Cycle Time	<sup>t</sup> RC	650		450		ns	
	Access Time	tA		650		450	ns	Input Voltage Levels
	Chip Enable (CE1) to Output	<sup>t</sup> CO1		600		400	ns	V = +0.65 to +2.2V
	Chip Enable (CE <sub>2</sub> ) to Output	tCO2		700		500	ns	Input Rise Time 20 ns
	Output Enable to Output	tOD		350		250	ns	Input Fall Time 20 ns
	Output Disable (OD) to Floating	<sup>t</sup> DF	0	150	0	130	ns	Timing Measurement Reference Level =
	Data Output Hold Time	tOH1	0		0		ns	+1.5V Output Load
	Chip Disable to Floating	tOH2	0		0		ns	1 TTL + 100 pF
	Address Rise and Fall Time	t <sub>r</sub> t <sub>f</sub>		300		300	ns	For Address change during Chip Enabled

# $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%$ WRITE CYCLE

			LIN	IITS				
		44	5L	445	L-1		TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
Write Cycle Time	tWC	650		450		ns		
Address Setup Time	<sup>t</sup> AW	150		130		ns	Input Voltage Levels Vi = ±0.65 to ±2.2V	
Chip Enable (CE <sub>1</sub> ) to Write End	<sup>t</sup> CW1	550		350		ns	Input Rise Time 20 ns	
Chip Enable (CE <sub>2</sub> ) to Write End	<sup>t</sup> CW2	550		350		ns	Input Fall Time 20 ns	
Data Setup Time	tDW	400		250		ns		
Data Hold Time	<sup>t</sup> DH	100		50		ns	Timing Measurement	
Write Pulse Width	twp	400		250		ns	Reference Level =	
Address Hold Time	twR	50		50		ns	+ <b>1.</b> 5V	
Output Disable Setup Time	tDS	150		130		ns		
Address Rise and Fall Time	tr tf		300		300	ns	For Address change during Chip Enabled	

# μPD445L

#### TIMING WAVEFORMS

## LOW VCC DATA RETENTION

Та	=	0°C	to	+70° C	
----	---	-----	----	--------	--

		L	IMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
V <sub>CC</sub> for Data Retention	VCCDR	+2.0			v	$CE_2 \le +0.2V$
Data Retention Current	ICCDR			40	μA	$V_{CCDR} = +2.0V$ $CE_2 \le +0.2V$
Chip Deselect Setup Time	<sup>t</sup> CDR	0			ns	
Chip Deselect Hold Time	tR	t <sub>RC</sub> ①			ns	

Note: ① t<sub>RC</sub> = Read Cycle Time



READ CYCLE



Note  $\Phi$  Apply less than V<sub>CCDR</sub> to all inputs for data retention mode





#### (PLASTIC)

ITEM	MILLIMETERS	INCHES
A	27.00	1.07
В	2.07	0.08
С	2.54	0.10
D	0.50	0.02
E	22.86	0.90
F	1.20	0.05
G	2.54 MIN	0.10 MIN
н	0.50 MIN	0.02 MIN
I	4.58 MAX	0.18
J	5.08 MAX	0.20
к	10.16	0.40
L	8.60	0.39
м	0.25 +0.10 -0.05	0.01 +0.004 -0.002

445LDS-12-80-CAT

NOTES

.

.



# 2048 x 8 BIT STATIC CMOS RAM

DESCRIPTION The  $\mu$ PD446 is a high speed, low power, 2048 word by 8 bit static CMOS RAM fabricated using an advanced silicon gate CMOS technology. A unique circuitry technique makes the  $\mu$ PD446 a very low operating power device which requires no clock or refreshing to operate. Minimum standby power current is drawn by this device when  $\overline{CE}$  equals V<sub>CC</sub> independently of the other input levels.

Data retention is guaranteed at a power supply voltage as low as 2V.

The  $\mu$ PD446 is packaged in a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

#### FEATURES • Single +5V Supply

- Fully Static Operation No Clock or Refreshing required
- TTL Compatible All Inputs and Outputs
- Common I/O Using Three-State Output
- OE Eliminates Need for External Bus Buffers
- Max Access/Min Cycle Times Down to 120 ns
- Low Power Dissipation, 45 mA Max Active/100 μA Max Standby/ 10 μA Max Data Retention
- Data Retention Voltage 2V Min
- Standard 24-Pin Plastic and Ceramic Packages

• Plug-in Compatible with 16K EPROMs

#### **PIN** CONFIGURATION

A7L	1		24	
<b>A6</b> □	2		23	A8
A5 🗌	3		22	A9
A4[]	4		21	D WE
A3	5	· ·	20	
A2	6	μPD	19	A10
	7	446	18	
A0 🗖	8		17	1/08
1/01	9		16	1/07
1/02	10		15	1/06
1/03	11		14	1/05
	12		1.3	1/04
				,

PIN NAMES							
A0-A10	Address Inputs						
WE	Write Enable						
OE	Output Enable						
CE	Chip Enable						
1/01-1/08	Data Input/Output						
Vcc	Power (+5V)						
GND	Ground						

T	R	U	Т	н	T/	4	в	L

ĈĒ	ŌĒ	WE	MODE	1/0	ICC
н	x	×	NOT SELECTED	HZ	STANDBY
L	н	H	NOT SELECTED	HZ	ACTIVE
L	L	н	READ	DOUT	ACTIVE
L	х	Ľ	WRITE.	DIN	ACTIVE



#### **BLOCK DIAGRAM**

Supply Voltage		7.0V
Input or Output Voltage Supplied	0.3 to VCC	C+ 0.3V
Storage Temperature Range	55°C to	ა 125°C
Operating Temperature Range	0°C	to 70°C

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25°C

 $T_a = 0$  to 70°C;  $V_{CC} = 5.0V \pm 10\%$ PD446-2 µPD446-1 μPD446 CHARACTERISTIC SYMBOL UNIT CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX Input High Voltage v<sub>IH</sub> 2.2 vcc 2.2 vcc 2.2 vcc v +0.3 +0.3 +0.3 Input Low Voltage VIL. -0.3 0.8 -0.3 8.0 -0.3 0.8 v VIN = 0~ VCC Input Leakage Current ч -1.0 1.0 -1.0 1.0 -1.0 1.0 μA V<sub>CS</sub> = V<sub>IH</sub> VI/0 = 0 ~ V<sub>CC</sub> I/O Leakage Current -1.0 1.0 -1.0 1.0 -1.0 1.0 μA 1LO VCS = VIL II/O = 0 MIN TCYCLE 30 45 25 38 20 30 ICCA1 mA Operating Supply Current VCS = VIL II/O = 0 DC CURRENT ICCA2 5 10 5 10 5 10 mA  $V_{CS} = V_{CC}$  $V_{IN} = 0 \sim V_{CC}$ Standby Current 100 100 100 μA Iccs IOH = -1.0 mA Voн 2.4 2.4 2.4 v Output High Voltage Output Low Voltage IOL = 2.0 mA 0.4 0.4 0.4 ٧ VOL

DC CHARACTERISTICS

#### $T_a = 25^{\circ}C, f = 1.0 MHz$

		LIMITS			
PARAMETER	SYMBOL	MIN	МАХ	UNIT	TEST CONDITIONS
Input Capacitance	C <sub>IN</sub>		6	pF	V <sub>IN</sub> = 0V
Input/Output Capacitance	CI/O		8	pF	V <sub>I/O</sub> = 0V

#### CAPACITANCE

#### AC CHARACTERISTICS

#### READ CYCLE

 $V_{CC} = 5.0V \pm 10\%$ ,  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ 

		LIMITS						
		μPD4	46-2	μPD	446-1	μΡΕ	0446	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	МАХ	UNIT
Read Cycle Time	<sup>t</sup> RC	120		150		200		ns
Address Access Time	<sup>t</sup> AA		120		150		200	ns
Chip Enable Access Time	tACS		120		150		200	ns
Output Enable to Output Valid	tOE		60		75		100	ns
Output Hold from Address Change	tон	20		20		20		ns
Chip Enable to Output in LZ	<sup>t</sup> CLZ	10		10		10		ns
Output Enable to Output in LZ	tolz	10		10		10		ns
Chip Disable to Output in HZ	<sup>t</sup> CHZ		60		75		100	ns
Output Disable to Output in HZ	tohz.		60		75		100	ns

 $V_{CC} = 5.0V \pm 10\%$ ,  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ 

WRITE CYCLE

		LIMITS						
		μPD	446-2	μPD4	146-1	μPD446		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	МАХ	UNIT
Write Cycle Time	tWC	120		150		200		ns
Chip Enable to End of Write	<sup>t</sup> CW	100		125		170		ns
Address Valid to End of Write	<sup>t</sup> AW	100		125		170		ns
Address Setup Time	tAS	0		0		0		ns
Write Pulsewidth	twp	100		125		170		ns
Write Recovery Time	tWR	0		0		0		ns
Data Valid to End of Write	<sup>t</sup> DW	60		75		100		ns
Data Hold Time	<sup>t</sup> DH	0		0		0		ns
Write Enable to Output in HZ	twhz		60		75		100	ns
Output Active from End of Write	tOW	20		20		20		ns

### LOW VCC DATA RETENTION

Ta =	0°C	to	70°C	
------	-----	----	------	--

٦	L	c	IN	Ľ	υ	I١	

-						
			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	түр	МАХ	UNIT
VCC for Data Retention	VCCDR	$V_{IN} = 0 \sim V_{CC},$ $V_{\overline{CE}} = V_{CC}$	2.0			v
Data Retention Current	ICCDR	V <sub>CC</sub> = 3.0V, V <sub>IN</sub> = 0 ~ V <sub>CC</sub> V <u>CE</u> = V <sub>CC</sub>		0.1	10	μA
Chip Deselection to Data Retention Time	<sup>t</sup> CDR		0			ns
Operation Recovery Time	<sup>t</sup> R		<sup>t</sup> RC			ns

# μ PD446

**READ CYCLE (1)** 



**READ CYCLE (2)** 



WRITE CYCLE (1)

#### NOTES:

1 WE is high for read cycles.

2 Device is continuously selected,  $\overline{CE} = V_{1L}$ .

3 Address valid prior to or coincident with CE transition low.



(3)  $t_{WR}$  is measured from the earlier of  $\overrightarrow{CE}$  or  $\overrightarrow{WE}$  going high to the end of write cycle.

(4) If the CS low transition occurs simultaneously with or after the WE low transition, output buffers remain in a high impedance state.



LOW V<sub>CC</sub> DATA RETENTION TIMING CHART



#### AC TEST CONDITIONS

Input Pulse Levels	0.8V to 2.2V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Levels	1.5V
Output Load	1 TTL + 100 pF



### PACKAGE OUTLINE μPD446C

(PLASTIC)

ITEM	MILLIMETERS	INCHES		
A	33 MAX	1.3 MAX		
В	2.53	0.1		
С	2.54	0.1		
D	0.5 ± 0.1	0.02 ± 0.004		
E	27.94	1.1		
F	1.5	0.059		
G	2.54 MIN	0.1 MIN		
н	0.5 MIN	0.02 MIN		
I	5.22 MAX	0.205 MAX		
J	5.72 MAX	Q.225 MAX		
ĸ	15.24	0.6		
L	13.2	0.52		
м	0.25 +0.10 -0.05	0.01 +0.004 -0.0019		



(CERDIP)

(0211011)							
ITEM	MILLIMETERS	INCHES					
A	33.5 MAX.	1.32 MAX.					
в	2.78	0.11					
С	2.54	0.1					
D	0.46	0.018					
E	27.94	1.1					
F	1.5	0.059					
G	2.54 MIN.	0.1 MIN.					
н	0.5 MIN.	0.019 MIN.					
I	4.58 MAX.	0.181 MAX.					
J	5.08 MAX.	0.2 MAX.					
к	15.24	0.6					
L	13.5	0.53					
м	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.002					



## 2048 x 8 BIT STATIC CMOS RAM

DESCRIPTION The µPD447 is a high speed, low power, 2048 word by 8 bit static CMOS RAM fabricated using an advanced silicon gate CMOS technology. A unique circuitry technique makes the  $\mu$ PD447 a very low operating power device which requires no clock or refreshing to operate.

> Since the device has two chip enable inputs, it is suited for battery backup applications. Minimum standby power current is drawn by this device when  $\overline{CE2}$  equals V<sub>CC</sub> independently of the other input levels.

Data Retention is guaranteed at a power supply voltage as low as 2V.

The  $\mu$ PD447 is packaged in a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

#### FEATURES • Single +5V Supply

- Fully Static Operation No Clock or Refreshing required
- TTL Compatible All Inputs and Outputs
- Common Data Input and Output Using Three-State Output
- Two Chip Enable Inputs for Battery Operation
- Max Access/Min Cycle Times Down to 120 ns
- Low Power Dissipation; 45 mA Max Active/100 μA Max Standby/ 10 µA Max Data Retention
- Data Retention Voltage 2V Min

- Standard 24-Pin Plastic and Ceramic Packages
- Plug-in Compatible with 16K EPROMs

#### PIN CONFIGURATION

A7	1	$\sim$	24	Dvcc
<b>A</b> 6□	2		23	A8 [
A5 🗌	3		22	A9
^4□	4		21	
A3	5		20	
A2	6	μPD	19	A10
A1	7	447	18	
A0 🗖	8		17	1/08
1/01	9		16	1/07
1/02	10		15	1/06
1/03	11		14	1/05
GND	12		13	1/04

PIN NAMES						
A0-A10 Address Inputs						
 WE	Write Enable					
CE1-CE2 Chip Enable Input						
I/01-I/08 Data Input/Output						
VCC	Power (+5∨)					
GND	Ground					

#### TRUTH TABLE

CE1	CE2	WĒ	MODE	1/0	ICC .
x	н	X	NOT SELECTED	нz	STANDBY
н	×	X	NOT SELECTED	HZ	ACTIVE
L	L	L	WRITE	DIN	ACTIVE
L	L	н	READ	DOUT	ACTIVE

μPD447



BL	OCK	DIAGRAM
	.001	DIAGUAM

.

Supply Voltage	7.0v
Input or Output Voltage Supplied	to VCC + 0,3V
Storage Temperature Range	-55°C to 125°C
Operating Temperature Range	0°C to 70°C

COMMENT Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

		TEST CONDITIONS	LIMITS									
			µPD447-2			μPD447-1			µPD447			1
PARAMETER	SYMBOL		MIN	TYP	MAX -	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Input High Voltage	VIH ·		2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	v
Input Low Voltage	VIL		-0.3		0.8	-0.3		0.8	-0.3		0.8	v
Input Leakage Current	1LI	V <sub>IN</sub> = 0 ~ V <sub>CC</sub>	-1.0		1.0	-1.0		1.0	-1.0		1.0	μA
I/O Leakage Current	1LO	VCE2 = VIH VI/O = 0 ~ VCC	-1,0		1.0	-1.0		1.0	-1.0		1.0	μА
	ICCA1	VCE2 = VIL II/O = 0 MIN TCYCLE		30	45		25	39		20	30	mA
Operating Supply Current	ICCA2	VCE2 = VIL II/O = 0 DC CURRENT		5	10		5	10		5	10	mA
Standby Current	Iccs	VCE2 = VCC V1N = 0 ~ VCC		r	100			100			100	μΑ
Output High Voltage	v <sub>он</sub>	1 <sub>OH</sub> = -1.0 mA	2.4			2.4			2,4			v
Output Low Voltage	VOL .	IOL = 2.0 mA			0.4			0.4			0.4	v

#### DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

 $T_a = 25^{\circ}C$ , f = 1.0 MHz

		LI	NITS		.'
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		6,	pF	V <sub>IN</sub> = 0V
Input/Output Capacitance	CI/O		8	pF	V1/0 = 0V

#### CAPACITANCE
## μPD447

#### AC CHARACTERISTICS

#### $V_{CC} = 5.0V \pm 10\%$ , $T_a = 0^{\circ}C$ to $70^{\circ}C$

READ CYCLE

				LIMITS				
		μPD	447-2	μPD447-1		μPD447		
PARAMETER	SYMBOL	MIN	MAX	MIN	МАХ	MIN	мах	UNIT
Read Cycle Time	tRC	120		150		200		ns
Access Time	<sup>t</sup> A		120		150		200	ns
Chip Enable (CE1) to Output Valid	<sup>t</sup> CO1		60		75		100	ns
Chip Enable (CE2) to Output Valid	tCO2		120		150		200	ns
Output Hold from Address Change	<sup>t</sup> ОН	20		20		20		ns
Chip Enable (CE1) to Output in LZ	<sup>t</sup> LZ1	10		10		10		ns
Chip Enable (CE2) to Output in LZ	tLZ2	10		10		10		ns
Chip Enable (CE1) to Output in HZ	tHZ1		60		75		100	ns
Chip Enable (CE2) to Output in HZ	tHZ2		60		75		100	ns

 $V_{CC} = 5.0V \pm 10\%$ ,  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ 

#### WRITE CYCLE

		LIMITS						
		μPD447-2 μPD447-1			447-1	μPD447		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Write Cycle Time	tWC	120		150		200		ns
Chip Enable (CE1) to End of Write	<sup>t</sup> CW1	100		125		170		ns
Chip Enable (CE2) to End of Write	tCW2	100		125		170		ns
Address Setup Time	tAW	0		0		0		ns
Write Pulsewidth	tWP	100		125		170		ns
Write Recovery Time	twr	0		0		0		ns
Write Enable to Output in HZ	twz		60		75		100	ns
Output Active from End of Write	tow	20		20		20		ns
Data Valid to End of Write	tDW	60		75		100		ns
Data Hold Time	tDH	0		0		0		ns

# LOW VCC DATA RETENTION $T_a = 0^{\circ} C \text{ to } 70^{\circ} C$

		TEST				
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>CC</sub> for Data Retention	VCCDR	$V_{IN} = 0 \sim V_{CC},$ $V_{CE2} = V_{CC}$	2.0			v
Data Retention Current	ICCDR	$V_{CC} = 3.0V,$ $V_{IN} = 0 \sim V_{CC}$ $V_{\overline{CE2}} = V_{CC}$		0.1	10	μA
Chip Disable to Data Retention Time	<sup>t</sup> CDR		0			ns
Operation Recovery Time	<sup>t</sup> R		tRC			ns

μPD447







J

κ

L

5.72 MAX

15.24

13.2

0.225 MAX

0.6

0.52

(CERDIP)							
ITEM	INCHES						
А	33.5 MAX.	1.32 MAX.					
B	2.78	0.11					
с	2.54	0.1					
D	0.46	0.018					
E	27.94	1.1					
F	1.5	0.059					
G	2.54 MIN.	0.1 MIN.					
н	0.5 MIN.	0.019 MIN.					
I	4.58 MAX.	0.181 MAX.					
L	5.08 MAX.	0.2 MAX.					
к	15.24	0.6					
L	13.5	0.53					
M 0.25 <sup>+0.10</sup>		0.01+0.004					

447DS-12-80-CAT

## **ROM ORDERING PROCEDURE — MEMORIES AND MICROCOMPUTERS**

The following NEC products fall under the guidelines set by the ROM Ordering Procedure:

μPD2316E	μPD8021	$\mu$ PD547L	μPD651
μPD2332A	μPD8022	μPD550	$\mu$ PD651G
μPD2332A-1	μPD8041A	$\mu$ PD550L	μPD652
μPD2332B	μPD8048	μPD552	μPD7502
μPD2332B-1	μPD80C48	μPD553	μPD7503
μPD2364	μPD8049	μPD554	μPD7507
μPD23128	μPD8355	$\mu$ PD554L	μPD7520
μPD7801	μPD546	μPD557L	μ <b>PD7720</b>
μPD7802	μPD547	μPD650	

NEC Microcomputers, Inc., is able to accept mask patterns in a variety of formats to facilitate the transferral of ROM mask information. These are intended to suit various customer needs and minimize the turnaround time. Always enclose a listing of the code and the code submittal form. The following is a list of valid media for code transferral.

- PROM/EPROM equivalent to ROM parts
- Sample ROMs or ROM-based microcomputers
- NEC µPD458 EEPROM
- Paper Tape
- Timesharing Files
- Other (Contact NEC Microcomputers, Inc., for arrangements.)

Thoroughly tested verification procedures protect against unnecessary delays or costly mistakes. NEC Microcomputers, Inc. will return the ROM mask patterns to the customer in the most convenient format. Unprogrammed EPROMs, if sent with the ROM code, can be programmed and returned for verification.

Earth satellites and the world-wide GE Mark III timesharing systems provide reliable and instant communication of ROM patterns to the factory. Customers with access to GE-TSS may further reduce the turnaround time by transferring files directly to NEC Microcomputers, Inc.

The following is an example of a ROM mask transferral procedure. The  $\mu$ PD8048 is used here; however, the process is the same for the other ROM-based products.

- 1. The customer contacts NEC Microcomputers' Sales Representative, concerning a ROM pattern for the µPD8048 that he would like to send.
- 2. Since an EPROM version of that part is available, the  $\mu$ PD8748 is proposed as a code transferral medium, or a paper tape and listing may be used.
- 3. Two programmed µPD8748's are sent to NEC Microcomputers, Inc. with a listing, a code submittal form, and a paper tape as back-up.
- 4. NEC Microcomputers, Inc. compares the media provided and enters the code into GS-TSS. The GE-TSS file is accessed at the NEC factory and a copy of the code is returned to NEC Microcomputers for verification. One of the μPD8748's is erased and reprogrammed with the customer's code as the NEC factory has it. Both μPD8748's and a listing are returned to the customer for his final verification.
- 5. Once the customer notifies NEC Microcomputers, Inc. in writing that the code is verified and provides the mask charge and hard copy of the purchase order, work begins immediately on developing his µPD8048s.

Please contact your local Sales Representative for assistance with all ROM-based product orders.

NOTES

•



## FULLY DECODED 8,192 BIT MASK PROGRAMMABLE READ ONLY MEMORY

#### DESCRIPTION

The NEC  $\mu$ PD2308A is a high-speed 8, 192-bit mask-programmable Read Only Memory organized as 1024 words by 8 bits. The  $\mu$ PD2308A is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL-compatible. The device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and desired chip select code is fixed during the masking process.

#### FEATURES • Access Time 450 ns Max

- 1024 Words x 8 Bits Organization
- Single +5V ±10% Power Supply Voltage
- Directly TTL-Compatible All Inputs and Outputs
- Two Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- On-Chip Address Fully Decoded
- All Inputs Protected Against Static Charge
- Direct Replacement for 2308A
- Available in 24-pin plastic or ceramic packages

#### PIN CONFIGURATION

A7		1		24		vcc
A6	q	2		23		Α8
Α5		3		22		Ag
A4	Ц	4		21		NC
A3		5		20		cs <sub>1</sub>
Α2		6	μPD 2208 Δ	19		NC
A1		7	2300A	18	$\square$	cs <sub>2</sub>
A <sub>0</sub>		8		17		D7
D <sub>0</sub>		9		16	þ	D <sub>6</sub>
D1		10	*	15	þ	D5
D2		11		14	þ	D4
GND		12		13	Þ	D3

#### PIN NAMES

A <sub>0</sub> - Ag	Address Inputs
$D_0 - D_7$	Data Outputs
$CS_1 - CS_2$	Programmable Chip Select Inputs

## μ PD2308A



# Operating Temperature -10°C to +70°C Storage Temperature -65°C to +125°C Voltage on Any Pin -0.5 to +7.0 Volts ①

#### ABSOLUTE MAXIMUM RATINGS\*

**BLOCK DIAGRAM** 

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	түр 🕦	MAX	UNIT	TEST CONDITIONS
Input Load Current	1LI			+10	μA	VIN = VCC
(All Input Pins)				-10	μA	V <sub>IN</sub> = 0V
Output Leakage Current	ILOH			+10	μA	Chip Deselected, $V_0 = V_{CC}$
Power Supply Current	Icc		60	85	mA	
Input "Low" Voltage	VIL	-0.5		0.8	v	
Input "High" Voltage	ViH	2.0		Vcc	v	
Output "Low" Voltage	VOL			0.4	v	I <sub>OL</sub> = 3.2 mA
Output "High" Voltage	∨он	+2.4			v	l <sub>OH</sub> = ~200 μA

#### $T_a = -10^{\circ}C$ to +70°C; $V_{CC} = +5 \pm 5\%$ unless otherwise noted.

Note: (1) Typical values for  $T_a = 25^{\circ}C$  and nominal supply voltage.

#### DC CHARACTERISTICS

## μPD2308A

CAPACITANCE T<sub>a</sub> = 25<sup>°</sup>C; f = 1 MHz

			LIMITS			,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	C <sub>IN</sub>		5	7	pf	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	COUT		7	10	pf	All Pins Except Pin Under Test Tied to AC Ground

AC CHARACTERISTICS  $T_a = -10^{\circ}C$  to  $+70^{\circ}C$ ;  $\forall_{CC} = +5V \pm 5\%$  unless otherwise specified.

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Address to Output Delay Time	tĄ		350	450	ns	$t_T = t_r = t_f = 20 \text{ ns}$
Chip Select to Output Enable Delay Time	tCO			120	ns	V <sub>ref out</sub> = 0.8V, 2V
Chip Deselect to Output Data Float Delay Time	<sup>t</sup> DF	10		100	ns	Output LOAD = 1 TTL GATE CL = 100 pf
Previous Data Valid After Address Change	tон	20			ns	

Note: (1)  $T_a = 25^{\circ}C; V_{CC} = +5V$ 

### TIMING WAVEFORMS





#### PACKAGE OUTLINES µPD2308AC

μPD2308AD

ITEM	MILLIMETERS	INCHES
A	33 MAX	1.3 MAX
В	2.53	0.1
с	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
.H	0.5 MIN	0.02 MIN
1	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.6
L	13.2	0.55 MAX
м	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.0019



	Ceramic				
ITEM	MILLIMETERS	INCHES			
Α	30.78 MAX.	1.23 MAX.			
В	1.53 MAX.	0.07 MAX.			
С	2.54 ± 0.1	0.10 ± 0.004			
D	0.46 ± 0.8	0.018 ± 0.03			
E	27.94 ± 0.1	1.10 ± 0.004			
F	1.02 MIN.	0.04 MIN.			
G	3.2 MIN.	0.125 MIN.			
н	1.02 MIN.	0.04 MIN.			
I	3.23 MAX.	0.13 MAX.			
J	4.25 MAX.	0.17 MAX.			
к	15.24 TYP.	0.60 TYP.			
L	14.93 TYP.	0.59 TYP.			
м	0.25 ± 0.05	0.010 ± 0.002			

•



## FULLY DECODED 16,384 BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION The NEC  $\mu$ PD2316E is a high speed 16,384 bit mask programmable Read Only Memory organized as 2048 words by 8 bits. The µPD2316E is fabricated with N-channel MOS technology.

> The inputs and outputs are fully TTL compatible. The device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and desired chip select code is fixed during the masking process.

FEATURES • High Speed – Access Times: µPD2316E – 450 ns µPD2316E-1 - 350 ns

- 2048 Words x 8 Bits Organization
- Single +5V ±10% Power Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- On-Chip Address Fully Decoded
- All Inputs Protected Against Static Charge
- Direct Replacement for 2316E
- Available in 24-pin plastic or ceramic dual-in-line packages

#### PIN CONFIGURATION

Α7		1		24		vcc	
A6	Ц	2		23	þ	A8	
Α5		3		22		Ag	
A4	С	4		21		cs <sub>3</sub>	
A3		5		20		cs <sub>1</sub>	
Α2	C	6	μPD 22165	19		A10	
Α1	С	7	23 IOE	18		cs <sub>2</sub>	
A <sub>0</sub>		8		17	þ	D7	
D <sub>0</sub>	D	9		16	þ	D <sub>6</sub>	
D1		10		15	þ	D5	
D2		11		14	þ	D4	
GND		12		13	Þ	D3	

PIN NAMES					
A0 - A10	Address Inputs				
D0 - D7	Data Outputs				
$cs_1 - cs_3$	Programmable Chip Select Inputs				

## μPD2316E



# Operating Temperature -10°C to +70°C Storage Temperature -65°C to +125°C Voltage on Any Pin -0.5 to +7.0 Volts (1)

#### ABSOLUTE MAXIMUM RATINGS\*

BLOCK DIAGRAM

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

 $T_a \approx -10^{\circ}$  C to +70° C; V<sub>CC</sub>  $\approx$  +5V ± 10% unless otherwise noted.

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP 1	MAX	UNIT	TEST CONDITIONS
Input Load Current	1.1			+10	μA	VIN = VCC
(All Input Pins)				-10	μA	V <sub>IN</sub> = 0V
Output Leakage Current	LOH			+10	μA	Chip Deselected, $V_0 = V_{CC}$
Power Supply Current	<sup>I</sup> CC		60	85	mA	
Input "Low" Voltage	VIL	-0.5		0.8	v	
Input "High" Voltage	VIH	2.0		Vcc	v	
Output "Low" Voltage	VOL			0.4	v	I <sub>OL</sub> = 3.2 mA
Output "High" Voltage	Vон	+2.4			V	l <sub>OH</sub> = -200 μA

Note: (1) Typical values for  $T_a = 25^{\circ}$  C and nominal supply voltage.

#### DC CHARACTERISTICS

/a,

#### CAPACITANCE

T <sub>a</sub> =	25	C; f	= '	1 MHz	
------------------	----	------	-----	-------	--

		LIMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	C <sub>IN</sub>		5	7	pf	All Pins Except Pin Under Test Tied to AC Ground	
Output Capacitance	COUT		7	10	pf	All Pins Except Pin Under Test Tied to AC Ground	

### AC CHARACTERISTICS

 $T_a = -10^{\circ}$ C to +70°C, V<sub>CC</sub> = +5V ± 10%; unless otherwise specified.

			LI	VIITS			
		μPD	2316E	μPD2	316E-1		
PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	UNIT	TEST CONDITIONS
Address to Output Delay Time	<sup>t</sup> ACC		450		350	ns	t <sub>T</sub> = t <sub>r</sub> = t <sub>f</sub> = 20 ns
Chip Select to Output Enable Delay Time	tco		150		150	ns	C <sub>L</sub> = 100 pF
Chip Deselect to Output Data Float Delay Time	<sup>t</sup> DF	0	150		100	ns	Load = ITTL gate
Output Hold Time	tОН	20		20		ns	V <sub>IN</sub> = 0.8 to 2V V <sub>ref</sub> Input = 1.5V V <sub>ref</sub> Output = 0.45/2.2V





## μPD2316E



#### PACKAGE OUTLINE µPD2316EC

μPD2316ED

	(Plastic)					
ITEM	MILLIMETERS	INCHES				
A	33 MAX	1.3 MAX				
В	2.53	0.1				
С	2.54	0.1				
D	0.5 ± 0.1	0.02 ± 0.004				
E	27.94	1.1				
F	1.5	0.059				
G	2.54 MIN	0.1 MIN				
н	0.5 MIN	0.02 MIN				
I	5.22 MAX	0.205 MAX				
J	5.72 MAX	0.225 MAX				
к	15.24	0.6				
L	13.2	0.55 MAX.				
м	0.25 <sup>+0.10</sup> -0.05	0.01 +0.004 -0.0019				



#### (Ceramic)

ITEM	MILLIMETERS	INCHES
А	30.78 MAX.	1.23 MAX.
В	1.53 MAX.	0.07 MAX.
С	2.54 ± 0.1	0.10 ± 0.004
D	0.46 ± 0.8	0.018 ± 0.03
E	27.94 ± 0.1	1.10 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.125 MIN.
н	1.02 MIN.	0.04 MIN.
I	3.23 MAX.	0.13 MAX.
J	4.25 MAX.	0.17 MAX.
ĸ	15.24 TYP.	0.60 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.010 ± 0.002



## FULLY DECODED 32,768 BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION The NEC  $\mu$ PD2332A/B is a Fully Decoded 32,768 Bit Mask Programmable Read-Only Memory organized as 4,096 Words by 8 Bits. The  $\mu$ PD2332A/B has two chip select inputs and the combination of "High"/"Low" levels of these inputs is maskprogrammable.

The  $\mu$ PD2332A/B is fabricated with sophisticated N-channel MOS technology and features high speed and TTL compatibility for simple interface with bipolar circuits.

#### FEATURES • 4096 Words x 8 Bits Organization

- Directly TTL Compatible All Inputs and Outputs
- Fully Static (No Clock or Refresh Required)
- Single +5V Power Supply
- High Speed Access Times: μPD2332A/B 450 ns μPD2332A/B-1 – 350 ns
- Three-State Output OR-Tie Capability
- Two Programmable Chip Select Inputs for Easy Memory Expansion
- Available in Either JEDEC Pinout: µPD2332A or µPD2332B
- N-Channel MOS Technology
- Available in 24 Pin Plastic or Ceramic Dual-in-Line Package

#### PIN CONFIGURATIONS A7 01 □v<sub>cc</sub> 24 A7 [] 1 24 A<sub>6</sub> C 2 A<sub>6</sub> □ 23 2 23 ] Ag A₅ 🗖 3 22 A<sub>5</sub> □ 3 22 4 A4 C A⊿□ 21 cs\_ 4 21 ] A11 A3 🗆 A3 [ 20 ] cs₁ 20 5 5 ] CS A2 □ 6 A2 0 μPD μPD 19 6 19 2332A 2332B A₁ 🗖 7 18 A1 🗖 7 18 🗋 CS, ᆸᄝ A0 🗖 8 17 $A_0 \square$ 8 17 ] D7 Do 🖸 9 16 🗌 D6 9 16 D D6 15 🗖 D5 D1 110 D1 110 15 D2 []11 D<sub>2</sub> [11 14 □ □4 14 GND 12 13 J D2 GND 12 13

. P	IN	NAMES	
-----	----	-------	--

A <sub>0</sub> - A <sub>11</sub>	Address Inputs
D0-D7	Data Outputs
$CS_1 - CS_2$	Programmable Chip Select Inputs

When ordering the  $\mu PD2332A/B$ , specify a chip select combination of CS $_1$  and CS $_2$  from the following.

CS2	cs <sub>1</sub>
0	С
0	1
1	0
1	1

# 4



#### BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS\*

#### Note: 1 With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

 $T_a = -10^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 10\%$ ; unless otherwise specified .

-	· · .		LIMI	TS		
PARAMETER	SYMBOL	MIN.	түр.①	MAX.	UNIT	TEST CONDITIONS
Input Load Current (All Input Pins)	ILI			. 10	μA	V <sub>IN</sub> = 0 to +5.5V
Output Leakage Current	LOH			+10	μA	CS = 2.2V (Deselected) V <sub>OUT</sub> = V <sub>CC</sub>
Output Leakage Current	LOL			- 10	μA	CS = 2.2V (Deselected) V <sub>OUT</sub> = OV
Power Supply Current	<sup>I</sup> cc		60	. 90	mA	All inputs 5.25V Data Out Open
Input "Low" Voltage	V <sub>IL</sub>	-0.5		0.8	v	
Input "High" Voltage	V <sub>IH</sub>	2.0	,	V <sub>CC</sub> + 1.0V	v	
Output "Low" Voltage	VOL			0.40	v	3.2 mA
Output "High" Voltage	V <sub>OH</sub>	2.4			v	-200 µA

Note: ① Typical Values for  $T_a = 25^{\circ}C$  and nominal supply voltages.

$$T_a = 25^{\circ}C; f = 1 MHz$$

		LIMITS				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	C <sub>IN</sub>			10	pF	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	с <sub>оит</sub>			15	pF	All Pins Except Pin Under Test Tied to AC Ground

 $T_a = -10^{\circ}$ C to +70°C,  $V_{CC} = +5V \pm 10\%$ ; unless otherwise specified.

		LIMITS					
		µPD2	332A/B	μ <b>PD2</b> 3	32A/B-1		
PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	UNIT	TEST CONDITIONS
Address to Output Delay Time	TACC		450		350	ns	t <sub>T</sub> = t <sub>r</sub> = t <sub>f</sub> = 20 ns
Chip Select to Output Enable Delay Time	tCO		150		150	ns	CL = 100 pF
Chip Deselect to Output Data Float Delay Time	<sup>t</sup> DF	0	150		100	ns	Load = ITTL gate
Output Hold Time	tон	20		20		ns	V <sub>IN</sub> = 0.8 to 2V V <sub>ref</sub> Input = 1.5V V <sub>ref</sub> Output = 0.45/2.2V

## DC CHARACTERISTICS

## CAPACITANCE

#### AC CHARACTERISTICS

## μ PD2332A/B

#### **TIMING WAVEFORMS**



G

1

PACKAGE OUTLINE µPD2332C μPD2332AC μPD2332BC



C

c

Flastic							
ITEM	MILLIMETERS	INCHES					
A	33 MAX	1.3 MAX					
в	2.53	0.1					
С	2.54	0.1					
D	0.5 ± 0.1	0.02 ± 0.004					
E	27.94	1.1					
F	1.5	0.059					
G	2.54 MIN .	0.1 MIN					
н	0.5 MIN	0.02 MIN					
1	5.22 MAX	0.205 MAX					
J	5.72 MAX	0.225 MAX					
к	15.24	0.6					
L	13.2	0.55 MAX					
м	0.25 +0.10 -0.05	0.01 <sup>+0.004</sup> -0.0019					

µ₽D2332D μPD2332AD μPD2332BD



	Ceramic							
ITEM	MILLIMETERS	INCHES						
Α	30.78 MAX.	1.23 MAX						
В	1.53 MAX.	0.07 MAX.						
С	2.54 ± 0.1	0.10 ± 0.004						
D	0.46 ± 0.8	0.018 ± 0.03						
E	27.94 ± 0.1	1.10 ± 0.004						
F	1.02 MIN.	0.04 MIN.						
G	3.2 MIN	0.125 MIN.						
н	1.02 MIN.	0.04 MIN.						
I	3.23 MAX.	0.13 MAX.						
J	4.25 MAX.	0.17 MAX.						
ĸ	15.24 TYP.	0.60 TYP.						
L	14.93 TYP.	0.59 TYP.						
M	0.25 ± 0.05	$0.010 \pm 0.002$						

0-15°

2332DS-REV2-10-80-CAT

## FULLY DECODED 65,536 BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION The NEC μPD2364 is a high-speed 65,536 bit mask programmable Read Only Memory organized as 8,192 words by 8 bits. The μPD2364 is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The chip select input is programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process.

#### FEATURES

- 8,192 Words x 8 Bits Organization
  - Directly TTL Compatible All Inputs and Outputs
  - Single +5V Power Supply
  - High Speed Access Time 450 ns Max.
  - Three-State Output OR-Tie Capability
  - One Programmable Chip Select Input for Easy Memory Expansion
  - On-Chip Address Fully Decoded
  - All Inputs Protected Against Static Charge
  - Pin Compatible with MK36000
  - Available in 24 Pin Ceramic or Plastic Dual-in-Line Package

#### PIN CONFIGURATION

I	A7 🗖 1		24 🛛 VCC		PIN NAMES
	A6 2		23 🗋 A8	A0 - A12	Address Inputs
			22 🗌 Ag	01-08	Data Outputs
	A4 L 4 A3 L 5		$21 \square A12$ $20 \square CS$	CS	Programmable C
		μPD	19 A10		
	A1 🗖 7	2364	18 🗖 A11		
	A0 🗖 8		17 08		
	01 🗖 9		16 07		
	O <sub>2</sub> □ 10		15 🗖 O <sub>6</sub>		
	03 🗖 11		14 🗖 05		
	GND [ 12	* 	13 04	i.	. · · ·

hip Select Input

## μ PD2364



#### **BLOCK DIAGRAM**

Operating Temperature	-10°C to +70°C
Storage Temperature	-65°C to +150°C
Supply Voltage On Any Pin	to +7.0 Volts (1)

#### ABSOLUTE MAXIMUM RATINGS\*

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	түр 🛈	MAX	UNIT	TEST CONDITIONS
Input Load Current	<b>I</b>			+10	μΑ	VIN = VCC
(All Input Pins)	''''			-10	μA	V <sub>IN</sub> = 0V
Output Leakage Current	LOH			+10	μA	Chip Deselected, Vo = VCC
Output Leakage Current	LOL			-10	μA	Chip Deselected, Vo = OV
Power Supply Current	ICC		80	140	mA	
Input "Low" Voltage	VIL	-0.5		0.8	v	
Input "High" Voltage	VIH	2.0		V <sub>CC</sub> + 1.0V	v	
Output "Low" Voltage	VOL			0.45	V	IOL = 2.1 mA
Output "High" Voltage	∨он	2.2			v	I <sub>OH</sub> = -400 μA

#### $T_a = -10^{\circ}$ C to +70°C, $V_{CC} = +5V \pm 10\%$ , unless otherwise specified.

Note: (1) Typical Values for  $T_a = 25^{\circ}$  C and nominal supply voltages.

### DC CHARACTERISTICS

### CAPACITANCE

Ta =	25°C;	f =	1	MHz	
------	-------	-----	---	-----	--

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	C <sub>IN</sub>			10	pF	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	Соит			15	pF	All Pins Except Pin Under Test Tied to AC Ground

#### AC CHARACTERISTICS

 $T_a = -10^{\circ}$  C to +70° C,  $V_{CC} = +5V \pm 10\%$  unless otherwise specified.

			LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Address to Output Delay Time	<sup>t</sup> A			450	ns	t <sub>T</sub> = t <sub>r</sub> = t <sub>f</sub> = 20 ns	
Chip Select to Output Enable Delay Time	۲CO			150	ns	C <sub>L</sub> = 100 pF	
Chip Deselect to Output Data Float Delay Time	<sup>t</sup> DF	0	-	150	ns	Load = ITTL gate	
Output Hold Time	tон	20			ns	V <sub>IN</sub> = 0.8 to 2V	
						V <sub>ref</sub> Input = 1.5V	
						V <sub>ref</sub> Output = 0.8 to 2.0V	

#### TIMING WAVEFORMS





PACKAGE OUTLINE µPD2364C

μPD2364D

(PLASTIC)							
ITEM	MILLIMETERS	INCHES					
А	33 MAX.	1.3 MAX.					
В	2.53 MAX.	0.1 MAX.					
Č Č	2.54 ± 0.1	0.1 ± 0.004					
D	0.5 ± 0.1	0.02 ± 0.004					
·Ε	27.94 ± 0.1	1.1 ± 0.004					
F	1.5 MIN.	0.059 MIN.					
G	2.54 MIN.	0.1 MIN.					
н	0.5 MIN.	0.02 MIN.					
I	5.22 MAX.	0.205 MAX.					
J	5.72 MAX.	0.225 MAX.					
к	15.24 TYP.	0.6 TYP.					
L	13.2 TYP.	0.52 TYP.					
м	0.25 +0.10	0.01 +0.004					

#### (CERAMIC)

ITEM	MILLIMETERS	INCHES
A	30,78 MAX.	1.21 MAX.
В	1.53 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.10 ± 0.004
D	0.46 ± 0.8	0.018 ± 0.03
E	27.94 ± 0.1	1.10 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.02 MIN.	0.04 MIN.
I	3.23 MAX.	0.13 MAX.
J	4.25 MAX.	0.17 MAX.
K	15.24 TYP.	0.60 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.010 ± 0.002

•



## FULLY DECODED 128K BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The NEC  $\mu$ PD23128 is a high speed 128K bit mask programmable Read Only Memory organized as 16,384 words by 8 bits. The  $\mu$ PD23128 is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The chip select input is programmable. An active high or low level chip select input can be defined and is fixed during the masking process.

#### FEATURES

- 16,384 Words x 8 Bits Organization
- Directly TTL Compatible All Inputs and Outputs
- Single +5V Power Supply
- High Speed Access Time 250 ns Max.
- Three-State Output OR-Tie Capability
- One Programmable Chip Select Input for Easy Memory Expansion
- On-Chip Address Fully Decoded
- All Inputs Protected Against Static Charge
- Pin Compatible with 2764
- Available in 28 Pin Ceramic or Plastic Dual-in-Line Package

#### PIN CONFIGURATION

		28 🛛 Vcc
A12 2		27 🗖 CS
A7☐ 3		26 🗖 A <sub>13</sub>
A6 🗖 4		25 🗖 A8
A5 5		24 🗖 Ag
		23 🗖 A <sub>11</sub>
	μPD 23128	22 DOD
	23120	21 🗖 A10
A1 🗖 9		
		19 🗖 08
01 11		18 🗖 07
02 12		17 🗖 06
03 🗖 13		16 05
GND 14		15 04

PIN NAMES				
A0 - A13	Address Inputs			
0 <sub>1</sub> - 0 <sub>8</sub>	Data Outputs			
CS	Programmable Chip Select			
OD	Output Disable			
CE	Chip Enable			

## μPD23128



#### BLOCK DIAGRAM

# Operating Temperature -10°C to +70°C Storage Temperature -65°C to +150°C Supply Voltage On Any Pin -0.5 to +7.0 Volts ①

#### ABSOLUTE MAXIMUM RATINGS\*

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	түр 🛈	МАХ	UNIT	TEST CONDITIONS
Input Load Current	I			+10	μA	VIN = VCC
(All Input Pins)	''''			-10	μA	V <sub>IN</sub> = 0V
Output Leakage Current	LOH			+10	μA	Chip Deselected, $V_0 = V_{CC}$
Output Leakage Current	LOL			-10	μA	Chip Deselected, V <sub>0</sub> = 0V
Power Supply Current	'cc			100	mA	
Input "Low" Voltage	VIL	-0.5		0.8	V	
Input "High" Voltage	VIH	2.0		V <sub>CC</sub> + 1.0V	V	
Output "Low" Voltage	VOL			0.45	V	I <sub>OL</sub> = 2.1 mA
Output "High" Voltage	∨он	2.2			v	I <sub>OH</sub> = -400 μA

#### $T_a$ = -10° C to +70° C, $V_{CC}$ = +5V $\pm$ 10%, unless otherwise specified.

Note: (1) Typical Values for  $T_a = 25^{\circ}C$  and nominal supply voltages.

#### DC CHARACTERISTICS

#### CAPACITANCE T<sub>a</sub> = 25°C; f = 1 MHz

		LIMITS		·		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	pF	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	с <sub>оит</sub>			15	pF	All Pins Except Pin Under Test Tied to AC Ground

#### AC CHARACTERISTICS

PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
Cycle Time	tCYC	350			ns	
Address Setup Time Referenced to CE	<sup>t</sup> AS	0			ns	
Address Hold Time Referenced to CE	<sup>t</sup> AH	50			ns	<i></i>
CE Pulse Width	<sup>t</sup> CE			250	ns	
OD Pulse Width	tOD			120	ns	
Access Time	<sup>t</sup> ACC			250	ns	t <sub>AS</sub> = 0 ns
CE Precharge Time	tcc	100			ns	
Output Turn-Off Delay	<sup>t</sup> DF	0		70	ns	





131



#### PACKAGE OUTLINE μPD23128C

PI	astic

ITEM	MILLIMETERS	INCHES
А	33 MAX.	1.3 MAX.
В	2.53 MAX.	0.1 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94 ± 0.1	1.1 ± 0.004
F	1.5 MIN.	0.059 MIN.
G	2.54 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24 TYP.	0.6 TYP.
L	13.2 TYP.	0.52 TYP.
м	0.25 +0.10 -0.05	0.01 <sup>+0.004</sup> -0.0019



Ceramic					
ITEM	MILLIMETERS	INCHES			
А	30,78 MAX.	1.21 MAX.			
В	1.53 MAX.	0.06 MAX.			
С	2.54 ± 0.1	0.10 ± 0.004			
D	0.46 ± 0.8	0.018 ± 0.03			
E	27.94 ± 0.1	1.10 ± 0.004			
F	1.02 MIN.	0.04 MIN.			
G	3.2 MIN.	0.13 MIN.			
н	1.02 MIN.	0.04 MIN.			
I	3.23 MAX.	0.13 MAX.			
J	4.25 MAX.	0.17 MAX.			
к	15.24 TYP.	0.60 TYP.			
L	14.93 TYP.	0.59 TYP.			
M	0.25 ± 0.05	0.010 ± 0.002			

## μPB426 μPB406 μPB406-1 μPB426-1 μРВ406-2 μРВ426-2

## **4096-BIT BIPOLAR TTL** PROGRAMMABLE **READ ONLY MEMORY**

 $\label{eq:decoded} \textbf{DESCRIPTION} \quad \text{The $\mu$PB406$ and $\mu$PB426$ are high-speed, electrically programmable, fully-decoded}$ 4096-bit TTL read-only memories. On-chip address decoding, two chip-enable inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The µPB406 and µPB426 are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

#### FEATURES • 1024 WORD X 4 BIT Organization (Fully Decoded)

TTL Interface

- Fast Read Access Time: 50 ns max. (μPB406-2, μPB426-2)
- Medium Power Consumption: 500 mW TYP.
- Two Chip Select Inputs for Memory Expansion
- Open-Collector Output (µPB406)/Three-State Outputs (µPB426)
- Ceramic and Plastic 18-Lead Dual In-Line Packages
- Fast Programming Time: 200 μs/bit TYP.
- Compatibility with: HPROM HM-7642/7643 type and Equivalent Devices (as a ROM)
- A.I.M. (Avalanche Induced Migration) Technology

#### **PIN CONFIGURATION**

<b>^6</b> □	1	$\sim$	18	□ vcc
A2	2		17	
A4C	3		16	
A3	4	μΡΒ	15	
A0 C	5	406/	14	01
A1	6	420	13	
A2	7		12	<b>0</b> 3
	8		11	<b>□</b> 0₄
	9		10	

**PIN NAMES** 

A0-A9	Address Inputs
01-04	Data Outputs
CS1, CS2	Chip Selects
Vcc	Power (+5∨)
GND	Ground

## μPB406/426

#### Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First, the desired word is selected by the ten address inputs in TTL levels. Either or both of the two chip select inputs must be at a logic one (high). Secondly, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

#### Reading

To read the memory, both of the two chip select inputs should be held at logic zero (low). The outputs then correspond to the data programmed in the selected words. When either or both of the two chip select inputs are at logic one (high), all the outputs will be high (floating).



Operating Temperature	25°C to +75°C
Storage Temperature	-65°C to +150°C
All Output Voltages	-0.5 to +5.5 Volts
All Input Voltages	-0.5 to +5.5 Volts
Supply Voltage V <sub>CC</sub>	-0.5 to +7.0 Volts
Output Currents	50 mA

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### OPERATION

## μPB406/426

#### PROGRAMMING SPECIFICATION

It is imperative that this specification be rigorously observed in order to correctly program the  $\mu$ PB406 and  $\mu$ PB426. NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

A typical programming operation is performed by first sensing, then programming, then sensing again to see if the word to be programmed has reached the desired state. Either or both of the two chip enable inputs must be at a logic one (high).

Sensing is accomplished by forcing a 20 mA current into the selected location via the output. The sense measurement is to ensure that the voltage required to force this 20 mA current is less than the reference voltage. If this condition is satisfied, then that bit location is in the logic "1" (high) state.

Programming is accomplished by forcing a 200 mA current into the selected bit via the output. This current pulse is applied for 7.5  $\mu$ s and then the location is sensed before a second programming current pulse is applied. This process is continued until that location is altered to the "1" state. A bit is judged to be programmed when two successive sense readings 10  $\mu$ s apart with no intervening programming pulse pass the limit. When this condition has been met, four additional pulses are applied, then the sense current is terminated.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ± 5	°c	
Programming Pulse			
Amplitude	200 ± 5%	mA	
Clamp Voltage	28 + 0% - 2%	l v	
Ramp Rate (both in Rise and in Fall)	70 MAX.	V/µs	
Pulse Width	7.5 ± 5%	μs	15V point/ 150Ω load.
Duty Cycle	70% MIN.		
Sense Current			
Amplitude	20 ± 0.5	mA	
Clamp Voltage	28 + 0% - 2%	V	
Ramp Rate	70 MAX.	V/µs	15V point/ 150Ω load.
Sense Current Interruption before and after address			
change	10 MIN.	μs	
Programming V <sub>CC</sub>	5.0 + 5% - 0%	V	
Maximum Sensed Voltage for programmed "1"	7.0 ± 0.1	v	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μs	



Figure 2 - Typical Output Voltage Waveform

## μPB406/426

#### $T_a = 0^{\circ}C$ to +75°C, $V_{CC} = 4.75V$ to 5.25V

PARAMETER	SYMPO	LIMITS			LINIT	TEST CONDITIONS
FARAWEICR	STMBUL	MIN.	TYP.	MAX.		1201 CONDITIONS
Input High Voltage	V <sub>IH</sub>	2.0			v	6
Input Low Voltage	VIL			0.8	v	
Input High Current	ΊL			40	μA	V <sub>I</sub> = 2.7V
Input Low Current	-11			0.5	mA	V <sub>1</sub> = 0.4V
Output Low Voltage	VOL			0.45	V	l <sub>O</sub> = 16 mA
Output Leakage Current	IOFF1			40	μA	V <sub>O</sub> = 5.25V
Output Leakage Current	<sup>-1</sup> OFF2	40			μA	V <sub>O</sub> = 0.4V
Input Clamp Voltage	-VIC			1.3	V	lj = -12 mA
Power Supply Current	'cc		100	150	mA	All Inputs Grounded
Output High Voltage	V <sub>ОН</sub>	2.4			v	l <sub>O</sub> = -2.4 mA
Output Short Circuit Current	-Isc	15		60	mA	V <sub>0</sub> = 0V

#### DC CHARACTERISTICS

**NOTE:** (1) Applicable to  $\mu$ PB426 only.

$$T_a = 25^{\circ}C$$
, f = 1 MHz,  $V_{CC} = 5V$ ,  $V_{IN} = 2.5V$ 

CHARACTERISTICS	SYMBOL	MIN	MAX	UNIT
Input Capacitance	C <sub>IN</sub>		8	, pF
Output Capacitance	с <sub>оит</sub>		10	pF

 $T_a = 0^{\circ}C$  to +75 °C,  $V_{CC} = 4.75V$  to 5.25V

PARAMETER	SYMPOL	µPB406/426		µPB406/426-1		µPB406/426-2			TEET CONDITIONS	
TANAMETER	STWBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS	
Address Access Time	<sup>t</sup> AA		70		60		50	nś		
Chip Select Access Time	<sup>t</sup> ACS		45		40		30	ns	1234	
Chip Select Disable Time	<sup>t</sup> DCS		45		40		30	ns		



CAPACITANCE



Notes: 1) Output Load: See Figure 1.

(2) Input Waveform: 0.0V for low level and 3.0V for high level, less than 10 ns for both rise and fall times.

- ③ Measurement References: 1.5V for both inputs and outputs.
- $\widecheck{\textcircled{4}}$  C<sub>L</sub> in Figure 1 includes jig and probe stray capacitances.





PACKAGE OUTLINE µPB406/426D



## 2048 WORD BY 8 BIT BIPOLAR TTL PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION The μPB409 and μPB429 are high-speed, electrically programmable, fully-decoded 16384 bit TTL read only memories. On-chip address decoding, three chip enable inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The μPB409 and μPB429 are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

#### FEATURES • 2048 WORDS x 8 BITS Organization (Fully Decoded)

PIN CONFIGURATION

- TTL Interface
- Fast Read Access Time :50 ns MAX
- Medium Power Consumption :500 mW T/YP
- Three Chip Enable Inputs for Memory Expansion
- Open-Collector Outputs (µPB409)
- Three-State Outputs (μPB429)
- Ceramic 24-Lead Dual In-Line Package (μPB409D, μPB429D)
- Plastic 24-Lead Dual In-Line Package (µPB409C, µPB429C)
- Fast Programming Time :200 µs/bit TYP
- Replaceable with

:82S190/191 HM76160/76161, 3636 and Equivalent Type Devices

A7	Ц	1	~~	24	þ	Vcc
A6		2		23	þ	A8
A5		3		22	þ	Ag
A4		4		21	þ	A10
A <sub>3</sub>	Ц	5		20	Þ	CE1
A <sub>2</sub>	Ц	6	μPB 409/	19	þ	$CE_2$
A1	Ц	7	429	18	þ	$CE_3$
A <sub>0</sub>	Ц	8		17	þ	08
0 <sub>1</sub>		9		16	þ	07
0 <sub>2</sub>		10		15	þ	06
O3		11		14	þ	05
GND		12		13	þ	04

PIN	N N	A٨	<b>AES</b>
-----	-----	----	------------

A0-A10	Address Inputs
CE1-CE3	Chip Enable Inputs
01-08	Data Outputs

137

### µPB409/429

Supply Voltage0.5 to +7.0V
Input Voltage0.5 to +5.5V
Output Voltage0.5 to +5.5V
Output Current
Operating Temperature25°C to +75°C
Storage Temperature
Ceramic Package
Plastic Package
COMMENT: Stress above those listed under "Absolute Maximum Patings" may cause permanent

OMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

 $T_{a} = 0^{\circ}C$  to 75°C. Vcc = 4.5 to 5.5V

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input High Voltage	VIH	2.0			v	
Input Low Voltage	VIL			0.85	v	
Input High Current	Чн	,		40	μA	V1=5.5V, VCC=5.5V
Input Low Current	-կլ			0.25	mA	VI=0.4V, VCC=5.5V
Output Low Voltage	VOL			0.45	v	IO=16 mA, VCC=4.5V
Output Leakage Current	IOFF1			40	μA	V0=5.5V, VCC=5.5V
Output Leakage Current	-IOFF2			40	μA	V0=0.4V, VCC=5.5V
Input Clamp Voltage	-VIC			1.3	v	II=-18 mA, VCC=4.5V
Power Supply Current	lcc		100	160	mA	All inputs Grounded, V <sub>CC</sub> =5.5V
Output High Voltage*	∨он	2.4			v	IO=-2.4 mA, VCC=4.5V
Output Short Circuit Current*	-lsc	20		70	mA	V <sub>O</sub> =0V

#### DC CHARACTERISTICS

ABSOLUTE

**MAXIMUM RATINGS\*** 

\*Note: Applicable to µPB429

#### $T_a = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5V, V_{1N} = 2.5V$

CHARACTERISTICS	SYMBOL	MIN	MAX	UNIT
Input Capacitance	CIN		8	pF
Output Capacitance	COUT		10	рF

#### CAPACITANCE

AC CHARACTERISTICS

#### $T_a = 0^{\circ}C$ to 75°C, $V_{CC} = 4:5$ to 5.5V (1234)

CHARACTERISTIC	SYMBOL	μPB409·2, μPB429-2		μPB409-1	, μPB429-1	μPB409, μPB429		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Address Access Time	<sup>t</sup> AA		50		60		70	ns
Chip Enable Access Time	<sup>t</sup> ACE		30		40		50	ns
Chip Enable Disable Time	TOCE		30		40		50	ns



Input Waveform: 0.0V for low level and 3.0V for high level, less than 10ns for both rise and fall times.

 Output Load: See Fig. 1.
 Input Waveform: 0.0V for low level and 3.0V for high
 Measurement References: 1.5V for both inputs and ou
 C\_ in Fig. 1 includes jig and probe stray capacitances. Measurement References: 1.5V for both inputs and outputs.

NOTES:

OPERATION You can program only when the outputs are disabled by any one of the chip enable inputs. This insures that the output will not be damaged when you apply programming voltages.

#### Programming

You can permanently program a logic one into a selected bit location by using special equipment (programmer). First, disable the chip as described above. Second, apply a train of high-current programming pulses to the desired output. Apply an additional pulse train after the sensed voltage indicates that the selected bit is in the logic one state. Then, stop the pulse train.

#### Reading

To read the memory, enable the chip (i.e.,  $CE_1 = 0$ ,  $CE_2 = CE_3 = 1$ ). The outputs then correspond to the data programmed into the selected words. When the chip is disabled, all the outputs will be in a high impedance (floating) state.



139

## µPB409/429

It is imperative that this specification be rigorously observed in order to correctly program the  $\mu$ PB409 and  $\mu$ PB429. NEC will not accept responsibility for any device found to be defective if it was not programmed according to this specification.

PROGRAMMING SPECIFICATION

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ± 5	°C	
Programming Pulse Amplitude Clamp Voltage Ramp Rate (Both in Rise and in Fall) Pulse Width Duty Cycle	200 ± 5% 28 + 0% - 2% 70 MAX 7.5 ± 5% 70% MIN	mΑ V V/μs μs	15V point/150Ω load
Sense Current Amplitude Clamp Voltage Ramp Rate Sense Current Interruption before and after address change	20 ± 0.5 28 + 0% – 2% 70 MAX 10 MIN	mA V V/μs μs	15V point/150 $\Omega$ load
Programming V <sub>CC</sub>	5.0 + 5% - 0%	v	
Maximum Sensed Voltage* for programmed "1"	7.0 ± 0.1	v	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN	μs	

\*A bit is judged to be programmed when two successive sense readings 10  $\mu$ s apart with no intervening programming pulse pass the limit. When this condition has been met, four additional pulses are applied, then the sense current is terminated,



TYPICAL OUTPUT VOLTAGE WAVEFORM

COMMERCIALLY AVAILABLE PROGRAMMING EQUIPMENT:

DATA I/O: PROGRAM CARD 909/919-1555 WITH SOCKET ADAPTER 715-1033

4



(Plastic)

ITEM	MILLIMETERS	INCHES	
A	33 MAX	1.3 MAX	
в	2.53	0.1	
с	2.54	0.1	
D	0.5 : 0.1	0.02 ± 0.004	
E	27.94	1.1	
F	1.5	0.059	
G	2.54 MIN	0.1 MIN	
н	0.5 MIN	0.02 MIN	
I	5.22 MAX	0.205 MAX	
J	5.72 MAX	0.225 MAX	
к	15.24	0.6	
L	13.2	0.52	
м	0.25 +0.10 -0.05	0.01 +0.004 -0.0019	

29D	A	
		Handra – 15°

μPB409D/429Ι

(Cerdip)

TEM	MILLIMETERS	INCHES
A	33.5 MAX,	1.32 MAX.
8	2.78	0.11
с	2.54	0.1
D	0.46	0.018
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN.	0.1 MIN.
н	0.5 MIN.	0.019 MIN.
I	4.58 MAX.	0.181 MAX
J	5.08 MAX.	0.2 MAX.
ĸ	15.24	0.6
L	13.5	0.53
м	0.25+0.10	0.01+0.004

409/429DS-10-80-CAT




## 16,384 (2K X 8) BIT UV ERASABLE PROM

### DESCRIPTION

The  $\mu$ PD2716 is a 16,384 bit (2048 x 8 bit) Ultraviolet Erasable and Electrically Programmable Read-Only Memory (EPROM). It operates from a single +5 volt supply, making it ideal for microprocessor applications. It offers a standby mode with an attendant 75% savings in power consumption, and is compatible with the  $\mu$ PD2316E as a ROM. This allows for economical change-over to a masked ROM for production quantities, where desired.

The  $\mu$ PD2716 features fast, simple one pulse programming controlled by TTL level signals. Total programming time for all 16,384 bits is only 100 seconds.

#### FEATURES

- Access Time 450 ns Max
- Single Location Programming
- Programmable with Single Pulse
- Low Power Dissipation Standby Mode
- Input/Output TTL Compatible for Reading and Programming

• Ultraviolet Erasable and Electrically Programmable

- Pin Compatible to µPD2316E (16K ROM)
- Single +5V Power Supply
- 24 Pin Ceramic DIP
- Three-State Outputs

### PIN CONFIGURATION



PIN NAMES						
A0-A10	Addresses					
ŌĒ	Output Enable					
0 <sub>0</sub> -0 <sub>7</sub>	Data Outputs					
CE/PGM	Chip Enable/Program					

### TABLE 1. MODE SELECTION

PINS					
MODE	CE/PGM	ŌĒ	VPP	Vcc	OUTPUTS
Read	· VIL	VIL	+5	+5	DOUT
Standby	VIH	Don't Care	+5	+5	High Z
Program	Pulsed VIL to VIH	⊻ін	+25	+5	DIN
Program Verify	VIL	VIL	+25	+5	DOUT
Program Inhibit	VIL	VIH	+25	+5	High Z

V<sub>IH</sub> and V<sub>IL</sub> are TTL high level (''1'') and TTL low level (''0'') respectively.

## μ PD2716



COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

 $T_a = 25^{\circ}C; f = 1 MHz$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input Capacitance	CIN		4	6	pF	VIN = 0V
Output Capacitance	COUT		8	12	pF	VOUT = 0V

### READ MODE AND STANDBY MODE

 $T_a = 0^{\circ}C \sim 70^{\circ}C; V_{CC}$  (1) = +5V ± 5%;  $V_{PP}$  (1) (2) =  $V_{CC} \pm 0.6V$  (3)

		LIMITS		LIMITS		LIMITS		
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS		
Output High Voltage	v <sub>он</sub>	2.4			v	ι <sub>OH</sub> = -400 μA		
Output Low Voltage	VOL			0.45	v	IOL = 2.1 mA		
Input High Voltage	V <sub>IN</sub>	2.0		V <sub>cc</sub> +1	v			
Input Low Voltage	V <sub>IL</sub>	-0.1		0.8	v			
Output Leakage Current	1LO			10	μA	V <sub>OUT</sub> = 5.25V		
Input Leakage Current	կլ			10	μA	V <sub>IN</sub> = 5.25V		
Vpp Current	I <sub>PP1</sub>			5	mA	V <sub>PP</sub> = 5.85∨		
Vee Current	ICC1		10	25	mA	CE/PGM = VIH OE = VIL Standby Mode		
	ICC2		57	100	mA	CE/PGM = VIL OE = VIL Read Mode		

Notes: 1 VCC must be applied simultaneously or before Vpp and removed after Vpp.

② Vpp may be connected directly to V<sub>CC</sub> (+5V) at read mode and standby mode. The supply current would then be the sum of Ipp1 and I<sub>CC</sub> (I<sub>CC1</sub> or I<sub>CC2</sub>).

3 The tolerance of 0.6V allows the use of a driver circuit for switching the Vpp supply pin from +25V to +5V.

### CAPACITANCE

## DC CHARACTERISTICS

144

### PROGRAM, PROGRAM VERIFY AND PROGRAM INHIBIT MODE

- -

### DC CHARACTERISTICS (CONT.)

$T_a = 25^{\circ}C$	± 5°C;	v <sub>cc</sub> ①	≃ +5V ±	5%; Vpp	1)(4)	= +25V ± 1V
---------------------	--------	-------------------	---------	---------	-------	-------------

		LIMITS		s		,
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input High Voltage	∨ін	2.0		V <sub>cc</sub> +1	v	
Input Low Voltage	VIL	-0.1		0,8	v	
Input Leakage Current	11			10	μA	V <sub>IN</sub> = 5.25V/0.45V
Vpp Current	I <sub>PP1</sub>			5	- mA	Program Verity CE/PGM = VIL Program Inhibit
	IPP2			30	mA	CE/PGM = VIH Program Mode
V <sub>CC</sub> Current'	'cc			100	mA	

### AC CHARACTERISTICS

### READ MODE AND STANDBY MODE

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%; V_{PP} = V_{CC} \pm 0.6V$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Address to Output Delay	<sup>t</sup> ACC			450	ns	CE/PGM = OE = VIL
CE/PGM to Output Delay	<sup>t</sup> CE			450	ns	OE = VIL
Output Enable to Output Delay	<sup>t</sup> OE			120	ns	CE/PGM = VIL
Output Enable High to Output Float	tDF	0		100	ns	CE/PGM = VIL
Address to Output Hold	tон	0			ns	CE/PGM = OE = VIL

Test Conditions

Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.8 to 2.2V Timing Measurement Reference Level: Inputs: 1.0V and 2.0V Outputs: 0.8V and 2.0V

### PROGRAM, PROGRAM VERIFY AND PROGRAM INHIBIT MODE

 $T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +5V \pm 5\%; V_{PP} = +25V \pm 1V$ 

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Address Setup Time	tAS	2			μs	
OE Setup Time	tOES	2			μs	
Data Setup Time	tDS	2			μs	
Address Hold Time	tah 🕴	2			μs	
OE Hold Time	<sup>t</sup> OEH	2			μs	
Data Hold Time	ţDН	2			μs	
Output Enable to Output Float Delay	۲DF	0		120	ns	ČE/PGM = VIL
Output Enable to Output Delay	tOE			120	ns	ČĒ/PGM = VIL
Program Pulse Width	τ₽W	45	50	55	ms	
Program Pulse Rise Time	ΨRT	5			ns	
Program Pulse Fall Time	<b>t</b> PF T	5			ns	

**Test Conditions:** 

Notes: 1) VCC must be applied simultaneously or before Vpp and removed after Vpp.

- Vpp may be connected directly to V<sub>CC</sub> (+5V) at read mode and standby mode. The supply current would then be the sum of ipp1 and I<sub>CC</sub> (I<sub>CC1</sub> or I<sub>CC2</sub>).
- 3 The tolerance of 0.6V allows the use of a driver circuit for switching the Vpp supply pin from +25V to +5V.
- Ouring programming, program inhibit, and program verify, a maximum of +26V should be applied to the Vpp pin. Overshoot voltages to be generated by the Vpp power supply should be limited to less than +26V.

## μ PD2716



### **TIMING WAVEFORMS**





Notes: (1)  $\overrightarrow{OE}$  may be delayed up to tACC-tOE after the falling edge of  $\overrightarrow{CE}$ /PGM for read mode without impact on tACC

(2)  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}/PGM$ , whichever occurs first.

146

FUNCTIONAL The  $\mu$ PD2716 operates from a single +5V power supply and, accordingly, is ideal DESCRIPTION for use with +5V microprocessors such as  $\mu$ PD8085 and  $\mu$ PD8048/8748.

Programming of the  $\mu$ PD2716 is achieved with a single 50 ms TTL pulse. Total programming time for all 16,384 bits is only 100 sec. Due to the simplicity of the programming requirements, devices on boards and in systems may be programmed easily and without any special programmer.

The  $\mu$ PD2716 features a standby mode which reduces the power dissipation from a maximum active power dissipation of 525 mW to a maximum standby power dissipation of 132 mW. This results in a 75% savings with no increase in access time.

Erasure of the  $\mu$ PD2716 programmed data can be attained when exposed to light with wavelengths shorter than approximately 4,000 Angstroms (Å). It should be noted that constant exposure to direct sunlight or room level fluorescent lighting could erase the  $\mu$ PD2716. Consequently, if the  $\mu$ PD2716 is to be exposed to these types of lighting conditions for long periods of time, the  $\mu$ PD2716 window should be masked to prevent unintentional erasure.

The recommended erasure procedure for the  $\mu$ PD2716 is exposure to ultraviolet light with wavelengths of 2,537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be not less than 15 W-sec/cm<sup>2</sup>. The erasure time is approximately 15 to 20 minutes using an ultraviolet lamp of 12,000  $\mu$ W/cm<sup>2</sup> power rating.

During erasure, the  $\mu$ PD2716 should be placed within 1 inch of the lamp tubes. If the lamps have filters on the tubes, the filters should be removed before erasure.

- OPERATION The five operation modes of the μPD2716 are listed in Table 1. The power supplies required are a +5V V<sub>CC</sub> and a V<sub>PP</sub>. The V<sub>PP</sub> power supply should be at +25V during programming, program verification and program inhibit, and it should be at +5V during read and standby. CE/PGM, OE and V<sub>PP</sub> select the operation mode as shown in Table 1.
- **READ MODE** When  $\overline{CE}/PGM$  and  $\overline{OE}$  are at low (0) level with Vpp at +5V, the READ MODE is set and the data is available at the outputs after tOE from the falling edge of  $\overline{OE}$  and tACC after setting the address.
- STANDBY MODE The  $\mu$ PD2716 is placed in the standby mode with the application of a high (1) level TTL signal to the  $\overline{\text{CE}}/\text{PGM}$  and a Vpp of +5V. In this mode, the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input. The active power dissipation is reduced by 75% from 525 mW to 132 mW.
- PROGRAMMING<br/>MODEProgramming of the μPD2716 is commenced by erasing all data and consequently<br/>having all bits in the high (1) level state. Data is then entered by programming a low<br/>(0) level TTL signal into the chosen bit location.

The  $\mu$ PD2716 is placed in the programming mode by applying a high (1) level TTL signal to the  $\overline{OE}$  with Vpp at +25V. The data to be programmed is applied to the output pins 8 bits in parallel at TTL levels.

Any location can be programmed at any time, either individually, sequentially or at random.

When multiple  $\mu$ PD2716s are connected in parallel, except for  $\overline{CE}$ /PGM, individual  $\mu$ PD2716s can be programmed by applying a high (1) level TTL pulse to the  $\overline{CE}$ /PGM input of the desired  $\mu$ PD2716 to be programmed.

Programming of multiple  $\mu$ PD2716s in parallel with the same data is easily accomplished. All the alike inputs are tied together and are programmed by applying a high (1) level TTL pulse to the  $\overline{CE}$ /PGM inputs.

## μ PD2716

Programming of multiple µPD2716s in parallel with different data is rendered more easily by the program inhibit mode. Except for CE/PGM, all alike inputs (including OE) INHIBIT MODE of the parallel  $\mu$ PD2716s may be common. Programming is accomplished by applying a TTL level program pulse to the  $\mu$ PD2716  $\overline{CE}$ /PGM input with Vpp at +25V. A low level applied to the  $\overline{CE}/PGM$  of the other  $\mu PD2716$  will inhibit it from being programmed.

A verify should be performed on the programmed bits to determine that the data was correctly programmed on all bits of the  $\mu$ PD2716. The program verify can be performed with Vpp at +25V and  $\overline{CE}$ /PGM and  $\overline{OE}$  at low (O) levels.

The data outputs of two or more  $\mu$ PD2716s may be wire-ored together to the same data bus. In order to prevent bus contention problems between devices, all but the selected  $\mu$ PD2716s should be deselected by raising the  $\overline{OE}$  input to a TTL high.



## PROGRAMMING

### PROGRAM VERIFY MODE

### OUTPUT DESELECTION

### PACKAGE OUTLINE μPD2716D



CERAMIC							
ITEM	MILLIMETERS	INCH					
. <b>A</b>	33.5 MAX.	1.32 MAX.					
В	2.78	1.1					
С	2.54	0.1					
D	0.46 ± 0.10	0.018±0.004					
E	27.94	1.10					
F	1.3	0.05					
G	2.54 MIN.	0.1 MIN.					
ън	0.5 MIN.	0.020					
1	5.0 MAX.	0.20					
J	5.5 MAX.	0.216					
ĸ	15.24	0.60					
L,	13.5	0.53					
M	0.25 <sup>+0.10</sup> -0.05	0.010 +0.004 - 0.002					

2716DS-12-80-CAT



## 32,768 (4K X 8) BIT UV ERASABLE PROM

DESCRIPTION The µPD2732 is a 32,768 bit (4096 x 8 bit) Ultraviolet Erasable and Electrically Programmable Read-Only Memory (EPROM). It operates from a single +5V supply, making it ideal for microprocessor applications. It features an output enable control and offers a standby mode with an attendant 80% savings in power consumption.

A distinctive feature of the  $\mu$ PD2732 is a separate output control, output enable ( $\overline{OE}$ ) from the chip enable control ( $\overline{CE}$ ). The  $\overline{OE}$  control eliminates bus contention in multiple-bus microprocessor systems. The  $\mu$ PD2732 features fast, simple one-pulse programming controlled by TTL-level signals. Total programming time for all 32,768 bits is only 210 seconds.

### FEATURES • Ultraviolet Erasable and Electrically Programmable

- Access Time 450 ns Max
- Single Location Programming
- Programmable with Single Pulse
- Low Power Dissipation: 150 mA Max Active Current, 30 mA Max Standby Current

PINS

- Input/Output TTL Compatible for Reading and Programming
- Single +5V Power Supply
- 24 Pin Ceramic DIP
- Three-State Outputs

### PIN CONFIGURATION

A7 <b>□</b>	1	~~	24	
A6 🗖	2		23	
A5 □	3		22	
A4 □	4		21	A11
A3 🗖	5		20	DE/VPP
A2	6	μPD	19	A10
	7	2716	18	
A0	8		17	07
⁰⊄	9		16	06
01 <b>C</b>	10		15	05
02 □	11		14	□ 04
	12		13	<b>h</b> 03

ĈĒ	OE/VPP	v

MODE SELECTION

MODE	ĈĒ	OE/V <sub>PP</sub>	vcc	OUTPUTS
Read	VIL	VIL	+5	DOUT
Standby	VIH	Don't Care	+5	High Z
Program	Pulsed VIL to VIH	VPP	+5	DIN
Program Verify	VIL	VIL	+5	DOUT
Program Inhibit	ViH	Vpp	+5	High Z

#### BLOCK DIAGRAM



PIN NAMES						
A0-A11	Addresses					
ŌĒ	Output Enable					
00-07	Data Outputs					
CE	Chip Enable					

## NOTES

.

,



## 9216 BIT FIELD PROGRAMMABLE LOGIC ARRAY

DESCRIPTION The μPB450 is a bipolar, 9, 216-bit field programmable logic array. It includes 24 input and 16 output lines, 72 product terms, input 2-bit decoders, and 16-bit feedback registers. This provides an extremely versatile organization. Interconnection of internal AND-OR arrays is performed electrically by the proven, avalanche induced migration method which is widely used in NEC Bipolar PROM technology.

### FEATURES • 24 Input Terminals

- 16 Output Terminals with Latches
- 72 Product Terms
- 16 Feedback Loops with J-K Flip Flops
- 20 2704 Input Decoders
- 80 x 72 AND-Array Elements
- 72 x 48 OR-Array Elements
- Scan Path (Shift Register Mode) Capability of J-K Flip Flops
- TTL Compatible
- Single +5V Supply
- 48 Pin Ceramic Dual-In-Line Package

### **PIN CONFIGURATION**

111	D	1	$\mathbf{O}$	48		123
110	d	2		47	Ь	122
lg	d	3		46		121
18	d	4		45	Ь	I <sub>20</sub>
17	d	5		44		119
16	d	6		43	Þ	118
15	d	7		42	Þ	17
14	D	8		41		I16
13	d	9		40		115
I2	d	10		39		114
11		11		38	Þ	113
10	D	12	μ <b>ΡΒ450</b>	37	Þ	112
GND	D	13		36	Þ	Vcc
ADE	q	14		35	Þ	QOT
00	d	15		34		08
01	d	16		33	Þ	09
02	d	17		32	Þ	0 <sub>10</sub>
03		18		31	Þ	011
04		19		30	Þ	012
05		20		29	Þ	013
06	d	21		28	Þ	014
07	d	22		27	Þ	015
CE	d	23		26	Þ	RESET
CK0	d	24		25	Ь	CK1

1 <sub>0</sub> ~1 <sub>23</sub>	Input
0 <sub>0</sub> ~0 <sub>15</sub>	Outputs
ADE	Mode Control
QOT	Shift Register Output (Mode 2)
CE	Output and Mode Control
СКО	Output Latch Control
CK1	Feed Back Register Clock
RESET	Feed Back Register Reset
Vcc	Power Supply (+5V)
GND	Ground

### PIN NAMES

Л

450DS-12-80-CAT

## NOTES

152

# MICROCOMPUTERS 5

## NOTES

## **NEC Microcomputers, Inc. MICROCOMPUTER SELECTION GUIDE**

### SINGLE CHIP 4-BIT MICROCOMPUTERS

DEVICE	PRODUCT	ROM	RAM	1/0	PROCESS	ουτρυτ	FEATURES	SUPPLY VOLTAGES	PINS
μPD546	μCOM-43	2000 × 8	96 x 4	35	PMOS	0.D.		-10	42
μPD553	µСОМ-43Н	2000 × 8	96 × 4	35	PMOS	0.D.	А	-10	42
µPD557∟	µCOM-43SL	2000 × 8	96 x 4	21	PMOS	0.D.	А	-8	28
μPD650	μCOM-43C	2000 × 8	96 × 4	35	CMOS	push-pull		+5	42
μPD547	μCOM-44	1000 x 8	64 x 4	35	PMOS	0.D.		-10	42
µPD547L	µCOM-44L	1000 × 8	64 × 4	35	PMOS	0.D.		-8	42
μPD552	µСОМ-44H	1000 x 8	64 × 4	35.	PMOS	0.D.	A	-10	42
μPD651	μCOM-44C	1000 × 8	64 × 4	35	смоѕ	push-pull		+5	42
μPD550	μCOM-45	640 x 8	32 × 4	21	PMOS	0.D.	A	-10	28
µPD550L	µCOM-45L	640 × 8	32 x 4	21	PMOS	0.D.	A	-8	28
μPD554	μCOM-45	1000 × 8	32 x 4	21	PMOS	0.D.	А	-10	28
µPD554L	µCOM-45L	1000 × 8	32 x 4	21	PMOS	O.D.	A	-8	28
μPD652	µCOM-45C	1000 × 8	32 x 4	21	смоз	push-pull		+5	28
μPD556	µСОМ-43	External	96 × 4	35	PMOS	0.D.	с	-10	64
μPD7500	μCOM-75	External	256 × 4	46	смоз	0.D.	D	+2.7 to 5.5	64
μPD7502	μCOM-75	2000 × 8	128 × 4	23	смоз	0.D.	E	+2.7 to 5.5	64
μPD7503	μCOM-75	4000 × 8	224 x 4	23	смоз	0.D.	E	+2.7 to 5.5	64
μPD7507	μCOM-75	2000 × 8	128 × 4	32	смоз	0.D.	E	+2.7 to 5.5	40
µPD7520	μCOM-75	768 × 8	48 × 4	24	PMOS	0.D.	В	-6 to -10 variable	28
Notes: A	= -35V VF Dr	ive					44 · ·		

B =  $\mu$ COM-4 Evaluation Chip

= µCOM-75 Evaluation Chip С

D Е

= LCD Controller = LED Display Controller

O.D. = Open Drain

### SINGLE CHIP 8-BIT MICROPROCESSORS

DEVICE	SPECIAL FEATURES	ROM	RAM	1/0	PROCESS	OUTPUT	CYCLE	SUPPLY VOLTAGES	PINS
µPD8021	Zero-Cross Detector	1024 x 8	64 × 8	21	NMOS	BD	3.6 MHz	+5V	28
µPD8022	On-Chip S/D Converter	2048 × 8	64 × 8	26	NMOS	BD	3.6 MHz	+5V	40
µPD8035L	µPD8048 w/External Memory	External	64 × 8	27	NMOS	TS, BD	6 MHz	+5∨	40
µPD8039L	µPD8049 w/External Memory	External	128 × 8	27	NMOS	TS, BD	11 MHz	+5∨	40
µPD8041	Peripheral Interface w/Slave Bus	1024 x 8	64 x 8	18	NMOS	TS, BD	6 MHz	+5∨	40
μPD8041A	Enhanced µPD8041	1024 × 8	64 × 8	18	NMOS	TS, BD	6 MHz	+5∨	40
µPD8048	Expansion Bus	1024 x 8	64 × 8	27	NMOS	TS, BD	6 MHz	+5∨	40
μPD8049	High Speed µPD8048	2048 × 8	128 × 8	27	NMOS	TS, BD	11 MHz	+5V	40
µPD8741A	UV-EPROM µPD8041A	1024 x 8	64 × 8	18	NMOS	TS, BD	6 MHz	+5V	40
µPD8748	UV-EPROM µPD8048	1024 x 8	64 x 8	27	NMOS	TS, BD	6 MHz	+5V	40
μPD7800	Development Chip	External	128 x 8	48	NMOS	TS, BD	4 MHz	+5V	64
μPD7801	8080 Type Expansion Bus	4096 × 8	128 × 8	48	NMOS	TS, BD	4 MHz	+5∨	64
1	64K Memory Address Space								
µPD7802	Expanded µPD7801	6144 × 8	64 x 8	48	NMOS	TS, BD	4 MHz	+5∨	64

### MICROPROCESSORS

DEVICE	PRODUCT	SIZE	PROCESS	OUTPUT	CYCLE	SUPPLY VOLTAGES	PINS
μPD780	Microprocessor	8-bit	NMOS	3-State	4.0 MHz	·+5	40
µPD80/80AF	Microprocessor	8-bit	NMOS	3-State	2.0 MHz	+12 ± 5	40
µPD8080AF-2	Microprocessor	8-bit	NMOS	3-State	2.5 MHz	+12 ± 5	40
µPD8080AF-1	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+12 ± 5	40
µPD8085A	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+5	40
µPD8085A-2	Microprocessor	8-bit	NMOS	3-State	5.0 MHz	+5	40
µPD8086	Microprocessor	16-bit	NMOS	3-State	5.0 MHz	+5	40

## NEC Microcomputers, Inc. MICROCOMPUTER SELECTION GUIDE

SYSTEM SUPPORT							
DEVICE	PRODUCT	SIZE	PROCESS	OUTPUT	CYCLE	SUPPLY VOLTAGES	PINS
μPD765	Double Sided/Double Density Floppy Disk Controller	8-bit	NMOS	3-State	8 MHz	+5	40
μPD781	Dot Matrix Printer Controller-Epson 500 Printer	8-bit	NMOS	3-State	6 MHz	+5	40
μPD782	Dot Matrix Printer Controller-Epson 200 Printer	8-bit	NMOS	3-State	6 MHz	+5	40
μPD3301	CRT Controller	8-bit	NMOS	3-State	3 MHz	+5	40
μPD7001	8-Bit A/D Converter	8-bit	смоѕ	Open Collector Serial	10 kHz Conversion Time	+5	16
μPD7002	12-Bit A/D Converter	8-bit	CMOS	3-State	400 Hz Conversion Time	+5	28
μPD7201	Multi-Protocol Serial Controller	8-bit	NMOS	3-State	3 MHz	+5	40
μPD7210	IEEE Controller (Talker, Listener, Controller)	8-bit	NMOS	3-State	8 MHz	+5	40
μPD7220	Graphic Display Controller	8-bit	NMOS	3-State	6 MHz	+5	40
μPD7225	Alpha Numeric LCD Controller	8-bit	CMOS	-	-	+5	52
µPD7227	Dot Matrix LCD Controller	8-bit	CMOS	-		+5	64
μPD7720	Signal Processor	16-bit	NMOS	3-State	8 MHz	+5	28
μPD8155	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	-	+5	40
μPD8155-2	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	-	+5	40
μPD8156	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	-	+5	40
μPD8156-2	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	-	+5	40
µPB8212	I/O Port	8-bit	Bipolar	3-State		+5	24
µPB8214	Priority Interrupt Controller	3-bit	Bipolar	Open Collector	3 MHz	+5	24
μPB8216	Bus Driver Non-Inverting	4-bit	Bipolar	3-State	-	+5	16
µPB8224	Clock Generator Driver	2 phase	Bipolar	High Level Clock	3 MHz	+12 ± 5	16
μPB8226	Bus Driver Inverting	4-bit	Bipolar	3-State	-	+5	16
μPB8228	System Controller	8-bit	Bipolar	3-State	-	+5	28
µPD8243	I/O Expander	4 x 4 bits	NMOS	3-State	-	+5	24
μPD8251	Programmable Communica- tions Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-56K baud	+5	28
µPD8251A	Programmable Communica- tions Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-64K baud	+5	28
μPD8253	Programmable Timer	8-bit	NMOS	3-State	3.3 MHz	+5	24
µPD8253-5	Programmable Timer	8-bit	NMOS	3-State	3.3 MHz	+5	.24
µPD8255	Peripheral Interface	8-bit	NMOS	3-State	-	+5	40
µPD8255A-5	Peripheral Interface	8-bit	NMOS	3-State		+5	40
μPD8257	Programmable DMA Controller	8-bit	NMOS	3-State	3 MHz	+5	40
µPD8257-5	Programmable DMA Controller	8-bit	NMOS	3-State	3 MHz	+5	40
µPD8259	Programmable Interrupt Controller	8-bit	NMOS	3-State	-	+5	28
µPD8259-5	Programmable Interrupt Controller	8-bit	NMOS	3-State		+5	28
µPD8279-5	Programmable Keyboard/ Display Interface	8-bit	NMOS	3-State	-	+5	40
μPB8282/ 8283	8-Bit Latches		Bipolar	3-State	5 MHz	+5	20
µPB8284	Clock Driver		Bipolar	3-State	5 MHz	+5	18
μPB8286/ 8287	8-Bit Bus Transceivers		Bipolar	3-State	5 MHz	+5	20
µPB8288	Bus Controller		Bipolar	3-State	5 MHz	+5	20
μPD8355	2048 x 8 ROM with I/O Ports	8-bit	NMOS	3-State	-	+5	40
μPD8755A	2048 × 8 EPROM with I/O Ports	8-bit	NMOS	3-State	-	+5	40

## NEC Microcomputers, Inc. MICROCOMPUTER ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
AMD	AM8080A/9080A	Microprocessor (2.0 MHz)	μPD8080AF
	AM8080A-2/9080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	AM8080A-1/9080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	AM8085A	Microprocessor (3.0 MHz)	μPD8085A
	AM8155	Programmable Peripheral Interface with 256 x 8 RAM	μPD8155
	AM8156	Programmable Peripheral Interface with 256 x 8 RAM	μPD8156
	AM8212	I/O Port (8-Bit)	μPB8212
	AM8214	Priority Interrupt Controller	μPB8214
	AM8216	Bus Driver, Inverting	μPB8216
	AM8224	Clock Generator/Driver	μPB8224
	AM8226	Bus Driver, Non-Inverting	μPB8226
	AM8228	System Controller	μPB8228
	AM8251	Programmable Communications Interface	μPD8251
	AM8255	Programmable Peripheral Interface	μPD8255
	AM8257	Programmable DMA Controller	μPD8257
	AM8355	Programmable Peripheral Interface with 2048 x 8 ROM	μPD8355
	AM8048	Single Chip Microcomputer	μPD8048
INTEL	8080A	Microprocessor (2.0 MHz)	μPD8080AF
	8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	8021	Microcomputer with ROM	μPD8021
	8022	Microcomputer with A/D Converter	μPD <b>8022</b>
	8035L	Microprocessor	μPD8035L
	8039L	Microprocessor	μPD8039L
	8041A	Programmable Peripheral Controller with ROM	μΡD8041A
	8048	Microcomputer with ROM	μPD8048
	8049	Microcomputer with ROM	μPD8049
	8085A	Microprocessor (3.0 MHz)	μPD8085A
	8085A-2	Microprocessor (5.0 MHz)	μPD8085A-2
	8086	Microprocessor (16-Bit)	μPD8086
	8155/8155-2	Programmable Peripheral Interface with 256 x 8 RAM	μPD8155/8155-2
	8156/8156-2	Programmable Peripheral Interface with 256 x 8 RAM	μPD8156/8156-2
	8212	I/O Port (8-Bit)	μPB8212
	8214	Priority Interrupt Controller	μPB8214
	8216	Bus Driver, Non-Inverting	μPB8216
	8224	Clock Generator/Driver	μ <b>PB8224</b>
	8226	Bus Driver, Inverting	μPB8226
	8228	System Controller	μPB8228
	8243 8251	I/O Expander Programmable Communications Interface (Async/Sync)	μΡD8243 μΡD8251

NEC



## MICROCOMPUTER ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
INTEL (CONT.)	8251A	Programmable Communications Interface (Async/Sync)	μPD8251A
	8253	Programmable Timer	μPD8253
	8253-5	Programmable Timer	μPD8253-5
	8255	Programmable Peripheral Interface	μPD8255
	8255A	Programmable Peripheral Interface	μPD8255A-5
	8255A-5	Programmable Peripheral Interface	μPD8255A-5
	8257	Programmable DMA Controller	μPD8257
	8257-5	Programmable DMA Controller	μPD8257-5
	8259	Programmable Interrupt Controller	μPD8259
	8259-5	Programmable Interrupt Controller	μPD8259-5
	8272	Double Sided/Double Density Floppy Disk Controller	μPD765
	8279-5	Programmable Keyboard/Display Interface	μPD8279-5
r	8282/8283	8-Bit Latches	µPB8282/8283
	8284	Clock Driver	μ <b>PB828</b> 4
	8286/8287	8-Bit Transceivers	μPB8286/8287
	8288	Bus Controller	μPB8288
	8355	Programmable Peripheral Interface with 2048 x 8 ROM	μPD8355
	8741A	Programmable Peripheral Controller with EPROM	μΡD8741A
	8748	Microcomputer with EPROM	μPD8748
	8755A	Programmable Peripheral Interface with 2K x 8 EPROM	μPD8755A
	INS8048	Microcomputer with ROM	μPD8048
	INS8049	Microcomputer with ROM	μPD8049
NATIONAL	INS8080A	Microprocessor (2.0 MHz)	μPD8080AF
	INS8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	INS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	8212	I/O Port (8-Bit)	μPB8212
	8214	Priority Interrupt Controller	μPB8214
	8216	Bus Driver, Non-Inverting	μPB8216
	8224	Clock Generator/Driver	μPB8224
	8226	Bus Driver, Inverting	μPB8226
	8228	System Controller	μ <b>PB8228</b>
	INS8251	Programmable Communications Interface	μPD8251
	INS8253	Programmable Timer	μPD8253
	INS8255	Programmable Peripheral Interface	μPD8255
	INS8257	Programmable DMA Controller	μPD8257
	INS8259	Programmable Interrupt Controller	μPD8259
т.і.	TMS8080A	Microprocessor (2.0 MHz)	μPD8080AF
	TMS8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	TMS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	SN74S412	I/O Port (8-Bit)	μPB8212
	SN74LS424	Clock Generator/Driver	μPB8224
	SN74S428	System Controller	μPB8228



## **4-BIT SINGLE CHIP MICROCOMPUTER FAMILY**

DESCRIPTION The µCOM-4 4-bit Microcomputer Family is a broad product line of 14 individual devices designed to fulfill a wide variety of design criteria. The product line shares a compatible architecture and instruction set. The architecture includes all functional blocks necessary for a single chip controller, including an ALU, Accumulator, Bytewide ROM, RAM, and Stack, The instruction set maximizes the efficient utilization of the fixed ROM space, and includes a variety of Single Bit Manipulation, Table Look-Up, BCD arithemetic, and Skip instructions.

> The  $\mu$ COM-4 Microcomputer Family includes seven different products capable of directly driving 35V Vacuum Fluorescent Displays. Four products are manufactured with a CMOS process technology, µCOM-4 Microcomputers are ideal for low-cost general purpose controller applications such as industrial controls, instruments, appliance controls, intelligent VF display drivers, and games.

The  $\mu$ COM-4 Microcomputer Family can be broken down into 3 distinct groups according to their performance capabilities. These groups are distinguished by their ROM, RAM, and I/O capabilities, as follows.

μCOM-4 MICRO COMPUTER FAMILY	ROM	RAM	I/O	RELATIVE PERFORMANCE
μCOM-43	2000 x 8	96 x 4	35 ①	Highest
μCOM-44	1000 x 8	64 × 4	35	Medium
μCOM- <b>4</b> 5	1000 x 8 ②	32 x 4	21	Lowest

Notes: (1) The µPD557L has 21 I/O lines.

(2) The µPD550 and µPD550L have 640 x 8 ROMs.

### FEATURES • Choice of ROM size: 2000 x 8, 1000 x 8, or 640 x 8

- Choice of RAM size: 96 x 4, 64 x 4, or 32 x 4
  - Six 4-Bit Working Registers Available
  - One 4-Bit Flag Register Available
- Powerful Instruction Set
  - Choice of 80 or 58 Instructions
  - Table Look-Up Capability with CZP and JPA Instructions
  - Single Bit Manipulation of RAM or I/O Ports
  - BCD Arithmetic Capability
- Choice of 3-Level, 2-Level, or 1-Level Subroutine Stack
- Extensive I/O Capability
  - Choice of 35 or 21 I/O Lines

	35 Lines	21 Lines
<ul> <li>4-Bit Input Ports</li> </ul>	2	1
<ul> <li>4-Bit I/O Ports</li> </ul>	2	2
- 4-Bit Output Ports	4	2
- 3-Bit Output Ports	1	_
- 1-Bit Output Port		1

- 1-Bit Output Port
- Programmable 6-Bit Timer Available
- Choice of Hardware or Testable Interrupt
- Built-In Clock Signal Generation Circuitry
- **Built-In Reset Circuitry**
- Single Power Supply
- Low Power Consumption
- PMOS or CMOS Technologies
- Choice of 42-pin DIP, 28-pin DIP, or 52-pin Flat Plastic Package

## μCOM-4

### **Internal Registers**

The ALU, the Accumulator, and the Carry Flag together comprise the central portion of the  $\mu$ COM-4 Microcomputer Family architecture. The ALU performs the arithmetic and logical operations and checks for various results. The Accumulator stores the results generated by the ALU and acts as the major interface point between the RAM, the I/O ports, and the Data Pointer registers. The Carry F/F can be addressed directly, and can also be set during an addition. The  $\mu$ COM-43 Microcomputers also have a Carry Save F/F for storage the value of the Carry F/F.

### **Data Pointer Registers**

The DP<sub>H</sub> register and 4-bit DP<sub>L</sub> register reside outside the RAM. They function as the Data Pointer, addressing the rows and columns of the RAM, respectively. They are individually accessible and the L register can be automatically incremented or decremented.

### RAM

All  $\mu$ COM-4 microcomputers have a static RAM organized into a multiple-row by 16-column configuration, as follows:

MICROCOMPUTER	RAM	ORGANIZATION	DPH	DPL
μCOM-43	96 × 4	6 rows x 16 columns	3	4
μCOM-44	64 × 4	4 rows x 16 columns	2	4
μCOM-45	32 x 4	2 rows x 16 columns	1	4

The  $\mu$ COM-43 Microcomputers also have a 4-bit Flag register and six 4-bit working registers resident in the last row of the RAM. The extended  $\mu$ COM-43 instruction set provides 10 additional instructions with which you can access or manipulate these seven registers.

#### ROM

The ROM is the mask-programmable portion of the  $\mu$ COM-4 Microcomputer which stores the application program. It is organized as follows:

MICBOCOMPUTER	BOM	ORGANIZATION					
		FIELDS	PAGES				
μCOM-43	2000 x 8	8	8				
μCOM-44	1000 x 8	8	8				
μCOM-45	1000 x 8	8	8 .				

Note that the  $\mu$ PD550 and  $\mu$ PD550L of the  $\mu$ COM-45 Microcomputer Family have a 640 x 8 ROM.

## FUNCTIONAL DESCRIPTION

### FUNCTIONAL Program Counter and Stack Register

DESCRIPTION (CONT.)

The Program Counter is an 11-bit register in the  $\mu$ COM-43 microcomputers, or a 10-bit register in  $\mu$ COM-44 and  $\mu$ COM-45 microcomputers, which contains the address of a particular instruction being executed. It is incremented during normal operation, but can be modified by various JUMP and CALL instructions. The Stack Register is a LIFO push-down stack register used to save the value of the Program Counter when a subroutine is called. It is organized as follows:

MICROCOMPUTER	STACK ORGANIZATION	ALLOWABLE SUBROUTINE CALLS
μCOM-43	3 words x 11 bits	3 Levels
μCOM-44	1 word x 10 bits	1 Level
μCOM-45	1 word x 10 bits	1 Level

Note that the CMOS  $\mu$ PD651 microcomputers of the  $\mu$ COM-44 Microcomputer Family have a 2-level Stack Register.

#### Interrupts

All  $\mu$ COM-4 microcomputers are equipped with a software-testable interrupt which skips an instruction if the Interrupt F/F has been set. The TIT instruction resets the Interrupt F/F.

In addition, the  $\mu$ COM-43 microcomputers have a hardware interrupt, which causes an automatic stack level shift and subroutine call when an interrupt occurs.

#### **Interval Timer**

The  $\mu$ COM-43 microcomputers are equipped with a programmable 6-bit interval timer which consists of a 6-bit polynomial counter and a 6-bit binary down counter. The STM instruction sets the initial value of the binary down counter and starts the timing. The polynomial counter decrements the binary down counter when 63 instruction cycles have been completed. When the binary down counter reaches zero, the timer F/F is set. The TTM instruction tests the timer F/F, and skips the next instruction if it is set.

#### **Clock and Reset Circuitry**

The Clock Circuitry for any  $\mu$ COM-4 microcomputer can be implemented by connecting either an Intermediate Frequency Transformer (IFT) and a capacitor; or a Ceramic Resonator and two capacitors, to the CL<sub>0</sub> and CL<sub>1</sub> Inputs. The Power-On-Reset Circuitry for any  $\mu$ COM-4 microcomputer can be implemented by connecting a Resistor, a Capacitor, and a Diode to the RESET input.

## **μ** СОМ-4

### I/O Capability

The  $\mu$ COM-4 microcomputer family has either 35 or 21 I/O lines, depending upon the individual part, for communication with and control of external circuitry. They are organized as follows:

Port A	PA0-3	4-Bit Input
Port B	PB0-3	4-Bit Input
Port C	PC0-3	4-Bit Input/Output (VF Drive Possible)
Port D	PD0-3	4-Bit Input/Output (VF Drive Possible)
Port E	PE0-3	4-Bit Output (VF Drive Possible)
Port F	PF0-3	4-Bit Output (VF Drive Possible)
Port G	PG0-3	4-Bit Output (VF Drive Possible)
Port H	PH0-3	4-Bit Output (VF Drive Possible)
Port I	PI0-2	3-Bit Output (VF Drive Possible)

#### **Development Tools**

The NEC Microcomputers' NDS Development **System** is available for developing software service code, editing, and assembling source code into object code. In addition, the ASM-43 Cross Assembler is available for systems which support the ISIS-II (TM Intel Corp.) Operating System. The CASM-43 Cross Assembler is available for systems which support the CP/M (<sup>®</sup> Digital Research Corp.) Operating System.

The EVAKIT-43P Evaluation Board is available for production device emulation and prototype system debugging. The SE-43P Emulation Board is available for demonstrating the final system design. The  $\mu$ PD556B ROM-less Evaluation Chip is available for small pilot production.

### FUNCTIONAL DESCRIPTION (CONT.)

## μ COM-4

SYMBOL	EXPLANATION AND USE
ACC	Accumulator
ACCn	Bit "n" of Accumulator
address	Immediate address
С	Carry F/F
C'	Carry Save F/F
data	Immediate data
. Du	Bit "n" of immediate data or immediate address
DP	Data Pointer
DPH	Upper Bits of Data Pointer
DPL	Lower 4 Bits of Data Pointer
FLAG	FLAG Register
INTE F/F	Interrupt Enable F/F
INT F/F	Interrupt F/F
P( )	Parallel Input/Output Port addressed by the value within the brackets
Pn	Bit "n" of Program Counter
ΡΑ	Input Port A
PC	Input/Output Port C
PD	Input/Output Port D
PE	Output Port E
R	R Register
S	S Register
SKIP	Number of Bytes in next instruction when skip condition occurs
STACK	Stack Register
тс	6-Bit Binary Down Timer Counter
TIMER F/F	Timer F/F
w	W Register
×	X Register
Y	Y Register
Z	Z Register
()	The contents of RAM addressed by the value within the brackets
[]	The contents of ROM addressed by the value within the brackets
<del>~</del>	Load, Store, or Transfer
<b>*</b>	Exchange
-	Complement
¥	LOGICAL EXCLUSIVE OR

The following abbreviations are used in the description of the  $\mu$ COM-4 instruction set:

INSTRUCTION SET SYMBOL DEFINITIONS

## INSTRUCTION SET

## μ COM-4

					INS	RUCT	ION C	ODE			]		SKIP
MNEMONIC	FUNCTION	DESCRIPTION	D7	Dg	D5	D4	D3	D2	D1	Do	BYTES	CYCLES	CONDITION
			L	OAD									
Li data	A <sub>CC</sub> ← D <sub>3-0</sub>	Load A <sub>CC</sub> with 4 bits of imme- diate data; execute succeeding LI instructions as NOP instructions	1	0	0	1	D3	D2	D1	Do	1	1	String
L		Load A <sub>CC</sub> with the RAM contents addressed by DP	0	0	1	1	1	0	0	0	1	1	
LM data	A <sub>CC</sub> ← (DP) DP <sub>H</sub> ← DP <sub>H</sub> ¥ D1 <sub>-0</sub>	Load A <sub>CC</sub> with the RAM contents addressed by DP; Perform a LOGICAL EXCLUSIVE-OR Between DP <sub>H</sub> and 2 bits of Immediate Data; Store the result in DP <sub>H</sub>	0	0	1	1	1	0	D1	Do	1		
LDI data	DP ← D <sub>6-0</sub>	Load DP with 7 bits of immediate data	0	D6	D5	D4	D3	D2	D1	Do	2	2	
LDZ data	DP <sub>H</sub> ← 0 DP <sub>L</sub> ← D <sub>3-0</sub>	Load DP <sub>H</sub> with 0; Load DP <sub>L</sub> with 4 bits of immediate data	1	0	0	0	D3	D2	D1	D <sub>0</sub>	1	1	
			ST	ORE									
S	(DP) ← A <sub>CC</sub>	Store $A_{CC}$ into the RAM location addressed by DP	0	0	0	0	0	0	1	0	1	1	
	.1		TRA	NSFEF	1			·		L	4	L	
TAL	DPL - ACC	Transfer ACC to DPL	0	0	0	0	0	1	1	1	1	1	
TLA	ACC + DPL	Transfer DPL to ACC	0	0	0	1	0	0	1	0	1	1	
EXCHANGE													
x	A <sub>CC</sub> ↔ (DP)	Exchange A with the RAM con- tents addressed by DP	0	0	1	0	1	0	0	0	1	1	
XI	A <sub>CC</sub> ↔ (DP) DP <sub>L</sub> ← DP <sub>L</sub> + 1 Skip if DP <sub>L</sub> = 0H	Exchange A <sub>CC</sub> with RAM con- tents addressed by DP; increment DPL; Skip if DPL = 0H	0	0	1	1	1	1	0	0	1	1 + S	DPL = 0H
XD	A <sub>CC</sub> ↔ (DP) DP <sub>L</sub> ↔ DP <sub>L</sub> = 1 Skip if DP <sub>L</sub> = FH	Exchange A <sub>CC</sub> with the RAM contents addressed by DP; decrement DP <sub>L</sub> ; Skip if DP <sub>L</sub> = FH	0	0	1	0	1	1	0	0	1	1 + S	DPL = FH
XM data	A <sub>CC</sub> ↔ (DP) DP <sub>H</sub> ← DP <sub>H</sub> ¥ D1-0	Exchange A <sub>CC</sub> with the RAM contents addressed by DP; Per- form a LOGICAL EXCLUSIVE- OR Between DP <sub>H</sub> and 2 bits of immediate data; store the results in DP <sub>H</sub>	0	0	1	0	1	0	D1	Do	1	1	
XMI data	$\begin{array}{l} A_{CC} \leftrightarrow (DP) \\ DP_{H} \leftarrow DP_{H} \neq D_{1:0} \\ DP_{L} \leftarrow DP_{L} + 1 \\ Skip \text{ if } DP_{L} = 0H \end{array}$	Exchange A <sub>CC</sub> with the RAM contents addressed by DP; Per- form a LOGICAL EXCLUSIVE- OR Between DP <sub>H</sub> and 2 bits of immediate data; store the results in DP <sub>H</sub> increment DP <sub>L</sub> ; Skip if DP <sub>L</sub> = OH	0	0	1	1	1	1	D1	Do	1	1 + S	DPL = 04
XMD data	$\begin{array}{l} A_{CC} \leftrightarrow (DP) \\ DP_{H} \leftarrow DP_{H} \neq D_{1,0} \\ DP_{L} \leftarrow DP_{L} - 1 \\ Skip \ \text{if} \ DP_{L} = FH \end{array}$	Exchange A <sub>CC</sub> with the RAM contents addressed by DP; Per- form a LOGICAL EXCLUSIVE- OR Between DPH and 2 bits of immediate data; store the results in DPH decrement DPL; Skip if DPL = FH	0	0	1	0	1	1	P1	Do	1	1+5	DPL = FH
			ARIT	HMET	С								
AD	A <sub>CC</sub> ← A <sub>CC</sub> + (DP) Skip if overflow	Add the RAM contents addressed by DP to A <sub>CC</sub> ; skip if overflow is generated	0	0	0	0	1	0	0	0	1	1 + S	Overflow
ADC	$A_{CC} \leftarrow A_{CC} + (DP) + C$ if overflow occurs, $C \leftarrow 1$	Add the RAM contents addressed by DP, and the Carry F/F to A <sub>CC</sub> ; if overflow occurs, set carry F/F	0	0	0	1	1	0	0	1	1	1	
ADS	$\begin{array}{l} A_{CC} \leftarrow A_{CC} + (DP) + C\\ \text{if overflow occurs,}\\ C \leftarrow 1 \text{ and skip} \end{array}$	Add the RAM contents addressed by DP and the carry F/F to $A_{CC}$ ; if overflow occurs, set Carry F/F and skip	0	0	0	0	1	0	0	1	1	1+S	Overflow
DAA	ACC + ACC + 6	Add 6 to A <sub>CC</sub> to Adjust Decimal for BCD Addition	0	0	0	0	o	1	1	0	1	1	
DAS	ACC + ACC + 10	Add 10 to A <sub>CC</sub> to Adjust Decimal for BCD Subtraction	0	0	0	0	1	0	1	0	1	1	

.

## μ СОМ-4

.

## INSTRUCTION SET (CONT.)

					INST	RUCT	ION CO	DDE					SKIP
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>	BYTES	CYCLES	CONDITION
LOGICAL													
EXL		Perform a LOGICAL EXCLUSIVE-OR between the RAM contents addressed by DP and A <sub>CC</sub> ; store the result in A <sub>CC</sub>	0	0	0	1	1	0	0	0	1	1	
		A	CCUM	ULATO	DR								
CLA	Acc + 0	Clear ACC to zero	1	0	0	1	0	0	0	0	1	1	
СМА	ACC + ACC	Complement A <sub>CC</sub>	0	0	0	1	0	0	0	0	1	1	
CIA	ACC ← ACC + 1	Complement A; Increment A	0	0	0	1	0	0	0	1	1	1	
			CARR	Y FLA	G								
CLC	C ← 0	Reset Carry F/F to zero	0	0	0	0	1	0	1	1	1	1	
STC	C ← 1	Set Carry F/F to one	0	0	0	1	1	0	1	1	1	1	
тс	Skip if C = 1	Skip if Carry F/F is true	0	0	0	0	0	1	0	0	1	1+5	C = 1
		INCREM	ENT A	ND DE	CREM	ENT				,		-	
INC	A <sub>CC</sub> ← A <sub>CC</sub> + 1 Skip if overflow	Increment A; Skip if overflow is generated	0	0	0	0	1 .	1	0	1	1	1 + S	Overflow
DEC	A <sub>CC</sub> ← A <sub>CC</sub> = 1 Skip if underflow	Decrement A; Skip if underflow occurs	0	0	0	0	1	1	1	1	1	1+5	Underflow
IND	DPL←DPL+1 Skip if DPL = 0H	Increment DPL; Skip if DPL = 0H	0	0	1	1	0	0	1	1	1	1+5	DPL = 0H
DED	DPL←DPL=1 Skip if DPL=FH	Decrement DP <sub>L</sub> ; Skip if DP <sub>L</sub> = FH	0	0	0	1	0	0	1	1	1	1 + S	DPL = FH
		BIT	MAN	PULA	LION								
RMB data	(DP) <sub>bit</sub> ← 0	Reset a single bit (denoted by D <sub>1</sub> -D <sub>0</sub> ) of RAM at the location addressed by DP to zero	D	1	1	0	1	0	D1	D <sub>0</sub>	1	1.	
SMB data	(DP) <sub>bit</sub> ← 1	Set a single bit (denoted by D1D0) of RAM at the location addressed by DP to one	0	1	1	1	1	0	D1	D <sub>0</sub>	1	1	
REB data	PE <sub>bit</sub> ← 0	Reset a single bit (denoted by $D_1D_0$ ) of output Port E to zero	0	1	1	0	0	1	D1	DO	1	2	
SEB data	PE <sub>bit</sub> ← 1	Set a single bit (denoted by D <sub>1</sub> D <sub>0</sub> ) of output Port E to one	0	1	1	1	0	1	D1	DO	1	2	
RPB data	P(DP <sub>L</sub> ) <sub>bit</sub> ← 0	Reset a single bit (denoted by D1D0) of the output port addressed by DPL to zero	0	1	1	0	0	0	D1	Do	1	1	
SPB data	P(DP <sub>L</sub> ) <sub>bit</sub> ← 1	Set a single bit (denoted by D1D0) of the output port addressed by DP1	0	1	1	1	0	0	D1	D <sub>0</sub>	1	1	
		JUMP,	CALL	AND F	RETUR	IN							
JMP address	P10-0 ← D10-0	Jump to the address specified by 11 bits of immediate data	1 D7	0 De	1 D5	0 D4	0	D10	Dg D1	D8 Do	2	2	
JCP address	P <sub>5-0</sub> ← D <sub>5-0</sub>	Jump to the address within the current ROM page specified by 6 bits of immediate data	1	1	D5	D4	D3	D2	D1	D <sub>0</sub>	1	1	
JPA	P <sub>5-2</sub> ← A <sub>CC</sub> P <sub>1-0</sub> ← 00	Jump to the address within the current ROM page modified by ACC	0	1	0	0	0	0	0	1	1	2	
CAL address	Stack ← P + 2 P10-0 ← D10-0	Store a return address $(P + 2)$ in the stack; call the subroutine pro- gram at the location specified by 11 bits of immediate data	1 D7	0 D6	1 D5	0 D4	1 D3	D10 D2	D9 D1	D8 D0	2	2	
CZP address	Stack ← P + 1 P10-6 ← 00000 P5-2 ← D3-0 P1-0 ← 00	Store a return address (P + 1) in the stack; call the subroutine pro- gram at one of sixteen locations in Page 0 of Field 0, specified by 4 bits of immediate data	1	0	1	1	D3	D2	D1	DO	1	1	
RT	P ← Stack	Return from Subroutine	0	1	0	0	1	0	0	0	1	2	
RTS	P ← Stack Skip unconditionally	Return from Subroutine; skip unconditionally	°	1	0	0	1	°	0	1	1	1+5	Unconditional

6

## INSTRUCTION SET (CONT.)

	1		1		INS	RUCT		ODE			1	1	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D <sub>2</sub>	D1	Do	BYTES	CYCLES	CONDITION
			s	KIP									
CI data	Skip if A <sub>CC</sub> = D <sub>3-0</sub>	Skip if A <sub>CC</sub> equals 4 bits of immediate data	0 1	0	0 0	1 0	0 D3	1 D2	1 D1	1 D0	2	2 + S	A <sub>CC</sub> = D <sub>3-0</sub>
СМ	Skip if A <sub>CC</sub> = (DP)	Skip if A <sub>CC</sub> equals the RAM contents addressed by DP	0	0	0	0	1	1	0	0	1	1 + S	A <sub>CC</sub> = (DP)
CMB data	Skip if A <sub>CCbit</sub> = (DP) <sub>bit</sub>	Skip if the single bit (denoted by $D_1D_0$ ) of $A_{CC}$ , is equal to the single bit (also denoted by $D_1D_0$ ) of RAM addressed by DP	0	0	1	1	0	1	D1	D <sub>0</sub>	1	1 + S	A <sub>CCbit</sub> = (DP) <sub>bit</sub>
TAB data	Skip if A <sub>CCbit</sub> = 1	Skip if the single bit (denoted by $D_1D_0$ ) of $A_{CC}$ is true	0	0	1	0	0	1	D1	D <sub>0</sub>	1	1 + S	A <sub>CCbit</sub> = 1
CLI data	Skip if DPL = D3-0	Skip if DPL equals 4 bits of immediate data	0	0 1	0 1	1 0	0 D3	1 D2	1 D1	0 D0	2	2 + S	DPL = D3-0
TMB data	Skip if (DP) <sub>bit</sub> = 1	Skip if the single bit (denoted by $D_1D_0$ ) of the RAM location addressed by DP is true	0	1	0	1	1	0	D1	D <sub>0</sub>	1	1 + S	(DP) <sub>bit</sub> = 1
TPA data	Skip if PA <sub>bit</sub> = 1	Skip if the single bit (denoted by D <sub>1</sub> D <sub>0</sub> ) of Port A is true	0	1	0	1	0	1	D1	D <sub>0</sub>	1	1 + S	PA <sub>bit</sub> = 1
TPB data	Skip if P(DP <sub>L</sub> ) <sub>bit</sub> = 1	Skip if the single bit (denoted by $D_1D_0$ ) of the input Port addressed by $DP_L$ is true	0	1	0	1	0	0	D1	D <sub>0</sub>	1	1 + S	P(DPL) <sub>bit</sub> = 1
	1		INTE	RRUP	T								
тіт	Skip if INT F/F = 1	Skip if Interrupt F/F is true; Reset Interrupt F/F	0	0	0	0	0	0	1	1	1	1+5	INT F/F = 1
			PARA	LEL I	/0								
IA	ACC ← PA	Input Port A to ACC	0	1	0	0	0	0	0	0	1	1	
IP	$A_{CC} \leftarrow P(DP_L)$	Input the Port addressed by DPL to ACC	0	0	1	1	0	0	1	0	1	1.	
OE	PE ← A <sub>CC</sub>	Output A <sub>CC</sub> to Port E	0	1	0	0	0	1	0	0	1	1	
OP	P(DPL) ← ACC	Output A <sub>CC</sub> to the port addressed by DPL	0	0	0	0	1	1	1	0	1	1	
OCD	PD <sub>3-0</sub> ← D <sub>7-4</sub> PC <sub>3-0</sub> ← D <sub>3-0</sub>	Output 8 bits of immediate data to Ports C and D	0 D7	0 D6	.0 D5	1 D4	1 D3	1 D2	1 D1	0 D0	2	2	
			CPU C	ONTR	DL								
NOP		Perform no operation; con- sume one machine cycle	0	0	0	Ö	0	0	0	0	1	1	

-9<sup>4</sup>

.

## INSTRUCTION SET (CONT.)

	INSTRUCTION CODE								SKIP				
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>	BYTES	CYCLES	CONDITION
			TRA	NSFEF	1								
TAW	W + Acc	Transfer Acc to W	0	1	0	0	0	0	1	1	1	2	
TAZ	Z ← Acc	Transfer Acc to Z	0	1	0	0	0	0	1	0	1	2	
тнх	X ← DP <sub>H</sub>	Transfer DPH to X	0	1	0	0	0	1	1	1	1	2	
TLY	Y ← DPL	Transfer DPL to Y	0	1	0	0	0	1	1	0	1	2	
	L		EXC	ANG	L E					L		I	
V A 14/	A				-	0	1						
XA7		Exchange Acc with W	0			0						2	
XHB	DPU # R		0					1				2	
хнх			0		0	0			1	1	1	2	
XLS	DPI ++ S Register	Exchange DPL with S Begister	0		0	ů	1		0	0		2	
XLY	DPL ↔ Y	Exchange DP1 with Y	0		0	0			1	0	1	2	
xc	C++C'	Exchange Carry F/F with Carry Save F/F	0	0	0	1	1	0	1	0	1	1	
			FL	AG				<b>.</b>					
SFB	FLAG <sub>bit</sub> ← 1	Set a single bit (denoted by D1D0) of FLAG Register to one	0	1	1	1	1	1	D1	D <sub>0</sub>	1	2	
RFB	FLAG <sub>bit</sub> ← 0	Reset a single bit (denoted by D1D0) of FLAG Register to zero	0	1	1	0	1	1	D1	D <sub>0</sub>	1	2	
FBT	Skip if FLAG <sub>bit</sub> = 1	Skip if a single bit (denoted by D1D0) of the FLAG Register is true	0	1	0	1	1	1	D1	Do	1	2 + S	FLAG <sub>bit</sub> = 1
FBF	Skip if FLAG <sub>bit</sub> = 0	Skip if a single bit (denoted by D1D0) of the FLAG Register is false	0	0	1	0	0	0	D1	Do	1	2 + S	FLAG <sub>bit</sub> = 0
	4	Α	CCUM	ULAT	OR							L	
RAR	Acc. = Acc.	Rotate Acc right through		0	1	1	0	0	0	0	1	1	
	$C \leftarrow A_{CC_0}(n = 1 \rightarrow 3)$ $A_{CC_3} \leftarrow C$	Carry F/F	Ű						Ĵ				
	4	INCREM		ND DE	CREM	ENT				4		L	
INM	(DP) ← (DP) + 1 Skip if (DP) = 0H	Increment the RAM contents addressed by DP; Skip if the contents = 0H	0	0	0	1	1	1	0	1	1	1+ S	(DP) = 0H
DEM	(DP) ← (DP) – 1 Skip if (DP) = FH	Decrement the RAM contents addressed by DP; skip if the contents = FH	0	o	o	1	1	1	1	1	1	1 + S	(DP) = FH
	L		ти	AFR		l					L	L	
STM		Poset Timer E/E				1			<u> </u>	0	2		
51M	TC $\leftarrow D_{5-0}$	Heset Timer F/F to zero; Load Timer Counter with 6 bits of immediate data; Start timer	1	0	D5	D4	D3	D2	D1	Do		2	
ттм	Skip if TIMER F/F = 1	Skip if Timer F/F is true	0	0	0	0	0	1	Ģ	1	1	1 + S	TIMER F/F = 1
	h		INTE	RUP	T						•		
EI	INTE F/F ← 1	Set Interrupt Enable F/F to one; Enable Interrupt	0	0	1	1	0	0	0	1	1	1	
DI	INTE F/F ← 0	Reset Interrupt Enable F/F to zero; Disable Interrupt	0	0	0	0	0	0	0	1	. 1	1	
								;					
								,					



.



## **4-BIT SINGLE CHIP MICROCOMPUTERS**

DESCRIPTION The  $\mu$ COM-43 4-bit single chip microcomputers described below comprise the highperformance end of the  $\mu$ COM-4 Microcomputer Family. They are distinguished from other  $\mu$ COM-4 products by their larger ROM and RAM, their extensive 35 line I/O capability, and the 22 additional instructions of the Instruction Set.

### FEATURES • 2000 x 8 ROM

- 96 x 4 RAM
  - Six 4-Bit Working Registers
  - One 4-Bit Flag Register
- 10 µs Instruction Cycle Time, Typical
- 80 Powerful Instructions
  - Table Look-Up Capability with CZP and JPA Instructions
  - Single Bit Manipulation of RAM or I/O Ports
  - Ten Transfer and Exchange Instructions for Working Registers
  - Four Flag Instructions
- 3-Level Subroutine Stack
- Extensive I/O Capability
  - Two 4-Bit Input Ports (µPD557L has One)
  - Two 4-Bit I/O Ports
  - Four 4-Bit Output Ports (μPD557L has Two)
- One 3-Bit Output Port (μPD557L has One 1-Bit Output Port Instead)
- Programmable 6-Bit Timer
- Hardware Interrupt
- Built-In Clock Signal Generation Circuitry
- Built-In RESET Circuitry
- Single Power Supply
- Low Power Consumption
- PMOS or CMOS Technologies
- 42-Pin Plastic DIP (28-Pin for μPD557L)
- Choice of 4 Different Products to Suit a Variety of Applications

Part #	Technology	Power Supply	Package	Features
μPD546	PMOS	-10V	42-pin DIP	
μPD553	PMOS	-10V	42-pin DIP	35V Vacuum Fluorescent Display Drive
µPD557L	PMOS	-8V	28-pin DIP	
μPD650	CMOS	+5V	42-pin DIP	







μCOI	M-43	PAC	KAGE
OUT	LINE	ES	

42-PIN DIP μPD546C μPD553C μPD650C

Plastic									
ITEM	MILLIMETERS	INCHES							
Α	56.0 MAX	2.2 MAX							
В	2.6 MAX	0.1 MAX							
С	2.54	0.1							
D	0.5 ± 0.1	0.02 ± 0.004							
E	50.8	2.0							
F	1.5	0.059							
G	3.2 MIN	0.126 MIN							
н	0.5 MIN	0.02 MIN							
Ĩ	5.22 MAX	0.20 MAX							
J	5.72 MAX	0.22 MAX							
к	15.24	0.6							
L	13.2	0.52							
M 0.3 ± 0.1		0.01 ± 0.004							

170



Plastic										
ITEM	MILLIMETERS	INCHES								
А	38.0 MAX.	1.496 MAX.								
в	2.49	0.098								
с	2.54	0.10								
D	0.5 ± 0.1	0.02 ± 0.004								
E	33.02	1.3								
F	1.5	0.059								
G	2.54 MIN.	0.10 MIN.								
н	0.5 MIN.	0.02 MIN.								
I	5.22 MAX.	0.205 MAX.								
J	5.72 MAX.	0.225 MAX.								
к	15.24	0.6								
L	13.2	0.52								
м	0.25 + 0.10	0.01 + 0.004 0.002								

6

µCOM-43DS-12-80-CAT

.

and the second second

## NOTES

.

.

172



## **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION The µPD546 is the original µCOM-43 4-bit single chip microcomputer. It is manufactured with a standard PMOS process, allowing use of a single - 10V power supply. The  $\mu$ PD546 provides all of the hardware features of the  $\mu$ COM-43 family, and executes all 80 instructions of the  $\mu$ COM-43 instruction set.

### PIN CONFIGURATION

|--|

	PIN NAMES
PA0-PA3	Input Port A
PB0-PB3	Input Port B
PC0-PC3	Input/Output Port C
PD0-PD3	Input/Output Port D
PEO-PE3	Output Port E
PF0-PF3	Output Port F
PG0-PG3	Output Port G
PH0-PH3	Output Port H
PI0-PI2	Output Port I
INT	Interrupt Input
CL0-CL1	External Clock Signals
RESET	Reset
VGG	Power Supply Negative
V <sub>SS</sub>	Power Supply Positive
TEST	Factory Test Pin (Connect to V <sub>SS</sub> )

-----

### ABSOLUTE MAXIMUM **RATINGS\***

Operating Temperature			10°	C to +70°C
Storage Temperature				C to +125°C
Supply Voltage			15 to	+0.3 Volts
Input Voltages				+0.3 Volts
Output Voltages			15 to	+0.3 Volts
Output Current (Ports C through	I, each b	oit)		4 mA
(Total, all ports)				25 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## μPD546

 $T_a = -10^{\circ}C$  to +70°C;  $V_{GG} = -10V \pm 10\%$ 

			LIMITS	6	TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-2.0	v	Ports A through D, INT, RESET
Input Voltage Low	VIL	-4.3		V <sub>GG</sub>	v	Ports A through D, INT, RESET
Clock Voltage High	V <sub>ØH</sub>	0		-0.8	v	CL0 Input, External Clock
Clock Voltage Low	V <sub>¢L</sub>	-6.0		VGG	v	CL0 Input, External Clock
Input Leakage Current High	ГЛН			+10	μA	Ports A through D, $\overline{INT}$ , RESET, V <sub>1</sub> = -1V
Input Leakage Current Low	1111			-10	μA	Ports A through D, $\overline{INT}$ , RESET, V <sub>I</sub> = -11V
Clock Input Leakage Current High	ΙLφΗ			+200	μA	CL <sub>0</sub> Input, V <sub>ØH</sub> = 0V
Clock Input Leakage Current Low	ι <sub>LφL</sub>			-200	μA	$CL_0$ Input, $V_{\phi L} = -11V$
Output Voltage High	VOH1			-1.0	v	Ports C through I, I <sub>OH</sub> = -1.0 mA
Gutput Voltage High	V <sub>OH2</sub>			-2.3	v	Ports C through I, I <sub>OH</sub> = -3.3 mA
Output Leakage Current Low	LOL			10	μА	Ports C through I, V <sub>O</sub> = -11V
Supply Current	IGG		-30	-50	mA	

## DC CHARACTERISTICS

T<sub>a</sub> = 25°C

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	f = 1 MHz
Output Capacitance	CO			15	pF	
Input/Output Capacitance	CIO			15	pF	

 $T_a = -10^{\circ}C$  to +70°C; V<sub>GG</sub> = -10V ± 10%

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	<sup>t</sup> ¢₩ <sub>H</sub>	0.5		5.6	μs	EXTERNAL CLOCK
Clock Pulse Width Low	<sup>t</sup> ø₩L	0.5		5.6	μs	



## **CLOCK WAVEFORM**

AC CHARACTERISTICS

## CAPACITANCE



## **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION

The  $\mu$ PD553 is a  $\mu$ COM-43 4-bit single chip microcomputer with high voltage outputs that can be pulled to -35V for direct interfacing to vacuum fluorescent displays. The  $\mu$ PD553 is manufactured with a standard PMOS process, allowing use of a single -10V power supply. The  $\mu$ PD553 provides all of the hardware features of the  $\mu$ COM-43 family, and executes all 80 instructions of the  $\mu$ COM-43 instruction set.

### **PIN CONFIGURATION**

	PIN NAMES						
PA0-PA3	Input Port A						
PB0-PB3	Input Port B						
PC0-PC3	Input/Output Port C						
PD0-PD3	Input/Output Port D						
PE0-PE3	Output Port E						
PF0-PF3	Output Port F						
PG0-PG3	Output Port G						
PH <sub>0</sub> -PH <sub>3</sub>	Output Port H						
PI0-PI2	Output Port I						
CL0-CL1	External Clock Signals						
INT	Interrupt Input						
RESET	Reset						
V <sub>GG</sub>	Power Supply Negative						
V <sub>SS</sub>	Power Supply Positive						
TEST	Factory Test Pin (Connect to V <sub>SS</sub> )						

### ABSOLUTE MAXIMUM RATINGS\*

Operating Temp	perature	
Storage Temper	ature	40°C to +125°C
Supply Voltage		
Input Voltages	(Port A, B, INT, RESET)	
	(Ports C, D)	40 to +0.3 Volts
Output Voltage	s	40 to +0.3 Volts
<b>Output Current</b>	(Ports C through I, each bit)	12 mA
	(Total, all ports)	60 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$T_a = 25^{\circ}C$$

## μ PD553

 $T_a = -10^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{GG} = -10V \pm 10\%$ 

3			LIMITS			TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Voltage High	∨ін	0		-3.5	v	Ports A through D, INT, RESET
Input Voltage Low	VIL1	-7.5		V <sub>GG</sub>	v	Ports A, B, INT, RESET
mput vonage Low	VIL2	-7.5		-35	v	Ports C, D
Clock Voltage High	V <sub>Ø</sub> H	0		-0.8	v	CL0 Input, External Clock
Clock Voltage Low	V <sub>ØL</sub>	-6.0		VGG	V	CL0 Input, External Clock
Input Leakage Current High	ігін			+10	μA	Ports A through D, INT, RESET, V <sub>I</sub> = -1V
Input Leakage Current Low	ILIL1			10	μA	Ports A through D, INT, RESET, V <sub>I</sub> = -11V
	LIL2			-30	μA	Ports C, D, V <sub>1</sub> = -35V
Clock Input Leakage Current High	ΙLøΗ			+200	μA	CL0 Input, V <sub>ØH</sub> = 0V
Clock Input Leakage Current Low	ΙLØL			-200	μA	CL0 Input, V <sub>¢L</sub> = -11V
Output Voltage High	∨он			2.0	v	Ports C through I, IOH =8 mA
	LOL1			-10	μA	Ports C through I, V <sub>O</sub> = -11V
Output Leakage Current Low	ILOL2			-30	μA	Ports C through I, V <sub>O</sub> = -35V
Supply Current	IGG		-30	-50	mA	

## DC CHARACTERISTICS

Ta = 25°C

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance	CO			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	

Ta = -10°C to +70°C; VGG = -10V ± 10%

PARAMETER			LIMITS		TEST	
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t <sub>r</sub> , tf	0		0.3	μs	
Clock Pulse Width High	<sup>t</sup> øWH	0.5		5.6	μs	EXTERNAL CLOCK
Clock Pulse Width Low	tøWL	0.5		5.6	μs	

## CAPACITANCE

**CLOCK WAVEFORM** 

AC CHARACTERISTICS





## **4-BIT SINGLE CHIP MICROCOMPUTER**

### DESCRIPTION

The  $\mu$ PD557L is a  $\mu$ COM-43 4-bit single chip microcomputer with high voltage outputs, and low power consumption. The outputs can be pulled to – 35V<sup>i</sup> for direct interfacing to vacuum fluorescent displays. The  $\mu$ PD557L is manufactured with a lowpower-consumption PMOS process, allowing use of a – 8V, low current power supply. The  $\mu$ PD557L provides all of the hardware features of the  $\mu$ COM-43 family, except that it has 21 I/O lines in a 28-pin dual-in-line package to reduce device cost. The  $\mu$ PD557L executes all 80 instructions of the  $\mu$ COM-43 instruction set.

### **PIN CONFIGURATION**

CL1	1	$\bigcirc$	28	
РСо 🗖	2		27	□ v <sub>GG</sub>
PC1	3		26	RESET
PC2	4		25	
PC3	5		24	
	6		23	D PA2
PD1	7	μPD	22	
PD <sub>2</sub>	8	557L	21	D PAO
PD3	9		20	PG0
PE0	10		19	PF3
PE1	11		18	
PE2	12		17	PF1
PE3	13		16	PF0
∨ss ⊑	14		15	TEST

#### PIN NAMES

PA0-PA3	Input Port A				
$PC_0 - PC_3$	Input/Output Port C				
PD0-PD3	Input/Output Port D				
PE0-PE3	Output Port E				
PF0-PF3	Output Port F				
PGO	Output Port G				
INT	Interrupt Input				
CL0-CL1	External Clock Signals				
RESET	Reset				
V <sub>GG</sub>	Power Supply Negative				
VSS	Power Supply Positive				
TEST	Factory Test Pin (Connect to V <sub>SS</sub> )				

ABSOLUTE MAXIMUM	Operating Temperature	°C to +70°C
RATINGS*	Storage Temperature	C to +125°C
	Supply Voltage	o +0.3 Volts
	Input Voltages (Port A, INT, RESET)	o +0.3 Volts
	(Ports C, D)	o +0.3 Volts
	Output Voltages	o +0.3 Volts
	Output Current (Ports C, D, each bit)	4 mA
	(Ports E, F, G, each bit)	<b>25</b> mA
	(Total, all ports)	100 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## μPD557L

 $T_a = -10^{\circ}$ C to +70°C;  $V_{GG} = -8.0V \pm 10\%$ 

	LIMITS			TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-2.5	v	Ports A, C, D, INT, RESET
Income Maleria I.	VIL1	-6.5		VGG	v	Ports A, INT, RESET
Input Voltage Low	V <sub>IL2</sub>	-6 <i>.</i> 5		-35	v	Ports C, D
Clock Voltage High	V <sub>ØH</sub>	0		-0.6	v	CL0 Input, External Clock
Clock Voltage Low	V <sub>¢L</sub>	-5.0		VGG	V	CL0 Input, External Clock
Input Leakage Current High	⊧сін			+10	μА	Ports A, C, D, INT, RESET VI = -1V
	LIL1			10	μA	Ports A, C, D, INT, RESET V1 = -9V
Input Leakage Current Low	ILIL2			-30	μA	Ports C, D, V <sub>I</sub> = -35V
Clock Input Leakage Current High	ι <sub>LφH</sub>			+200	μA	CL <sub>0</sub> Input, V <sub>¢H</sub> = 0V
Clock Input Leakage Current Low	ι <sub>LφL</sub>			-200	μA	CL0 Input, V <sub>¢L</sub> = −9V
	VOH1			-1.0	v	Ports C through G, IOH = -2 mA
output voltage riigh	VOH <sub>2</sub>			-4.0	v	Ports E, F, G, I <sub>OH</sub> = -20 mA
Output Leokage Current Low	ILOL1			-10	μΑ	Ports C through G, $V_0 = -9V$
	ILOL2			-30	μA	Ports C through G, V <sub>O</sub> = -35V
Supply Current	IGG		-20	-36	mA	

## DC CHARACTERISTICS

T<sub>a</sub> = 25°C

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	,
Output Capacitance	CO			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	рF	

 $T_a = -10^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{GG} = -8.0V \pm 10\%$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	100		180	kHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	tøWH	2.0		8.0	μs	External Clock
Clock Pulse Width Low	t¢₩L	2.0		8.0	μs	



## AC CHARACTERISTICS

CAPACITANCE

### CLOCK WAVEFORM


# **4-BIT SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The  $\mu$ PD650 is a  $\mu$ COM-43 4-bit single chip microcomputer manufactured with a low-power-consumption CMOS process, allowing use of a single +5V power supply. The  $\mu$ PD650 provides all of the hardware features of the  $\mu$ COM-43 family, and executes all 80 instructions of the  $\mu$ COM-43 instruction set.

### PIN CONFIGURATION

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	μ <b>PD</b> 650	42 CL0 41 VSS 40 PB3 39 PB2 38 PB1 37 PB0 36 PA3 36 PA3 34 PA1 33 PA0 32 P12 31 P11 30 P10 29 PH3 28 PH2 27 PH1 26 PH0 25 PG3 24 PG1 22 PG0

#### PIN NAMES

PA0-PA3	Input Port A
PB0-PB3	Input Port B
PC0-PC3	Input/Output Port C
PD0-PD3	Input/Output Port D
PE0-PE3	Output Port E
PF0-PF3	Output Port F
PG0-PG3	Output Port G
PHO-PH3	Output Port H
PI0-PI2	Output Port I
INT	Interrupt Input
CL0-CL1	External Clock Signals
RESET	Reset
Vcc	Power Supply Positive
V <sub>SS</sub>	Ground
TEST	Factory Test Pin (Connect to V <sub>CC</sub> )

### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	°C
Storage Temperature	°C
Supply Voltage0.3 to +7,0 Vo	lts
Input Voltages (Port A through D, INT, RESET)	olts
Output Voltages	lts
Output Current (Ports C through I, each bit)	nΑ
(Total, all ports)	nA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$T_{a} = 25^{\circ}C$$

b

## DC CHARACTERISTICS

 $T_8 = -30^{\circ}$ C to +85°C; V<sub>CC</sub> = +5V ±10%

F		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	v <sub>iн</sub>	0.7 V <sub>CC</sub>		Vcc	v	Ports A through D, INT RESET
Input Voltage Low	VIL	0		0.3 V <sub>CC</sub>	v	Ports A through D, INT RESET
Clock Voltage High	V <sub>ØH</sub>	0.7 V <sub>CC</sub>	•	Vcc	V	CL <sub>0</sub> Input, External Clock
Clock Voltage Low	VøL	0		0.3 V <sub>CC</sub>	V	CL <sub>0</sub> Input, External Clock
input Leakage Current High	<sup>I</sup> LIH			+10	μA	Ports A through D, $\overline{INT}$ RESET, V <sub>I</sub> = V <sub>CC</sub>
Input Leakage Current Low	ינוג			-10	μА	Ports A through D, $\overline{INT}$ , RESET, V <sub>I</sub> = 0V
Clock Input Leakage Current High	ΙLØΗ			+200	μA	CL <sub>0</sub> Input, V <sub>\$\phi H\$</sub> = V <sub>CC</sub>
Clock Input Leakage Current Low	ΙLØL			-200	μA	CL <sub>0</sub> Input, V <sub>φL</sub> = 0V
Output Voltage High	VOH1	V <sub>CC</sub> -0.5			v	Ports C through I, IOH = -1.0 mA
	VOH <sub>2</sub>	V <sub>CC</sub> -2.5			v	Ports C through I, IOH = -2.0 mA
Output Voltage Low	VOL1			+0.6	v	Ports E through I, I <sub>OL</sub> = +2.0 mA
	VOL2			+0.4	v	Ports E through I, I <sub>OL</sub> = +1.2 mA
Output Leakage Current Low	LOL			-10	μA	Ports C, D, V <sub>O</sub> = 0V
Supply Current	1cc		+0.8	+2.0	mA	

#### Ta =,25°C

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance	CO			15	pF	f≈1MHz
Input/Output Capacitance	CIO			15	pF	

 $T_a = -30^{\circ}C$  to +85°C;  $V_{CC} = +5 \pm 10\%$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μS	
Clock Pulse Width High	<sup>t</sup> øW <sub>H</sub>	0.5		5. <b>6</b>	μS	EXTERNAL CLOCK
Clock Pulse Width Low	<sup>t</sup> ∕₩L	0.5		5. <b>6</b>	μS	

# AC CHARACTERISTICS

CAPACITANCE



### **CLOCK WAVEFORM**



# **4-BIT SINGLE CHIP MICROCOMPUTERS**

**DESCRIPTION** The  $\mu$ COM-44 4-bit single chip microcomputers described below comprise the medium-performance portion of the  $\mu$ COM-4 Microcomputer Family. They are distinguished from other  $\mu$ COM-4 products by their ROM and RAM, and their extensive 35 line I/O capability.

### FEATURES • 1000 x 8 ROM

- 64 x 4 RAM
- 10 µs Instruction Cycle Time, Typical
- 58 Powerful Instructions
  - Table Look-Up Capability with CZP and JPA Instructions
  - Single Bit Manipulation of RAM or I/O Ports
- 1-Level Subroutine Stack (µPD651 has a 2-Level Stack)
- Extensive I/O Capability
  - Two 4-Bit Input Ports
  - Two 4-Bit I/O Ports
  - Four 4-Bit Output Ports
  - One 3-Bit Output Port
- Software Testable Interrupt
- Built-In Clock Signal Generation Circuitry
- Built-In RESET Circuitry
- Single Power Supply
- Low Power Consumption
- PMOS or CMOS Technologies
- 42-Pin Plastic DIP
- Choice of 5 Different Products to Suit a Variety of Applications

Part #	Technology	Power Supply	Package	Features
μPD547	PMOS	-10V	42-pin DIP	
µPD547L	PMOS	-8V	42-pin DIP	
μPD552	PMOS	-10V	42-pin DIP	35V Vacuum Fluorescent Display Drive
μPD <b>6</b> 51C	CMOS	+5V	42-pin DIP	
μ <b>PD65</b> 1G	CMOS	+5V	52-pin Flat Plastic	

# μCOM-44





ITEM	MILLIMETERS	INCHES
А	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
к	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004

μCOM-44 PACKAGE OUTLINES

42-PIN DIP μPD547 μPD547L μPD552 μPD651C



PACKAGE μPD651G

ITEM	MILLIMETERS	INCHES
А	12.0 MAX.	0.47 MAX.
В	1.0 • 0.1	0.04 · 0.004
С	14.0	0.55
D	0.4	0.016
E	21.8 + 0.4	0.86 • 0.016
F	0.15	0.006
G	2.6	0.1

μCOM-44DS-12-80-CAT

6



# **4-BIT SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The  $\mu$ PD547 is the original  $\mu$ COM-44 4-bit single chip microcomputer. It is manufactured with a standard PMOS process, allowing use of a single - 10V power supply. The  $\mu$ PD547 provides all of the hardware features of the  $\mu$ COM-44 family, and executes all 58 instructions of the  $\mu$ COM-44 instruction set.

#### PIN CONFIGURATION

CL1 1 2 PC0 3 PC2 4 PC2 5 INT 6 RESET 7 PD1 10 PD2 11 PE0 119 PD2 111 PE0 113 PE2 114 PE3 115 PF1 117 PF2 118 PF3 119 TEST 120 VSS 21	μPD 547	42 CL0 41 VGG 40 PB3 39 PB2 38 PB1 37 PB0 36 PA2 34 PA1 33 PA0 32 PI2 31 PA0 32 PI2 31 PI0 29 PH3 28 PH2 27 PH1 26 PG3 24 PG1 22 PG0

# PIN NAMES

PA0-PA3	Input Port A
PB0-PB3	Input Port B
PC0-PC3	Input/Output Port C
PD <sub>0</sub> -PD <sub>3</sub>	Input/Output Port D
PE0-PE3	Output Port E
PFO-PF3	Output Port F
PG0-PG3	Output Port G
PH <sub>0</sub> -PH <sub>3</sub>	Output Port H
PI0-PI2	Output Port I
INT	Interrupt Input
CL0-CL1	External Clock Signals
RESET	Reset
VGG	Power Supply Negative
∨ss	Power Supply Positive
TEST	Factory Test Pin (Connect to V <sub>SS</sub> )

### ABSOLUTE MAXIMUM RATINGS\* s

Operating Temperature			 10°C to +70°C
Storage Temperature			 40°C to +125°C
Supply Voltage			 15 to +0.3 Volts
Input Voltages			 15 to +0.3 Volts
Output Voltages			 15 to +0.3 Volts
Output Current (Ports C through	I, each	bit)	 
(Total, all ports)			 25 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

T<sub>a</sub> = --10°C to +70°C; V<sub>GG</sub> = --10V ± 10%

	Γ	1	LIMITS	5		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-2.0	v	Ports A through D, INT, RESET
Input Voltage Low	VIL	-4.3		V <sub>GG</sub>	v	Ports A through D, INT, RESET
Clock Voltage High	V <sub>ØH</sub>	0		-0.8	v	CL0 Input, External Clock
Clock Voltage Low	V <sub>ØL</sub>	-6.0		VGG	V	CL0 Input, External Clock
Input Leakage Current High	Ч∟ін			+10	μA	Ports A through D, $\overline{INT}$ , RESET, V <sub>1</sub> = -1V
Input Leakage Current Low	LIL			-10	μA	Ports A through D, INT, RESET, V <sub>I</sub> = -11V
Clock Input Leakage Current High	ι <sub>LφH</sub>			+200	μA	CL <sub>0</sub> Input, V <sub>ØH</sub> = 0V
Clock Input Leakage Current Low	LøL			-200	μA	$CL_0$ Input, $V_{\phi L} = -11V$
Output Voltage High	VOH1			-1.0	v	Ports C through I, I <sub>OH</sub> = -1.0 mA
	V <sub>OH2</sub>			-2.3	v	Ports C through I, I <sub>OH</sub> = -3.3 mA
Output Leakage Current Low	LOL			-10	μA	Ports C through I, V <sub>O</sub> = -11V
Supply Current	1GG		-30	-50	mA	

# **DC CHARACTERISTICS**

T<sub>a</sub> = 25°C

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance	CO			15	pF	f = 1 MHz
Input/Output Capacitance	C10			15	рF	

#### CAPACITANCE

.

 $T_a = -10^{\circ}C$  to +70°C;  $V_{GG} = -10V \pm 10\%$ 

PARAMETER			LIMITS	3	UNIT	TEST CONDITIONS
	SYMBOL	MIN	TYP	MAX		
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	<sup>t</sup> φW <sub>H</sub>	0.5		5.6	μs	EXTERNAL CLOCK
Clock Pulse Width Low	<sup>t</sup> ¢WL	0.5		5.6	μs	

# AC CHARACTERISTICS



•



.





# **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION

The  $\mu$ PD547L is a  $\mu$ COM-44 4-bit single chip microcomputer, manufactured with the low power consumption PMOS process, allowing use of a single –8V power supply. The  $\mu$ PD547L provides all of the hardware features of the  $\mu$ COM-44 family, and executes all 58 instructions of the  $\mu$ COM-44 instruction set.

PIN CONFIGURATION

PIN NAMES PAO-PA3 Input Port A Input Port B PB0-PB3 PCo-PC3 Input/Output Port C PD0-PD3 Input/Output Port D Output Port E PE0-PE3 PFO-PF3 **Output Port F** PG0-PG3 Output Port G PHO-PH3 **Output Port H** PIO-PI2 Output Port I INT Interrupt Input CL0-CL1 External Clock Signals RESET Reset Power Supply Negative VGG Power Supply Positive Vss TEST Factory Test Pin (Connect to VSS)

# 6

#### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	10°C to⊶+70°C
Storage Temperature	40°C to +125°C
Supply Voltage	15 to +0.3 Volts
Input Voltages	15 to +0.3 Volts
Output Voltages	15 to +0.3 Volts
Output Current (Ports C through I, each bit)	)
(Total, all ports)	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# μ PD547L

 $T_a = -10^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{GG} = -8V \pm 10\%$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-1.6	v	Ports A through D, INT, RESET
Input Voltage Low	VIL	-3.8		v <sub>GG</sub>	v	Ports A through D, INT, RESET
Clock Voltage High	V <sub>ØH</sub>	0		-0.6	v	CL0 Input, External Clock
Clock Voltage Low	V <sub>ØL</sub>	-5.0		VGG	v	CL0 Input, External Clock
Input Leakage Current High	Члн			+10	μA	Ports A through D, INT, RESET, VI = -1V
Input Leakage Current Low	LUL			-10	μA	Ports A through D, $\overline{INT}$ , RESET, V <sub>I</sub> = -9V <sup>1</sup>
Clock Input Leakage Current High	ι <sub>LØH</sub>			+200	μA	CL0 Input, V <sub>ØH</sub> = 0V
Clock Input Leakage Current Low	TLØL			200	μΑ	CL0 Input, $V_{\phi L} = -9V$
Output Voltage High	VOH1			-1.0	v	Ports C through I, I <sub>OH</sub> = -1.0 mA
	v <sub>он2</sub>			-2.3	v	Ports C through I, I <sub>OH</sub> = -3.3 mA
Output Leakage Current Low	LOL			-10	μA	Ports C through 1. Vo,≓ -9V
Supply Current	IGG		-15	-25	mA	

# DC CHARACTERISTICS

ч.

. Та = 25°С

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI .			15	pF	
Output Capacitance	CO			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	

 $T_a = -10^{\circ}C$  to +70°C;  $V_{GG} = -8V \pm 10\%$ 

PARAMETER	1		LIMITS	6	UNIT	TEST CONDITIONS
	SYMBOL	MIN	TYP	MAX		
Oscillator Frequency	f	100		180	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	<sup>t</sup> φW <sub>H</sub>	2.0		8.0	μs	EXTERNAL CLOCK
Clock Pulse Width Low	<sup>t</sup> ¢WL	2.0		8.0	μs	

#### AC CHARACTERISTICS

CAPACITANCE

**CLOCK WAVEFORM** 





# **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION

The  $\mu$ PD552 is a  $\mu$ COM-44 4-bit single chip microcomputer with high voltage outputs that can be pulled to – 35V for direct interfacing to vacuum fluorescent displays. The  $\mu$ PD552 is manufactured with a standard PMOS process, allowing use of a single – 10V power supply. The  $\mu$ PD552 provides all of the hardware features of the  $\mu$ COM-44 family, and executes all 58 instructions of the  $\mu$ COM-44 instruction set.

### PIN CONFIGURATION

PIN NAMES						
PA0-PA3	Input Port A					
РВ <sub>0</sub> -РВ3	Input Port B					
PC0-PC3	Input/Output Port C					
PD0-PD3	Input/Output Port D					
PE0-PE3	Output Port E					
PF0-PF3	Output Port F					
PG0-PG3	Output Port G					
PH0-PH3	Output Port H					
PI0-PI2	Output Port I					
INT	Interrupt Input					
CL0-CL1	External Clock Signals					
RESET	Reset					
V <sub>GG</sub>	Power Supply Negative					
V <sub>SS</sub>	Power Supply Positive					
TEST	Factory Test Pin (Connect to VSS)					

#### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature 10°C to +70°C
Storage Temperature
Supply Voltage
Input Voltages (Port A, B, INT, RESET)15 to +0.3 Volts
(Ports C, D)
Output Voltages
Output Current (Ports C through I, each bit)
(Total, all ports)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10^{\circ} C$  to  $+70^{\circ} C$ ;  $V_{GG} = -10V \pm 10\%$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Voltage High	v <sub>ін</sub>	0		-3.5	v	Ports A through D, INT, RESET
Input Voltage Low	VIL1	-7.5		VGG	v	Ports A, B, INT, RESET
mput vonage Low	V <sub>1L2</sub>	-7.5		-35	V	Ports C, D
Clock Voltage High	ν <sub>φΗ</sub>	0		-0.8	v	CL0 Input, External Clock
Clock Voltage Low	V <sub>ØL</sub>	-6.0		VGG	v	CL0 Input, External Clock
Input Leakage Current High	Цін			+10	μA	Ports A through D, INT, RESET, $V_1 = -1V$
Input Leakage Current Low	1111			-10	μA	Ports A through D, INT, RESET, V <sub>I</sub> =11V
	LIL2			-30	μA	Ports C, D, V <sub>I</sub> = -35V
Clock Input Leakage Current High	ι <sub>LφΗ</sub>			+200	μA	CLO Input, V <sub>ØH</sub> = 0V
Clock Input Leakage Current Low	ι <sub>LφL</sub>			-200	μA	CL0 Input, V <sub>¢L</sub> = -11V
Output Voltage High	∨он			- 2.0	v	Ports C through I, IOH = −8 mA
	LOL1			-10	μА	Ports C through I, V <sub>O</sub> = -11V
Output Leakage Current Low	ILOL2			-30	μA	Ports C through 1, V <sub>O</sub> = -35V
Supply Current	IGG		-30	-50	mA	

#### T<sub>a</sub> = 25°C

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	мах	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance	CO			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	

### $T_a = -10^{\circ} \text{ C to } +70^{\circ} \text{ C}; \text{ V}_{GG} = -10 \text{ V} \pm 10\%$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	tr, tf	0		0.3	μs	External Clock
Clock Pulse Width High	<sup>t</sup> ¢₩ <sub>H</sub>	0.5		5.6	μs	
Clock Pulse Width Low	t <sub>ØWL</sub>	0.5		5.6	μs	1

#### AC CHARACTERISTICS

CAPACITANCE

## **CLOCK WAVEFORM**



# DC CHARACTERISTICS



# **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION The  $\mu$ PD651 is a  $\mu$ COM-44 4-bit single chip microcomputer manufactured with a low-power-consumption CMOS process, allowing use of a single +5V power supply. The  $\mu$ PD651 provides all of the hardware features of the  $\mu$ COM-44 family, except that it has two subroutine stack levels to enhance software development. The  $\mu$ PD651 executes all 58 instructions of the  $\mu$ COM-44 instruction set, and it is available either in a 42-pin Dual-in-line package ( $\mu$ PD651C), or in a space-saving 52-pin Flat-package (µPD651G).

# PIN CONFIGURATION

PC1012 2 41 V3   PC1013 40 PB 97   PC1013 40 PB 97   PC1013 40 PB 97   PC1014 39 PB 97   PC1015 5 38 PB   PD116 33 PA PA   PD117 33 PA PB   PD118 23 PA PB   PD116 65103 21 PI   PE10115 28 PF PE30 15   PE30115 28 PF PF PF   PF1017 26 PC PF PC   PF2018 24 PC PC PC   PF3019 24 PC PC PC PC   VCC021 20 23 PC PC PC PC	
---	--

1

в

	PIN NAMES					
PA0-PA3	Input Port A					
PB0-PB3	Input Port B					
PC0-PC3	Input/Output Port C					
PD0-PD3	Input/Output Port D					
PE0-PE3	Output Port E					
PF0-PF3	Output Port F					
PG0-PG3	Output Port G					
PH0-PH3	Output Port H					
PIO-PI2	Output Port					
INT	Interrupt Input					
CL0-CL1	External Clock Signals					
RESET	Reset					
Vcc	Power Supply Positive					
∨ <sub>SS</sub>	Ground					
TEST	Factory Test Pin (Connect to V <sub>CC</sub> )					
NC	No Connection					

--0-



*w		(Connect to V <sub>CC</sub> )
25 NC	NC	No Connection
22 PE2		
21 PE1		
19 PD3		
18 PD2		
17 PD1		
15 RESET		

ABSOLUTE MAXIMUM RATINGS*	Operating Temperature	30°C to +85°C 55°C to +125°C
	Supply Voltage	-0.3 to +7.0 Volts
	Input Voltages (Port A through D, INT, RESET)	-0.3 to +7.3 Volts
	Output Voltages	-0.3 to +7.3 Volts
	Output Current (Ports C through I, each bit)	2.5 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent : damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25°C

#### $T_a = -30^{\circ}C$ to +85°C; $V_{CC} = +5V \pm 10\%$

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	MIN TYP MAX		UNIT	CONDITIONS
Input Voltage High	⊻ін	0.7 V <sub>CC</sub>		Vcc	v	Ports A through D, INT RESET
Input Voltage Low	VIL	0		0.3 V <sub>CC</sub>	v	Ports A through D, INT RESET
Clock Voltage High	V <sub>ØH</sub>	0.7 V <sub>CC</sub>		Vcc	V	CL0 Input, External Clock
Clock Voltage Low	V <sub>ØL</sub>	0		0.3 V <sub>CC</sub>	V	CLO Input, External Clock
Input Leakage Current High	ігін			+10	μÂ	Ports A through D, $\overline{INT}$ RESET, VI = V <sub>CC</sub>
Input Leakage Current Low	LIL			-10	μΑ	Ports A through D, INT, RESET, V <sub>1</sub> = 0V
Clock Input Leakage Current High	ιτάμ			+200	μA	CL <sub>0</sub> Input, V <sub>ØH</sub> = V <sub>CC</sub>
Clock Input Leakage Current Low	LφL			-200	μA	$CL_0$ input, $V_{\phi L} = 0V$
Output Voltere High	VOH1	V <sub>CC</sub> -0.5			v	Ports C through I, IOH = -1.0 mA
	VOH₂	V <sub>CC</sub> -2.5			v	Ports C through 1, IOH = -2.0 mA
Output Voltage Low	VOL1			+0.6	v	Ports E through I, I <sub>OL</sub> = +2.0 mA
	VOL2			+0.4	v	Ports E through I, I <sub>OL</sub> = +1.2 mA
Output Leakage Current Low	LOL			-10	μA	Ports C, D, VO = 0V
Supply Current	lcc		+0.8	+2.0	mA	

 $T_a = -30^{\circ}C$  to +85°C;  $V_{CC} = +5 \pm 10\%$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	ÚNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μS	
Clock Pulse Width High	tøWH	0.5		5.6	μS	EXTERNAL CLOCK
Clock Pulse Width Low	t¢W∟	0.5		5.6	μS	

1/f

tf

## AC CHARACTERISTICS

DC CHARACTERISTICS

#### **CLOCK WAVEFORM**



vcc

V<sub>ØH</sub> V<sub>ØL</sub> V<sub>SS</sub>

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance -	CO			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	

CAPACITANCE



# **4-BIT SINGLE CHIP MICROCOMPUTERS**

DESCRIPTION	The $\mu$ COM-45 4-bit single chip microcomputers described below comprise the
	lower-performance portion of the $\mu$ COM-4 Microcomputer Family. They are dis-
	tinguished from other $\mu$ COM-4 products by their smaller ROM and RAM, and their
	reduced 21 line I/O capability.

- FEATURES 1000 x 8 ROM (µPD550 and µPD550L have 640 x 8 ROM)
  - 32 x 4 RAM
  - 10 µs Instruction Cycle Time, Typical
  - 58 Powerful Instructions
    - Table Look-Up Capability with CZP and JPA Instructions
    - Single Bit Manipulation of RAM or I/O Ports
  - 1-Level Subroutine Stack
  - Extensive I/O Capability
    - One 4-Bit Input Ports
    - Two 4-Bit I/O Ports
    - Two 4-Bit Output Ports
    - One 1-Bit Output Port
  - Software Testable Interrupt
  - Built-In Clock Signal Generation Circuitry
  - Built-In RESET Circuitry
  - Single Power Supply
  - Low Power Consumption
  - PMOS or CMOS Technologies
  - 28-Pin Plastic DIP
  - Choice of 5 Different Products to Suit a Variety of Applications

Part #	Technology	Power Supply	Package	Features
μPD550	PMOS	~10V	28-pin DIP	
µPD550L	PMOS	-8V	28-pin DIP	
μPD554	PMOS	-10V	28-pin DIP	35V Vacuum Fluorescent
µPD554L	PMOS	-8V	28-pin	Display Drive
μPD652	CMOS	-15V	28-pin	



ITEM	MILLIMETERS	INCHES
А	38.0 MAX.	1.496 MAX.
в	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10	0.01 + 0.004 0.002

µCOM-45DS-12-80-CAT



# **4-BIT SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The  $\mu$ PD550 is a  $\mu$ COM-45 4-bit single chip microcomputer with high voltage outputs that can be pulled to - 35V for direct interfacing to vacuum fluorescent displays. The  $\mu$ PD550 is manufactured with a standard PMOS process, allowing use of a single - 10V power supply. The  $\mu$ PD550 provides all of the hardware features of the  $\mu$ COM-45 family, except that it has a 640 x 8 bit ROM to reduce device cost. The  $\mu$ PD550 executes all 58 instructions of the  $\mu$ COM-45 instruction set.

#### PIN CONFIGURATION

		A CONTRACT OF A		
	1	$\overline{}$	28	] CL0
PC0	2		27	] VGG
PC1	3		26	RESET
PC2	4		25	
	5		24	PA3
	6		23	PA2
	7	μPD	22	PA1
	8	550	21	PA0
	9		20	PG0
	10		19	PF3
PE1	11		18	PF2
	12		17	PF1
PE3	13		16	PF0
∨ss ⊏	14		15	TEST

#### PIN NAMES

PA0-PA3	Input Port A
PC0-PC3	Input/Output Port C
PD0-PD3	Input/Output Port D
PE0-PE3	Output Port E
PF0-PF3	Output Port F
PG0	Output Port G
CL0-CL1	External Clock Signals
INT	Interrupt Input
RESET	Reset
VGG	Power Supply Negative
VSS	Power Supply Positive
TEST	Factory Test Pin (Connect to VSS)

## ABSOLUTE MAXIMUM RATINGS\*

Dperating Temperature
Storage Temperature
Supply Voltage
nput Voltages (Port A, INT, RESET)
(Ports C, D)40 to +0.3 Volts
Dutput Voltages
Dutput Current (Ports C, D, each bit)
(Ports E, F, G, each bit)
(Total, all ports)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# 6

 $T_a = -10^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{GG} = -10V \pm 10\%$ 

		LIMITS		LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Voltage High	VIH	0		-2.0	v	Ports A, C, D, INT, RESET	
loout Voltage Low	VIL1	-4.3		VGG	v	Ports A, INT, RESET	
	VIL2	-4.3		-35	V	Ports C, D	
Clock Voltage High	V <sub>¢H</sub>	0		-0.6	• <b>V</b>	CL0 Input, External Clock	
Clock Voltage Low	$V_{\phi L}$	-6.0		VGG	v	CLO Input, External Clock	
Input Leakage Current High	Чын			+10	μΑ	Ports A, C, D, INT, RESET VI = -1V	
Input Leakage Current Low	<sup>1</sup> LIL1			-10	μA	Ports A, C, D, INT, RESET VI = -11V	
	ILIL2			-30	μA	Ports C, D, VI = -35V	
Clock Input Leakage Current High	<sup>I</sup> LφΗ			+200	μA	CL <sub>0</sub> Input, $V_{\phi H} = 0V$	
Clock Input Leakage Current Low	ΙLφL			-200	μA	$CL_0$ Input, $V_{\phi L} = -11V$	
Output Vialana Hist	VOH1			-1.0	v	Ports C, D, IOH = -2 mA	
Output Voltage High	VOH <sub>2</sub>			-2.5	v	Ports E, F, G, IOH = -10 mA	
Output Leakage Current Low	ILOL1			-10	μА	Ports C through G, V <sub>O</sub> = -11V	
Culput Lookage Cultent Low	ILOL2			-30	μA	Ports C through G, VO = -35V	
Supply Current	IGG		-20	-40	mA		

Ta = 25°C

		LIMITS		LIMITS		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	C,			15	рF	
Output Capacitance	c <sub>o</sub>			15	pF	f = 1 MHz
Input/Output Capacitance	c <sub>i0</sub>			15	pF	

 $T_8 = -10^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{GG} = -10V \pm 10\%$ 

		LIMITS		LIMITS		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	5- 2-
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	<sup>t</sup> φW <sub>H</sub>	0.5		5.6	μs	External Clock
Clock Pulse Width Low	tøWL	0.5		5. <b>6</b>	μs	



# DC CHARACTERISTICS

# CAPACITANCE

AC CHARACTERISTICS

.

## **CLOCK WAVEFORM**



# **4-BIT SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The  $\mu$ PD550L is a  $\mu$ COM-45 4-bit single chip microcomputer with high voltage outputs, and low power consumption. The outputs can be pulled to -35V for direct interfacing to vacuum fluorescent displays. The  $\mu$ PD550L is manufactured with a low-power-consumption PMOS process, allowing use of a -8V, low current power supply. The  $\mu$ PD550L provides all of the hardware features of the  $\mu$ COM-45 family, except that it has a 640 x 8 bit ROM to reduce device cost. The  $\mu$ PD550L executes all 58 instructions of the  $\mu$ COM-45 instruction set.

#### **PIN CONFIGURATION**

	$\overline{}$	28 🛛 CL0
PC0 2		27 🗖 VGG
PC1 2 3		26 RESET
		25 INT
PC3 🗖 5		24 🗖 PA3
		23 🗖 PA2
PD1 7	μPD	22 D PA1
	550L	21 🗖 PA0
PD3 🗖 9		20 🗖 PG0
PE0 10		19 🗖 PF3
PE1 11		18 🗖 PF2
PE2 12		17 🗖 PF1
PE3 13		16 PF0
Vss □14		15 TEST
		-

PA0-PA3	Input Port A
PC0-PC3	Input/Output Port C
PD <sub>0</sub> -PD <sub>3</sub>	Input/Output Port D
PE0-PE3	Output Port E
PF0-PF3	Output Port F
PG <sub>0</sub>	Output Port G
CL0-CL1	External Clock Signals
INT	Interrupt Input
RESET	Reset
VGG	Power Supply Negative
V <sub>SS</sub>	Power Supply Positive
TEST	Factory Test Pin (Connect to VSS)

PIN NAMES

ABSOLUTE MAXIMUM	Operating Temperature
RATINGS*	Storage Temperature
	Supply Voltage 15 to +0.3 Volts
	Input Voltages (Port A, INT, RESET)
	(Ports C, D)
	Output Voltages
	Output Current (Ports C, D, each bit),

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# 6

 $T_a = -10^{\circ}C$  to +70°C;  $V_{GG} = -8.0V \pm 10\%$ 

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-1.6	v	Ports A, C, D, INT, RESET
laput Voltage Low	VIL1	-4.5		VGG	v	Ports A, INT, RESET
Input Voltage Low	VIL2	-4.5		-35	V	Ports C, D
Clock Voltage High	V <sub>φH</sub>	0		-0.6	V	CL0 Input, External Clock
Clock Voltage Low	V <sub>ØL</sub>	-5.0		V <sub>GG</sub>	V	CL0 Input, External Clock
Input Leakage Current High	LIH			+10	μA	Ports A, C, D, INT, RESET VI = -1V
Input Leakage Current Low	ILIL1			-10	μΑ	Ports A, C, D, INT, RESET VI = -9V
	LIL2			-30	μA	Ports C, D, VI = -35V
Clock Input Leakage Current High	Ι <sub>L</sub> φΗ			+200	μA	$CL_0$ Input, $V_{\phi H} = 0V$
Clock Input Leakage Current Low	LØL			~200	μA	CL0 Input, $V_{\phi L} = -9V$
	VOH1			-1.0	v	Ports C, D, I <sub>OH</sub> = -2 mA
Output Voltage High	VOH <sub>2</sub>			-2.5	v	Ports E, F, G, IOH = -10 mA
Outout Leakage Current Low	LOL1			-10	μA	Ports C through G, V <sub>O</sub> = −9V
	ILOL2			-30	μA	Ports C through G, V <sub>O</sub> = −35V
Supply Current	IGG		12	-24	mA	

# DC CHARACTERISTICS

# T<sub>a</sub> = 25°C

		LIMITS		LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Capacitance	C,			15	pF		
Output Capacitance	co			15	pF	f = 1 MHz	
Input/Output Capacitance	c <sub>io</sub>			15	pF		

### $T_a$ = $-10^{\circ}C$ to +70°C; $V_{GG}$ = -8.0V $\pm$ 10%

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	100		180	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	<sup>t</sup> ¢₩ <sub>H</sub>	2.0		8.0	μs	External Clock
Clock Pulse Width Low	<sup>t</sup> φW <sub>L</sub>	2.0		8.0	μs	



# CAPACITANCE

AC CHARACTERISTICS

## CLOCK WAVEFORM



# **4-BIT SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The  $\mu$ PD554 is the standard  $\mu$ COM-45 4-bit single chip microcomputer, with high voltage outputs that can be pulled to -35V for direct interfacing to vacuum fluorescent displays. The  $\mu$ PD554 is manufactured with a standard PMOS process, allowing use of a single - 10V power supply. The  $\mu$ PD554 provides all of the hardware features of the  $\mu$ COM-45 family, and executes all 58 instructions of the  $\mu$ COM-45 instruction set.



ABSOLUTE MAXIMUM RATINGS*	Operating Temperature10°C to +70°C Storage Temperature40°C to +125°C
	Supply Voltage 15 to +0.3 Volts
	Input Voltages (Port A, INT, RESET)
	(Ports C, D)40 to +0.3 Volts
	Output Voltages
	Output Current (Ports C, D, each bit)4 mA
	(Ports E, F, G, each bit)
	(Total, all ports)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10^{\circ}$ C to +70°C;  $V_{GG} = -10V \pm 10\%$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	vін	0		-2.0	v	Ports A, C, D, INT, RESET
Input Voltage Low	VIL1	-4.3		VGG	v	Ports A, INT, RESET
	VIL2	-4.3		-35	V	Ports C, D
Clock Voltage High	V <sub>Ø</sub> H	0		-0.6	V	CL0 Input, External Clock
Clock Voltage Low	V <sub>øL</sub> .	-6.0		VGG	V	CL0 Input, External Clock
Input Leakage Current High	LIH			+10	μA	Ports A.C, D, INT, RESET
Input Leakage Current Low	<sup>1</sup> LIL1			-10	μΑ	Ports A, C, D, ÎNT, RESET Vi =-11 V
	LIL2			-30	μA	Ports C, D, V <sub>1</sub> = -35V
Clock Input Leakage Current High	<sup>Ι</sup> LøΗ			+200	μA	CL0 Input, V <sub>ØH</sub> = 0V
Clock Input Leakage Current Low	LφL			-200	μA	CLO Input, V <sub>ØL</sub> =-11V
Output Voltore High	∨он1			-1.0	v	Ports C, D, I <sub>OH</sub> = -2 mA
Gutput Voltage High	VOH <sub>2</sub>			-2.5	v	Ports E, F, G, $I_{OH} = -10 \text{ mA}$
Output Leakage Current Low	ILOL1			-10	μΑ	Ports C through G, V <sub>O</sub> = -11V
	ILOL2			-30	μA	Ports C through G, VO = −35V
Supply Current	IGG		-20	-40	mA	4°9

# DC CHARACTERISTICS

#### T<sub>a</sub> = 25°C

T <sub>a</sub> = 25°C							
				3	UNIT	TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	TYP	MAX			
Input Capacitance	C,			15	pF		
Output Capacitance	C <sub>O</sub>			15	pF	f = 1 MHz	
Input/Output Capacitance	CI			15	pF		

# $T_a = -10^{\circ}C$ to $+70^{\circ}C$ ; VGG = $-10V \pm 10\%$

		LIMITS			TEGT	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	t <sub>φWH</sub>	0.5		5.6	μs	External Clock
Clock Pulse Width Low	<sup>t</sup> ø₩ <sub>L</sub>	0.5		5.6	μs	



**CLOCK WAVEFORM** 

AC CHARACTERISTICS

CAPACITANCE



# **4-BIT SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The  $\mu$ PD554L is a  $\mu$ COM-45 4-bit single chip microcomputer with high voltage outputs and low power consumption. The outputs can be pulled to -35V for direct interfacing to vacuum fluorescent displays. The  $\mu$ PD554L is manufactured with a low-power-consumption PMOS process, allowing use of a -8V, low current power supply. The  $\mu$ PD554L provides all of the hardware features of the  $\mu$ COM-45 family, and executes all 58 instructions of the  $\mu$ COM-45 instruction set.

PIN CONFIGURATION

	1	$\bigcirc$	28	🗆 Եւօ
РС0 [	2		27	⊐ v <sub>GĠ</sub>
	3		26	RESET
	4		25	
РС3 □	5		24	
	6		23	
	7	μPD	22	
	8	554L	21	
	9		20	
	10		19	PF3
	11		18	PF2
PE2 🗖	12		17	
PE3	13		16	
∨ss ⊏	14		15	TEST

PIN NAMES						
PA0-PA3	Input Port A					
PC0-PC3	Input/Output Port C					
PD0-PD3	Input/Output Port D					
PE0-PE3	Output Port E					
PF0-PF3	Output Port F					
PG0	Output Port G					
CL0-CL1	External Clock Signals					
INT	Interrupt Input					
RESET	Reset					
V <sub>GG</sub>	Power Supply Negative					
V <sub>SS</sub>	Power Supply Positive					
TEST	Factory Test Pin (Connect to V <sub>SS</sub> )					

ABSOLUTE MAXIMUM	Operating Temperature	10°C to +70°C
RATINGS*	Storage Temperature	40°C to +125°C
	Supply Voltage	15 to +0.3 Volts
	Input Voltages (Port A, INT, RESET)	15 to +0.3 Volts
	(Ports C, D)	40 to +0.3 Volts
	Output Voltages	40 to +0.3 Volts
	Output Current (Ports C, D, each bit)	4 mA
	(Ports E, F, G, each bit)	15 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# μ PD554L

 $T_a = -10^{\circ}C$  to +70°C;  $V_{GG} = -8.0V \pm 10\%$ 

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-1.6	v	Ports A, C, D, INT, RESET
logut Voltage Low	VIL1	-4.5		VGG	v	Ports A, INT, RESET
	VIL2	-4.5		-35	v	Ports C, D
Clock Voltage High	V <sub>ØH</sub>	0		-0.6	v	CL0 Input, External Clock
Clock Voltage Low	V <sub>ØL</sub>	-5.0		V <sub>GG</sub>	v	CL0 Input, External Clock
Input Leakage Current High	ILIH			+10	μA	Ports A, C, D, $\overline{INT}$ , RESET $V_I = -1V$
Input Leakage Current Low	ILIL1			-10	μA	Ports A, C, D, INT, RESET VI = -9V
	LIL2			-30	μA	Ports C, D, V1 = -35V
Clock Input Leakage Current High	<sup>I</sup> LφH			+200	μA	CL <sub>0</sub> Input, $V_{\phi H} = 0V$
Clock Input Leakage Current Low	ι <sub>LφL</sub>			-200	μA	CL <sub>0</sub> input, $V_{\phi L} = -9V$
Output Voltoga High	VOH1			-1.0	v	Ports C, D, I <sub>OH</sub> = -2 mA
Output Voltage High	VOH <sub>2</sub>			-2.5	v	Ports E, F, G, I <sub>OH</sub> = -10 mA
	LOL1			-10	μA	Ports C through G, V <sub>O</sub> = -9V
Super Leakage Current Low	ILOL2			-30	μA	Ports C through G, V <sub>O</sub> = −35V
Supply Current	IGG		-12	-24	mA	

# DC CHARACTERISTICS

#### T<sub>a</sub> = 25°C

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pF	
Output Capacitance	с <sub>о</sub>			15	pF	f = 1 MHz
Input/Output Capacitance	CIO			15	pF	

#### $T_a = -10^{\circ}C$ to $+70^{\circ}C$ ; $V_{GG} = -8.0V \pm 10\%$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	100		180	KHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	<sup>t</sup> ∕w₩ <sub>H</sub>	2.0		8.0	μs	External Clock
Clock Pulse Width Low	<sup>t</sup> φWL	2.0		8.0	μs	



# CAPACITANCE

# AC CHARACTERISTICS

# CLOCK WAVEFORM

# **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION The  $\mu$ PD652 is a  $\mu$ COM-45 4-bit single chip microcomputer manufactured with a lowpower-consumption CMOS process, allowing use of a single +5V power supply. The  $\mu$ PD652 provides all of the hardware features of the  $\mu$ COM-45 family, and executes all 58 instructions of the  $\mu$ COM-45 instruction set.

#### **PIN CONFIGURATION**

	1	$\mathbf{O}$	28 🗖 CL0
	2		27 🗖 V <sub>SS</sub>
PC1	3		26 RESET
PC2	4		
	5		24 🗖 PA3
	6		23 PA2
	7	μPD	22 D PA1
	8	652	21 D PA0
	9		20 PG0
	10		19 PF3
	11		18 PF2
	12		17 D PF1
	13		16 PF0
Vcc	14		15 TEST

PIN NAMES							
PA0-PA3	Input Port A						
PC0-PC3	Input/Output Port C						
PD0-PD3	Input/Output Port D						
PE0-PE3	Output Port E						
PF0-PF3	Output Port F						
PG <sub>0</sub>	Output Port G						
INT	Interrupt Input						
CL0-CL1	External Clock Signals						
RESET	Reset						
V <sub>CC</sub>	Power Supply Positive						
V <sub>SS</sub>	Power Supply Negative						
TEST	Factory Test Pin (Connect to V <sub>CC</sub> )						

# ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature30	)°C to +85°C
Storage Temperature	'C to +125°C
Supply Voltage	-0.3 to 7.0V
Input Voltages (Ports A, C, D, INT, RESET)	-0.3 to 7.3V
Output Voltages	-0.3 to 7.3V
Output Current (Ports C through G, each bit)	2.5 mA
(Total, all ports)	–28.0 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -30^{\circ}$  C to +85° C; V<sub>CC</sub> = +5V ± 10%

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	∨ін	0.7 V <sub>CC</sub>		Vcc	v	Ports A, C, D, INT, RESET
Input Voltage Low	VIL	0		0.3 V <sub>C</sub> C	v	Ports A, C, D, INT, RESET
Clock Voltage High	V <sub>ØH</sub>	0.7 V <sub>CC</sub>		Vcc	v	CL0 Input, External Clock
Clock Voltage Low	VøL	0		0.3 VCC	V	CL0 Input, External Clock
Input Leakage Current High	Ч⊔н			+10	μA	Ports A, C, D, INT, RESET, VI = VCC
Input Leakage Current Low	LIL			-10	μA	Ports A, C, D, INT, RESET, VI = 0V
Clock Input Leakage Current High	LφH			+200	μA	CL0 Input, V <sub>ØH</sub> = V <sub>CC</sub>
Clock Input Leakage Current Low	ιτάΓ			-200	μA	CL0 Input, V <sub>¢L</sub> = 0V
Output Voltage High	VOH1	VCC-0.5			v	Ports C through G, $I_{OH} = -1.0 \text{ mA}$
	VOH <sub>2</sub>	V <sub>CC</sub> -2.5			v	Ports C through G, $I_{OH} = -2.0 \text{ mA}$
Output Voltage Low	VOL1			+0.6	v	Ports E, F, G, IOL = +2.0 mA
Output Voltage Low	VOL2			+0.4	v	Ports E, F, G, IOL = +1.2 mA
Output Leakage Current Low	LOL			-10	μA	Ports C, D, V <sub>O</sub> = 0V
Supply Current	<sup>I</sup> CC		+0.8	+2.0	mA	

#### T<sub>a</sub> = 25°C

		L	LIMITS			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS			
Input Capacitance	CI			15	pF				
Output Capacitance	co		Ι	15	pF	f≖1 MHz			
Input/Output Capacitance	CIO			15	pF				

 $T_a = -30^{\circ}$  C to +85° C; V<sub>CC</sub> = +5V ± 10%

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	150		440	kHz	
Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0		0.3	μs	
Clock Pulse Width High	t¢₩H	0.5		5.6	μs	External Clock
Clock Pulse Width Low	tφWL	0.5		5.6	μs	



#### CLOCK WAVEFORM

AC CHARACTERISTICS

### CAPACITANCE

#### 652DS-9-80-CAT

# DC CHARACTERISTS



# EVACHIP-43

DESCRIPTION The  $\mu$ PD556 is an evaluation chip for the  $\mu$ COM-43/44/45 single chip microcomputers. Designed to be used for both hardware and software debugging, the EVACHIP-43 is functionally equivalent to the  $\mu$ COM-43, except that it does not contain on-chip ROM. Instead, it is able to address external memory. In addition, in order to facilitate debugging, the  $\mu$ PD556 is capable of displaying the contents of the internal accumulator and data pointer and of being single stepped.

> When the  $\mu$ PD556 is being used to evaluate  $\mu$ COM-44/45 designs, the external memory capacity should be restricted to that of the respective on-chip ROM and the instructions should be restricted to the 58 comprising the  $\mu$ COM-44/45 instruction set.

#### **FEATURES** 4-bit Parallel Processor

- . Full 80 Instruction Set of µCOM-43
- 10 µs Instruction Cycle
- Capable of addressing 2K x 8-bits of external program memory

GG

- Single step capability
- Full Functionality of µCOM-43
- Single supply: -10V PMOS Technology •
- Available in a 64-pin Ceramic Quad-in-Line Package

#### PIN CONFIGURATION PD1 64 ⊐PD<sub>0</sub> PD 2 63 3 62 61 פפ PE0 4 5 60 -PC2 PC PE<sub>2</sub> 59 PC 6 58 57 PCo STEP 56 PBa a CC/PC C 55 0 JPB2 54 10 Pg 53 ⊐РВО 52 8 13 51 14 JPA2 50 PA 15 **µPD** 16 556 49 JPI2 48 47 46 PIn 45 44 43 42 **JPH**o 24 41 40 39 38 28 37 29 36 35 30 34 31 Ē٥ GND 33 TEST

PIN	PIN NAMES					
PFO PF3	Output Port F					
PG0 PG3	Output Port G					
РН0 РН3	Output Port H					
PIO PI2	Output Port I					
PAO PA3	Input Port A					
PB0 - PB3 -	Input Port B					
PC0 PC3	Input/Output Port C					
INT	Interrupt Input					
RES	Reset					
PD0 · PD3	Input/Output Port D					
PEO - PE3	Output Port E					
BREAK	Hold Input					
STEP	Single Step Input					
ACC/PC	Display A <sub>CC</sub> /PC Input					
P0 - P10	PC Output					
IO - I7	Instruction Input					
CL0 - CL1	External Clock Source					
TEST	Tied to V <sub>SS</sub> (GND)					



Operating Temperature	-10°C to +70°C
Storage Temperature	-40°C to +125°C
Supply Voltage VGG	-15 to +0.3 Volts
All Input Voltages	- 15 to +0.3 Volts
All Output Voltages	-15 to +0.3 Volts
Output Current	4 mA 🛈

Note: 1 All output pins.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 25^{\circ}C$ 

;		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pf	· · ·
Output Capacitance	.CO			15	pf	f = 1∶MHz
Input/Output Capacitance	CIO			15	pf	

### CAPACITANCE

ABSOLUTE MAXIMUM

**RATINGS\*** 

# μPD556

# DC CHARACTERISTICS ①

			LIMITS	5		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	∨ін	0		-2.0	V	Port A to D, 17 to 10, BREAK, STEP, INT, RES, and ACC/PC
Input Low Voltage	VIL	-4.3		VGG	v	Port A to D, I7 to I <u>0</u> , BREAK, STEP, INT, RES, and A <sub>CC</sub> /PC
Clock High Voltage	∨он	0		-0.8	V	CL0 Input
Clock Low Voltage	VOL	-6.0		VGG	v	CLO Input
Input Leakage				+10	μA	Port A and B, I7 to I0 INT, RES, BREAK, STEP
Current High	'LIH			+30	μA	A <sub>CC</sub> /PC, V <sub>I</sub> = - 1V Port C and D, V <sub>I</sub> = - 1V
Input Leakage				- 10	μΑ	Port A and B, I7 to I0 INT, RES, BREAK, STEP
Current Low	'LIL			-30	μA	A <sub>CC</sub> /PC, V <sub>1</sub> = -11V Port C and D, V <sub>1</sub> = -11V
Clock Input Leakage High	LOH			+200	μA	CL <sub>0</sub> Input, V <sub>OH</sub> = 0V
Clock Input Leakage Low	LOL			- 200	μA	CL0 Input, VOL = - 11V
Output High	VOH1			-1.0	v	Port C to I, P10 to P0 IOH = -1.0 mA
Voltage	VOH2			-2.3	V	Port C to I, P10 to P0 IOH = -3.3 mA
Output Leakage Current Low	LOL			-30	μA	Port C to I, P <sub>10</sub> to P <sub>0</sub> V <sub>0</sub> = -11V
Supply Current	IGG		-30	- 50	mA	

Note: (1) Relative to  $V_{SS} = 0V$ 

# AC CHARACTERISTICS

T <sub>a</sub> = - 10°C to +70°C; VG(	G = −10V ± 10%
---------------------------------------	----------------

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	f	150		440	KHz	
Clock Rise and Fall Times	t <sub>r</sub> , tf	0		0.3	μs	
Clock Pulse Width High	tфwн	0.5		5.6	μs	
Clock Pulse Width Low	t¢,₩L	0.5		5.6	μs	
Input Setup Time	tis			5	μs	
Input Hold Time	чн	0			μs	
BREAK to STEP Interval	tBS	80			tcy	
STEP to RUN Interval	tSB	80			tcy	
STEP Pulse Width	tws	12			tcy	
BREAK to ACC Interval	<sup>t</sup> BA	80			tcy	
A <sub>CC</sub> /PC Pulse Width	tWA	12			tcy	
STEP to ACC Interval	tSA1	80			tcy	
PC to STEP Overlap	tSA2		1	2	tcy	
PC to RUN Interval	tAB	0			μs	
	tDAP1			6	tcy	
ACC/r C / r 10-F0 Delay	tDAP2			6	tcy	

# CLOCK WAVEFORM



# μPD556



6

#### (CERAMIC)

ITEM	MILLIMETERS	INCHES
Α	41.5	1.634 MAX
В	1.05	0.042
С	2.54	0.1
D	0.5 ± 0.1	0.2 ± 0.004
E	39.4	1.55
F	1.27	0.05
G	5.4 MIN	0.21 MIN
I	2.35 MAX	0.13 MAX
J	24.13	0.95
к	19.05	0.75
L	15.9	0.626
м	0.25 ± 0.05	0.01 ± 0.002



# **4-BIT SINGLE CHIP MICROCOMPUTER**

#### DESCRIPTION

The  $\mu$ PD7502 is a  $\mu$ COM-75 4-bit single chip microcomputer with a 2048 x 8 ROM, a 128 x 4 RAM, a programmable 8-bit timer/event counter, and 4 vectored, prioritized interrupts. It is also capable of directly driving a 24-segment, 3 or 4-backplane multiplexed Liquid Crystal Display (LCD). The  $\mu$ PD7502 is manufactured with a lowpower-consumption CMOS process, allowing use of a single power supply between 2.7 and 5.5V, and providing programmable power-down capability. It has 23 I/O lines, organized into one 3-bit parallel port, five 4-bit parallel ports, and one 8-bit serial port. The  $\mu$ PD7502 executes 92 instructions of the  $\mu$ COM-75 instruction set, and it is available in a 64-pin plastic flat package.

#### FEATURES • 2048 x 8 Bit ROM

- 128 x 4 Bit RAM
- 15 µs Instruction Cycle Time
- 92 Powerful Instructions
  - ROM Data Table Look-up Capability with LHLT and LAMT Instructions
  - Subroutine Address Table Look-up Capability with CALT Instruction
- RAM Stack
- 4 General Purpose 4-Bit Registers (D, E, H and L)
- Extensive I/O Capability
  - One 3-Bit Input Port
  - One 4-Bit Input Port
  - One 4-Bit Output Port
  - Three 4-Bit I/O Ports, of which two are 8-Bit Byte Accessible
  - One 8-Bit Serial I/O Port
- Programmable LCD Controller
  - 24 Segment Outputs and 4-Backplane Outputs
  - Can Directly Drive 3- or 4-Backplane Multiplexed LCDs
  - Automatic Synchronization of Segment and Backplane Signals, Transparent to Program Execution
- Programmable 8-Bit Timer/Event Counter with Crystal Clock Generator
- Vectored, Prioritized Interrupts
  - 2 External
  - 2 Internal (Timer and Serial I/O)
- Programmable Power-Down Operation with HALT and STOP Instructions
- Built-In System Clock Generator
- Built-In Reset Circuitry
- Single Power Supply, Variable from 2.7V to 5.5V
- CMOS Technology
- 64-Pin Plastic Flat Package

#### **PIN CONFIGURATION**





210

**BLOCK DIAGRAM** 

#### FUNCTIONAL R DESCRIPTION T

ROM

The  $\mu$ PD7502 is equipped with a 2048 x 8 bit general purpose ROM, organized as one large, single field. It is accessible anywhere between addresses 000H and 7FFH by the Program Counter. Several portions of the ROM are reserved for special operations, as follows:

Address	Function
000H	Program start address after RESET Input
010H	Timer/Counter Interrupt (INT <sub>T</sub> ) Start Address
020H	Serial Interface or External Interrupt (INT <sub>0/S</sub> ) Start Address
030H	External Interrupt (INT1) Start Address
0COH - 0CFH	LHLT Instruction Reference Table
0DOH – 0FFH	CALT Instruction Reference Table

These ROM addresses can be used for other purposes if these features are not used.

#### RAM

The  $\mu$ PD7502 is equipped with a 128 x 4 bit general purpose RAM. It is accessible between addressed 00H and 7FH by Direct Addressing with immediate data, by Register Pair Indirect Addressing, or by Stack Pointer Addressing. Two portions of the RAM are reserved for special operations, as follows:

Address	Function
00H — 17H	LCD Segment Data
(Definable by Stack Pointer)	LIFO Stack Address Storage

In addition, there are four general purpose 4-bit registers, D, E, H, and L, which may be used individually, or as register pairs DE, DL, or HL, during program execution.

#### Clocks

The  $\mu$ PD7502 can accept two different clock signals. Pins CL<sub>1</sub> and CL<sub>2</sub> can accept a simple RC input for the system clock. Pins X<sub>1</sub> and X<sub>2</sub> can accept a more accurate crystal, such as 32.768 kHz, for timer/event counter functions where clock accuracy is important to the application.

#### **Timer/Event Counter**

The timer of the  $\mu$ PD7502 is an 8-bit Binary-Up counter. It is reset during execution of RESET, or the "Timer" instruction. During operation, the count register of the timer is incremented until it coincides with the value of the modulus register. At this point, the timer interrupt INTT becomes active, the count register is reset, and counting begins again. The count register can also be read at any time by executing the "TCNTAM" instruction.

The Event Counter of the  $\mu$ PD7502 takes advantage of the Timer capabilities to measure external pulses occurring on pin X<sub>1</sub>.

#### Interrupts

There are four interrupts available on the  $\mu$ PD7502. Two of them are generated externally (INT<sub>1</sub> and INT<sub>0</sub>), and two of them are generated internally (Timer interrupt INT<sub>7</sub>, and SIO interrupt INT<sub>5</sub>).

Under software control, the four interrupts can be prioritized in any order. They can be controlled individually, or under a master control.

#### Stack Pointer

The Stack Pointer is a 7-bit register containing the leading address information of the LIFO stack, located in RAM. The Stack Pointer is decremented when CALL, CALT, PSHDE, or PSHHL instructions are executed, and incremented when RT, RTS, TRPSW, POPDE, or POPHL instructions are executed.

The Stack Pointer can be accessed by executing the TAMSP or TSPAM instructions.

#### Serial I/O

The Serial I/O port of the  $\mu$ PD7502 consists of an 8-bit shift register, a 4-bit shift mode register, and a 3-bit counter. Data is output at the fall of the serial clock, with the MSB transferring first. Serial data input at the rise of the serial clock, with the MSB transferring first. The serial clock SCK can be selected under software control from the internal system clock, an external clock signal, or the Timer-Out F/F.

The TSIOAM and TAMSIO instructions facilitate the I/O operations of the  $\mu$ PD7502 SIO port. These instructions make it easy for the  $\mu$ PD7502 to handle odd-sized data containing parity, start or stop bits.

#### LCD Controller

When direct LCD drive is required for an application, a portion of the RAM must be reserved for LCD segment data storage. This segment data is decoded by ROM table look-up instructions during program execution.

It must then be stored in the RAM, for direct access by the LCD Controller Hardware according to the following pattern:

	SEGMENT																								
BIT	S <sub>0</sub>	S1	S2	\$3	S4	\$5	<b>S</b> 6	<b>S</b> 7	S8	Sg	S10	S11	S12	\$13	S14	S15	S16	\$17	S18	S19	\$ <sub>20</sub>	\$21	S22	\$23	BACKPLANE
0																									COMO
1																									COM1
2																									COM2
3																									COM3
RAM ADDRESS	00н	01H	02H	03H	04H	05H	06H	07H	08H	09H	0AH	овн	осн	0DH	OEH	OFH	10H	118	12H	13н	14H	15H	16H	17H	

For applications using 3-backplane multiplexed LCDs, the third bit of each RAM location is not used, and it may be used for other general purpose storage.

Actual determination of functioning of the LCD Controller occurs when the Display Mode Register is set.

#### FUNCTIONAL DESCRIPTION (CONT.)

# μPD7502

## INSTRUCTION SET SYMBOL DEFINITIONS

The following abbreviations are used in the description of the  $\mu$ PD7502

SYMBOL	EXPLANATION AND USE												
A	Accumulator												
address	Immediate address												
An	Bit "n" of Accumulator												
С	Carry Flag												
data	Immediate data												
D	Register D												
DE	Register Pair DE												
DL	Register Pair DL												
D <sub>n</sub>	Bit "n" of immediate data or immediate address												
E	Register E												
н	Register H												
HL	Register pair HL												
IER	Interrupt Enable Reg	ister											
IME	Interrupt Master Enal	ole F/F											
INT <sub>n</sub>	Interrupt "n"												
L	Register L												
P( )	Parallel Input/Output Port addressed by the value within the brackets												
PCn	Bit "n" of Program Counter												
PSW	Program Status Word												
rp	Register Pair, selected by 3 bits of immediate data, D2.0, as follows:												
	D2 D1 D0	rp	Additional Action										
	0 0 0	DL	none										
	0 0 1 DE none												
	1 0 0 HL- decrement L; skip if L = FH												
		HL+	ncrement L; skip if L = UH										
		пс	none										
RQF	Request Flag												
S	Number of bytes in r	next instruct	tion when skip condition occurs										
SIO	Serial I/O Shift Regi	ster	· · · · · · · · · · · · · · · · · · ·										
SIOCR	Serial I/O Count Reg	lister											
SP TCP	Time Count Pegister												
	Time Count Register	or											
( )	The contents of RAN	1 addressed	by the value within the brackets										
[]	The contents of ROM	1 addressed	by the value within the brackets										
÷	Load, Store, or Trans	sfer											
	Exchange												
	Complement												
$\wedge$	LOGICAL AND												
V	LOGICAL OR												
¥	LOGICAL Exclusive	OR											

# μPD7502

# INSTRUCTION SET

			Γ		INS	TRUC		ODE					SKIP	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	BYTES	CYCLES	CONDITION	
LOAD														
LAI data	A ← D <sub>3-0</sub>	Load A with 4 bits of immediate data 1	0	0	0	1	D3	D2	D1	D <sub>0</sub>	1.	1	String	
LDI data	D ← D <sub>3-0</sub>	Load D with 4 bits of immediate data	0 0	0 0	1 1	1 0	1 D3	1 D2	1 D1	0 D0	2	2	×	
LEI data	E ← D <sub>3-0</sub>	Load E with 4 bits of immediate data	0 0	0	1 0	1 0	1 D3	1 D2	1 D1	0 D0	2	2		
LHI data	H ← D <sub>3-0</sub>	Load H with 4 bits of immediate data	0 0	0	1 1	1	1 D3	1 D2	1 D1	0 D0	2	2		
LLI data	L ← D <sub>3-0</sub>	Load L with 4 bits of immediate data	0 0	0 0	1 0	1 1	1 D3	1 D2	1 D1	0 D0	2	2		
LAM rp	A ← (rp)	Load A with the RAM con- tents addressed by the register pair selected by 3 bits of immediate data	0	1	0	D2	0	0	D1	D <sub>0</sub>	1	1 + S	See explanation of "rp" in symbol definitions	
LADR address	A ← (D <sub>6-0</sub> )	Load A with the RAM con- tents addressed by 7 bits of immediate data	0 0	0 D6	1 D5	1 D4	1 D3	0 D2	0 D1	0 D0	2	2		
LDEI data	DE ← D <sub>7-0</sub>	Load DE with 8 bits of immediate data	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	1 D1	1 D0	2	2		
LHLI data	HL ← D <sub>7-0</sub>	Load HL with 8 bits of immediate data 2	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	1 D1	0 D0	2	2	String	
LHLT address	H ← [10001100D <sub>3-0</sub> 1] H L ← [10001100D <sub>3-0</sub> 1] L	Load the upper 4 bits of ROM Table Data at address 0001100D3.0 to H; Load the lower 4 bits of ROM Table Data at address 0001100D3.0 to L 3	1	1	0	0	D3	D2	D1	Do	1	2		
LAMT	A ← [†PC <sub>10-6</sub> ,0,C,A†] H (HL) ← [†PC <sub>10-6</sub> ,0,C,A†] L	Load the upper 4 bits of ROM Table Data at address $PC_{10,6,0,C,A}$ to A; Load the lower 4 bits of ROM Table Data at address $PC_{10,6,0,C,A}$ to the RAM location addressed by HL	0	1	0	1	1	1	1	0	1	2	String	
			STO	DRE										
ST	(HL) ← A	Store A into the RAM location addressed by HL	0	1	0	1	0	1	1	1	1	1		
			TRAM	SFER										
TAD	D ← A	Transfer A to D	0	0	1 1	1 0	1	1 0	1 1	0 0	2	2		
TAE	E ← A	Transfer A to E	0 · 1	0 0	1 0	1 0	1 1	1 0	1 1	0 0	2	2		
ТАН	H←A	Transfer A to H	0 1	0 0	1 1	1 1	1 1	1 0	1 1	0 0	2	2		
TAL	L ← A	Transfer A to L	0	0	1 0	1	1	1 0	1	0 0	2	2		
TDA	A ← D	Transfer D to A	0	0	1	1	1	1 0	1	0	2	2		
TEA	A ← E	Transfer E to A	0 1	0 0	1 0	1	1	1 0	1	0	2	2		
тна	A←H	Transfer H to A	0 1	0	1	1	1	1 0	1	0	2	2		
TLA	A←L	Transfer L to A	0	0 0	1 0	1 1	1	1 0	1 1	0 1	2	2		
		EXCH	ANGE											
XAD	A ~ D	Exchange A with D	0	1	0	0	1	0	1	0	1	1		
XAE	A ↔ E	Exchange A with E	0	1	0	0	1	0	1	1	1	1		
ХАН	A ↔ H	Exchange A with H	0	1	1	1	1	0	1	0	1	1		
XAL	A⇔L	Exchange A with L	0	1	1	1	1	0	1	1	1	1		
XAM rp	A ↔ (rp)	Exchange A with the RAM contents addressed by the register pair selected by 3 bits of immediate data	0	1	0	D <sub>2</sub>	0	1	D1	DO	1	1 + S	See explanation of "rp" in symbol definitions	

٠
## INSTRUCTION SET (CONT.)

					INS	RUCT	ION C	ODE					SKIP
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>	BYTES	CYCLES	CONDITION
XADR address	A ↔ (D <sub>6-0</sub> )	Exchange A with the RAM contents addressed by 7 bits of immediate data	0 0	0 D6	1 D5	1 D4	1 D3	0 D2	0 D1	1 D <sub>0</sub>	2	2	
XHDR address	H ↔ (D <sub>6-0</sub> )	Exchange H with the RAM contents addressed by 7 bits of immediate data	0 0	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	0 D0	2	2	
XLDR address	L ↔ (D <sub>6-0</sub> )	Exchange L with the RAM contents addressed by 7 bits of immediate data	0 0	0 D6	1 D5	1 D4	1 D3	0 D2	1 D1	1 D <sub>0</sub>	2	2	
		L /		METIC								L	L
AISC data	A ← A + D3.0	Add 4 bits of immediate data to	0	0	0	0	D3	D2	D1	Dn	1	1 + S	Overflow = 1
	Skip if overflow	A; Skip if overflow occurs											
ASC	A ← A + (HL) Skip if overflow	Add the RAM contents addressed by HL to A; skip if overflow occurs	0	1	1	1	1	1	0	1	1	1+5	Overflow = 1
ACSC	A, C ← A + (HL) + C Skip if carry	Add the RAM contents addressed by HL and the carry flag to A; skip if carry is generated	0	1	1	1	1	1	0	0	1	1 + S	Carry Flag = 1
			LOGI	CAL									
EXL	A ← A ¥ (HL)	Perform a Logical EXCLUSIVE-OR between the RAM contents addressed by HL and A; store the result in A	0	1	1	1	1	1	1	0	1	1	
ANL	A ← A 八 (HL)	Perform a LOGICAL AND between A and the RAM contents addressed by HL; store the result in A	0	0 0	1 1	1 1	1 . 0	1 0	1 1	1 0	2	2	
ORL	A ← A \/ (HL)	Perform a LOGICAL OR between A and the RAM contents addressed by HL; store the result in A	0	0 0 1	1 1	1 1	1 0	1 1	1 1	1 0	2	2	
		AC	сими	LATO	R					-			
СМА	$A \leftarrow \overline{A}$	Complement A	0	1	1	1	1	1	1	1	1	1	
RAR	$A_{n-1} \leftarrow A_n \ (n = 1 \rightarrow 3)$ C \leftarrow A_0 A_2 \leftarrow C	Rotate A right through Carry Flag	0	0	1 1	1 1	1 0	1 0	1 1	1 1	2.	2	
		L		FLAG								1	L
PC	C + 0	Basat Carry Elan		1	1	1	1		0	0	1	1	
SC	C ← 1	Set Carry Flag	0.	1	1	1	1	0	0	1	1	1	
		INCREME		D DEC	REME	NT						<b>.</b>	1
IES	E ← E + 1 Skip if E = 0H	Increment E; Skip if E = 0H	0	1	0	0	1	0	0	1	1	1 + S	E = 0H
ILS	L ← L + 1 Skip if L = 0H	Incremient L; Skip if L = 0H	0	1	0	1	1	0	0	1	1	1 + S	L = 0H
IDRS address	(D <sub>6-0</sub> ) ← (D <sub>6-0</sub> ) + 1 Skip if (D <sub>6-0</sub> ) = 0H	Increment the RAM contents addressed by 7 bits of immediate data; Skip if the contents = 0H	0 0	0 D6	1 D5	1 D4	1 D3	1 D2	0 D1	1 D <sub>0</sub>	2	2 + S	(D <sub>6-0</sub> ) = 0H
DES	E ← E − 1 Skip if E = EH	Decrement E; Skip if E = EH	0	1	0	0	1	<b>0</b> ;	0	0	1	1 + S	E = FH
DLS	L←L←1 Skip if L = FH	Decrement L; Skip if L = FH	0	1	0	1	1	0	0	0	1	1 + S	L = FH
DDRS address	(D <sub>6-0</sub> ) ← (D <sub>6-0</sub> ) – 1 Skip if (D <sub>6-0</sub> ) = FH	Decrement the RAM contents addressed by 7 bits of immediate data; skip if the contents = FH	0 0	0 D6	1 D5	1 D4	1 D3	1 D2	0 D1	0 D0	2	2 + S	(D <sub>6-0</sub> ) = FH
		BIT	MANIP	ULATI	ION								
RMB	(HL) <sub>bit</sub> ← 0	Reset a single bit of RAM at the location addressed by HL, denoted by D1D0, to zero	0	1	,1	0	1	0	D1	D <sub>0</sub>	1	1	
SMB	(HL) <sub>bit</sub> ← 1	Set a single bit of RAM at the location addressed by HL, denoted by D1D0, to one	0	1	1	0	1	1	D1	D <sub>0</sub>	. 1	1	

•

# INSTRUCTION SET (CONT.)

		· · · · · · · · · · · · · · · · · · ·			INS	TRUCT	ION C	ODE					SKIP
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	BYTES	CYCLES	CONDITION
		JUMP, C	T	ND R	ETUR								
JMP address	PC10-0 ← D10-0	Jump to the address specified by 11 bits of immediate data	0 D7	0 D6	1 D5	0 D4	0 D3	D10 D2	D9 D1	D8 D0	2	2	
JCP address	PC5.0 ← D5.0	Jump to the address specified by the higher-order bits PC10-6 of the PC, and 6 bits of immediate data	1	0	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	1	1	
JAM address	PC10-8 ← D2-0 PC7-4 ← A PC3-0 ← (HL)	Jump to the address specified by 3 bits of immediate data, A, and the RAM contents addressed by HL	0 0	0 0-	1 0	1 1	1 0	1 D2	1 D1	1 D0	2	2	
CALL address	$\begin{array}{l} (SP - 1) \leftarrow PC7.4 \\ (SP - 2) \leftarrow PC3.0 \\ (SP - 3) \leftarrow PSW \\ (SP - 4) \leftarrow PC10.8 \\ PC10.0 \leftarrow D10.0 \\ SP \leftarrow SP - 4 \end{array}$	Store a return address in the stack; call the subroutine program at the location speci- fied by 11 bits of immediate data	0 D7	0 D6	1 D5	1 D4	0 D3	D10 D2	D9 D.1	D8 D0	2	2	
CALT address	$\begin{array}{l} (SP-1) \gets PC7.4 \\ (SP-2) - PC3.0 \\ (SP-3) - PSW \\ (SP-4) \gets PC10.8 \\ PC10 - 0 \\ PC9.7 - (10011D5.0]7.5 \\ PC6.5 - 00 \\ PC6.4 - (10011D5.0]4.0 \\ SP - SP - 4 \end{array}$	Store a return address in the stack; LOAD ROM Subroutine Address Table date at address 00011D5.0 to PC; call the sub- routine program at the location specified by the PC	1	1	D5	D4	D3	₽2	D1	Do	1	2	
RT	$PC_{10.8} \leftarrow (SP)$ $PC_{7.4} \leftarrow (SP + 3)$ $PC_{3.0} \leftarrow (SP + 2)$ $SP \leftarrow SP + 4$	Return from Subroutine	0	1	0	1	0	0	1	1 .	1	1	
RTS	$\begin{array}{l} PC_{10-8} \leftarrow (SP) \\ PC_{7.4} \leftarrow (SP+3) \\ PC_{3.0} \leftarrow (SP+2) \\ SP \leftarrow SP+4 \\ Skip unconditionally \end{array}$	Return from Subroutine; skip unconditionally	0	1	0	1	. 1	0	1	1	1	1 + S	Unconditional
RTPSW	$\begin{array}{l} PC_{10-8} \leftarrow (SP) \\ PC_{7-4} \leftarrow (SP+3) \\ PC_{3-0} \leftarrow (SP+2) \\ PSW \leftarrow (SP+1) \\ SP \leftarrow SP+4 \end{array}$	Return from Subroutine and restore PSW	0	1	0	0	0	0	1	1	1	2	
			STA	ск									
PSHDE	$(SP - 1) \leftarrow D$ $(SP - 2) \leftarrow E$ $SP \leftarrow SP - 2$	Push DE on to stack	0 1	0 0	1 0	1	1	1 1	1 1	0 0	2	2	
PSHHL	$(SP - 1) \leftarrow H$ $(SP - 2) \leftarrow L$ $SP \leftarrow SP - 2$	Push HL on to stack	0	0 0	1 0	1	1	1 1	1	0 0	2	2	
POPDE	$E \leftarrow (SP)$ $D \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$	Pop DE off the stack	. 0 1	- 0 0	1 0	1 0	1 1	1 1	1 1	0 1	2	2	
POPHL	$L \leftarrow (SP)$ $H \leftarrow (SP + 1)$ $SP \leftarrow SP + 2$	Pop HL off the stack	0 1	0 0	1 0	1 1	1 1	1 1	1	0 1	2	2	н. 
TAMSP	SP7_4 ← A SP3-1 ← (HL)3-1	Transfer A and RAM contents addressed by HL to stack	0 0	0 0	1 1	1 1	1 0	1 0	1 0	1.	2	2	
TSPAM	A ← SP7_4 (HL)3.1 ← SP3-1 (HL)0 ← 0	Transfer stack to A and RAM contents addressed by HL	0 0	0 0	1 1	1	1 0	`1 1	1 0	1 1	2	2	
			SK	IP									
SKC	Skip if C = 1	Skip if Carry Flag is true	0	1	0	1	1	0	1	0	1	1 + S	C = 1
SKMBT data	Skip if (HL) <sub>bit</sub> = 1	Skip if the single bit of the RAM location addressed by HL, denoted by D1D0, is true	0	1	1	0	0	1	D1	D <sub>0</sub>	., 1	' 1 + S	(HL) <sub>bit</sub> = 1
SKABT data	Skip if A <sub>bit</sub> = 1	Skip if the single bit of A, denoted by $D_1D_0$ , is true	0	1	1	1	0	1	. <sup>D</sup> 1	Do	1	1 + S	A <sub>bit</sub> = 1
SKMBF data	Şkip if (HL) <sub>bit</sub> = 0	Skip if the single bit of the RAM location addressed by HL, denoted by D1D0, is false	0	1	1	. 0	,0	0	D1	DO	1	1 + S	(HL) <sub>bit</sub> = 0
SKAEM	Skip if A = (HL)	Skip if A equals the RAM contents addressed by HL	0	1	0	1	1	1	1	1	1	1 + S	A = (HL)

#### INSTRUCTION SET (CONT.)

MNEMONIC	EUNCTION	DESCRIPTION	0-	Del	INS			ODE	L Di	I Do	BYTES	CYCLES	
SKAEI data	Skip if A = data	Skip if A equals 4 bits of	0	0	1	1	1	1	1	1	2	2 + 5	A = data
SK DEL data	Skip if D = data	immediate data	0	1	1	0	D3	D2	D1	D0		2+5	D = data
SKDETGAG	Skip ii D - data	immediate data	ő	1	1	0	D <sub>3</sub>	D2	D1	Do			0-0416
SKEE! data	Skip if E = data	Skip if E equals 4 bits of immediate data	0	0	1	1	1 D3	1 D2	1 D1	0 D0	2	2+5	E = data
SKHEI data	Skip if H = data	Skip if H equals 4 bits of immediate data	0	0 1	1 1	1 1	1 D3	1 D2	1 D1	0 D0	2	2 + S	H = data
SKLEI data	Skip if L = data	Skip if L equals 4 bits of immediate data	0	0	1 0	1	1 D3	1 P2	1 D1	0 D0	2	2 + S	L = data
			TIM	ER .			-				1	· · · ·	
TAMMOD	TMR7-4 ← A TMR3-0 ← (HL)	Transfer A and the RAM contents addressed by HL to Timer Modulo Register	0 0	0 0 · ,	1	1 1	1	1 1	1 1	1 1	2	2	1 17
TIMER	TCR <sub>7-0</sub> ← 0 INT <sub>T</sub> RQF ← 0	Start Timer Operation	0	0	1	1	1	1 0	1	1	2	2	
TCNTAM	A ← TCR7.4 (HL) ← TCR3-0	Transfer Timer Count Register to A and the RAM contents addressed by HL	0 0	0 0	1 1	1 1	1 1	1 0	1 1	1 1	2	2	
	L		INTER	RUPT							L	L	
El data	IER ← IER ∨ D <sub>2-0</sub> if D <sub>2-0</sub> = 0, IME ← 1	Enable Interrupt specified by 3 bits of immediate data. If the immediate data D <sub>2-0</sub> is 0, set the Interrupt Master Enable F/F.	0	0 0	1 0	1	1 0	1 D2	1 D1	1 D0	2	2	
Di data	IER ← IER $\land \overline{D_{2-0}}$ if $D_{2-0} = 0$ , IME ← 0	Disable Interrupt specified by 3 bits of immediate data. If the immediate data D <sub>2-0</sub> is 0, reset the Interrupt Master Enable F/F.	0 1	0	1 0	1 0	1 0	1 D2	1 D1	1 D0	2 ·	2	
SKI data	Skip if INT <sub>n</sub> RQF∕D2-0≠0 INT <sub>n</sub> ← RFQ ∕D <u>2-0</u>	Test Interrupt Request Flag specified by 3 bits of imme- diate data; skip if Interrupt Request Flag is true; Reset the Interrupt Request Flag.	0 0	0 1	1 0	1 0	1 0	1 D2	-1 D1	1 D0	2	2 + S	INT <sub>n</sub> RFQ = 1
		••	SERIA	AL 1/0									
TAMSIO	SIO <sub>7-4</sub> ← A SIO <sub>3-0</sub> ← (HL)	Transfer A and the RAM contents addressed by HL to SIO Shift Register	0	0 0	1 1	1	1 1	1	1 1	1 0	2	2	
TSIOAM	A ← SIO7.4 (HL) ← SIO <sub>3-0</sub>	Transfer SIO Shift Register data to A and the RAM con- tents addressed by HL	0 0	Ò O	1 1	1 1	1 1	1 0	1 1	1 0	2	2	
SIO	SIOCR <sub>2-0</sub> ← 0 INT <sub>0/S</sub> RQF ← 0	Start Serial I/O Operation	0	0 0	1 1	1	1 0	1 0	1 1	1 1	2	2	
		P,	ARAL	LEL I/C	)								
IPL	$A \leftarrow P(L)$	Input the Port addressed by L to A	Ο.	1	1	1	0	0	0	0.	1	1	
IP addréss	$A \leftarrow P(D_{3-0})$	Input the Port addressed by 4 bits of immediate data to A	0 1	0 1	1 0	1 0	1 D3	1 D2	1 D1	1 D0	2	2	
IP1	A ← P1	Input Port 1 to A	0	1	1	1	0	0	0	1	1	1	
1P54	A ← P53-0 (HL) ← P43-0	Input Port 5 to A; Input Port 4 to the RAM loca- tion addressed by H1	0	0 0	1	1	1	1 0	1 0	1 0	2	2	
OPL	P(L) ← A	Output A to the port addressed	0	1	1	· 1	0	0	1	0	1	- 1	
OP address	P(D <sub>3-0</sub> ) ← A	Output A to the port addressed	0	0	1	1	1 . Do	1 D2	1	1 - Do	2	2	
OP3	P3 ← A	Output A to Port 3	0	1	1	1	0	0	1	. 1	1	1	·
OP54	P53.0 ← A P43.0 ← (HL)	Output A to Port 5; Output the RAM contents addressed by HL to Port 4	0	0	1 1	1 1	1 1	1 1	1 0	1 0	2	2	
ANP data	P(D7.4) ← P(D7.4) ∧ D3.0	Perform a LOGICAL AND between the port addressed by 4 bits of immediate data and an additional 4 bits of immediate data; output the result to the same port	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	0 D1	0 D0	2	2	
ORP	P(D <sub>7-4</sub> ) ← P(D <sub>7-4</sub> ) ∨ D <sub>3-0</sub>	Perform a LOGICAL OR between the port addressed by 4 bits of immediate data and an additional 4 bits of immediate data; output the result to the same port	0 D7	1 D6	0 D5	0 D4	1 D3	1 D2	0 D1	1 D0	2	2	
	T	CP	PU CO	NTROL									
NOP		Perform no operation; con- sume one machine cycle	0	0	0	0	0	0	0	0	1	1	
HALT		Enter HALT Mode	0 0	0	1	1	1 0	1	1	1 0	2	2	
STOP		Enter STOP Mode	0 0	0 0	1	1	1 0	1	1	1	2	2	

6

### μ PD7502

Operating Temperature		· · · · · · · · · · · ·	10°C to	+70°C
Storage Temperature	• • • • • • •		40°C to +	⊦125°C
Power Supply Voltage			0.3V to	+7.0V
All Input and Output Voltages			0.3V to	+7.3V
Output Current (Device Total)			<sup>I</sup> OH =	mA
••••••			IOL =	mA

## ABSOLUTE MAXIMUM RATINGS\*

DC CHARACTERISTICS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25°C

			LIMITS								
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDI	TIONS				
	VIH	0.7 V <sub>DD</sub>		VDD		NORT REALT OF					
Input Voltage	VIL	0		0.3 V <sub>DD</sub>	v	PORT, RESET, SI, S	CK, INTO, INT1				
input voltage	∨x <sub>H</sub>	VDD -0.5		VDD		N. F					
	VxL .	0		0.5	v						
Clock Voltage	V <sub>ØH</sub>	VDD -0.5		VDD	v	CI 1 External Clock					
	V <sub>¢L</sub>	0		0.5	•						
	ILI <sub>H</sub>			1	иA	PORT, RESET, SI,	Vin = VDD				
Input Leakage	1LIL			-1	<b>_</b>	SCK, INT <sub>0</sub> , INT <sub>1</sub>	Vin = 0V				
Current	ILX <sub>H</sub>			10	μA	X1	Vin = VDD				
	LXL			-10	<b>"</b> "··	~1	Vin = 0V				
Clock Leakage	LφH			10	A	CI 4	Vin = V <sub>DD</sub>				
Current	Ίμφι			-10	<b>#</b> 7	021	Vin = 0V				
						PORT, SO, SCK					
	Ve	V <sub>DD</sub> -1.0			v	V <sub>DD</sub> = 5V ± 10%	, I <sub>OH</sub> = -1.0 mA				
Output Voltage	VOH	V <sub>DD</sub> -0.5			v	V <sub>DD</sub> ≈ 2.7 to 5.5V	, <sup>I</sup> OH = -100 μA				
	Vo			0.4	v	V <sub>DD</sub> = 5V ± 10%	, <sup>I</sup> OL = 1.6 mA				
	•••			0.5	•	V <sub>DD</sub> = 2.7 to 5.5V	, I <sub>OL</sub> = 400 μA				
Output Leakage	LOH			1		PORT, SO, SCK	V <sub>O</sub> = V <sub>DD</sub>				
Current	LOL			-1	μΑ	Output Into High Impedance	V <sub>O</sub> = 0V				
	Boou			5	kO	COMo to COMo (1)	V <sub>DD</sub> = 5V ± 10%				
Output Impedance	HCOM -		5	50			V <sub>DD</sub> = 3V ± 10%				
	Base			20	10	So 10 Soo (1)	V <sub>DD</sub> = 5V ± 10%				
	USEG		20		N35	00 10 023	V <sub>DD</sub> = 3V ± 10%				
	1		400	900 ·		Operating Mode	V <sub>DD</sub> = 5V ± 10%				
	,000		200	400		Operating Mode	V <sub>DD</sub> = 3V ± 10%				
Supply Current	1	-	100	250			V <sub>DD</sub> = 5V ± 10%				
(All Outputs Open)	'DDH .		40	100	μΑ	TAL I WODE	V <sub>DD</sub> = 3V ± 10%				
	1		20	40		STOP Made	V <sub>DD</sub> = 5V ± 10%				
	'DD <sub>S</sub>		5	10		STOP WIDDE	V <sub>DD</sub> = 3V ± 10%				

 $T_a = -10^{\circ}C$  to +70°C,  $V_{DD} = 2.7V$  to 5.5V

Note: (1) 2.7V  $\leq$  V<sub>LCD</sub>  $\leq$  V<sub>DD</sub>

#### AC CHARACTERISTICS $T_a = -10^{\circ} C \text{ to } +70^{\circ} C; V_{DD} = 2.7 V \text{ to } 5.5 V$

			LIMIT	S							
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS		CONDITIONS				
		90	130	170		VDD = 5V ± 109	%, C = 33 pF ± 5%, R = 160 kΩ ± 2%				
	ŤΦ	90	80	105	kHz	V <sub>DD</sub> = 2.7 to 5.5V, C = 33 pF ± 5%, R = 240 kΩ ± 2%					
System Clock Frequency		10	130	200			V <sub>DD</sub> = 5V ± 10%				
	<sup>τ</sup> ΦΕ×τ	10	80	120	KHZ	External Clock	V <sub>DD</sub> = 3V ± 10%				
System Clock Rise and Fall Times	t <sub>rø</sub> , t <sub>fø</sub>			0.2	μs	External Clock					
Sustem Clock Bules Width	<sup>t</sup> ¢W⊔	23		50		Eutoreal Cleak	V <sub>DD</sub> = 5V ± 10%				
System Clock Fulse Width	t <sub>¢W1</sub>	40		50	μs	External Clock	V <sub>DD</sub> = 2.7 to 5.5V				
Count Clock Frequency	fx	25	32	50	kHz	Crystal Oscillato	r				
Count Clock I requercy	<sup>f</sup> ×Ext	DC	32	200	kHz	External Pulse In	nput				
Count Clock Pulse Rise and Fall Times	t <sub>rx</sub> , t <sub>fx</sub>			0.2	μs	External Clock					
Count Clock Bulks Width	<sup>t</sup> xW <sub>H</sub>	23				External Bulas Is					
Count Clock Fulse Width	<sup>t</sup> ×WL	23			μs	External Fuise II					
SCK Cycle	tav	4.0				SCK Inout	V <sub>DD</sub> = 5V ± 10%				
	<sup>ICY</sup> K	6.0			μs	SCK Input	V <sub>DD</sub> = 3V ± 10%				
SCK Pulse Width	<sup>t</sup> KWH	1.8				SCK Input	V <sub>DD</sub> = 5V ± 10%				
	<sup>t</sup> KWL	3.0			μ3	Sele input	V <sub>DD</sub> = 3V + 10%				
SI Setup Time	<sup>t</sup> IS	300			ns	V <sub>DD</sub> = 5V ± 109	%				
SI Hold Time	tін	450			ns	V <sub>DD</sub> = 5V ± 109	%				
SO Delay Time	top			850	ns	V <sub>DD</sub> = 5V ± 109	%				
INTo Pulse Width	<sup>t</sup> IOWH	10			115	$V_{DD} = 5V + 10^{9}$	8				
	tiowL				<i>µ</i> .,						
INT 1 Pulse Width	<sup>ti</sup> 1WH	10			us	Vpp = 5V ± 109	%				
	<sup>ti</sup> ₁WL						-				
Reset Pulse Width	<sup>t</sup> RW <sub>H</sub>	10			μs	Vpp = 5V ± 109	%				
	<sup>t</sup> RWL			10							

CAPACITANCE

T<sub>a</sub> = 25°C

PADAMETED	SYMBOL		LIMITS					
FANAMETEN	STMBUL	MIN	түр	мах	UNITS	CONDITIONS		
Input Capacitance	Ci			20	pF			
Output Capacitance	с <sub>о</sub>			20	pF			
System Clock Capacitance	С <sub>ф</sub>			20	pF			



#### TIMING WAVEFORMS



#### NOTES

## **NEC Microcomputers, Inc.**



## 4-BIT SINGLE CHIP MICROCOMPUTER

DESCRIPTION The μPD7503 is a μCOM-75 4-bit single chip microcomputer with a 4096 x 8 ROM, a 224 x 4 RAM, a programmable 8-bit timer/event counter, and 4 vectored, prioritized interrupts. It is also capable of directly driving a 24-segment, 3 or 4-backplane multiplexed Liquid Crystal Display (LCD). The μPD7503 is manufactured with a low-power-consumption CMOS process, allowing use of a single power supply between 2.7V and 5.5V, and providing programmable power-down capability. It has 23 I/O lines, organized into one 3-bit parallel port, five 4-bit parallel ports, and one 8-bit serial port. The μPD7503 executes 92 instructions of the μCOM-75 instruction set, and it is available in a 64-pin plastic flat package.

#### FEATURES • 4096 x 8 Bit ROM

- 224 x 4 Bit RAM
- 15 μs Instruction Cycle Time
- 92 Powerful Instructions
  - Table Look-up Capability with LHLT and LAMTL instructions
  - Indirect indexed addressing with CALT instruction
- RAM Stack
- Extensive I/O Capability
  - One 3-Bit Input Port
  - One 4-Bit Input Port
  - One 4-Bit Output Port
  - Three 4-Bit I/O Ports, of which two are 8-Bit Byte Accessible
  - One 8-Bit Serial I/O Port
- Programmable LCD Controller
  - 24 Segment Outputs and 4-Backplane Outputs
  - Can Directly Drive 3- or 4-Backplane Multiplexed LCDs
  - Automatic Synchronization of Segment and Backplane Signals, Transparent to Program Execution
- Programmable 8-Bit Timer/Event Counter with Crystal Clock Generator
- Vectored, Prioritized Interrupts
  - 2 External
  - 2 Internal (Timer and Serial I/O)
- Programmable Power-Down Operation with HALT and STOP Instructions
- Built-In System Clock Generator
- Built-In Reset Circuitry
- Single Power Supply, Variable from 2.7V to 5.5V
- CMOS Technology
  - 64-Pin Plastic Flat Package

#### **PIN CONFIGURATION**





The  $\mu$ PD7503 executes the identical instruction set of the  $\mu$ PD7502, with only two exceptions. First, all instructions referencing the 11-bit Program Counter PC<sub>11-0</sub> of the  $\mu$ PD7502 will now refer to the 12-bit Program Counter PC<sub>11-0</sub> of the  $\mu$ PD7503. Second, the LAMTL instruction below replaces the  $\mu$ PD7502 LAMT instruction.

INSTRUCTION SET

	INSTRUCTION CODE								SKIP				
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	Do	BYTES	CYLCES	CONDITION
		L	OAD										
LAMTL	A ← {PC <sub>10-8</sub> ,A,(HL)} <sub>H</sub>	Load the upper 4 bits of ROM Table Data at address PC10-8,A,(HL) to A;	0 0	0 0	1 1	1 1	1 0	1 1	1 0	1 0	2	3	
	(HL) ← [PC <sub>10-8</sub> ,A,(HL)] <sub>L</sub>	Load the lower 4 bits of ROM Table Data at address PC10-8,A,(HL) to the RAM location addressed by HL											



PACKAGE OUTLINE µPD7503G

7503DS-10-80-CAT

## **NEC Microcomputers, Inc.**



#### **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION The  $\mu$ PD7507 is a  $\mu$ COM-75 4-bit single chip microcomputer with a 2048 x 8 ROM, a 128 x 4 RAM, a programmable 8-bit timer/event counter, and 4 vectored, prioritized interrupts. The  $\mu$ PD7507 is manufactured with a low power consumption CMOS process, allowing use of a single power supply between 2.7V and 5.5V, and providing programmable power-down capability. It has 32 I/O lines, organized into eight 4-bit parallel ports and one 8-bit serial port. The  $\mu$ PD7507 executes 92 instructions of the  $\mu$ COM-75 instruction set, and it is available in a 40 pin dual-in-line package.

#### FEATURES • 2048 x 8 Bit ROM

- 128 x 4 Bit RAM
- 10 µs Instruction Cycle Time
- 92 Powerful Instructions
  - Table Look-Up Capability with LHLT and LAMTL Instructions
  - Indirect Indexed Addressing with CALT Instruction
- RAM Stack
- Extensive I/O Capability
  - One 4-Bit Input Port
  - Two 4-Bit Output Ports
  - Four 4-Bit I/O Ports, of which two are 8-Bit Byte Accessible
  - One 4-Bit I/O Port with Output Strobe
- One 8-Bit Serial I/O Port
- Programmable 8-Bit Timer/Event Counter with Crystal Clock Generator
- Vectored, Prioritized Interrupts
  - 2 External
  - 2 Internal (Timer and Serial I/O)
- Programmable Power-Down Operation with HALT and STOP Instructions
- Built-In System Clock Generator
- Built-In Reset Circuitry
- Single Power Supply, Variable from 2.7V to 5.5V
- CMOS Technology
- 40-Pin Dual-In-Line Package

#### PIN CONFIGURATION

			_		
x <sub>2</sub> <b>C</b>	1	$\cup$	40		PO0/INTO
P20/STB 🗖	2		39		P01/SCK
<sup>Р21/Т</sup> ОИТ <b>Д</b>	3		38	P P43	P02/SO
P22	4		37	P42	PO3/SI
	5		36	<b>P</b> <sup>P41</sup>	P10-P13
	0 7		35		P20/STB
	8		34		P21/TOUT
P13	9		33		P20-P23
P30 H	10		31		P30-P33
P31	11	μ.μ.	30		P40-P43
P32	12		29	<b>6</b> P62	P50-P53
P <sup>3</sup> 3 🗖	13		28	D P61	P60-P63
P70 <b>C</b>	14		27	P60	P70-P73
	15		26	PO3/SI	INT1
P72 9	16		25	PO <sub>2</sub> /SO	C1, C2
	17		24	PO1/SCK	X1, X2
	18		23		RESET
VDD H	19		22		VDD
4	20		21	$\mathbf{H}_{\mathbf{c}}$	Vss

PIN	NAMES

Input Port 00/Interrupt 0 Input Port 01/Serial Clock Input Port 02/Serial Output Input Port 03/Serial Input Input/Output Port 1 Output Port 20/Port 1 Strobe Output Output Port 21/Timer Output **Output Port 2** Output Port 3 Input/Output Port 4 Input/Output Port 5 Input/Output Port 6 Input/Output Port 7 Interrupt 1 System Clock Input, Output Crystal Clock Input, Output Reset **Power Supply Positive** Ground



The  $\mu$ PD7507 executes the identical instruction set of the  $\mu$ PD7502, with the sole exception being that the LAMTL instruction below replaces the  $\mu$ PD7502 LAMT instruction.

#### INSTRUCTION SET

				INSTRUCTION CODE							SKIP		
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>	BYTES	CYLCES	CONDITION
LOAD													
LAMTL	A ← {PC <sub>10-8</sub> ,A,(HL)} <sub>H</sub>	Load the upper 4 bits of ROM Table Data at address PC10-8,A,(HL) to A;	0 0	0 0	1 1	1 1	1 0	1 1	1 0	1 0	2	3	
	(HL) ← [PC <sub>10-8</sub> ,A,(HL)] <sub>L</sub>	Load the lower 4 bits of ROM Table Data at address PC10-8,A,(HL) to the RAM location addressed by HL											



PACKAGE OUTLINE µPD7507C

	Plastic												
ITEM	MILLIMETERS	INCHES											
А	51.5 MAX	2.028 MAX											
8	1.62	0.064											
С	2.54 ± 0.1	0.10 ± 0.004											
D	0.5 ± 0.1	0.019 ± 0.004											
E	48.26	1.9											
F	1.2 MIN	0.047 MIN											
G	2.54 MIN	0.10 MIN											
н	0.5 MIN	0.019 MIN											
I	5.22 MAX	0.206 MAX											
J	5.72 MAX	0.225 MAX											
к	15.24	0.600											
L	13.2	0.520											
м	0.25 + 0.1 0.05	0.010 + 0.004 0.002											

## **NEC Microcomputers, Inc.**



#### **4-BIT SINGLE CHIP MICROCOMPUTER**

DESCRIPTION The  $\mu$ PD7520 is a  $\mu$ COM-75 4-bit single chip microcomputer with a Programmable Display Controller capable of directly driving a multiplexed 8-segment, 8-digit LED Display. It has a 768 x 8 ROM, a 48 x 4 RAM, and 24 I/O lines for communication with and control of external circuitry. The  $\mu$ PD7520 is manufactured with a lowpower consumption PMOS process, allowing use of a single power supply between -6V and -10V. The  $\mu$ PD7520 executes 47 instructions of the  $\mu$ COM-75 instruction set, and is available in a low-cost 28-pin plastic dual-in-line package.

#### FEATURES • 768 x 8 Bit ROM

- 48 x 4 Bit RAM
- 20 µs Instruction Cycle Time, Typical
- 47 Powerful Instructions
  - Table Look-Up Capability with LAMT Instruction
- 2-Level Subroutine Stack
- One 4-Bit Input Port
- One 4-Bit I/O Port
- One 2-Bit Output Port (Capable of Driving Piezo Element)
- Programmable Display Controller
  - 6 LED Direct Digit Drive Outputs (8 Possible Using P40-1)
  - 8 LED Direct Segment Drive Outputs
  - Selection of a 4, 5, 6, or 8-Digit Display Strobe Cycle
  - Can Directly Drive 8-Segment, Multiplexed Displays, or up to an 8 x 8 Dot Matrix
  - Automatic Synchronization of Segment and Digit Signals, Transparent to Program Execution
  - Segment Outputs also Function as Latched, 8-Bit Parallel Output Port
- Built-In Clock Signal Generation Circuitry
- Built-In Reset Circuitry
- Single Power Supply, Variable from 6V to 10V
- Low Power Consumption: 45 mW, Typical
- P-Channel MOS Technology
- 28-Pin Plastic Dip

#### PIN CONFIGURATION

P31	1	$\cup$	28	CLK
P30 🗖	2		27	RESET
P13	3		26	
P12	4		25	⊐ s₀
P11	5		24	□ s₄
P10	6		23	🗖 S1
P43 🗖	7	μPD 75.20	22	⊐ s₅
P42	8	/520	21	$\Box s_2$
P41	9		20	□ s <sub>6</sub>
P40 🗖	10		19	□ s <sub>3</sub>
⊺₅ 🗖	11		18	🗖 \$7
⊺₄ 🗖	12		17	
™⊒	13		16	ד נ
∨ss ⊏	14		15	<b>□ T</b> 2

#### **PIN NAMES**

	-
s <sub>0</sub> – s <sub>7</sub>	Segment Drive Output Port S
$T_0 - T_5$	Digit Drive Output Port T
P10 - P13	Input Port 1
P3 <sub>0</sub> - P3 <sub>1</sub>	Output Port 3
P4 <sub>0</sub> - P4 <sub>3</sub>	Input/Output Port 4
CLK	Clock Input
RESET	Reset
V <sub>GG</sub>	Power Supply Negative
v <sub>ss</sub>	Ground

#### **DC** CHARACTERISTICS

 $T_a = -10^{\circ}C$  to +70°C,  $V_{GG} = -6V$  to -10V

		LIMITS				TEST OCNOLOGIA				
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TES				
Input Voltage	<u>.</u>	,		-2	V	Porte 1 / DESET	VGG = -9V ± 1V			
High	МН			-1.8		1016 1, 4, NESET	VGG = -6V to -10V			
Input Voltage		VGG+1.5				Porta 1 4 DESET	VGG = -9V ± 1V			
Low	<sup>∨</sup> 1∟	VGG+0.8				Ports I, 4, RESEI	V <sub>GG</sub> = -6V to -10V			
Clock Voltage High	V <sub>ØH</sub>			-0.8	v	CLK, External Cloc	k			
Clock Voltage Low	V <sub>ØL</sub>	-5.0			v	CLK, External Cloc	k			
Input Current		45		200		Port 1 BESET	VI = 0V, VGG = -9V ± 1V			
High	ЧН	40		200	μΑ	For t, neset	$V_{I} = 0V, V_{GG} = -6V \text{ to } -10V$			
Input Leakage Current High	Ісін	-		+5	μΑ	Port 4, V <sub>1</sub> = 0V				
Input Leakage	ILIL1			-5	μA	Port 1, RESET, V	= -10V, V <sub>GG</sub> = -10V			
Current Low	LIL2			5	μA	Port 4, V <sub>I</sub> = -10V				
Clock Current High	I <sub>ØH</sub>			0.5	mA	CLK, External Clock, V <sub>¢H</sub> = 0V, V <sub>GG</sub> = -9V ± 1V				
Clock Current Low	ΙφL			-2.1	mA	CLK, External Clock, $V_{\phi L} = -5V$ , V <sub>GG</sub> = -9V ± 1V				
Output Voltage Low	VOL	V <sub>GG</sub> +0.5			v	Port 3, No Load				
Output Current	lou	-1.0			mA	Port 2 $V_0 = -1.0$	V, V <sub>GG</sub> = –9V ± 1V			
High	'0H1	-0.6				$V_0 = -1.0$	V, VGG = -6V			
		-2.0				Port 4 $V_0 = -1.0$	V, VGG = -9V ± 1V			
	.042	-1.2				V <sub>O</sub> = -1.0	V, VGG = -6V			
		-5	-10			V <sub>O</sub> = -2.0	V, VGG = -9V ± 1V			
	юн <sub>з</sub>	-3	-6		mA	Port S, $V_0 = -2.0$	V, VGG = -6V			
		-1	-3			V <sub>O</sub> = -1.0	V, VGG = -6V to -10V			
		-24	-48			$V_0 = -2.0^{\circ}$	V, VGG = -9V ± 1V			
	IOH4	-13	-27		mA	Port T, $V_0 = -1.0$	$V, V_{GG} = -9V \pm 1V (1)$			
		-9.	-18			vo=-1.0	v, vGG = -6v			
Output Current		1	2			V <sub>O</sub> = V <sub>GG</sub>	; + 1.5V, VGG = -9V ± 1V (1)			
Low	101.	0.1	0.2		mA	Port 3, Vo = VGG	$+3.5V, V_{GG} = -9V \pm 1V$			
		0.3	0.6	· · · ·		$V_0 = -4.5$	$V, V_{GG} = -6V$ (1)			
·		0.1	0.2			V <sub>O</sub> = -2.5	V, VGG = -6V			
· · ·		4.5	9			Vo = VGG	; + 5.0V, VGG = -9V ± 1V			
	IOL2	1	2		mA	VO = VGG	G + 3.5V, V <sub>GG</sub> = −6V to −10V			
Output Leakage Current High	Ігон			+5	μA	Ports 4, T, $V_0 = 0$	/			
Output Leakage Current Low	ILOL			-5	μΑ	Ports 4, T, V <sub>O</sub> =	10V			
Supply Current	IGG		-5	-9.8	mA	T <sub>a</sub> = 25°C, V <sub>GG</sub> =	–9V, No Load			

Note: 1 Current within 2.5 ms after turning to the low level ( $T_a = 25^{\circ}C$ ).



#### **Internal Registers**

The ALU, the Accumulator, and the Carry Flag together comprise the central portion of the  $\mu$ PD7520 architecture. The ALU performs the arithmetic and logical operations, and checks for various results. The Accumulator stores the results generated by the ALU, and acts as the major interface point between the RAM, the I/O ports, and the H and L registers. The Carry Flag can be addressed directly, and can be set during an addition.

#### **Data Pointer Registers**

The 2-bit H register and 4-bit L register are two registers which reside externally to the 48 x 4 bit RAM. They function as the Data Pointer, addressing the rows and columns of the RAM, respectively. They are individually accessible, and the L register can be automatically incremented or decremented.

#### RAM

The  $\mu$ PD7520 has a static 48 x 4 bit RAM organized into 3 rows by 16 columns. The RAM is used for general purpose data storage or data transfers, and is also used to store Display Data for access by the segment latch of the Display Controller.

#### ROM

The ROM is the mask-programmable portion of the  $\mu$ PD7520 which stores the application program. It is organized into a single 768 x 8 bit field. Execution of the program resident in the ROM is independent of field or page boundary limitations.

#### **Program Counter and Stack Register**

The Program Counter is a 10-bit register which contains the address of a particular instruction being executed. It is incremented during normal operation, but can be modified by various JUMP and CALL instructions. The Stack Register is a LIFO push-down stack register used to save the value of the Program Counter when a subroutine is called. It is organized as 2 words x 10 bits to accommodate 2 levels of subroutine calls.

## FUNCTIONAL DESCRIPTION

			LIMITS			TEST		CAPACITANCE
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDIT	IONS	
Input Capacitance	CI			15	pF	Port 1, RESET		
Output Capacitance	с <sub>о</sub>			20	pF	Ports 3, S, T,	f = 1 MHz	
Input/Output Capacitance	C10			20	pF	Port 4	1 - 1 10112	
Clock Capacitance	C <sub>¢</sub>			30	pF	CLK		

#### $T_a = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{GG} = -6V$ to -10V

			LIMITS			TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS		
Clock Frequency	fosc	225	300	375	kHz	$R_{f}$ = 1M $\Omega$ , $V_{GG}$ = -9V ± 1V, $T_{a}$ = 25°C		
		180	300	450	kHz	R <sub>f</sub> = 1MΩ, V <sub>GG</sub> = -9V ± 1V		
	fφ	100		330	kHz			
Clock Rise and Fall Times	t <sub>r</sub> , tf			2	μs	CLK External Clock		
Clock Pulse Width High	<sup>t</sup> ¢W <sub>H</sub>	1.5		3	μs	CER, External Clock		
Clock Pulse Width Low	<sup>t</sup> ¢WL	1.5		3	μs			

# $V_{SS}$ $V_{\phi H}$ $V_{\phi L}$ $V_{GG}$

#### AC CHARACTERISTICS

#### **CLOCK WAVEFORM**

The NEC Microcomputers' NDS Development System is available for the development of software source code, editing, and assembly into object code. In addition, the ASM-75 Cross Assembler is available for systems supporting the ISIS-II (TM Intel Corp.) Operating System, and the CASM-75 Cross Assembler is available for systems supporting the CP/M (® Digital Research Corp.) Operating System.

The EVAKIT-7520 Evaluation Board is available for production device evaluation and prototype system debugging.

#### DEVELOPMENT TOOLS

#### **Clock and Reset Circuitry**

The Clock Circuitry for the  $\mu$ PD7520 can be implemented by connecting a resistor from the CLK input to V<sub>GG</sub>. The Power-On-Reset Circuitry for the  $\mu$ PD7520 can be implemented by connecting a capacitor from the RESET input to V<sub>SS</sub>.

#### I/O Capability

The  $\mu$ PD7520 has 24 I/O lines for communication with and control of external circuitry. The Port configuration is selectable under software control via the Mode Select Register as follows:

P10-3	4-Bit Schmidt Input
P20-1	2-Bit Latched Output Option, Accessible through
	Port T (T4-5)
P30-1	2-Bit Latched Output
P40-3	4-Bit Input/Latched Output
S <sub>0-7</sub>	Latched 8-Bit Parallel/Segment Drive Output
T <sub>0-5</sub>	6-Bit High-Current/Digit Drive Output
т <sub>6-7</sub>	Additional 2-Bit Digit Drive Output Option, Accessible through Port 4 $(\mbox{P4}_{0-1})$
	P10-3 P20-1 P30-1 P40-3 S0-7 T0-5 T6-7

#### DISPLAY CONTROLLER BLOCK DIAGRAM



ş

The Display Controller is the major feature of the  $\mu$ PD7520. It automatically performs scan or display strobe operations which would otherwise require considerable software.

The Display Controller interfaces to a common-anode LED display without external components. Connections from the Display Controller to the display are made from Port S to the cathodes (segments), and from Port T to the anodes (digit enables). Up to 6 digits can be driven directly by the  $\mu$ PD7520 in this manner. A total of 8 digit drives are available by using the two digit drives accessible through Port 40-1, and adding only two small driver transistors and four resistors externally. When Port T4-5 is not used to drive a display, it may be used as a high current driver, accessible through Port 20-1.

During operation, a 3-to-8 decoder selects which digit of a Display Buffer in the RAM will be multiplexed onto the display. The contents of the pair of RAM locations, corresponding to the digit chosen from the Display Buffer, are transferred to the 8 latched outputs of Port S, and the corresponding Port T digit drive is enabled. After 13 machine cycles have been completed, the digit drive is disabled, the decoder is updated to select the next digit of the Display Buffer to be multiplexed onto the display, and this cycle is repeated. Thus, the  $\mu$ PD7520 program needs only to load the properly decoded display data into the Display Buffer and it immediately appears on the display. Operation in this manner is completely transparent to the  $\mu$ PD7520, and requires no intervention once the proper display mode has been selected.

The use of a Mode Select Register enhances the utility of the Display Controller by allowing a choice of a 4, 5, 6, or 8 digit display strobe cycle output, or a direct latched output. A choice can also be made between one of the two possible Display Buffers, resident in either Row 0 or Row 2 of the RAM.

The Mode Select Register (MSR) is a separate 4-bit register of the Display Controller which determines the function that the Display Controller will perform. The value of the MSR can range from  $0_{16}$  to F<sub>16</sub>, and it can be modified by data in the Accumulator. This is accomplished by execution of the OPL (output-to-port) instruction, where L (the lower 4-bits of the data pointer) is set to the value B<sub>16</sub> in order to address the MSR. Execution of this instruction transfers the contents of the Accumulator into the MSR, and the Display Controller begins operating according to the following table:

M <sub>3</sub>	M2	M1	Mo	DISPLAY CONTROLLER OPERATION			
0	0	0	0	Reset (S <sub>0-7</sub> : High level); (T <sub>0-5</sub> : OFF)			
0	0	0	1	8-bit parallel output: $S_{0-3} \leftarrow (0EH)$ ; $S_{4-7} \leftarrow (0FH)$ ; $(T_{0-3}: OFF)$			
0	0	1	0	Not used			
0	0	1	1	Not used			
0	1	0	0	4-digit display (T <sub>0-3</sub> ); Segment data: 00H-07H			
0	1	0	1	5-digit display (T <sub>0-4</sub> ); Segment data: 00H-09H			
0	1	1	0	6-digit display (T <sub>0-5</sub> ); Segment data: 00H-0BH			
0	1	1	1	8-digit display (T <sub>0-7</sub> ); Segment data: 00H-0FH			
1	0	0	0	Not used			
1	0	0	1	8-bit parallel output: $S_{0-3} \leftarrow (2EH)$ ; $S_{4-7} \leftarrow (2FH)$ ; $(T_{0-3}: OFF)$			
1	0	1	0	Not used			
1	0	1	1	Not used			
1	1	0	0	4-digit display (T <sub>0-3</sub> ); Segment data: 20H-27H			
1	1	0	1	5-digit display (T <sub>0-4</sub> ); Segment data: 20H-29H			
1	1	1	0	6-digit display (T <sub>0-5</sub> ); Segment data: 20H-2BH			
1	1	1	1	8-digit display (T <sub>0-7</sub> ); Segment data: 20H-2FH			

#### DISPLAY CONTROLLER

#### MODE SELECT REGISTER

The MSB,  $M_3$ , of the Mode Select Register defines the Row of RAM (0 or 2) to be used for the Display Buffer and  $M_2$  distinguishes between a digit strobe cycle output, or a direct latched output.

#### INSTRUCTION SET SYMBOL DEFINITIONS

The following abbreviations are used in the description of the  $\mu$ PD7520 instruction set:

#### SYMBOL **EXPLANATION AND USE** А Accumulator address Immediate address С Carry Flag data Immediate data Bit "n" of immediate data or immediate address Dn н Register H HL Register pair HL L Register L P() Parallel Input/Output Port addressed by the value within the brackets PCn Bit "n" of Program Counter s Number of bytes in next instruction when Skip Condition occurs STACK Stack Register () The contents of RAM addressed by the value within the brackets The contents of ROM addressed by the value within the brackets [ ] Load, Store, or Transfer ← $\leftrightarrow$ Exchange \_\_\_\_ Complement ¥ LOGICAL Exclusive-OR

#### INSTRUCTION SET

				INSTRUCTION CODE					SKIP				
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>	BYTES	CYCLES	CONDITION
	LOAD												
LAI data	A ← D <sub>3-0</sub>	Load A with 4 bits of imme- diate data; execute succeeding LAI instructions as NOP instructions	0	0	0	1	D3	D2	D <sub>1</sub>	Do	1	1	String
LHI data	H ← D <sub>1-0</sub>	Load H with 2 bits of imme- diate data	0	0	1	0	1	0	D1	DO	1	1	·
LHLI data	HL ← D <sub>4-0</sub>	Load HL with 5 bits of immediate data; execute succeeding LHLI instructions as NOP instructions	1	1	0	D4	D3	D2	D1	DO	1	1	String
LAMT	A ← [PC9 <sub>-6</sub> , 0, C, A] <sub>H</sub>	Load the upper 4 bits of ROM Table Data at address PCg <sub>-6</sub> , 0, C, A to A	0	1	0	1	1	1	1	0	1	2	
	(HL) ← [PC9_6, 0, C, A] L	Load the lower 4 bits of ROM Table Data at address PCg_6, 0, C, A to the RAM location addressed by HL											
L	A ← (HL)	Load A with the contents of RAM addressed by HL	0	1	0	1	0	0	1	0	1	1	
LIS	A ← (HL) L = L + 1 Skip if L = 0H	Load A with the contents of RAM addressed by HL; incre- ment L; skip if L = 0H	0	1	0	1	0	0	0	1	1	1 + S	L = 0H
LDS	A ← (HL) L = L <del>–</del> 1 Skip if L = FH	Load A with the contents of RAM addressed by HL; decrement L; skip if L = FH	0	1	0	1	0	0	0	0	1	1 + S	L = FH
LADR address	A ← (D <sub>5-0</sub> )	Load A with the contents of RAM addressed by 6 bits of immediate data	0	0 0	1 D5	1 D4	1 D3	0 D2	0 D1	0 D0	2	2	
	STORE												
ST	(HL) ← A	Store A into the RAM location addressed by HL	0	1	0	1	0	1	1	1	1	- 1	
STII data	(HL) ← D <sub>3-0</sub> L ← L + 1	Store 4 bits of immediate data into the RAM location addressed by HL; increment L	0	1	0	0	D3	D <sub>2</sub>	D1	DO	_ 1	1	

## INSTRUCTION SET (CONT.)

Γ			INSTRUCTION CODE								SKIP		
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D <sub>2</sub>	D1	Do	BYTES	CYCLES	CONDITION
	<b>.</b>		EXC	HANG	E								
ХАН	A <sub>1-0</sub> ↔ H <sub>1-0</sub> A <sub>3-2</sub> ← 00H	Exchange A with H	0	1	1	1	1	0	1	0	1	1	
XAL	A⇔L	Exchange A with L	0	1	1	1	1	0	1	1	1	1	
x	A ↔ (HL)	Exchange A with the contents of RAM addressed by HL	0	1	0	1	0	1	1	0	1	1	
XIS	A ↔ (HL) L ← L + 1 Skip if L = 0H	Exchange A with the contents of RAM addressed by HL; increment L: skin if L = 0H	0	1	0	1	0	1	0	1	1	1+5	L ≈ 0H
XDS	A ↔ (HL) L ← L − 1 Skip if L = FH	Exchange A with the contents of RAM addressed by HL; decrement L; skip if L = FH	0	1	0	1	0	1	0	0	1	1+5	L = FH
XADR address	A ↔ (D <sub>5-0</sub> )	Exchange A with the contents of RAM addressed by 6 bits of immediate data	0 0	0 0	1 D5	1 D4	1 D3	0 D2	0 D1	1 D0	2	2	
	I	ARITH	IMETI	C AND	LOGI	CAL						L	L
AISC data	A ← A + D <sub>3-0</sub> Skip if overflow	Add 4 bits of immediate data to A; Skip if overflow is generated	0	0	0	0	D3	D <sub>2</sub>	D1	DO	1	1 + S	Overflow
ASC	A ← A + (HL) Skip if overflow	Add the contents of RAM addressed by HL to A; skip if overflow is generated	0	1	1	1	1	1	0	1	1	1+S	Overflow
ACSC	A, C ← A + (HL) + C Skip if C = 1	Add the contents of RAM addressed by HL and the carry flag to A; skip if carry is generated	0	1	1	1	1	1	0	0	1	1+5	C = 1
EXL	A ← A ¥ (HL)	Perform a LOGICAL Exclusive—OR operation between the contents of RAM addressed by HL and	0	1	1	1	1	1	1	0	1	1	
		A; store the result in A	L							·····			
ACCUMULATOR AND CARRY FLAG													
СМА	A ← Ā	Complement A	0	1	1	1	1	1	1	1	1	1	
RC SC	C ← 0	Reset Carry Flag	0	1	1	1	1	0	0	0			
		Set Carry Flag					•					· ·	I
	p	INCREM	AENTA	AND D	ECREJ	MENT							
ILS	L←L+1 Skip if L=0H	Increment L; Skip if L = 0H	0	1	0	1	1	0	0	1	1	1+5	L = 0H
IDRS address	(D <sub>5-0</sub> ) ← (D <sub>5-0</sub> ) + 1 Skip if (D <sub>5-0</sub> ) = 0H	Increment the contents of RAM addressed by 6 bits of immediate data; Skip if the contents = 0H	0 0	0 0	1 D5	1 D4	1 D3	1 D2	0 D1	1 D <sub>0</sub>	2	2+5	(D <sub>5-0</sub> ) = 0H
DLS	L ← L − 1 Skip if L = FH	Decrement L; Skip if L = FH	0	1	0	1	1	0	0	0	1	1+5	L = FH
DDRS address	(D <sub>5-0</sub> ) ← (D <sub>5-0</sub> ) - 1 Skip if (D <sub>5-0</sub> ) = FH	Decrement the contents of RAM addressed by 6 bits of	0	0	1	1	1	1	0	0	2	2+5	(D <sub>5-0</sub> ) = FH
		immediate data, skip if the contents = FH	0	0	D5	D4	D3	D <sub>2</sub>	D1	DO			
		BI	TMAN	IPUL/	TION								
RMB data	(HL) <sub>bịt</sub> ← 0	Reset a single bit (denoted by D1D0) of the RAM location addressed by HL to zero	0	1	1	0	1	0	D1	Do	1	1	
SMB data	(HL) <sub>bit</sub> ← 1	Set a single bit (denoted by D1D0) of the RAM location addressed by HL to one	0	1	1	0	1	1	D1	Do	1	1	
	<b>1</b>	JUMP	, CALI	, AND	RETU	RN					<b>J</b>	4	
JMP address	PC9_0 ← D9_0	Jump to the address specified by 10 bits of immediate data	0 D7	0 D6	1 D5	0 D4	0 D3	0 D2	Dg D1	D8 D0	2	2	[
JAM data	PC9-8 ← D1-0 PC7-4 ← A PC3-0 ← (HL)	Jump to the address specified by 2 bits of immediate data, A, and the RAM contents addressed by HL	0	0 0	1 0	1 1	1 0	1 0	1 D1	1 D0	2	2	
JCP address	PC <sub>5-0</sub> ← D <sub>5-0</sub>	Jump to the address specified by the higher-order bits PCg_6 of the PC, and 6 bits of immediate data	1	0	D5	D4	D3	D2	D1	Do	1	1	

## INSTRUCTION SET (CONT.)

		[			INS	TRUCI		ODE			T		SKIP
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	BYTES	CYCLES	CONDITION
CALL address	STACK ← PC + 2 PC9-0 ← D9-0	Store a return address (PC + 2) in the stack; call the subroutine program at the location speci- fied by 10 bits of immediate data	0 D7	0 D6	1 D5	1 D4、	0 D3	0 D2	D9 D1	D8 D0	2	2	
CAL address	STACK ← PC + 1 PC <sub>9-0</sub> ← 01D4D3 000D2D1D0	Store a return address (PC + 1) in the stack; call the subroutine program at one of the 32 spe- cial locations specified by 5 bits of immediate data	1	1	1	D4	D3	D2	D1	D <sub>0</sub>	1	1	
RT	PC ← STACK	Return from Subroutine	0	1	0	1	0	0	1	1	1	1	
RTS	PC ← STACK Skip unconditionally	Return from Subroutine; skip unconditionally	0	1	0	1	1	0	1	1	1	1 + S	Unconditional
			:	SKIP									
SKC	Skip if C = 1	Skip if carry flag is true	0	1	0	1	1	0	1	0	1	1+5	C = 1
SKMBT data	Skip if (HL) <sub>bit</sub> = 1	Skip if the single bit (denoted by $D_1D_0$ ) of the RAM location addressed by HL is true	0	1	1	0	0	1	D1	D <sub>0</sub>	1	1 + S	(HL) <sub>bit</sub> = 1
SKMBF data	Skip if (HL) <sub>bit</sub> = 0	Skip if the single bit (denoted by D1D0) of the RAM loca- tion addressed by H1. is false	0	1	1	0	0	0	D1	DO	1	1 + S	(HL) <sub>bit</sub> = 0
SKABT data	Skip if A <sub>bit</sub> = 1	Skip if the single bit (depoted by D1D0) of A is true	0	1	1	1	0	1	D1	D <sub>0</sub>	1	1 + S	A <sub>bit</sub> = 1
SKAEI data	Skip if A = data	Skip if A equals 4 bits of immediata data	0 0	0 1	1 1	1 0	1 D3	1 D2	1 D1	1 D0	2	2 + S	A = data
SKAEM	Skip if A = (HL)	Skip if A equals the RAM con- tents addressed by HL	0	1	0	1	1	1	1	1	1	1+5	A = (HL)
			PARA	LLEL	I/O								<b>.</b>
IPL	A ← P(L)	Input the Port addressed by L to A	0	1	1	1	0	0	0	0	1	1	
IP1	A ← P1	Input Port 1 to A	0	1	1	1	0	0	0	1	1	1	
OPL	P(L) ← A	Output A to the port addressed by L	0	1	1	1	0	0	1	0	1	1	
OP3	P3 ← A <sub>1-0</sub>	Output the lower 2 bits of A to Port 3	0	1	1	1	0	0	1	1	1	1	
	CPU CONTROL												
NOP		Perform no operation; con- sume one machine cycle	0	0	0	0	0	0	0	0	1	1	

#### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	10 to +/0 C
Storage Temperature	)° to +125°C
Supply Voltage	to +0.3 Volts
Input Voltage	to +0.3 Volts
Output Voltage	to +0.3 Volts
Output Current (IOH Total)	100 mA
(I <sub>OL</sub> Total)	90 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PACKAGE OUTLINE µPD7520C

#### PLASTIC

ITEM	MILLIMETERS	INCHES					
Α	38.0 MAX.	1.496 MAX.					
В	2.49	0.098					
С	2.54	0.10					
D	0.5 ± 0.1	0.02 ± 0.004					
E	33.02	1.3					
F	1.5	0.059					
G	2.54 MIN.	0.10 MIN.					
н	0.5 MIN.	0.02 MIN.					
I	5.22 MAX.	0.205 MAX.					
J	5.72 MAX.	0.225 MAX.					
к	15.24	0.6					
L	13.2	0.52					
м	0.25 + 0.10 0.05	0.01 + 0.004 0.002					

7520DS-10-80-CAT

## **NEC Microcomputers, Inc.**



#### 4-BIT MICROPROCESSOR μPD750X EVALUATION CHIP

DESCRIPTION

N The μPD7500 is a μCOM-75 4-bit microprocessor with a 256 x 4 RAM, a programmable 8-bit timer/event counter, and 5 vectored, prioritized interrupts. It is capable of addressing 8,192 bytes of external memory, and also functions as the prototype Evaluation Chip for the μPD750X family of 4-bit single chip microcomputers. The μPD7500 is manufactured with a low-power-consumption CMOS process, allowing use of a single power supply between 2.7 and 5.5V, and providing programmable power-down capability. It has 46 I/O lines, organized into eight 4-bit parallel ports, one 14-bit parallel address/instruction port, and one 8-bit serial port. The μPD7500 executes 102 instructions of the μCOM-75 instruction set, and it is available in a 64 pin quad-in-line package.

#### FEATURES

- 4-Bit Microprocessor
- Evaluation Chip for µPD750X Family of 4-Bit Single Chip Microcomputers
- Addresses up to 8,192 Bytes of External Memory
- 256 x 4 Bit RAM
- 10 µs Instruction Cycle Time
- 102 Powerful Instructions
  - Table Look-up Capability with LHLT and LAMTL instructions
  - Indirect indexed addressing with CALT instruction
- RAM Stack
- Extensive I/O Capability
  - One 4-Bit Input Port
  - Two 4-Bit Output Ports
  - Four 4-Bit I/O Ports, of which two are 8-Bit Byte Accessible
  - One 4-Bit I/O Port with Output Strobe
  - One 14-Bit Address/Instruction Port
  - One 8-Bit Serial I/O Port
- Programmable 8-Bit Timer/Event Counter with Crystal Clock Generator
- Vectored, Prioritized Interrupts
- 3 External
- 2 Internal (Timer and Serial I/O)
- Programmable Power-Down Operation with HALT and STOP Instructions
- Built-In System Clock Generator
- Built-In Reset Circuitry
- Single Power Supply, Variable from 2.7V to 5.5V
- CMOS LSI
- 64-Pin Quad-In-Line Package

#### PIN CONFIGURATION

• 04-Pin Quad-In-L	ine Package			PIN NAMES
X1 - 1	$\sim$	64 Vss	BUS0-BUS13	Address/Instruction Bus
$x_2 = 2$		63 BUS7	POO	Input Port 00
TEST C 3		62 BUS6	P01/SCK	Input Port 01/Serial Clock
BUS8 4		61 BUS5	P02/SO	Input Port 02/Serial Output
BUS9 🗂 5		60 🗖 BUS4	P03/SI	Input Port 03/Serial Input
BUS10 6		59 BUS3	P10-P13	Input/Output Port 1
BUS11 7		58 🗖 BUS2	P20/STB	Output Port 20/Port 1 Strobe O
BUS12 8		57 BUS1	P21/PTOUT	Output Port 21/Timer Output
<sup>BUS13</sup> 9		56 BUS0	P20-P23	Output Port 2
P4010		55 P13	P30-P33	Output Port 3
$P^{4_1}$ $-11$		54 P <sup>12</sup>	P40-P43	Input/Output Port 4
		53 P11	P50-P53	Input/Output Port 5
			P60-P63	Input/Output Port 6
P51 - 15	μPD		P70-P73	Input/Output Port 7
P52 -16	7500		INTO	Interrupt Input 0
P53 17	,	48 PSEN	INT <sub>1</sub>	Interrupt Input 1
P60 18		47 P20/STB	INT <sub>2</sub>	Interrupt Input 2
P61 19		46 P21/PTOUT	CL1, CL2	System Clock Input, Output
P62 20		45 P22	x <sub>1</sub> , x <sub>2</sub>	Crystal Clock Input, Output
P63 C 21		44 P23	ALE	Address LATCH ENABLE
P70 22		43 P03/SI	CSOUT	Chip Select Output
<sup>P71</sup> 23		42 P02/SO	DOUT	
P72 24		41 P01/SCK	LCD CL	LCD Clock Output
P73 25			PSEN	Program Store ENABLE
			STB	Strobe 1
			RESET	Reset
			VDD	Power Supply Positive
		35	VSS	Ground
		34 5 31	TEST	Factory Test Pin
		33 2 830	NC	No Connection

## 6





	Ceramic							
ITEM	MILLIMETERS	INCHES						
Α	41.5	1.634 MAX						
В	1.05	0.042						
С	2.54	0.1						
D	0.5 ± 0.1	0.2 ± 0.004						
E	39.4	1.55						
F	1.27	0.05						
G	5.4 MIN	0.21 MIN						
I	2.35 MAX	0.13 MAX						
J	24.13	0.95						
к	19.05	0.75						
L	15.9	0.626						
м	0.25 ± 0.05	0.01 ± 0.002						



#### BLOCK DIAGRAM

## **NEC Microcomputers, Inc.**



#### HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER ROM-LESS DEVELOPMENT DEVICE

DESCRIPTION The NEC μPD7800 is an advanced 8-bit general purpose single-chip microcomputer fabricated with N-channel Silicon Gate MOS Technology. Intended as a ROM-less development device for NEC μPD7801/7802 designs, the μPD7800 can also be used as a powerful microprocessor in volume production enabling program memory flexibility. Basic on-chip functional blocks include 128 bytes of RAM data memory, 8-bit ALU, 32 I/O lines, Serial I/O port, and 12-bit timer. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of 8080A/8085A peripheral and memory products. Total memory address space is 64K bytes.

#### FEATURES

- NMOS Silicon Gate Technology Requiring Single +5V Supply.
  - Single-Chip Microcomputer with On-Chip ALU, RAM and I/O
    - 128 Bytes RAM
    - 32 I/O Lines
  - Internal 12-Bit Programmable Timer
  - On-Chip 1 MHz Serial Port
  - Five-Level Vectored, Prioritized Interrupt Structure
    - Serial Port
    - Timer
  - 3 External Interrupts
- Bus Expansion Capabilities
  - Fully 8080A Bus Compatible
  - 64K Byte Memory Address Range
- Wait State Capability
- Alternate Z80<sup>TM</sup> Type Register Set
- Powerful 140 Instruction Set
- 8 Address Modes; Including Auto-Increment/Decrement
- Multi-Level Stack Capabilities
- Fast 2 µs Cycle Time
- Bus Sharing Capabilities

#### **PIN CONFIGURATION**



PIN NO.	DESIGNATION	FUNCTION
1 49-63	ABO-AB15	(Tri-State Output) 16-bit address bus
2	EXT	(Output) $\overline{\text{EXT}}$ is used to simulate $\mu$ PD7801/7802 external memory reference operation. EXT distin- guishes between internal and external memory references, and goes low when locations 4096 through 65407 are accessed.
3-10	DB <sub>0</sub> -DB <sub>7</sub>	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.
11	INTO	(Input, active high) Level-sensitive interrupt input.
12	INT <sub>1</sub>	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transi- tions, providing interrupts are enabled.
13	INT <sub>2</sub>	(Input) INT <sub>2</sub> is an edge sensitive interrupt input where the desired activation transition is pro- grammable. By setting the ES bit in the Mask Register to a 1, INT <sub>2</sub> is rising edge sensitive. When ES is set to 0, INT <sub>2</sub> is falling edge sensitive.
14	WAIT	(Input, active low) WAIT, when active, extends read or write timing to interface with slower external memory or I/O. WAIT is sampled at the end of T <sub>2</sub> , if active processor enters a wait <u>state</u> TW and remains in that state as long as WAIT is active.
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.
16	WR	(Tri-State Output, active low) $\overline{WR}$ , when active, indicates that the data bus holds valid data. Used as a strobe signal for external memory or I/O write operations. WR goes to the high impedance state during HALT, HOLD, or RESET.
17	RD	(Tri-State Output, active low) RD is used as a strobe to gate data from external devices on the data bus, RD goes to the high impedance state during HALT, HOLD, and RESET.
18-25	PC0-PC7	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.
26	SCK	(Input/Output) SCK provides control clocks for Serial Port Input/Output operations, Data on the SI line is clocked into the Serial Register on the ris- ing edge. Contents of the Serial Register is clocked onto SO line on falling edges.
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the <u>Seria</u> l Register MSB to LSB with the rising edge of SCK.
28	SO	(Output) SO is the Serial Output Port. Serial <u>data</u> is output on this line on the falling edge of SCK, MSB to LSB.
29	RESET	(Input, active low) <b>RESET</b> initializes the $\mu$ PD7801.
30	STB	(Output) Used to simulate $\mu$ PD7801 Port E operation, indicating that a Port E operation is being performed when active.
31	X1	(Input) Clock Input
33-40	PA0-PA7	(Output) 8-bit output port with latch capability.
41-48	РВ <u>0</u> -РВ7	(Tri-State Input/Output) 8-bit programmable I/O port. Each line configurable independently as an input or output.

\*

PIN DESCRIPTION

#### **BLOCK DIAGRAM**



#### μ<sup>(PD7800)</sup>

Architecturally consistent with  $\mu$ PD7801/7802 devices, the  $\mu$ PD7800 uses a slightly different pin-out to accommodate for the address bus and lack of on-chip clock generator. For complete  $\mu$ PD7800 functional operation, please refer to  $\mu$ PD7801 product information. Listed below are functional differences that exist between  $\mu$ PD7800 and  $\mu$ PD7801 devices.

#### µPD7800/7801 Functional Differences

- The functionality of μPD7801 Port E is somewhat different on the μPD7800. Because the μPD7800 contains no program memory, the address bus is made accessible to address external program memory. Thus, lines normally used for Port E operation with the μPD7801 are used as the address bus on the μPD7800. AB0-AB15 is active during memory access 0 through 4095.
- 2. Consequently Port E instructions (PEX, PEN, and PER) have different functionality.

PEX Instruction – The contents of B and C register are output to the address bus. The value 01H is output to the data bus. STB becomes active.

PEN Instruction – B and Cregister contents are output to the address bus. The value 02H is output to the data bus. STB becomes active.

*PER Instruction* – The address bus goes to the high impedance state. The value 04H is output to the data bus. STB becomes active.

- ON-CHIP CLOCK GENERATOR. The μPD7800 contains no internal clock generator. An external clock source is input to the X<sub>1</sub> input.
- 4. PIN 30. This pin functions as the X2 crystal connection on the μPD7801. On the μPD7800, pin 30 functions as a strobe output (STB) and becomes active when a Port E instruction is executed. This control signal is useful in simulating μPD7801 Port E operation indicating that a port E operation is being performed.
- 5. PIN 2. Functions as the  $\Phi$  out clock output used for synchronizing system external memory and I/O devices, on the  $\mu$ PD7801. On the  $\mu$ PD7800, this pin is used to simulate external memory reference operation of the  $\mu$ PD7801. EXT is used to distinguish between internal and external memory references and goes low when location 4096 through 65407 are accessed.



#### RECOMMENDED CLOCK DRIVE CIRCUIT

#### FUNCTIONAL DESCRIPTION

#### **µPD7800**

ABSOLUTE MAXIMUM	Operating Temperature	-10°C to +70°C
RATINGS*	Storage Temperature	-65°C to +125°C
	Voltage On Any Pin	0.3V to +7.0V

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

#### DC CHARACTERISTICS $T_a = -10 \sim +70^{\circ}$ C, $V_{CC} = +5.0V \pm 10\%$

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Low Voltage	VIL	0		0.8	V	
Input High Voltage	VIH1	2.0		Vcc	V	Except SCK, X1
	VIH2	3.8		Vcc	v	SCK, X1
Output Low Voltage	VOL			0.45	v	I <sub>OL</sub> = 2.0 mA
Output High Voltage	VOH1	2.4			V	I <sub>OH</sub> = -100 μA
	V <sub>OH2</sub>	2.0			v	I <sub>OH</sub> = -500 μA
Low Level Input Leakage Current	LIL			-10	μA	V <sub>IN</sub> = 0V
High Level Input Leakage Current	ILIH			10	μA	V <sub>IN</sub> = V <sub>CC</sub>
Low Level Output Leakage Current	LOL			-10	μA	V <sub>OUT</sub> = 0.45V
High Level Output Leakage Current	LOH			10	μA	V <sub>OUT</sub> ≈ V <sub>CC</sub>
V <sub>CC</sub> Power Supply Current	1cc		110	200	mA	

**CAPACITANCE**  $T_a = 25^{\circ}C, V_{CC} = GND = 0V$ 

		LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS	
Input Capacitance	CI			10	рF	fc = 1 MHz	
Output Capacitance	CO			20	рF	All pins not	
Input/Output Capacitance	C10			20	pF	under test at 0\	



 $T_a = -10$  to +70°C,  $V_{CC} = +5.0V \pm 10\%$ 

#### AC CHARACTERISTICS

CLOCK TIMING

		LIMITS			TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
XOUT Cycle Time	tCYX	454	2000	ns	tCYX
XOUT Low Level Width	<sup>t</sup> XXL	212		ns	<sup>t</sup> XXL
XOUT High Level Width	<sup>t</sup> ХХН	212		ns	<sup>t</sup> ххн

#### **READ/WRITE OPERATION**

		LIM	ITS		TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
$\overline{RD}$ L.E. $\rightarrow X_{OUT}$ L.E.	tRX	20		ns	
Address (PE <sub>0-15</sub> ) → Data	<sup>t</sup> AD1		550 + 500 × N	ns	
Input					
RD T.E. → Address	<sup>t</sup> RA	200(T3); 700(T4)		ns	
RD L.E. → Data Input	<sup>t</sup> RD		350 + 500 × N	ns	
RD T.E. → Data Hold	tRDH	. 0		ns	
lime					
RD Low Level Width	tRR	850 + 500 × N		ns	i i
RD L.E. → WAIT L.E.	tRWT		450	ns	
Address (PE <sub>0-15</sub> ) → WAIT L.E.	<sup>t</sup> AWT1		650	ns	
WAIT Set Up Time (Referenced from X <sub>OUT</sub> L.E.)	twts	• 180		ns	
WAIT Hold Time (Referenced from	twth	0		ns	
M1 → BD1 F	t MD	200		ns	
BD T F → M1		200		ns	tCYX = 500 ns
$10/\overline{M} \rightarrow \overline{BD}$ L.E.		200		ns	
BD T F → IO/M		200		ns	
Xourl E → WB L E			270	ns	
Address (PEo 1E) →	tay		300	ns	
X <sub>OUT</sub> T.E.	•4^				5 - S
Address (PE <sub>0-15</sub> ) → Data Output	<sup>t</sup> AD2	450		ns	
Data Output → WR T.E.	tDW	600 + 500 × N		ns	· ·
WR T.E. → Data Stabilization Time	tWD	150		ns	
Address (PE <sub>0-15</sub> ) → WR L.E.	tAW	400		ns	
WR T.E. → Address Stabilization Time	twa	200		ns	
WR Low Level Width	tww	600 + 500 x N		ns	
IO/M→WR L.E.	tiw	500		ns	1
WR T.E. → IO/M	twi	250		ns	

## AC CHARACTERISTICS (CONT.)

#### SERIAL I/O OPERATION

PARAMETER	SYMBOL	MIN	МАХ	UNIT	CONDITION
		800		ns	SCK Input
	<sup>I</sup> CYK	900	4000	ns	SCK Output
SCK Law Lavel Width	*	350		ns	SCK Input
SCK Low Level Width	IKKL	400		ns	SCK Output
SCK High Lovel Width	*	350		ns	SCK Input
	чккн	400		ns	SCK Output
SI Set-Up Time (referenced from SCK T.E.)	tSIS	140		ns	
SI Hold Time (referenced from SCK T.E.)	tsih	260		ns	
$\overline{SCK}$ L.E. $\rightarrow$ SO Delay Time	tко		180	ns	
$\overline{SCS}$ High $\rightarrow \overline{SCK}$ L.E.	tCSK	100		ns	
SCK T.E. → SCS Low	tKCS	100		ns	
SCK T.E. → SAK Low	<sup>t</sup> KSA		260	ns	

#### PEN, PEX, PER OPERATION

PARAMETER	SYMBOL	MIN	мах	UNIT	CONDITION
$X_1 L.E. \rightarrow \overline{EXT}$	<sup>t</sup> XE		250	ns	
Address (AB <sub>0-15</sub> ) → STB L.E.	<sup>t</sup> AST	200			
Data (DB <sub>0-7</sub> ) → STB L.E.	<sup>t</sup> DST	200			t <sub>CYX</sub> = 500 ns
STB Hold Time	<sup>t</sup> STST	300			
STB → Data	<sup>t</sup> STD	400			

#### HOLD OPERATION

PARAMETER	SYMBOL	MIN	мах	UNIT	CONDITION
HOLD Set-Up Time (referenced from X <sub>OUT</sub> L.E.)	tHDS1 tHDS2	100 100		ns ns	
HOLD Hold Time (referenced from ØOUT L.E.)	<sup>t</sup> HDH	100		ns	
X <sub>OUT</sub> L.E. → HLDA	<sup>t</sup> XHA		100	ns	
HLDA High → Bus Floating (High Z State)	<sup>t</sup> HABF	-150	150	ns	
HLDA Low → Bus Enable	<sup>t</sup> HABE		350	ns	

#### Notes:

(1) AC Signal waveform (unless otherwise specified)



(2) Output Timing is measured with 1 TTL + 200 pF measuring points are  $V_{OH}$  = 2.0V

VoL = 0.8V

③ L.E. = Leading Edge, T.E. = Trailing Edge

#### **tCYX** DEPENDENT AC PARAMETERS

AC CHARACTERISTICS (CONT.)

PARAMETER	EQUATION	MIN/MAX	UNIT
<sup>t</sup> RX	(1/25) T	MIN	ns
tAD1	(3/2 + N) T - 200	МАХ	ns
t <sub>RA</sub> (T <sub>3</sub> )	(1/2) T - 50	MIN	ns
t <sub>RA</sub> (T <sub>4</sub> )	(3/2) T - 50	MIN	ns
<sup>t</sup> RD	(1 + N) T - 150	MAX	ns
<sup>t</sup> RR	(2 + N) T - 150	MIN	ns
*RWT	(3/2) T - 300	MAX	ns
<sup>t</sup> AWT <sub>1</sub>	(2) T - 350	MAX	ns
<sup>t</sup> MR	(1/2) T - 50	MIN	ns
<sup>t</sup> RM	(1/2) T - 50	MIN	ns
tiR	(1/2) T - 50	MIN	ns
tRI	(1/2) T - 50	MIN	ns
txw	(27/50) T	MAX	ns
<sup>t</sup> AD <sub>2</sub>	T - 50	MIN	ns
<sup>t</sup> DW	(3/2 + N) T - 150	MIN	ns
tWD	(1/2) T - 100	MIN	ns
<sup>t</sup> AW	T - 100	MIN	ns
<sup>t</sup> WA	(1/2) T - 50	MIN	ns
tww	(3/2 + N) T - 150	MIN	ns .
tIW	Т	MIN	ns
twi	(1/2) T	MIN	ns
<sup>t</sup> HABE	(1/2) T - 150	MAX	ns
tAST	(2/5) T	MIN	ns
tDST	(2/5) T	MIN	ns
<sup>t</sup> STST	(3/5) T	MIN	ns
<sup>t</sup> STD	(4/5) T	MIN	ns

Notes: (1) N = Number of Wait States

② T = t<sub>CYX</sub>

(3) Only above parameters are  $t_{\mbox{CYX}}$  dependent

(4) When a crystal frequency other than 4 MHz is used (t<sub>CYX</sub> = 500 ns) the above equations can be used to calculate AC parameter values.

#### TIMING WAVEFORMS





WRITE OPERATION TWAIT x -1XA TXW AB0.15 ----DB<sub>0.7</sub> tAD2 toy WD WR · tAW WAIT -1WTS 1 WTH 10/M .

7



PEN, PEX, PER OPERATION





TIMING WAVEFORMS (CONT.)



PACKAGE OUTLINE

μPD7800C

ITEM	MILLIMETERS	INCHES
A	41.8 MAX	1 65
8	1.22	0.05
с	2.54	0.1
D	05:0.1	0.02 ± 0.004
E	39.37	1.55
F	1.27	0.05
G	6.75	0.27
н	9.3	0.37
I	3.6	0.14
J	35.1	1.38
ĸ	30.0	1 18
ī	16.5	0 65
м	0 25 - 0 05	0 01 + 0 002

BENT LEADS



(Unit:mm)



7800DS-12-80-CAT

NOTES
# **NEC Microcomputers, Inc.**



## HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER WITH 4K ROM

#### PRODUCT DESCRIPTION

The NEC µPD7801 is an advanced 8-bit general purpose single-chip microcomputer fabricated with N-Channel Silicon Gate MOS technology,

The NEC  $\mu$ PD7801 is intended to serve a broad spectrum of 8-bit designs ranging from enhanced single chip applications extending into the multi-chip microprocessor range. All the basic functional blocks – 4096 x 8 of ROM program memory, 128 x 8 of RAM data memory, 8-bit ALU, 48 I/O lines, Serial I/O port, 12-bit timer, and clock generator are provided on-chip to enhance stand-alone applications. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of the 8080A/8085A peripherals and memory products. Total memory space can be increased to 64K bytes.

The powerful 140 instruction set coupled with 4K bytes of ROM program memory and 128 bytes of RAM data memory greatly extends the range of single chip microcomputer applications. Five level vectored interrupt capability combined with a 2 microsecond cycle time enable the #PD7801 to compete with multi-chip microprocessor systems with the advantage that most of the support functions are on-chip.

#### **FEATURES**

- NMOS Silicon Gate Technology Requiring +5V Supply
- Complete Single-Chip Microcomputer with On-Chip ROM; RAM and I/O 4K Bytes ROM .

  - 128 Bytes RAM
  - 48 I/O Lines
- Internal 12-Bit Programmable Timer
- On-Chip 1 MHz Serial Port
- Five Level Vectored, Prioritized Interrupt Structure
  - Serial Port
  - Timer
- **3 External Interrupts Bus Expansion Capabilities**
- Fully 8080A Bus Compatible
- 60K Bytes External Memory Address Range
- **On-Chip Clock Generator**
- Wait State Capability Alternate Z80<sup>TM</sup> Type Register Set
- Powerful 140 Instruction Set
- 8 Address Modes; Including Auto-Increment/Decrement
  - Multi-Level Stack Capabilities
  - Fast 2 µs Cycle Time .
  - Bus Sharing Capabilities •

#### **PIN CONFIGURATION**

	~ ~	
PE15     1       ØOUT     2       DB7     3       DB6     5       DB4     6       DB3     7       DB2     8       DB1     10       INT2     112       INT2     112       INT1     113       WAIT     117       PC6     120       PC4     20       PC2     22       PC3     224       PC1     24	μPD 7801	64 VCC (*5% 63 PE14 62 PE13 61 PE12 60 PE11 60 PE11 59 PE9 57 PE8 56 PE9 57 PE6 54 PE5 53 PE4 52 PE3 51 PE2 50 PE1 49 PE7 47 PB6 46 PB5 45 PB4 44 PB3 43 PB2 42 PE14
PC4 21 PC3 22		43 PB3 43 PB2
		42 PB1 41 PB0 40 PA7
		39 PA6 38 P PA5 37 PA4
RESET 29 X2 30		36 PA3 35 PA2
$\times 1$ $\square 31$ $\vee_{SS}(0V)$ $\square 32$		34 PA1

PIN NO.	DESIGNATION	FUNCTION	PIN DESCRIPTION	11.1.1 1.1
1, 49-63	AB0-AB15	(Tri-State, Output) 16-bit address bus.		
2	EXT	(Output) EXT is used to simulate $\mu$ PD7801/7802 external memory reference operation. EXT distin- guishes between internal and external memory references, and goes low when locations 4096 through 65407 are accessed.		
3-10	DB0-DB7	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.		
11	INT <sub>0</sub>	(Input, active high) Level-sensitive interrupt input.		
12	INT <sub>1</sub>	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transi- tions, providing interrupts are enabled.		
13	INT <sub>2</sub>	(Input) INT <sub>2</sub> is an edge sensitive interrupt input where the desired activation transition is pro- grammable. By setting the ES bit in the Mask Register to a 1, INT <sub>2</sub> is rising edge sensitive. When ES is set to 0, INT <sub>2</sub> is falling edge sensitive.		
14	WAIT	(Input, active low) WAIT, when active, extends read or write timing to interface with slower external memory or I/O. WAIT is sampled at the end of T2, if active processor enters a wait <u>state</u> TW and remains in that state as long as WAIT is active.		
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.		
16	WR	(Tri-State Output, active low) WR, when active, indicates that the data bus holds valid data. Used as a strobe <u>signal</u> for external memory or I/O write operations. WR goes to the high impedance state during HALT, HOLD, or RESET.		
17	RD	(Tri-State Output, active low) RD is used as a strobe to gate data from external devices onto the data bus. RD goes to the high impedance state during HALT, HOLD, and RESET.		
18-25	PC0-PC7	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.		
26	SCK	(Input/Output) SCK provides control clocks for Serial Port Input/Output operations. Data on the SI line is clocked into the Serial Register on the ris- ing edge. Contents of the Serial Register is clocked onto SO line on falling edges.		
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the Serial Register MSB to LSB with the rising edge of SCK.		
28	SO	(Output) SO is the Serial Output Port. Serial data is output on this line on the falling edge of SCK, MSB to LSB.		
29	RESET	(Input, active low) <b>RESET</b> initializes the $\mu$ PD7801.		
30	STB	(Output) Used to simulate $\mu$ PD7801 Port E operation, indicating that a Port E operation is being performed when active.		
31	X1	(Input) Clock Input		
33-40	PA0-PA7	(Output) 8-bit output port with latch capability.		
41-48	РВ <sub>О</sub> -РВ7	(Tri-State Input/Output) 8-bit programmable I/O port. Each line configurable independently as an input or output.		

#### **BLOCK DIAGRAM**



# FUNCTIONAL DESCRIPTION

#### Memory Map

The  $\mu$ PD7801 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-4095) and RAM (65,408-65,535), any memory location can be used as either ROM or RAM. The following memory map defines the 0-64K byte memory space for the  $\mu$ PD7801 showing that the Reset Start Address, Interrupt Start Address, Call Tables, etc., are located in the internal ROM area.



7

## μ<mark>PD7801</mark>

#### I/O Ports

PORT	FUNCTIONS
Port A	8-bit output port with latch
Port B	8-bit programmable Input/Output port w/latch
Port C	8-bit nibble I/O or Control port
Port E	16-bit Address/Output Port

#### FUNCTIONAL DESCRIPTION (CONT.)

#### Port A

Port A is an 8-bit latched output port. Data can be readily transferred between the accumulator and the output latch buffers. The contents of the output latches can be modified using Arithmetic and logic instructions. Data remains latched at Port A unless acted on by another Port A instruction or a RESET is issued.

#### Port B

Port B is an 8-bit I/O port. Data is latched at Port B in both the Input or Output modes. Each bit of Port B can be independently set to either Input or Output modes. The Mode B register programs the individual lines of Port B to be either an Input (Mode  $B_{n=1}$ ) or an Output (Mode  $B_{n=0}$ ).

#### Port C

Port C is an 8-bit I/O port. The Mode C register is used to program the upper 6 bits of Port C to provide control functions or to set the I/O structure per the following table.

	MODE C <sub>n</sub> = 0	MODE C <sub>n</sub> = 1
PC <sub>0</sub>	Output	Input
PC1	Output	Input
PC2	SCS Input	Input
PC3	SAK Output	Output
PC4	To Output	Output
PC5	IO/M Output	Output
PC6	HLDA Output	Output
PC7	HOLD Input	Input

#### Port E

Port E is a 16-bit address bus/output port. It can be set to one of three operating modes using the PER, PEN, or PEX instructions.

- 16-Bit Address Bus the Per instruction sets this mode for use with external I/O or memory expansion (up to 60K bytes, externally).
- 4-Bit Output Port/12 Bit Address Bus the PEN instruction sets this mode which allows for memory expansion of up to 4K bytes, externally, plus the transfer of 4-bit nibbles.
- 16-Bit Output Port the PEX instruction sets Port E to a 16-bit output port. The contents of B and C registers appear on PE8.15 and PE0.7, respectively.

OTO

INTERNAL BUS

#### FUNCTIONAL **Timer Operation** DESCRIPTION (CONT.) STM PRE TIMER 12 BIT DOWN COUNTER SCALER F/F (4 μs) ړ BORROW TIMER TIMER · REG 0 REG 1

#### TIMER BLOCK DIAGRAM

A programmable 12-bit timer is provided on-chip for measuring time intervals, generating pulses, and general time-related control functions. It is capable of measuring time intervals from 4  $\mu$ s to 16  $\mu$ s in duration. The timer consists of a prescaler which decrements a 12-bit counter at a fixed 4  $\mu$ s rate. Count pulses are loaded into the 12-bit down counter through timer register (TM0 and TM1). Count-down operation is initiated upon extension of the STM instruction when the contents of the down counter are fully decremented and a borrow operation occurs, an interval interrupt (INTT) is generated. At the same time, the contents of TM0 and TM1 are reloaded into the down-counter and countdown operation is resumed. Count operation may be restarted or initialized with the STM instruction. The duration of the timeout may be altered by loading new contents into the down counter.

The timer flip flop is set by the STM instruction and reset on a countdown operation. Its output (TO) is available externally and may be used in a single pulse mode or general external synchronization.

Timer interrupt (INTT) may be disabled through the interrupt.

#### **Serial Port Operation**



SERIAL PORT BLOCK DIAGRAM



The on-chip serial port provides basic synchronous serial communication functions allowing the NEC µPD7801 to serially interface with external devices.

Serial Transfers are synchronized with either the internal clock or an external clock input  $(\overline{SCK})$ . The transfer rate is fixed at 1 Mbit/second if the internal clock is used or is variable between DC and 1 Mbit/second when an external clock is used. The Clock Source Select is determined by the Mode C register. The serial clock (internal or external  $\overline{SCK}$ ) is enabled when the Serial Chip Select Signal ( $\overline{SCS}$ ) goes low. At this time receive and transmit operations through the Serial Input port (SI)/Serial Output port (SO) are enabled. Receive and transmit operations are performed MSB first.

Serial Acknowledge (SAK) goes high when data transfers between the accumulator and Serial Register is completed. SAK goes low when the buffer becomes full after the completion of serial data receive or transmit operations. While SAK is low, no further data can be received.

#### Interrupt Structure

The  $\mu$ PD7801 provides a maskable interrupt structure capable of handling vectored prioritized interrupts. Interrupts can be generated from six different sources; three external interrupts, two internal interrupts, and non-maskable software interrupt. Each interrupt when activated branches to a designated memory vector location for that interrupt.

INT	VECTORED MEMORY LOCATION	PRIORITY	ТҮРЕ
INTT	8	3	Internal, Timer Overflow
INTS	64	6	Internal, Serial Buffer Full/Empty
INTO	4	2	Ext., level sensitive
INT1	16	4	Ext., Rising edge sensitive
INT2	32	5	Ext., Rising/Falling edge sensitive
SOFTI	96	1	Software Interrupt

FUNCTIONAL DESCRIPTION (CONT.)

#### FUNCTIONAL **RESET** (Reset)

DESCRIPTION (CONT.)

#### An active low-signal on this input for more than 4 $\mu$ s forces the $\mu$ PD7801 into a Reset condition. RESET affects the following internal functions:

- The Interrupt Enable Flags are reset, and Interrupts are inhibited.
- The Interrupt Request Flag is reset.
- The HALT flip flop is reset, and the Halt-state is released.
- The contents of the MODE B register are set to FFH, and Port B becomes an input port.
- The contents of the MODE C register are set to FFH. Port C becomes an I/O port and output lines go low.
- All Flags are reset to 0.
- The internal COUNT register for timer operation is set to FFFH and the timer F/F is reset.
- The ACK F/F is set.
- The HLDA F/F is reset.
- The contents of the Program Counter are set to 0000µ.
- The Address Bus (PE0-15), Data Bus (DB0-7), RD, and WR go to a high impedance state.

Once the RESET input goes high, the program is started at location 0000H.

#### REGISTERS The $\mu$ PD7801 contains sixteen 8-bit registers and two 16-bit registers.

0		15
	PC	
	SP	

0!		70	2 \
	V	А	])
	· · · · ·		51
	В	C	Aain 🔪
	D	E	
	Н	L	])
			- /
	V′	A'	])
	B	C'	Alternat
	D'	E'	
	H	Ľ	]]
			- ,

e

General Purpose Registers (B, C, D, E, H, L)

There are two sets of general purpose registers (Main: B, C, D, E, H, L: Alternate: B', C', D', H', L'). They can function as auxiliary registers to the accumulator or in pairs as data pointers (BC, DE, HL, B'C', D'E', H'L'). Auto Increment and Decrement addressing mode capabilities extend the uses for the DE, HL, D'E', and H'L' register-pairs. The contents of the BC, DE, and HL register-pairs can be exchanged with their Alternate Register counterparts using the EXX instruction.

#### Vector Register (V)

When defining a scratch pad area in the memory space, the upper 8-bit memory address is defined in the V-register and the lower 8-bits is defined by the immediate data of an instruction. Also the scratch pad indicated by the V-register can be used as 256 x 8-bit working registers for storing software flags, parameters and counters.

#### Accumulator (A)

All data transfers between the  $\mu$ PD7801 and external memory or I/O are done through the accumulator. The contents of the Accumulator and Vector Registers can be exchanged with their Alternate Registers using the EX instruction.

#### **Program Counter (PC)**

The PC is a 16-bit register containing the address of the next instruction to be fetched. Under normal program flow, the PC is automatically incremented. However, in the case of a branch instruction, the PC contents are from another register or an instruction's immediate data. A reset sets the PC to 0000<sub>H</sub>.

#### Stack Pointer (SP)

The stack pointer is a 16-bit register used to maintain the top of the stack area (lastin-first-out). The contents of the SP are decremented during a CALL or PUSH instruction or if an interrupt occurs. The SP is incremented during a RETURN or POP instruction.

Register Addressing	Working Register Addressing
Register Indirect Addressing	Direct Addressing
Auto-Increment Addressing	Immediate Addressing
Auto-Decrement Addressing	Immediate Extended Addressing

# Register Addressing



The instruction opcode specifies a register r which contains the operand.

#### **Register Indirect Addressing**



The instruction opcode specifies a register pair which contains the memory address of the operand. Mnemonics with an X suffix are ending this address mode.

#### Auto-Increment Addressing



The opcode specifies a register pair which contains the memory address of the operand. The contents of the register pair is automatically incremented to point to a new operand. This mode provides automatic sequential stepping when working with a table of operands.

#### FUNCTIONAL DESCRIPTION (CONT.)

#### ADDRESS MODES

#### ADDRESS MODES (CONT.) Auto-Decrement Addressing





The contents of the register is linked with the byte following the opcode to form a memory address whose contents is the operand. The V register is used to indicate the memory page. This address mode is useful as a short-offset address mode when working with operands in a common memory page where only 1 additional byte is required for the address. Mnemonics with a W suffix ending this address mode.

#### **Direct Addressing**



The two bytes following the opcode specify an address of a location containing the operand.

#### Immediate Addressing

PC			
PC	+	1	

OPCODE
OPERAND

Immediate Extended Addressing

PC	
PC + 1	
PC + 2	

OPERAND	
OPCODE	

Low Operand

High Operand

**Operand Description** 

INSTRUCTION SET

OPERAND	DESCRIPTION
r	V, A, B, C, D, E, H, L
r1	B, C, D, E, H, L
r2	А, В, С
sr	РА РВ РС МК МВ МС ТМО ТМ1 S
sr1	РАРВРСМК S
sr2	РА РВ РС МК
rp	SP, B, D, H
rp1	V, B, D, H
rpa	B, D, H, D+, H+, D-, H-
rpa1	B, D, H
wa	8 bit immediate data
word	16 bit immediate data
byte	8 bit immediate data
bit	3 bit immediate data
f	F0, F1, F2, FT, FS,

- Notes: 1. When special register operands sr, sr1, sr2 are used; PA=Port A, PB=Port B, PC=Port C, MK=Mask Register, MB=Mode B Register, MC=Mode C Register, TM0=Timer Register 0, TM1=Timer Register 1, S=Serial Register.
  - 2. When register pair operands rp, rp1 are used; SP=Stack Pointer, B=BC, D=DE, H=HL, V=VA.
  - Operands rPa, rPa1, wa are used in indirect addressing and auto-increment/ auto-decrement addressing modes.
    B=(BC), D=(DE), H=(HL) D+=(DE)<sup>+</sup>, H+=(HL)<sup>+</sup>, D==(DE)<sup>-</sup>, H==(HL)<sup>-</sup>.
  - When the interrupt operand f is used; F0=INTF0, F1=INTF1, F2=INTF2, FT=INTFT, FS=INTFS.

## INSTRUCTION GROUPS

MNEMONIC	OPERANDS	NO. BYTES	CLOCK	OPERATION		FLA	GS Z
		L	8-BIT DA	ATA TRANSFER		<u> </u>	-
моч	r1, A	1	4	r1 ← A			
моч	A, r1	1	4	A ← r1			
моч	sr, A	2	10	sr ← A			
моч	A, sr1	2	10	A ← sr1			
моч	r, word	4	17	ŕ ← (word)			
мо∨	word, r	4	17	(word) ← r			
MVI	r, býte	2	7	r ← byte			
MVIW	wa, byte	3	13	(V, wa) ← byte			
MVIX	rpa1, byte	2	10	(rpa1) ← byte			
STAW	wa	2	10	(V, wa) ← A			
LDAW	wa	2	10	A ← (V, wa)			
STAX	rpa	1	7	(rpa) ← A			
LDAX	rpa	1	7	A ← (rpa)			
EXX		1	4	Exchange register sets			
EX		1	4	V, A ↔ V, A			
BLOCK		1	13 (C+1)	(DE) <sup>+</sup> ← (ĤL) <sup>+</sup> , C ← C − 1			
			16-BI	T DATA TRANSFER			
SBCD	word	4	20	(word) ← C, (word + 1) ← B			
SDED	word	4	20	(word) ← E, (word + 1) ← D			
SHLD	word	4	20	(word) $\leftarrow$ L, (word + 1) $\leftarrow$ H			
SSPD	word	4	20	(word) ← SPL, (word + 1) ← SP <sub>H</sub>			
LBCD	word	4	20	C ← (word), B ← (word + 1)			
LDED	word	4	20	$E \leftarrow (word), D \leftarrow (word + 1)$			
LHLD	word	4	20	L ← (word), H ← (word + 1)	·		
LSPD	word	4	20	SP <sub>L</sub> ← (word), SP <sub>H</sub> ← (word + 1)			
PUSH	rp1	2	17	$(SP - 1) \leftarrow rp1_H, (SP - 2) \leftarrow rp1_L$			
РОР	rp1	2	15	rp1L ← (SP) rp1 <sub>H</sub> ← (SP + 1), SP ← SP + 2			
LXI	rp, word	3	10	rp ← word			
TABLE		1	19	$C \leftarrow (PC + 2 + A)$ $B \leftarrow (PC + 2 + A + 1)$			

## INSTRUCTION GROUPS (CONT.)

MNEMONIC	OPERANDS	NO. BYTES	CLOCK	OPERATION		FL/	AGS
			A	RITHMETIC	CONDITION		<u> </u>
ADD	A, r	2	8	A ← A + r		\$	ŧ
ADD	r, A	2	8	r ← r + A	¢.	\$	\$
ADDX	rpa	2	11	A ← A + (rpa)		¢	¢
ADC	A, r	2	8	A ← A + r + CY		\$	ŧ
ADC	r, A	2	8	r ← r + A + CY		\$	¢
ADCX	rpa	2	11	A ← A + (rpa) + CY		¢	\$
SUB	A, r	2	8	A ← A − r		\$	\$
SUB	r, A	2	8	r ← r − A		\$	¢
SUBX	rpa	2	11	A ← A – (rpa)		\$	\$
SBB	A, r	2	8	A - A - r - CY		\$	\$
SBB	r, A	2	8	r ← r − A − CY		\$	\$
SBBX	rpa	2	11	A ← A − (rpa) − CY		\$	\$
ADDNC	A, r	2	8	A ← A + r No Carr		\$	\$
ADDNC	r, A	2	8	r ← r + A No Carry		¢	¢
ADDNCX	rpa	2	11	A ← A + (rpa)	No Carry	\$	¢
SUBNB	A, r	2	8	A ← A − r	No Borrow	\$	\$
SUBNB	r, A	2	8	r ← r − A	No Borrow	¢	\$
SUBNBX	rpa	2	11	A ← A − (rpa)	No Borrow	ŧ	\$
			L	DGICAL			
ANA	A, r	2	8	A ← A ∧ r			\$
ANA	r, A	2	8	r←r∧A			\$
ANAX	rpa	2	11	A ← A ∧ (rpa)			\$
ORA	A, r	2	8	A←A∨r			¢
ORA	r, A	2	8	r←r∨A			¢
ORAX	rpa	2	11	A ← A ∨ (rpa)			ţ
XRA	A, r	2	8	A, ← A ¥ r			\$
XRA	r, A	2	8	A←r¥A			ŧ
XRAX	rpa	2	11	A ← A ¥ (rpa)		\$	
GTA	A, r	2	8	A – r – 1	\$	t	

## INSTRUCTION GROUPS (CONT.)

MNEMONIC		NO.	CLOCK		SKIP	FL/	AGS
MITEMONIC	OFENANDS	BTTES	LO	GICAL (CONT.)	CONDITION		
GTAX	гра	2	11	A - (rpa) - 1	No Borrow	t	t
	A r	2	8		Borrow	+	+
	- A	2			Borrow	+	* *
	1, 0	2			Borrow	+	+
	гра	2			Borrow	+	+
	A, r	2	8		No Zero		+
	rpa	2	11	A ^ (rpa)	No Zero		‡
OFFA	A, r	2	8	A \ r	Zero		\$
OFFAX	rpa N	2	<u> </u>	A ∧ (rpa)	Zero		, ‡
NEA	<b>A, r</b> k	2	8	A – r	No Zero	\$	\$
NEA	r, A	2	8	r - A	No Zero	\$	\$
NEAX	rpa	2 -	11	A – (rpa)	No Zero	\$	\$
EQA	A,r	2	8	A – r	Zero	\$	\$
EQA	r, A	2	8	r – A .	Zero	\$	ţ
EQAX	rpa	2	11	A – (rpa)	Zero	\$	\$
		IMMEDI	ATE DATA	TRANSFER (ACCUMULATOR)			
XRI	A, byte	2	7	A ← A ¥ byte			ţ
ADINC	A, byte	2	7	A ← A + byte	No Carry	ŧ	\$
SUINB	A, byte	2	7	A ← A – byte	No Borrow	¢	¢
ADI	A, byte	2	7	A ← A + byte		ŧ	\$
ACI	A, byte	2	7	A ← A + byte + CY		\$	\$
รบเ	A, byte	2	7	A ← A – byte		t	\$
SBI	A, byte	2	7	A ← A – byte – CY		\$	\$
ANI	A, byte	2	- 7	A ← A ∧ byte			\$
ORI	A, byte	2	7	A ← A ∨ byte			\$
GTI	A, byte	2	7	A - byte - 1	No Borrow	\$	\$
LTI	A, byte	2	7	A - byte	Borrow	ŧ	ŧ
ONI	A, byte	2	7	A A byte.	No Zero		ŧ
OFFI	A, byte	2	7	A^ byte	Zero		ŧ
NEI	A, byte	2	7	A - byte	No Zero	\$	ŧ
EQI	Á, byte	2	7	A - byte	Zero	\$	¢´

20

st .

## INSTRUCTION GROUPS (CONT.)

		NO.	CLOCK		SKIP	FL	AGS	
MNEMONIC	OPERANDS	BYTES	CYCLES		CONDITION	CY	z	
		IMI	MEDIATE	DATA THANSFER		T		
XRI	r, byte	3	11	r ← r ¥ byte			\$	
ADINC	r, byte	3	11	r ← r + byte	No Carry	\$	\$	
SUINB	r, byte	3	11	r ← r − byte	No Borrow	\$	\$	
ADI	r, byte	3	11	r ← r + byte		\$	\$	
ACI	r, byte	3	11	r ← r + byte + CY		\$	\$	
SUI	r, byte	3	11	r ← r – byte	r ← r − byte			
SBI	r, byte	3	11	r ← r – byte – CY	r ← r – byte – CY			
ANI	r, byte	3	11	r ← r ∧ byte	r ← r ∧ byte			
ORJ	r, byte	3	11	r ← r ∨ byte			ţ	
GTI	r, byte	3	11	r – byte – 1	¢	\$		
LTI	r, byte	3	11	r-byte	1	, ‡		
ONI	r, byte	3	11	r∧byte No Zero			\$	
OFFI	r, byte	3	11	r∧byte Zero			\$	
NEI	r, byte	3	11	r – byte No Zero			\$	
EQI	r, byte	3	11	r – byte	Zero	\$	ţ	
	IN	MEDIAT	E DATA TI	RANSFER (SPECIAL REGISTER)				
XRI	sr2, byte	3	17	sr2 ← sr2 ¥ byte			\$	
ADINC	sr2, byte	3	17	sr2 ← sr2 + byte	No Carry	ţ	\$	
SUINB	sr2, byte	3	17	sr2 ← sr2 – byte	No Borrow	¢	t	
ADI	sr2, byte	3	17	sr2 ← sr2 + byte	· · · · · · · · · · · · · · · · · · ·	t	t	
ACI	sr2, byte	3	17	sr2 ← sr2 + byte + CY		ţ	ţ	
SUI	sr2, byte	3	17	sr2 ← sr2 - byte		ţ	ţ	
SBI	sr2, byte	3	17	sr2 — sr2 – byte – CY		t	ţ	
ANI	sr2, byte	3	17	sr2 ← sr2 ∧ byte		$\square$	ŧ	
ORI	sr2, byte	3	17	sr2 ← sr2 ∨ byte		1	t	
GTI	sr2, byte	3	14	sr2 - byte - 1	No Borrow	t	t	
LTI	sr2, byte	3	14	sr2 – byte	Borrow	ţ	t	
ONI	sr2, byte	3	14	sr2∧ byte	No Zero		ŧ	
	4	<b>I</b>	4	L	ļ	1	L	

## INSTRUCTION GROUPS (CONT.)

		NO.	CLOCK	ЭСК SKIP	SKIP	FL/	AGS
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	z
	IMMED	DIATE DA	TA TRANS	SFER (SPECIAL REGISTER) (CO	NT.)		
OFFI	sr2, byte	3	14	sr2∧byte	Zero		ţ
NEI	sr2, byte	3	14	sr2 – byte	No Zero	ţ	\$
EQI	sr2, by te	3	14	sr2 – byte	Zero	\$	ţ
			wo	RKING REGISTER			
XRAW	wa	3	14	A ← A ¥ (V, wa)			ţ
ADDNCW	wa	3	14	A ← A + (V, wa)	No Carry	ţ	ţ
SUBNBW	wa	3	14	A ← A ~ (V, wa)	No Borrow	.t	ţ
ADDW	wa	3	14	A ← A + (V, wa)		ţ	¢
ADCW	wa	3	14	$A \leftarrow A + (V, wa) + CY$		t	¢
SUBW	wa	3	14	A ← A − (V, wa)		¢	ţ
SBBW	wa	. 3	14	A ← A − (V, wa) − CW		ţ	¢
ANAW	wa	3	14	$A \leftarrow A \land (V, wa)$			¢
ORAW	wa	3	14	$A \leftarrow A_V(V, wa)$			·‡
GTAW	wa	3	14	A ← (V, wa) – 1	No Borrow	t	¢
LTAW	wa	3	14	A – (V, wa)	Borrow	t	¢
ONAW	wa	3	14	A∧(V, wa)	No Zero		ţ
OFFAW	wa .	3	14	A ∧ (V, wa)	Zero		ţ
NEAW	wa	3	14	A – (V, wa)	No Zero	t	ţ
EQAW	wa	3	14	A – (V, wa)	Zero	t	ţ
ANIW	wa, byte	3	16	(V, wa) ← (V, wa) ∧ byte			¢
ORIW	wa, byte	3	16	(V, wa) ← (V, wa) ∨ byte			t
GTIW	wa, byte	3	13	(V, wa) – byte – 1	No Borrow	1	ţ,
LTIW	wa, byte	3	13	(V, wa) – byte	Borrow	t	t
ONIW	wa, byte	3	13	(V, wa)∧ byte	No Zero		ţ
OFFIW	wa, byte	3	13	(V, wa)∧ byte	Zero		t
NEIW	wa, byte	3	13	(V, wa) - byte	No Zero	1	t
EQIW	wa, byte	3	13	(V, wa) – byte	Zero	1	1
I		•	INCRE	MENT/DECREMENT	<u> </u>	•	
INR .	r2	1	4	r2 ← z2 + 1	Carry		1
INRW	, wa	2	13	(V, wa) ← (V, wa) + 1	Carry		t

7

. ......

## INSTRUCTION GROUPS (CONT.)

	NO. CLOCK				SKIP	FLA	GS					
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	z					
			INCREM	ENT/DECREMENT (CONT.)								
DCR	r2	1	4	r2 ← r2 – 1	Borrow		1					
DCRW	wa	2	13	(V, wa) ← (V, wa) - 1	Borrow		ţ					
INX	rp	1	7	rp ← rp + 1								
DCX	rp	1	7	rp ← rp – 1								
DAA		1	4	Decimal Adjust Accumulator		t	t					
STC		2	8	CY ← 1		1						
CLC		2	8	CY ← 0		0						
ROTATE AND SHIFT												
RLD		2	17	Rotate Left Digit								
RRD		2	17	Rotate Right Digit								
RAL		2	8	$Am + 1 \leftarrow Am, A_0 \leftarrow CY, CY \leftarrow A_7$		ţ						
RCL		2	8	$Cm + 1 \leftarrow Cm, C_0 \leftarrow CY, CY \leftarrow C_7$		t						
RAR	×	2	8	Am – 1 ← Am, A7 ← CY, CY ← A <sub>0</sub>		ţ						
RCR		2	8	$Cm - 1 \leftarrow Cm, C_7 \leftarrow CY, CY \leftarrow C_0$		ţ						
SHAL		2	8	Am + 1 ← Am, A <sub>0</sub> ← 0, CY ← A <sub>7</sub>		1						
SHCL		2	8	Cm + 1 ← CM, C <sub>0</sub> ← 0, CY ← C <sub>7</sub>		t						
SHAR		2	8	$Am - 1 \leftarrow Am, A_7 \leftarrow 0, CY \leftarrow A_0$		1						
SHCR		2	8	$Cm - 1 \leftarrow Cm, C_7 \leftarrow 0, CY \leftarrow C_0$		t						
				JUMP								
JMP	word	3	10	PC ← word								
JB		1	4	PC <sub>H</sub> ← B, PC <sub>L</sub> ← C								
JR	word	1	13	PC ← PC + 1 + jdisp1								
JRE	word	2	13	PC ← PC + 2 + jdisp								
				CALL								
CALL	word	3	16	(SP – 1) ← (PC – 3) <sub>H</sub> , (SP – 2) ← (PC – 3) <sub>L</sub> , PC ← word								
CALB		1	13	(SP – 1) ← (PC – 1) <sub>H</sub> , (SP – 2) ← (PC – 1) <sub>L</sub> , PC <sub>H</sub> ← B, PC <sub>L</sub> ← C								
CALF	word	2	16	$(SP-1) \leftarrow (PC-2)_H, (SP-2) \leftarrow (PC-2)_L$ PC15 ~ 11 $\leftarrow$ 00001, PC10 ~ 0 $\leftarrow$ fa								
CALT	word	1	19	(SP-1)←(PC-1) <sub>H</sub> ,(SP-2)←(PC-1) <sub>L</sub> PC <sub>L</sub> ←(128-2ta), PC <sub>H</sub> ←(129+2ta)								
SOFTI		1	19	$(SP - 1) \leftarrow PSW, SP - 2, (SP - 3) \leftarrow PC$ PC $\leftarrow 0060_H, SIRQ \leftarrow 1$								

## INSTRUCTION GROUPS (CONT.)

	SKIP		GS								
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	Z				
			I	RETURN							
RET		1	11	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP + 1)$ SP $\leftarrow$ SP - 2							
RETS		1	11+a	$\begin{array}{l} PC_{L} \leftarrow (SP),  PC_{H} \leftarrow (SP+1), \\ SP \leftarrow SP+2,  PC \leftarrow PC+n \end{array}$							
RETI		1	15	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP + 1)$ $PSW \leftarrow (SP+2), SP \leftarrow SP+3, SIRQ \leftarrow 0$							
				SKIP							
віт	bit, wa	2	10	Bit test	(V, wa) <sub>bit</sub> = 1)						
sкс		2	8	Skip if Carry	CY = 1						
SKNC		2	8	Skip if No Carry	CY = 0						
SKZ		2	8	Skip if Zero	Z = 1						
SKNZ		2	8	Skip if No Zero	Z = 0						
SKIT	f	2	8	Skip if INT X = 1, then reset INT X	f = 1						
SKNIT	f	2	8	Skip if No INT X otherwise reset INT X	f = 0						
NOP		1	4	No Operation							
EI		2	8	Enable Interrupt							
DI		2	8	Disable Interrupt							
HLT		1	6	Halt							
			SERIA	L PORT CONTROL							
SIO		1	4	Start (Trigger) Serial I/O							
STM		1	4	Start Timer							
			IN	PUT/OUTPUT							
IN	byte	2	10	AB <sub>15-8</sub> ← B,AB <sub>7-0</sub> ← byte A ← DB <sub>7-0</sub>							
OUT	byte	2	10	AB <sub>15-8</sub> ← B,AB <sub>7-0</sub> ← byte DB <sub>7-0</sub> ← A							
PEX		2	11	PE15-8 ← B, PE7-0 ← C							
PEN		2	11	PE15-12 ← B7-4							
PER		2	11	Port E AB Mode							

	c	PERATION				D6	D5	D4	D3	D2	D0
REG, MEMORY		ІММЕ	IMMEDIATE		z	SK	нс	L1	LO	СҮ	
ADD ADC SUB SBB	ADDW ADCW SUBW SBBW	ADDX ADCX SUBX SBBX	ADI ACI SUI SBI			¢	0	\$	0	0	\$
ANA ORA XRA	ANAW ORAW XRAW	ANAX ORAX XRAX	ANI ORI XRI	ANIW ORIW		\$	0	•	0	0	•
ADDNC SUBNB GTA LTA	ADDNCW SUBNBW GTAW LTAW	ADDNCX SUBNBX GTAX LTAX	ADINC SUINB GTI LTI	GTIW LTIW		\$	\$	\$	0	0	\$
ONA OFFA	ONAW OFFAW	ÓNAX OFFAX	ONI OFFI	ONIW OFFIW		\$	\$	•	0	0	•
NEA EQA	NEAW EQAW	NEAX EQAX	NEI EQI	NEIW EQIW		\$	\$	¢	0	0	¢
INR DCR	INRW DCRW					¢	\$	\$	0	0	•
DAA						\$	0	\$	0	0	\$
RAL, RA SHAL, SH	RAL, RAR, RCL, RCR SHAL, SHAR, SHCL, SHCR					•	0	•	о	o	\$
RLD, RR	D					•	0	•	0	0	•
STC						•	0	•	0	0	1
CLC			1			•	0	•	0	0	0
			MVLA	A, byte		•	0	•	1	0	•
			MVI L LXI H	≟, byte I, word		•	0	•	0	1	•
					BIT SKC SKNC SKZ SKNZ SKIT SKNIT	•	¢	•	0	0	•
		1			RETS	• .	1	•	0	0	•
	All ot	her instructio	ns			•	0	•	0	0	•

.

#### Program Status Word (PSW) Operation

Flag affected according to result of operation

1 Flag set

0 Flag reset

• Flag not affected

ABSOLUTE MAXIMUM	Operating Temperature	10°C to +70°C
RATINGS*	Storage Temperature	-65°C to +125°C
	Voltage On Any Pin	0.3V to +7.0V

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

## DC CHARACTERISTICS -10 to $+70^{\circ}$ C, V<sub>CC</sub> = $+5.0V \pm 10\%$

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Low Voltage	VIL	0		0.8	V	
Input High Voltage	VIH1	2.0		Vcc	V	Except SCK, X1
	VIH2	3.8		Vcc	v	SCK, X1
Output Low Voltage	VOL			0.45	v	I <sub>OL</sub> = 2.0 mA
Output High Voltage	Vон1	2.4			V	<sup>1</sup> OH = -100 μA
Output High Voltage	VOH2	2.0			v	l <sub>OH</sub> = -500 μA
Low Level Input Leakage Current	LIL			-10	μA	V <sub>IN</sub> = 0V
High Level Input Leakage Current	LIH			10	μA	V <sub>IN</sub> = V <sub>CC</sub>
Low Level Output Leakage Current	LOL			-10	μA	V <sub>OUT</sub> = 0.45V
High Level Output Leakage Current	ILOH			10	μA	VOUT = VCC
V <sub>CC</sub> Power Supply Current	Icc		110	200	mA	

**CAPACITANCE**  $T_a = 25^{\circ}C$ ,  $V_{CC} = GND = 0V$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Input Capacitance	Cl			10	pF	fc = 1 MHz
Output Capacitance	Co			20	pF	All pins not
Input/Output Capacitance	CIO			20	рF	under test at OV



## -10 to +70° C, V<sub>CC</sub> = +5.0V $\pm$ 10%

## CLOCK TIMING

## AC CHARACTERISTICS

-10 to +70°C, V <sub>CC</sub> = +5.0V ± 10% CLOCK TIMING					
		LIM	ITS		TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
X1 Input Cycle Time	<sup>t</sup> CYX	227	1000	ns	
X1 Input Low Level Width	<sup>o</sup> ťxxL	106		ns	]
X1 Input High Level Width	<sup>t</sup> XXH	106		ns	
¢OUT Cycle Time	<sup>t</sup> CY $\phi$	454	2000	ns	]
<b>POUT Low Level Width</b>	<sup>t</sup> φφL	150		ns	
<b><i>POUT</i></b> High Level Width	<sup>t</sup> øøH	150		ns	
<b>\$\$</b> OUT Rise/Fall Time	t <sub>r</sub> ,tf		40	ns	

#### **READ/WRITE OPERATION**

		LIMITS			TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
$\overline{RD}$ L.E. $\rightarrow \phi_{OUT}$ L.E.	<sup>t</sup> Rφ	100		ns	
Address (PE0-15) → Data	tAD1		550 + 500 × N	ns	1
Input					
RD T.E. → Address	<sup>t</sup> RA	200(T3); 700(T4)		ns	
RD L.E. → Data Input	<sup>t</sup> RD		350 + 500 × N	ns	
RD T.E. → Data Hold	tRDH	0		ns	1
Time					1
RD Low Level Width	<sup>t</sup> RR	850 + 500 x N		ns	
RD L.E. → WAIT L.E.	tRWT		450	ns	
Address (PE <sub>0-15</sub> ) →	tAWT1		650	ns	1 1
WAIT L.E.					· ·
WAIT Set Up Time	twts	290		ns	
(Referenced from					
φουτ L.E.)					· · ·
WAIT Hold Time	twtн	0		ns	
(Referenced from					
φουτ L.Ε./				ļ	
$M1 \rightarrow RD L.E.$	tMR	200		ns	$t_{CVA} = 500 \text{ ns}$
RD T.E. → M1	tRM	200		ns	<b>Ο</b> Ιψ.
10/M → RD L.E.	tIR	200		ns .	
RD T.E. → IO/M	<sup>t</sup> RI	200		ns	
¢OUT L.E. → WR L.E.	<sup>t</sup> φW	40	125	ns	
Address (PE <sub>0-15</sub> ) →	<sup>t</sup> Αφ	100	300	ns	
ΦΟUT Τ.Ε.					
Address (PE <sub>0-15</sub> ) →	tAD2	450		ns	1. A. A.
Data Output					4
Data Output → WR	tDW	600 + 500 × N		ns	
T.E.					
WR T.E. → Data	tWD	150		ns	
Stabilization Time					
Address (PE0-15) →	tAW	400		ns	
			,		4
Stabilization Time	۳WA	200		ns	
WB Low Level Width	tianar	600 ± 500 × N			4
	****	500 + 500 X N		 	4
	4W	250			4
I WR 1.E. → IU/WI	i TWI	250	1	l uz	1

a de la

## μ PD7801

PARAMETER	SYMBOL	MIN	мах	UNIT	CONDITION
		800		ns	SCK Input
	CYK	900	4000	ns	SCK Output
SCK Law Lavel Width	•••••	350		ns	SCK Input
	<sup>I</sup> KKL	400		ns	SCK Output
SCK High Level Width	+	350		ns	SCK Input
	יאאי	400		ns	SCK Output
SI Set-Up Time (referenced from SCK T.E.)	tSIS	140		ns	
SI Hold Time (referenced from SCK T.E.)	tSIH	260		ns	
$\overline{SCK}$ L.E. $\rightarrow$ SO Delay Time	<sup>т</sup> ко		180	ns	
$\overline{SCS}$ High $\rightarrow \overline{SCK}$ L.E.	tCSK	100		ns	
SCK T.E. → SCS Low	tKCS	100		ns	]
SCK T.E SAK Low	<sup>t</sup> KSA		260	ns	

#### SERIAL I/O OPERATION

#### HOLD OPERATION

PARAMETER	SYMBOL	MIN	мах	UNIT	CONDITION
HOLD Set-Up Time (referenced from ØOUT L.E.)	tHDS1 tHDS2	200 200		ns ns	
HOLD Hold Time (referenced from Ø <sub>OUT</sub> L.E.)	tHDH	0		ns	t <sub>CYφ</sub> = 500 ns
ØOUT L.E. → HLDA	<sup>t</sup> DHA	110	100	ns	
HLDA High $\rightarrow$ Bus Floating (High Z State)	<sup>t</sup> HABF	-150	150	ns	
HLDA Low → Bus Enable	<sup>t</sup> HABE		350	ns	

#### Notes:

•

(1) AC Signal waveform (unless otherwise specified)



(2) Output Timing is measured with 1 TTL + 200 pF measuring points are V\_OH = 2.0V V\_OL = 0.8V

3 L.E. = Leading Edge, T.E. = Trailing Edge

 $t_{CY\phi}$  DEPENDENT AC PARAMETERS

AC CHARACTERISTICS (CONT.)

PARAMETER	EQUATION	MIN/MAX	UNIT
<sup>t</sup> Rø	(1/5) T	MIN	ns
<sup>t</sup> AD <sub>1</sub>	(3/2 + N) T - 200	МАХ	ns
t <sub>RA</sub> (T <sub>3</sub> )	(1/2) T - 50	MIN	ns
t <sub>RA</sub> (T <sub>4</sub> )	(3/2) T - 50	MIN	ns
<sup>t</sup> RD	(1 + N) T - 150	MAX	ns
tRR	(2 + N) T - 150	MIN	ns
tRWT	(3/2) T - 300	МАХ	ns
<sup>t</sup> AWT <sub>1</sub>	(2) T - 350	MAX	ns
<sup>t</sup> MR	(1/2) T - 50	MIN	ns
tRM	(1/2) T - 50	MIN	ns
tIR	(1/2) T - 50	MIN	ns
tRI	(1/2) T - 50	MIN	ns
t <sub>φW</sub>	(1/4) T	MAX	ns
tAφ	(1/5) T	MIN	ns
<sup>t</sup> AD <sub>2</sub>	T - 50	MIN	ns
<sup>t</sup> DW	(3/2 + N) T - 150	MIN	ns
<sup>t</sup> WD	(1/2) T - 100	MIN	ns
<sup>t</sup> AW	T - 100	MIN	ns
<sup>t</sup> WA	(1/2) T - 50	MIN	ns
tww	(3/2 + N) T - 150	MIN	ns
tIW	Т	MIN	ns
twi	(1/2) T	MIN	ns
<sup>t</sup> HABE	(1/2) T - 150	MAX	ns

Notes: (1) N = Number of Wait States

2 T = t<sub>CYφ</sub>

(3) Only above parameters are  ${\rm t_{CY}}_\phi$  dependent

(4) When a crystal frequency other than 4 MHz is used  $(t_{CY_{\phi}} = 500 \text{ ns})$  the above equations can be used to calculate AC parameter values.

**CLOCK TIMING** 



#### **TIMING WAVEFORMS**

### TIMING WAVEFORMS (CONT.)



**READ OPERATION** 



WRITE OPERATION



\*ACTIVE ONLY WHEN IO/M IS ENABLED.

7



#### HOLD OPERATION



## PACKAGE INFORMATION

STRAIGHT LEADS



ITEM	MILLIMETERS	INCHES
А	41 8 MAX	1 65
в	1 22	0.05
с	2 54	01
D	05:01	0 02 + 0 004
E	39 37	1 55
F	1 27	0.05
G	6 75	0 27
н	93	0 37
1	36	0 14
J	35 1	1 38
к	30 0	1 18
L	16.5	0 65
M	0 25 : 0 05	0 01 : 0 002



(Unit:mm)



7801DS-12-80-CAT

## NOTES

## **NEC Microcomputers, Inc.**



## HIGH END SINGLE CHIP 8-BIT MICROCOMPUTER WITH 6K ROM

#### PRODUCT DESCRIPTION The NEC µPD7802 is an advanced 8-bit general purpose single-chip microcomputer fabricated with N-Channel Silicon Gate MOS technology.

The NEC µPD7802 is intended to serve a broad spectrum of 8-bit designs ranging from enhanced single chip applications extended to serve a broad spectrum of PLR design ranging from commenced single chip applications extending into the multi-chip microprocessor range. All the basic func-tional blocks – 6144 x 8 of ROM program memory, 64 x 8 of RAM data memory, 8-bit ALU, 48 I/O lines, Serial I/O port, 12-bit timer, and clock generator are provided on-chip to enhance stand-alone applications. Fully compatible with the industry standard 8080A bus structure, expanded system operation can be easily implemented using any of the 8080A/8085A peripherals and memory products. Total memory space can be increased to 64K bytes.

The powerful 140 instruction set coupled with 6K bytes of ROM program memory and 64 bytes of RAM data memory greatly extends the range of single chip microcomputer applications. Five level vectored interrupt capability combined with a 2 microsecond cycle time enable the µPD7802 to compete with multi-chip microprocessor systems with the advantage that most of the support functions are on-chip.

#### FEATURES

- NMOS Silicon Gate Technology Requiring +5V Supply
  - Complete Single-Chip Microcomputer with On-Chip ROM, RAM and I/O
    - 6K Bytes ROM
    - 64 Bytes RAM 48 I/O Lines
    - Internal 12-Bit Programmable Timer
    - **On-Chip 1 MHz Serial Port**
    - Five Level Vectored, Prioritized Interrupt Structure
      - Serial Port
      - Timer
    - **3 External Interrupts**
    - **Bus Expansion Capabilities** 
      - Fully 8080A Bus Compatible - 58K Bytes External Memory Address Range On-Chip Clock Generator
  - Wait State Capability Alternate Z80<sup>TM</sup> Type Register Set
  - Powerful 140 Instruction Set
  - 8 Address Modes; Including Auto-Increment/Decrement
  - . Multi-Level Stack Capabilities
  - Fast 2 µs Cycle Time
  - **Bus Sharing Capabilities** .

#### **PIN CONFIGURATION**

PE 15 [ 1 \$	μPD 7802	64   VCC (+5)     63   PE14     62   PE13     61   PE13     61   PE11     59   PE9     57   PE8     58   PE4     52   PE4     52   PE4     52   PE3     51   PE4     52   PE4     52   PE4     52   PE4     53   PE4     54   PE5     50   PE4     52   PE4     52   PE4     52   PE4     54   PE5     50   PE7     51   PE4     52   PE4     53   PE4     44   PB5     45   PA6     38   PA6     36   PA3     35   PA1     33   PA0	7)



PIN NO.	DESIGNATION	FUNCTION	PIN
1, 49-63	AB0-AB15	(Tri-State, Output) 16-bit address bus.	
2	φουτ	(Output) $\phi_{OUT}$ provides a prescaled output	
		clock for use with external I/O devices or	
		memories. \$001 mequency is 1X1AL/2.	
3-10	DB0-DB7	(Tri-State Input/Output, active high) 8-bit true bi-directional data bus used for external data exchanges with I/O and memory.	
11	INT <sub>0</sub>	(Input, active high) Level-sensitive interrupt input.	
12	INT <sub>1</sub>	(Input, active high) Rising-edge sensitive interrupt input. Interrupts are initiated on low-to-high transi- tions, providing interrupts are enabled.	
13	INT <sub>2</sub>	(Input) INT <sub>2</sub> is an edge sensitive interrupt input where the desired activation transition is pro- grammable. By setting the ES bit in the Mask Register to a 1, INT <sub>2</sub> is rising edge sensitive. When ES is set to 0, INT <sub>2</sub> is falling edge sensitive.	
14	WAIT	(Input, active low) WAIT, when active, extends read or write timing to interface with slower external memory or I/O. WAIT is sampled at the end of T2, if active processor enters a wait state TW and remains in that state as long as WAIT is active	
15	M1	(Output, active high) when active, M1 indicates that the current machine cycle is an OP CODE FETCH.	
16	WR	(Tri-State Output, active low) $\overline{WR}$ , when active, indicates that the data bus holds valid data. Used as a strobe <u>signal</u> for external memory or I/O write operations. WR goes to the high impedance state during HALT, HOLD, or RESET.	
17	RD	(Tri-State Output, active low) $\overline{\text{RD}}$ is used as a strobe to gate data from external devices onto the data bus. $\overline{\text{RD}}$ goes to the high impedance state during HALT, HOLD, and RESET.	
18-25	PC0-PC7	(Input/Output) 8-bit I/O configured as a nibble I/O port or as control lines.	
26	SCK	(Input/Output) SCK provides control clocks for Serial Port Input/Output operations. Data on the SI line is clocked into the Serial Register on the ris- ing edge. Contents of the Serial Register is clocked onto SO line on falling edges.	
27	SI	(Input) Serial data is input to the processor through the SI line. Data is clocked into the Serial Register MSB to LSB with the rising edge of SCK.	
28	SO	(Output) SO is the Serial Output Port. Serial data is output on this line on the falling edge of SCK, MSB to LSB.	
29	RESET	(Input, active low) RESET initializes the $\mu$ PD7801.	
30	X <sub>2</sub>	(Output) Oscillator output.	
31	X1	(Input) Clock Input	
33-40	PAO-PA7	(Output) 8-bit output port with latch capability.	
41-48	РВ <u>0</u> -РВ7	(Tri-State Input/Output) 8-bit programmable I/O port. Each line configurable independently as an input or output.	

PIN DESCRIPTION

5

### BLOCK DIAGRAM



# FUNCTIONAL DESCRIPTION

#### Memory Map

The  $\mu$ PD7802 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-6144) and RAM (65, 471-65, 535), any memory location can be used as either ROM or RAM. The following memory map defines the 0-64K byte memory space for the  $\mu$ PD7802 showing that the Reset Start Address, Interrupt Start Address, Call Tables, etc., are located in the Internal ROM area.



# 7

#### I/O PORTS

PORT	FUNCTIONS
Port A	8-bit output port with latch
Port B	8-bit programmable Input/Output port w/latch
Port C	8-bit nibble I/O or Control port
Port E	16-bit Address/Output Port

#### FUNCTIONAL DESCRIPTION (CONT.)

#### Port A

Port A is an 8-bit latched output port. Data can be readily transferred between the accumulator and the output latch buffers. The contents of the output latches can be modified using Arithmetic and Logic instructions. Data remains latched at Port A unless acted on by another Port A instruction or a RESET is issued.

#### Port B

Port B is an 8-bit I/O port. Data is latched at Port B in both the Input or Output modes. Each bit of Port B can be independently set to either Input or Output modes. The Mode B register programs the individual lines of Port B to be either an Input (Mode  $B_{n=1}$ ) or an Output (Mode  $B_{n=0}$ ).

#### Port C

Port C is an 8-bit I/O port. The Mode C register is used to program the upper 6 bits of Port C to provide control functions or to set the I/O structure per the following table.

	MODE C <sub>n</sub> = 0	MODE C <sub>n</sub> = 1
PC0	Output	Input
PC1	Output	Input
PC <sub>2</sub>	SCS Input	Input
PC3	SAK Output	Output
PC4	To Output	Output
PC5	IO/M Output	Output
PC <sub>6</sub>	HLDA Output	Output
PC7	HOLD Input	Input

#### Port E

Port E is a 16-bit address bus/output port. It can be set to one of three operating modes using the PER, PEN, or PEX instructions.

- 16-Bit Address Bus the PER instruction sets this mode for use with external I/O or memory expansion (up to 60K bytes, externally).
- 4-Bit Output Port/12 Bit Address Bus the PEN instruction sets this mode which allows for memory expansion of an additional 4K bytes, externally, plus the transfer of 4-bit nibbles.
- 16-Bit Output Port the PEX instruction sets Port E to a 16-bit output port. The contents of B and C registers appear on PE8.15 and PE0.7, respectively.

### FUNCTIONAL TIMER OPERATION DESCRIPTION (CONT.)



#### TIMER BLOCK DIAGRAM

A programmable 12-bit timer is provided on-chip for measuring time intervals, generating pulses, and general time-related control functions. It is capable of measuring time intervals from 4  $\mu$ s to 16 ms in duration. The timer consists of a prescaler which decrements a 12-bit counter at a fixed 4  $\mu$ s rate. Count pulses are loaded into the 12-bit down counter through timer register (TMO and TM1). Count-down operation is initiated upon extension of the STM instruction when the contents of the down counter are fully decremented and a borrow operation occurs, an interval interrupt (INTT) is generated. At the same time, the contents of TMO and TM1 are reloaded into the down-counter and countdown operation is resumed. Count operation may be restarted or initialized with the STM instruction. The duration of the timeout may be altered by loading new contents into the down counter.

The timer flip flop is set by the STM instruction and reset on a countdown operation. Its output (TO) is available externally and may be used in a single pulse mode or general external synchronization.

Timer interrupt (INTT) may be disabled through the interrupt.



#### SERIAL PORT OPERATION

SERIAL PORT BLOCK DIAGRAM

The on-chip serial port provides basic synchronous serial communication functions allowing the NEC  $\mu$ PD7802 to serially interface with external devices.

Serial Transfers are synchronized with either the internal clock or an external clock input (SCK). The transfer rate is fixed at 1 Mbit/second if the internal clock is used or is variable between DC and 1 Mbit/second when an external clock is used. The Clock Source Select is determined by the Mode C register. The serial clock (internal or external SCK) is enabled when the Serial Chip Select Signal (SCS) goes low. At this time receive and transmit operations through the Serial Input port (SI)/Serial Output port (SO) are enabled. Receive and transmit operations are performed MSB first.

Serial Acknowledge (SAK) goes high when data transfers between the accumulator and Serial Register is completed. SAK goes low when the buffer becomes full after the completion of serial data receive or transmit operations. While SAK is low, no further data can be received.

#### INTERRUPT STRUCTURE

The  $\mu$ PD7802 provides a maskable interrupt structure capable of handling vectored prioritized interrupts. Interrupts can be generated from six different sources; three external interrupts, two internal interrupts, and a non-maskable software interrupt. Each interrupt when activated branches to a designated memory vector location for that interrupt.

INT	VECTORED MEMORY LOCATION	PRIORITY	TYPE
INTT	8	3	Internal, Timer Overflow
INTS	64	6	Internal, Serial Buffer Full/Empty
INTO	4	2	Ext., level sensitive
INT1	16	4	Ext., Rising edge sensitive
INT2	32	5	Ext., Rising/Falling edge sensitive
SOFTI	96	1	Software Interrupt

FUNCTIONAL DESCRIPTION (CONT.)

# FUNCTIONAL RESET (Reset)

(IPTION An active low-signal on this input for more than 4 µs forces the µPD7802 (CONT.) into a Reset condition. RESET affects the following internal functions:

- The Interrupt Enable Flags are reset, and Interrupts are inhibited.
- The Interrupt Request Flag is reset.
- The HALT flip flop is reset, and the Halt-state is released.
- The contents of the MODE B register are set to FFH, and Port B becomes an input port.
- The contents of the MODE C register are set to FFH. Port C becomes an I/O port and output lines go low.
- All Flags are reset to 0.
- The internal COUNT register for timer operation is set to FFF<sub>H</sub> and the timer F/F is reset.
- The ACK F/F is set.
- The HLDA F/F is reset.
- The contents of the Program Counter are set to 0000H.
- The Address Bus (PE0.15), Data Bus (DB0.7), RD, and WR go to a high impedance state.

Once the RESET input goes high, the program is started at location 0000H.

REGISTERS The µPD7802 contains sixteen 8-bit registers and two 16-bit registers.



0		70	7
	V	А	
			(
<u> </u>	В		Main
ļ	D	E	
	Н	L	)
			``
	V'	Δ'	

C'

E'

Ľ

Alternate

General Purpose Registers (B, C, D, E, H, L)

B'

D

H'

There are two sets of general purpose registers (Main: B, C, D, E, H, L: Alternate: B', C', D', H', L'). They can function as auxiliary registers to the accumulator or in pairs as data pointers (BC, DE, HL, B'C', D'E', H'L'). Auto Increment and Decrement addressing mode capabilities extend the uses for the DE, HL, D'E', and H'L' register-pairs. The contents of the BC, DE, and HL register-pairs can be exchanged with their Alternate Register counterparts using the EXX instruction.

283

#### Vector Register (V)

When defining a scratch pad area in the memory space, the upper 8-bit memory address is defined in the V-register and the lower 8-bits is defined by the immediate data of an instruction. Also the scratch pad indicated by the V-register can be used as 256 x 8-bit working registers for storing software flags, parameters and counters.

#### Accumulator (A)

All data transfers between the  $\mu$ PD7802 and external memory or I/O are done through the accumulator. The contents of the Accumulator and Vector Registers can be exchanged with their Alternate Registers using the EX instruction.

#### Program Counter (PC)

The PC is a 16-bit register containing the address of the next instruction to be fetched. Under normal program flow, the PC is automatically incremented. However, in the case of a branch instruction, the PC contents are from another register or an instruction's immediate data. A reset sets the PC to 0000<sub>H</sub>.

#### Stack Pointer (SP)

The stack pointer is a 16-bit register used to maintain the top of the stack area (lastin-first-out). The contents of the SP are decremented during a CALL or PUSH instruction or if an interrupt occurs. The SP is incremented during a RETURN or POP instruction.

Register Addressing	Working Register Addressing
Register Indirect Addressing	Direct Addressing
Auto-Increment Addressing	Immediate Addressing
Auto-Decrement Addressing	Immediate Extended Addressing

#### **Register Addressing**



The instruction opcode specifies a register r which contains the operand.

#### **Register Indirect Addressing**



The instruction opcode specifies a register pair which contains the memory address of the operand. Mnemonics with an X suffix are ending this address mode.

#### Auto-Increment Addressing



The opcode specifies a register pair which contains the memory address of the operand. The contents of the register pair is automatically incremented to point to a new operand. This mode provides automatic sequential stepping when working with a table of operands.

#### FUNCTIONAL DESCRIPTION (CONT.)

ADDRESS MODES

#### ADDRESS MODES (CONT.) Auto-Decrement Addressing



The contents of the register is linked with the byte following the opcode to form a memory address whose contents is the operand. The V register is used to indicate the memory page. This address mode is useful as a short-offset address mode when working with operands in a common memory page where only 1 additional byte is required for the address. Mnemonics with a W suffix ending this address mode.

#### **Direct Addressing**



The two bytes following the opcode specify an address of a location containing the operand.

Immediate Addressing

PC PC + 1

OPCODE	
OPERAND	

Immediate Extended Addressing

PC	OPCODE
PC + 1	Low Operand
PC + 2	High Operand

**Operand Description** 

INSTRUCTION SET

OPERAND	DESCRIPTION
r	V, A, B, C, D, E, H, L
r1	B, C, D, E, H, L
r2	A, B, C
sr	РА РВ РС МК МВ МС ТМО ТМ1 S
sr1	РАРВРСМК S
sr2	РА РВ РС МК
rp	SP, B, D, H
rp1	V, B, D, H
rpa	B, D, H, D+, H+, D-, H-
rpa1	B, D, H
wa	8 bit immediate data
word	16 bit immediate data
byte	8 bit immediate data
bit	3 bit immediate data
f	F0, F1, F2, FT, FS,

Notes: 1. When special register operands sr, sr1, sr2 are used; PA=Port A, PB=Port B, PC=Port C, MK=Mask Register, MB=Mode B Register, MC=Mode C Register, TM0=Timer Register 0, TM1=Timer Register 1, S=Serial Register.

- 2. When register pair operands rp, rp1 are used; SP=Stack Pointer, B=BC, D=DE, H=HL, V=VA.
- Operands rPa, rPa1, wa are used in indirect addressing and auto-increment/ auto-decrement addressing modes.
  B=(BC), D=(DE), H=(HL) D+=(DE)<sup>+</sup>, H+=(HL)<sup>+</sup>, D-=(DE)<sup>-</sup>, H-=(HL)<sup>-</sup>.
- 4. When the interrupt operand f is used; F0=INTF0, F1=INTF1, F2=INTF2, FT=INTFT, FS=INTFS.

14
## INSTRUCTION GROUPS

MNEMONIC		NO.	CLOCK	OPERATION	SKIP	FLAG	S
MINEMONIC	OFENANDS	BTIES	8-BIT D	ATA TRANSFER	CONDITION		<u>.</u>
ΜΟΥ	r1 A	1	4	r1 ← A			
MOV	A r1			A = r1			
MOV		2	10				
MOV	sr, A	2	10				
MOV	A, SF1	2	10				
MOV	r, word	4	17	r ← (word)			
MOV	word, r	4	17	(word) ← r			
MVI	r, byte	2	7	r ← byte			
M∨IW	wa, byte	3	13	(V, wa) ← byte			
MVIX	rpa1, byte	2	10	(rpa1) ← byte			
STAW	wa	2	10	(V, wa) ← A			
LDAW	wa	2	10	A ← (V, wa)			
STAX	rpa	1	7	(rpa) ← A			
LDAX	rpa	1	7	A ← (rpa)			
EXX		1	4	Exchange register sets			
EX		1	4	V, A ↔ V, A			
BLOCK		1	13 (C+1)	(DE) <sup>+</sup> ← (HL) <sup>+</sup> , C ← C − 1			
			16-BI	T DATA TRANSFER			
SBCD	word	4	20	(word) ← C, (word + 1) ← B			
SDED	word	4	20	(word) ← E, (word + 1) ← D			
SHLD	word	4	20	(word) ← L, (word + 1) ← H			
SSPD	word	4	20	$(word) \leftarrow SP_L, (word + 1) \leftarrow SP_H$			
LBCD	word	4	20	C ← (word), B ← (word + 1)			
LDED	word	4	20	E ← (word), D ← (word + 1)			
LHLD	word	4	20	L ← (word), H ← (word + 1)			
LSPD	word	4	20	$SP_{L} \leftarrow (word), SP_{H} \leftarrow (word + 1)$			
PUSH	rp1	2	17	$(SP - 1) \leftarrow rp1_{H_r} (SP - 2) \leftarrow rp1_L$			
РОР	rp1	2	15	$rp1_{L} \leftarrow (SP)$ $rp1_{H} \leftarrow (SP + 1), SP \leftarrow SP + 2$			
LXI	rp, word	3	10	rp ← word			
TABLE		1	19	C ← (PC + 2 + A) B ← (PC + 2 + A + 1)			

.



		NO.	CLOCK		SKIP	FL/	AGS
MNEMONIC	OPERANDS	BYTES	CYCLES		CONDITION	CY	z
	1		A				
ADD	A, r	2	8	A ← A + r		\$	\$
ADD	r, A	2	8	r ← r + A	10 S	\$	\$
ADDX	rpa	2	11	A ← A + (rpa)		\$	\$
ADC	A, r	2	8	A ← A + r + CY		\$	\$
ADC	r, A 🤺	2	8	r ← r + A + CY		\$	\$
ADCX	rpa	2	11	A ← A + (rpa) + CY		\$	\$
SUB	A, r	2	8	A ← A - r		ţ	\$
SUB	r, A	2	8	r ← r − A		¢	\$
SUBX	rpa	2	11	A ← A – (rpa)		\$	\$
SBB	A, r	2	8	A ← A − r − CY		\$	\$
SBB	r, A	2	8	r ← r − A − CY		\$	¢ ^;
SBBX	rpa	2	11	A ← Á − (rpa) − CY		\$	\$
ADDNC	A, r	2	8	A ← A + r	No Carry	\$	\$
ADDNC	r, A	2	8	r ← r + A	No Carry	\$	\$
ADDNCX	rpa	2	11	A ← A + (rpa)	No Carry	\$	¢ -
SUBNB	A, r	2	8	A ← A − r	No Borrow	\$	\$
SUBNB	r, A	2	8	r←r∸A	No Borrow	\$	\$
SUBNBX	rpa	2	11	A ← A – (rpa)	No Borrow	\$	\$
			L	DGICAL			
ANA	A, r	2	8	A←A∧r			ŧ
ANA	r, A	2	8	r←r∧A			· ‡
ANAX	rpa	2	11	A ← A ∧ (rpa)			¢
ORA	A, r	2	8	A←A∨r			\$
ORA	r, A	2	8	r←r∨A			` <b>‡</b>
ORAX	rpa	2	11	A ← A ∨ (rpa)			¢
XRA	A, r	2	8	A←A¥r			\$
XRA	r, A	2	8	A+r¥A			\$
XRAX	rpa	2	11	A ← A ¥ (rpa)			\$
GTA	A, r	2	8	A – r – 1	No Borrow	\$	\$

### **INSTRUCTION GROUPS (CONT.)**

		T	r <sup></sup>		r	-	
MNEMONIC	OPERANDS	NO. BYTES	CLOCK CYCLES	OPERATION	SKIP CONDITION	FL. CY	AGS Z
			LO	GICAL (CONT.)			••••
GTAX	rpa	2	11	A - (rpa) - 1	No Borrow	\$	1
LTA	A, r	2	8	A – r	Borrow	¢	t
LTA	r, A	2	8	r A	Borrow	\$	ŧ
LTAX	rpa	2	11	A – (rpa)	Borrow	\$	ŧ
ONA	A, r	2	8	A∧r	No Zero		ŧ
ONAX	rpa	2	11	A ∧ (rpa)	No Zero		ŧ
OFFA	A, r	2	8	A∧r	Zero		ŧ
OFFAX	rpa	2	11	A ∧ (rpa)	Zero		ŧ
NEA	A, r	2	8	A – r	No Zero	\$	¢
NEA	r, A	2	8	r – A	No Zero	\$	ŧ
NEAX	rpa	2	11	A – (rpa)	No Zero	\$	ŧ
EQA	A, r	2	8	A – r	Zero	\$	ŧ
EQA	r, A	2	8	r – A	Zero	\$	\$
EQAX	rpa	2	11	A – (rpa)	Zero	\$	\$
		IMMEDI	ATE DATA	TRANSFER (ACCUMULATOR)	-		
XRI	A, byte	2	7	A ← A ¥ byte			\$
ADINC	A, byte	2	7	A ← A + byte	No Carry	\$	\$
SUINB	A, byte	2	7	A ← A – byte	No Borrow	ŧ	\$
ADI	A, byte	2	. 7	A ← A + byte		\$	\$
ACI	A, byte	2	7	A ← A + byte + CY		\$	\$
SUI	A, byte	2	7	A ← A – byte		\$	\$
SBI	A, byte	2	7	A ← A – byte – CY		\$	\$
ANI	A, byte	2	7	A ← A ∧ byte			\$
ORI	A, byte	2	7	A ← A ∨ byte			\$
GTI	A, byte	2	7	A - byte - 1	No Borrow	\$	\$
LTI	A, byte	2	7	A – byte	Borrow	\$	\$
ONI	A, byte	2	7	A ^ byte	No Zero		\$
OFFI	A, byte	2	7	A^ byte	Zero		ŧ
NEI	A, byte	2	7	A - byte	No Zero	\$	\$
EQI	A, byte	2	7	A - byte	Zero	\$	\$

7

		NO.	NO. CLOCK	SKIP	FL	AGS	
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	z
		IMI	MEDIATE	DATA TRANSFER			
XRI	r, byte	3	11	r ← r ¥ byte			\$
ADINC	r, byte	3	11	r ← r + byte	No Carry	\$	\$
SUINB	r, byte	3	11	r ← r − byte	No Borrow	\$	\$
ADI	r, byte	3	11	r ← r + byte		\$	\$
ACI	r, byte	3	11	r ← r + byte + CY		\$	\$
SUI	r, byte	3	11	r ← r − byte		\$	\$
SBI	r, byte	3	11	r ← r – byte – CY		\$	\$
ANI	r, byte	3	11	r ← r ∧ byte		\$	t
ORJ .	r, byte	3	11	r ← r ∨ byte			ţ
GTI	r, byte	3	11	r – byte – 1	No Borrow	\$	\$
LTI	r, byte	3	. 11	r - byte	Borrow	\$	\$
ΟΝΙ	r, byte	3	- <b>1</b> 1	r∧byte No Zero			t
OFFI	r, byte	3	11	r∧ byte	Zero		ţ
NEI	r, byte	3	11	r – byte	No Zero	¢	\$
EQI	r, byte	3	11	r – byte	Zero	ŧ	\$
	IN	MEDIATI	E DATA TI	RANSFER (SPECIAL REGISTER	)		
XRI	sr2, byte	3	17	sr2 ← sr2 ¥ byte			\$
ADINC	sr2, byte	3	17	sr2 ← sr2 + byte	No Carry	\$	\$
SUINB	sr2, byte.	3	17	sr2 ← sr2 – byte	No Borrow	ŧ	ŧ
ADI	sr2, byte	3	17	sr2 ← sr2 + byte		\$	\$
ACI	sr2, byte	3	17	sr2 ← sr2 + byte + CY		\$	\$
SUI	sr2, byte	<u>,</u> 3	17	sr2 ← sr2 - byte		\$	\$
SBI	sr2, byte	3	17	sr2 ← sr2 – byte – CY		ŧ	ŧ
ANI	sr2, byte	3	17	sr2 ← sr2 ∧ byte			¢
ORI	sr2, byte	3	17	sr2 ← sr2 ∨ byte		·	\$
GTI	sr2, byte	3	14	sr2 – byte – 1	No Borrow	\$	ŧ
LTI	sr2, byte	3	14	sr2 – byte Borrow		\$	\$
ONI	sr2, byte	3	14	sr2∧ byte No Zero			\$

٠

		NO.	CLOCK	к SKI		FL/	AGS
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	z
	IMMED			SFER (SPECIAL REGISTER) (CO	NT.)	·	
OFFI	sr2, byte	3	14	sr2∧byte	Zero		1
NEI	sr2, byte	3	14	sr2 – byte	No Zero	t	\$
EQI	sr2, by te	3	14	sr2 – byte	Zero	:	ŧ
			wo	RKING REGISTER			
XRAW	wa	3	14	A ← A ¥ (V, wa)			t
ADDNCW	wa	3	14	A ← A + (V, wa) No Carry		:	\$
SUBNBW	wa	3	14	A ← A - (V, wa)	No Borrow	t	t
ADDW	wa	3	14	A ← A + (V, wa)		ţ	t
ADCW	wa	3	14	A ← A + (V, wa) + CY		ţ	\$
SUBW	wa	3	14	A ← A – (V, wa)		ŧ	ţ
SBBW	wa	3	14	A ← A − (V, wa) − CW		ŧ	t
ANAW	wa	3	14	$A \leftarrow A \land (V, wa)$			ţ
ORAW	wa	3	14	$A \leftarrow A_V(V, wa)$			t
GTAW	wa	. 3	14	A ← (V, wa) – 1	No Borrow	t	ţ
LTAW	wa	3	14	A - (V, wa)	Borrow	ţ	ŧ
ONAW	wa	3	14	A∧(V, wa)	No Zero		\$
OFFAW	wa	3	14	A ∧ (V, wa)	Zero		\$
NEAW	wa	3	14	A - (V, wa)	No Zero	ţ	\$
EQAW	wa	3	14	A - (V, wa)	Zero	:	\$
ANIW	wa, byte	3	16	(V, wa) ← (V, wa) ∧ byte			t
ORIW	wa, byte	3	16	(V, wa) ← (V, wa) ∨ byte			¢
GTIW	wa, byte	3	13	(V, wa) – byte – 1	No Borrow	t	\$
LTIW	wa, byte	3	13	(V, wa) – byte	Borrow	t	ŧ
ONIW	wa, byte	3	13	(V, wa)∧ byte	No Zero		t
OFFIW	wa, byte	3	13	(V, wa)∧ byte	Zero		ŧ
NEIW	wa, byte	3	13	(V, wa) – byte	No Zero	t	ţ
EQIW	wa, byte	3	13	(V, wa) – byte	Zero	t	\$
			INCRE	MENT/DECREMENT		•	
INR	r2	1	4	r2 ← r2 + 1	Carry		\$
INRW	, wa	2	13	(V, wa) ← (V, wa) + 1	Carry		\$



		NO.	CLOCK		SKIP	FLAGS	
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	z
			INCREM	IENT/DECREMENT (CONT.)			
DCR	r2	1	4	r2 ← r2 − 1	Borrow		t
DCRW	wa	2	13	(V, wa) ← (V, wa) - 1	Borrow		ţ
INX	rp	1	7	rp ← rp + 1			
DCX	rp	1	7	rp ← rp → 1 →			
DAA		1	4	Decimal Adjust Accumulator		t	t
STC		2	8	CY ← 1		1	
CLC		2	8	CY ← 0		0	
			ROT	ATE AND SHIFT			
RLD		2	17	Rotate Left Digit			
RRD		2	17	Rotate Right Digit			
RAL		2	8	Am + 1 $\leftarrow$ Am, A <sub>0</sub> $\leftarrow$ CY, CY $\leftarrow$ A <sub>7</sub>		ţ	
RCL		2	8	$Cm + 1 \leftarrow Cm, C_0 \leftarrow CY, CY \leftarrow C_7$		\$	
RAR		2	8	$Am - 1 \leftarrow Am, A_7 \leftarrow CY, CY \leftarrow A_0$		ŧ	
RCR		2	8	$Cm = 1 \leftarrow Cm, C_7 \leftarrow CY, CY \leftarrow C_0$		ţ	
SHAL		2	8	Am + 1 ← Am, A <sub>0</sub> ← 0, CY ← A <sub>7</sub>		ŧ	
SHCL		2	8	Cm + 1 ← CM, C <sub>0</sub> ← 0, CY ← C <sub>7</sub>		1	
SHAR		2	8	$Am - 1 \leftarrow Am, A_7 \leftarrow 0, CY \leftarrow A_0$		¢	
SHCR		2	8	$Cm - 1 \leftarrow Cm, C_7 \leftarrow 0, CY \leftarrow C_0$		ŧ	
				JUMP			
JMP	word	3	10	PC ← word			
JB		1	4	PC <sub>H</sub> ← B, PC <sub>L</sub> ← C			
JR	word	1	13	PC ← PC + 1 + jdisp1			
JRE	word	2	13	PC ← PC + 2 + jdisp			
				CALL			
CALL	word	3	16	(SP – 1) ← (PC – 3) <sub>H</sub> , (SP – 2) ← (PC – 3) <sub>L</sub> , PC ← word			
CALB		1	13	$(SP - 1) \leftarrow (PC - 1)_H, (SP - 2) \leftarrow (PC - 1)_L, PC_H \leftarrow B, PC_L \leftarrow C$			
CALF	word	2	16	$(SP-1) \leftarrow (PC-2)_H, (SP-2) \leftarrow (PC-2)_L$ PC15~11 $\leftarrow$ 00001, PC10~0 $\leftarrow$ fa			
CALT	word	1	19	(SP-1)←(PC-1) <sub>H</sub> ,(SP-2)←(PC-1) <sub>L</sub> PC <sub>L</sub> ←(128-2ta), PC <sub>H</sub> ←(129+2ta)			
SOFTI		1	19	$(SP - 1) \leftarrow PSW, SP - 2, (SP - 3) \leftarrow PC$ PC $\leftarrow 0060_H, SIRQ \leftarrow 1$			

[]		NO.	CLOCK		SKIP	FLAGS	
MNEMONIC	OPERANDS	BYTES	CYCLES	OPERATION	CONDITION	CY	Z
1				RETURN			
RET		1	11	PCL ← (SP), PC <sub>H</sub> ← (SP + 1) SP ← SP - 2			
RETS		1	11+a	PCL ← (SP), PC <sub>H</sub> ← (SP + 1), SP ← SP + 2, PC ← PC + n			
RETI		1	15	PCL ← (SP), PC <sub>H</sub> ← (SP + 1) PSW←(SP+2), SP←SP+3, SIRQ←0			
				SKIP			
віт	bit, wa	2	10	Bit test	(V, wa) <sub>bit</sub> = 1)		Ì
sкс		2	8	Skip if Carry	CY = 1		
SKNC		2	8	Skip if No Carry	CY = 0		
skz		2	8	Skip if Zero	Z = 1		
SKNZ		2	8	Skip if No Zero	Z = 0		
skit	f	2	8	Skip if INT X = 1, then reset INT X	f = 1		
SKNIT	f	2	8	Skip if No INT X otherwise reset INT X	f = 0		
			CP	U CONTROL			
NOP		1	4	No Operation			
EI		2	8	Enable Interrupt			
DI		2	8	Disable Interrupt			
HLT		1	6	Halt			
			SERIA	AL PORT CONTROL	<b>.</b>	4	
SIO		1	4	Start (Trigger) Serial I/O			
STM		1	4	Start Timer			
			IN	PUT/OUTPUT			
IN	byte	2	10	AB <sub>15-8</sub> ← B,AB <sub>7-0</sub> ← byte A ← DB <sub>7-0</sub>			
ουτ	byte	2	10	AB15-8 ← B,AB7-0 ← byte DB7-0 ← A			
PEX		2	11	PE <sub>15-8</sub> ← B, PE <sub>7-0</sub> ← C			
PEN		2	11	PE <sub>15-12</sub> ← B7-4			
PER		2	11	Port E AB Mode			

	o	PERATION				D6	D5	D4	D3	D2	DO
REG, MEMORY IMMEDIATE		DIATE	SKIP	z	sк	нс	L1	LO	сү		
ADD ADC SUB SBB	ADDW ADCW SUBW SBBW	ADDX ADCX SUBX SBBX	ADI ACI SUI SBI			\$	0	\$	0	0	\$
ANA ORA XRA	ANAW ORAW XRAW	ANAX ORAX XRAX	ANI ORI XRI	ANIW ORIW	~	\$	0	•	0	0	•
ADDNC SUBNB GTA LTA	ADDNCW SUBNBW GTAW LTAW	ADDNCX SUBNBX GTAX LTAX	ADINC SUINB GTI LTI	GTIW LTIW		\$	\$	\$	0	0	\$
ONA OFFA	ONAW OFFAW	ONAX OFFAX	ONI OFFI	ONIW OFFIW		\$	\$	•	0	0	•
NEA EQA	NEAW EQAW	NEAX EQAX	NEI EQI	NEIW EQIW		\$	\$	\$	0	0	\$
INR DCR	INRW DCRW					\$	\$	\$	0	0	•
DAA						\$	0	\$	0	0	\$
RAL, RA SHAL, SH	R, RCL, RCR IAR, SHCL, S	HCR				•	0	•	0	0	¢
RLD, RR	D					•	0	•	0	0	•
STC						•	0	•	0	0	1
CLC						•	0	•	0	0	0
			MVLA	A, byte		•	0	•	1	0	•
			MVI L	_, byte I, word		•	0	•	0	1	•
					BIT SKC SKNC SKZ SKNZ SKIT SKNIT	•	\$	•	0	0	•
					RETS	•	1	•	0	0	•
	All ot	her instructio	ns			٠	0	•	0	0	•

### Program Status Word (PSW) Operation

**‡** Flag affected according to result of operation

1 Flag set

0 Flag reset• Flag not affected

•

ABSOLUTE MAXIMUM	Operating Temperature	10°C to +70°C
RATINGS*	Storage Temperature	-65°C to +125°C
	Voltage On Any Pin	0.3V to +7.0V

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

### DC CHARACTERISTICS -10 to $+70^{\circ}$ C, V<sub>CC</sub> = $+5.0V \pm 10\%$

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MĄX	UNITS	CONDITIONS
Input Low Voltage	ViL	0		0.8	V	
Input High Voltage	VIH1	2.0		Vcc	v	Except SCK, X1
	VIH2	3.8		Vcc	v	SCK, X1
Output Low Voltage	VOL			0.45	v	I <sub>OL</sub> = 2.0 mA
Output High Voltage	VOH1	2.4			V	l <sub>OH</sub> = -100 μA
Sulput High Voltage	VOH2	2.0			v	l <sub>OH</sub> = -500 μA
Low Level Input Leakage Current	LIL			-10	μA	V <sub>IN</sub> = 0V
High Level Input Leakage Current	LIH			10	μA	VIN = VCC
Low Level Output Leakage Current	LOL			-10	μA	VOUT = 0.45V
High Level Output Leakage Current	LOH			10	μA	VOUT = VCC
V <sub>CC</sub> Power Supply Current	lcc		110	200	mA	

### CAPACITANCE $T_a = 25^{\circ}C$ , $V_{CC} = GND = 0V$

		LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS	
Input Capacitance	CI			10	pF pF	fc = 1 MHz	
Output Capacitance	CO			20		All pins not	
Input/Output Capacitance	CIO			20	pF	under test at 0V	

# μ PD7802

### -10 to $+70^{\circ}$ C, V<sub>CC</sub> = +5.0V $\pm 10\%$

CLOCK TIMING

### AC CHARACTERISTICS

		LIMITS			TEST
PARAMETER	SYMBOL	MIN	МАХ	UNITS	CONDITIONS
X1 Input Cycle Time	<sup>t</sup> CYX	227	1000	ns	
X1 Input Low Level Width	tXXL	106		ns	
X1 Input High Level Width	<sup>t</sup> XXH	106		ns	
φ <sub>OUT</sub> Cycle Time	<sup>t</sup> CYφ	454	2000	ns	
<b>POUT Low Level Width</b>	<sup>t</sup> φφL	150		ns	]
¢OUT High Level Width	<sup>t</sup> φφH	150		ns	]
¢OUT Rise/Fall Time	<sup>`t</sup> r, <sup>t</sup> f		40	ns	]

### **READ/WRITE OPERATION**

		LIM	ITS		TEST
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS
$\overline{RD}$ L.E. $\rightarrow \phi_{OUT}$ L.E.	<sup>t</sup> Rφ	100		ns	
Address (PE <sub>0-15</sub> ) → Data	tAD1		550 + 500 x N	ns	1
Input					
RD T.E. → Address	<sup>t</sup> RA	200(T3); 700(T4)		ns	
RD L.E. → Data Input	<sup>t</sup> RD		350 + 500 x N	ns	] ]
RD T.E. → Data Hold	tRDH	0		ns	1
Time					
RD Low Level Width	<sup>t</sup> RR	850 + 500 x N		ns	
RD L.E. → WAIT L.E.	tRWT		450	ns	]
Address (PE <sub>0-15</sub> ) →	tAWT1		650	ns	1
WAIT L.E.					
WAIT Set Up Time	twts	290		ns	
(Referenced from		*			
φουτ L.E.)					4
WAIT Hold Time	twtн	0		ns	
(Referenced from					
ΦΟUT L.E.)					4
M1 → RD L.E.	tMR	200		ns	tove = 500 ns
RD T.E. → M1	<sup>t</sup> RM	200		ns	
IO/M → RD L.E.	tIR	200		ns	
RD T.E. → IO/M	<sup>t</sup> RI	200		ns	
ΦOUT L.E. → WR L.E.	tφW	40	125	ns	
Address (PE <sub>0-15</sub> ) →	tΑφ	100	300	ns	
ΦΟUT <sup>T.E.</sup>					
Address (PE <sub>0-15</sub> ) →	tAD2	450		ns	]
Data Output					
Data Output → WR	tDW	600 + 500 × N		ns	1
T.E.					
WR T.E. → Data	twD	150		ns	
Stabilization Time					- 1
Address (PE <sub>0-15</sub> ) →	tAW	400		ns	
WR L.E.					-
WH I.E. → Address	twa	200		ns	
		600 + 500 x M			4
IOAT WELEVE WIDT	TWW	500 + 500 X N		ns	4
IO/M → WR L.E.	tiw	500	ļ	ns	4
IWR T.E. → IO/M	twi	250		l ns	

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITION
		800		ns	SCK Input
SCK Cycle Time	<sup>1</sup> CYK	900	4000	ns	SCK Output
		350		ns	SCK Input
SCK LOW Level Width	IKKL	400		ns	SCK Output
SCK High Lavel Width	•	350		ns	SCK Input
	тккн	400		ns	SCK Output
SI Set-Up Time (referenced from SCK T.E.)	tsis	140		ns	
SI Hold Time (referenced from SCK T.E.)	tSIH	260		ns	
SCK L.E. → SO Delay Time	τκο		180	ns	
$\overline{\text{SCS}}$ High $\rightarrow \overline{\text{SCK}}$ L.E.	<sup>t</sup> CSK	100		ns	
SCK T.E. → SCS Low	tKCS	100		ns	
SCK T.E SAK Low	<sup>t</sup> KSA		260	ns	

### SERIAL I/O OPERATION

### HOLD OPERATION

PARAMETER	SYMBOL	MIN	МАХ	UNIT	CONDITION
HOLD Set-Up Time (referenced from	tHDS1	200		ns	
POUT L.E.)	tHDS2	200		ns	
HOLD Hold Time (referenced from ØOUT L.E.)	tHDH	0		ńs	$t_{CY\phi}$ = 500 ns
ØOUT L.E. → HLDA	<sup>t</sup> DHA	110	100	ns	
HLDA High → Bus Floating (High Z State)	tHABF	-150	150	ns	
HLDA Low → Bus Enable	<sup>t</sup> HABE		350	ns	

Notes:

(1) AC Signal waveform (unless otherwise specified)



(2) Output Timing is measured with 1 TTL + 200 pF measuring points are V\_OH = 2.0V V\_OL = 0.8V

3 L.E. = Leading Edge, T.E. = Trailing Edge

tCY¢ DEPENDENT AC PARAMETERS

AC CHARACTERISTICS (CONT.)

PARAMETER	EQUATION	MIN/MAX	UNIT
<sup>t</sup> Rø	(1/5) T	MIN	ns
<sup>t</sup> AD <sub>1</sub>	(3/2 + N) T - 200	МАХ	ns
t <sub>RA</sub> (T <sub>3</sub> )	(1/2) T - 50	MIN	ns
t <sub>RA</sub> (T <sub>4</sub> )	(3/2) T - 50	MIN	ns
<sup>t</sup> RD	(1 + N) T - 150	MAX	ns
tRR	(2 + N) T - 150	MIN	ns
<sup>t</sup> RWT	(3/2) T ~ 300	MAX	ns
<sup>t</sup> AWT <sub>1</sub>	(2) T - 350	MAX	ns
<sup>t</sup> MR	(1/2) T - 50	MIN	ns
<sup>t</sup> RM	(1/2) T - 50	MIN	ns
<sup>t</sup> IR	(1/2) T - 50	MIN	ns
<sup>t</sup> RI	(1/2) T - 50	MIN	ns
<sup>t</sup> ¢₩	(1/4) T	MAX	ns
<sup>t</sup> Aφ	(1/5) T	MIN	ns
<sup>t</sup> AD <sub>2</sub>	T - 50	MIN	ns
<sup>t</sup> DW	(3/2 + N) T ~ 150	MIN	ns
<sup>t</sup> WD	(1/2) T - 100	MIN	ns
<sup>t</sup> AW	T - 100	MIN	ns
<sup>t</sup> WA	(1/2) T - 50	MIN	ns
tww	(3/2 + N) T - 150	MIN	ns
tIW	Т	MIN	ns
twi	(1/2) T	MIN	ns
<sup>t</sup> HABE	(1/2) T - 150	MAX	ns

Notes: 1 N = Number of Wait States

② T = t<sub>CYφ</sub>

(3) Only above parameters are  ${\rm t_{CY}}_\phi$  dependent

(4) When a crystal frequency other than 4 MHz is used  $(t_{CY_{\phi}} = 500 \text{ ns})$  the above equations can be used to calculate AC parameter values.



### **TIMING WAVEFORMS**





### HOLD OPERATION



### PACKAGE INFORMATION

STRAIGHT LEADS



ITEM	MILLIMETERS	INCHES
•	418 MAX	1 65
В	1 22	0.05
с	2 54	01
D	05.01	0 02 - 0 004
E	39 37	1 55
F	1 27	0.05
G	6 75	0 27
н	93	0.37
I	36	0 14
L	35 1	1 38
к	30.0	1 18
L	16 5	0.65
м	0 25 : 0 05	0.01 : 0 002



(Unit:mm)



7802DS-12-80-CAT

# NOTES

# **NEC Microcomputers, Inc.**



# SINGLE CHIP 8-BIT MICROCOMPUTER

DESCRIPTION The NEC µPD8021 is a stand alone 8-bit parallel microcomputer incorporating the following features usually found in external peripherals. The µPD8021 contains: 1K x 8 bits of mask ROM program memory, 64 x 8 bits of RAM data memory, 21 I/O lines, an 8-bit interval timer/event counter, and internal clock circuitry.

#### FEATURES • 8-Bit Processor, ROM, RAM, I/O, Timer/Counter

- Single +5V Supply (+4.5V to +6.5V)
- NMOS Silicon Gate Technology
- 8.38 µs Instruction Cycle Time
- All Instructions 1 or 2 Cycles
- Instructions are Subset of µPD8048/8748/8035
- High Current Drive Capability 2 I/O Pins
- Clock Generation Using Crystal or Single Inductor
- Zero-Cross Detection Capability
- Expandable I/O Using µ8243's
- Available in 28 Pin Plastic Package

### PIN CONFIGURATION

1	$\cup$	28	Þ	vcc
2		27	þ	P <sub>21</sub>
3		26	þ	P <sub>20</sub>
4		25	Þ	P17
5		24	Þ	<sup>P</sup> 16
6		23	þ	P15
7	μPD 9021	22	Þ	P14
8	0021	21	Þ	P13
9		20	Þ	P12
10		19	白	P11
11		18	þ	P10
12		17		RESET
13		16	Þ	XTAL 2
14		15		XTAL 1
	1 2 3 4 5 6 7 8 9 10 11 12 13 14	1 2 3 4 5 6 7 μPD 8 8021 9 10 11 12 13 14	$\begin{array}{ccccccc} 1 & & & & & & & & \\ 1 & & & & & & & & \\ 2 & & & & & & & & \\ 2 & & & &$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

7



(Plastic Package) . . . . . . . . . . . . . . . . . . -65°C to +125°C

### **BLOCK DIAGRAM**

### 

DC CHARACTERISTICS

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	۷IL	-0.5		+ 0.8	v	
Input High Voltage (All Except XTAL 1, XTAL 2)	VIH	2.0		v <sub>cc</sub>	v	V <sub>CC</sub> = 5.0V ± 10%
Input High Voltage (All Except XTAL 1, XTAL 2)	VIH1	3.0		vcc	v	V <sub>CC</sub> = 5.5V ± 1V
Output Low Voltage	VOL			0.45	v	I <sub>OL</sub> = 1.6 mA
Output Low Voltage (P10, P11)	VOL1			2.5	V	IOL = 7 mA
Output High Voltage (All Unless Open Drain)	∨он	2.4			v	l <sub>OH</sub> = 50 μA
Output Leakage Current (Open Drain Option — Port 0)	IOL			- 10	μA	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> +0.45V
VCC Supply Current	<sup>I</sup> CC			60	mA	

# $T = 0^{\circ}C + 10^{\circ}C + 10^{\circ}C$

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = 5.5V \pm 1V$ ;  $V_{SS} = 0V$ 

			LIMITS	6		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Cycle Time	TCY	8.38		50.0	μs	3.58 MHz XTAL ① <sup>for T</sup> CY <sup>Min.</sup>
Oscillator Frequency Variation (Resistor Mode)	ΔF	-20		+20	%	F = 2.5 MHz ①

Note: (1) Control outputs:  $C_L = 80 \text{ pF}$ ;  $R_L = 2.2 \text{K}/4.3 \text{K}$ 

### AC CHARACTERISTICS

### μ PD8021

### PIN IDENTIFICATION

PIN		
NO.	SYMBOL	FUNCTION
1-2, 26-27	P20-P23 (Port 2)	P <sub>20</sub> -P <sub>23</sub> comprise the 4-bit bi-directional I/O port which is also used as the expander bus for the $\mu$ PD8243.
3	PROG	PROG is the output strobe pin for the $\mu$ PD8243.
4-11	P00-P07 (Port 0)	One of the two 8-bit quasi bi-directional I/O ports.
12	ALE	Address Latch Enable output (active-high). Occurring once every 30 input clock periods, ALE can be used as an output clock.
13	T1	Testable input using transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction. T1 also provides zero-cross sensing for low-frequency AC input signals.
14	VSS	Processor's ground potential.
15	XTAL 1	One side of frequency source input using resistor, inductor, crystal or external source. (non-TTL compatible VIH).
16	XTAL 2	The other side of frequency source input.
17	RESET	Active high input that initializes the processor and starts the program at location zero.
18-25	P10 <sup>-P</sup> 17 (Port 1)	The second of two 8-bit quasi bi-directional I/O ports.
28	Vcc	+5V power supply input.

FUNCTIONAL DESCRIPTION The NEC µPD8021 is a single component, 8-bit, parallel microprocessor using N-channel silicon gate MOS technology. The self-contained 1K x 8-bit ROM, 64 x 8-bit RAM, 8-bit timer/counter, and clock circuitry allow the µPD8021 to operate as a single-chip microcomputer in applications ranging from controllers to arithmetic processors.

> The instruction set, a subset of the µPD8048/8748/8035, is optimum for high-volume, low cost applications where I/O flexibility and instruction set power are required. The  $\mu$ PD8021 instruction set is comprised mostly of single-byte instructions with no instructions over two bytes.

		INSTRUCTION CODE					FLAG						
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	Do	CYCLES	BYTES	c
		DATA MO	VES										
MOV A, = data	(A) ← data	Move Immediate the specified data into	0	0	1	0	0	0	1	1	2	2	
MOV A, Rr	(A) ← (Rr); r = 0 – 7	the Accumulator. Move the contents of the designated	d7 1	d6 1	d5 1	d4 1	d3 1	d2 r	d1 r	do r	1	1	
MOV A, @ Rr	(A) ← ((Rr)); r = 0 – 1	registers into the Accumulator. Move Indirect the contents of data	1	1	1	1	0	0	0	r	1	1	
	(0)	memory location into the Accumulator.		_									
MOV Hr, = data	(Hr) ← data; r = 0 - 7	Move Immediate the specified data into the designated register.	1 d7	0 d6	1 d5	1 d4	1 d3	ď2	ď	d <sub>0</sub>	2	2	
MOV Rr, A	(Rr) ← (A); r = 0 – 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1	
MOV @ Rr, A	((Rr)) ← (A); r = 0 – 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1	
MOV @ Rr, = data	((Rr)) ← data; r = 0 - 1	Move Immediate the specified data into data memory.	1 d7	0 d6	1 d5	1 d₄	0 d3	0 d2	0 d1	r do	2	2	
MOVP A, @ A	(PC 0 - 7) ← (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	o	1	0	õ	ō	1	1	2	1	
XCH A, Rr	(A)	Exchange the Accumulator and desig-	0	0	1	0	1	r	r	r	1	1	
XCH A, @ Rr	(A) ≓ ((Rr)); r = 0 - 1	Exchange Indirect contents of Accumu- lator and location in data memory	0	0	1	0	0	0	0	r	1	1	
XCHD A, @ Rr	(A 0 - 3) 컱 ((Rr)) 0 - 3)); r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory	0	0	1	1	0	0	0	r	1	1	
		FLAG	s								L	L	
CPL C	(C) ← NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•
CLR C	(C) ← 0 .	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1	•
		INPUT/OU	TPUT										
ANLD Pp, A	(P <sub>p</sub> ) ← (P <sub>p</sub> ) AND (A 0 - 3) p = 4 - 7	Logical and contents of Accumulator with designated port (4 – 7).	1	0	0	1	1	1	р	р	2	1	
IN A, Pp	(A) ← (P <sub>p</sub> ); p = 1 - 2	Input data from designated port (1 – 2) into Accumulator.	0	0	0	0	1	0	р	р	2	1	
MOVD A, P <sub>p</sub>	$(A \ 0 - 3) \leftarrow (P_p); p = 4 - 7$ $(A \ 4 - 7) \leftarrow 0$	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	1	p	р	2	1	
MOVD P <sub>p</sub> , A	(P <sub>p</sub> ) ← A 0 - 3; p = 4 - 7	Move contents of Accumulator to desig- nated port (4 - 7).	0	0	1	1	1	1	р	р	1	1	
ORLD P <sub>p</sub> , A	(P <sub>p</sub> ) ← (P <sub>p</sub> ) OR (A 0 - 3) p = 4 - 7	Logical or contents of Accumulator with designated port (4 – 7).	1	0	0	0	1	1	р	ρ	1	1	
OUTL P <sub>p</sub> , A	$(P_p) \leftarrow (A);  p \approx 1-2$	Output contents of Accumulator to designated port (1 - 2).	0	0	1	1	1	0	р	р	1	1	
		REGIST	ERS					-					
INC Rr	(Rr) ← (Rr) + 1; r = 0 - 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1	
INC @ Rr	((Rr)) ← ((Rr)) + 1; r = 0 ~ 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1	
CALL addr	((SP)) ← (PC), (PSW 4 - 7)	Call designated Subroutine.	a10	ag	ag	1	0	1	0	0	2	2	
	(SP) ← (SP) + 1 (PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) → PF		a7	<sup>a</sup> 6	a5	a4	ag	a2	a1	a0			
RET	$(PC(T) \leftarrow DBP$ $(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow ((SP))$	Return from Subroutine without restor-	1	0	0	0	0	0	1	1	2	1	
		TIMER/COI	JNTER								L	· · · · · · · · · · · · · · · · · · ·	·
MOV A, T	(A) ← (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1	
MOV T, A	(T) ← (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1	
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1	
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1	1
STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1	
		MISCELLA	NEOUS										
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1	

Notes: 1) Instruction Code Designations r and p form the binary representation of the Registers and Ports involved. 2) The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in. 3) References to the address and data are specified in bytes 2 and/or 1 of the instruction. 4) Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions

SYMBOL	DESCRIPTION
A	The Accumulator
addr	Program Memory Address (12 bits)
c	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
Р	"In-Page" Operation Designator
Pp	Port Designator (p = 1, 2 or 4 - 7)
Rr	Register Designator (r = 0, 1 or 0 - 7)

SYMBOL	DESCRIPTION
т	Timer
• T1	Testable Flag 1
х	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location
4	Replaced By

### INSTRUCTION SET

# μPD8021

	FUNCTION	DESCRIPTION		<b>D</b> -				ODE			CYCLES	BYTES	FLAG
MNEMONIC	FUNCTION	ACCUMULA	TOR	06	05		03		01	00	CICLES	01120	Ŭ.
ADD A, = data	(A) ← (A) + data	Add immediate the specified Data to the	0	0	0	0	0	0	1	1	2	2	•
Add A, Rr	(A) ← (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	1	1	0	1	r	r	r	1	1	•
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 ~ 1	Add indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•
ADDC A, = data	(A) ← (A) + (C) + data	Add immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d5	1 d∡	0 d3	0 d2	1 d1	1 d0	2	2	•
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	o	1	1	1	1	r	r	r	1	1	•
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•
ANL A, = data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2	
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 – 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1	
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 – 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1	
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1	
CLR A	(A) ← 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1	
DAA		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•
DEC A	(A) ← (A) - 1	DECREMENT by 1 the Accumulator's contents.	0	0	0	0	0	1	1	1	1	1	}
INC A	(A) ← (A) + 1	Increment by 1 the Accumulator's contents.	0	0	0	1	0	1	1	1	1	1	
ORL A, = data	(A) ← (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 d6	0 d5	0 d4	0 d3	0 d2	1 d1	1 d0	2	2	
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 ~ 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1	
ORL A @ Rr	(A) ← (A) OR ((Rr)) for r = 0 – 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	c	0	0	0	r	1	1	
RLA	(AN + 1)← (AN) (A <sub>0</sub> ) ← (A <sub>7</sub> ) for N = 0 – 6	Rotate Accumulator left by 1-bit with- out carry.	1	1	1	0	0	1	1	1	1	1	
RLC A	$(AN + 1) \leftarrow (AN); N = 0 - 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1	•
RR A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1	
RRCA	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•
SWAP A	$(A_{4.7}) \neq (A_0 - 3)$	Swap the 24-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1	
XRLA, ≖data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d7	1 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2	
XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 – 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1	
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 – 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1	
		BRANC	н										
DJNZ Rr, addr	(Rr) ← (Rr) - 1;r = 0 - 7 If (Rr) ≠ 0 (PC 0 - 7) ← addr	Decrement the specified register and test contents.	1 87	1 a6	1 85	0 a4	1 a3	r a2	r a1	r aQ	2	2	
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag	1 97	1 86	1 85	1 84	0 83	1 82	1 81	0 a0	2	2	
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	a10 a7	а9 а6	88 85	0 a4	0 a3	1 92	0 81	90 0	2	2	
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with address page.	1	0	1	1	0	0	1	1	2	1	
JNC addr	(PC 0 - 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 87	1 86	1 85	0 a4	0 a3	1 a2	1 a1	0 a()	2	2	
JNT1 addr	(PC 0 - 7) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0 37	1 86	0 a5	0 a4	0 a3	1 a2	1 81	0 a0	2	2	
JNZ addr	(PC 0 – 7) ← addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if Accumulator is non-zero.	1 87	0 86	0 85	1 a4	0 a3	1 82	1 81	0 a0	2	2	
JTF addr	(PC 0 - 7) ← addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 87	0 a6	0 85	1 84	0 83	1 82	1 81	0 06	2	2	
JT1 addr	(PC 0 – 7) ← addr if T1 = 1 (PC) ← (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0	1 86	0 85	1 a4	0 a3	1 82	1 81	90 0	2	2	
JZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	1 87	1 a6	0 85	0 a4	0 a3	1 a2	1 a1	a0	2	2	

7



ITEM MILLIMETERS INCHES 38.0 MAX. 1.496 MAX. Α в 2.49 0.098 с 2.54 0.10 D 0.5 ± 0.1 0.02 ± 0.004 E 33.02 1.3 F 1.5 0.059 G 2.54 MIN. 0.10 MIN 0.5 MIN. 0.02 MIN. н 5.22 MAX. 0.205 MAX. 1 J 5.72 MAX. 0.225 MAX. ĸ 15.24 0.6 L 13.2 0.52 0.25 + 0.10 - 0.05 0.01 + 0.004 - 0.002 м

PACKAGE OUTLINE µPD8021C

# **NEC Microcomputers, Inc.**



# SINGLE CHIP 8-BIT MICROCOMPUTER WITH ON-CHIP A/D CONVERTER

DESCRIPTION The NEC µPD8022 is designed for low cost, high volume applications requiring large ROM space, analog to digital conversion capability, a capacitive touchpanel keyboard interface and/or a power line time base. The µPD8022 satisfies these requirements by integrating on one chip, an 8-bit µPD8021 type processor with 2K of ROM, a 2 channel 8-bit A/D converter, a high impedance comparator input port, and a zero crossing detector.

### FEATURES • 8-Bit Processor, ROM, RAM, I/O and Clock Generator

- Single +5V Supply (4.5V to 6.5V)
- NMOS Silicon Gate Technology
- 2K x 8 ROM, 64 x 8 RAM, 26 I/O Lines
- On Chip 8-Bit A/D Converter with 2 Input Channels
- 8.3 µs Instruction Cycle Timer
- Instructions are a Subset of μPD8048; Superset of μPD8021
- Internal Timer/Event Counter
- External and Timer/Counter Interrupts
- On-Chip Zero-Cross Detector
- High Impedance Comparator Port with Variable Threshold
- Clock Generator Using a Crystal or Single Inductor
- High Current Drive Capability on 2 I/O Pins
- Expandable I/O Utilizing the µPD8243
- Available in 40-Pin Plastic Dual-In-Line Package

### PIN CONFIGURATION

P26	-	40	hvcc
P27 1 :	2	39	<b>6</b> P25
	3	38	6P24
VAREF	1	37	FPROG
	5	36	FP23
	6	35	FiP22
AVss H	7	34	<b>H</b> P21
₅ Fo⊺	3	33	<b>F</b> P <sub>20</sub>
∨тна а	9	32	6P17
	μΡD	31	
	8022	2 30	<b>E</b> P15
	,	29	Б <sub>Р14</sub>
	-	28	Бріз
	1	27	Б <sub>Р12</sub>
P5 0 19	• 5	26	Бр <u>ії</u>
	3	25	5 P10
P7 7	,	20	<b>B</b> RESET
ALE	, >	27	EXTAL 2
TID	2 N	20	EXTAL 1
	7	22	Быват
	, <u> </u>	21	



Operating Temperature	
Storage Temperature (Plastic Package)	65°C to +125°C
Voltage on Any Pin	0.5 to +7 Volts <sup>(1)</sup>
Power Dissipation	1 Watt

ABSOLUTE MAXIMUM RATINGS\*

Note: 1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5.5V \pm 1V$ ,  $V_{SS} = 0V$ 

BADAMETED	CYMPO)		LIMITS	5		TEST	
PARAMETER	STMBUL	MIN	түр	MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	v	V <sub>TH</sub> Floating	
Input Low Voltage (Port 0)	VIL1	-0.5		V <sub>TH</sub> -0.1	v		
Input High Voltage (All except XTAL 1, RESET)	VIH	2.0		VCC	V	V <sub>CC</sub> = 5.0V ± 10% V <sub>TH</sub> Floating	
Input High Voltage (All except XTAL 1, RESET)	V <sub>IH1</sub>	3.0		Vcc	V	V <sub>CC</sub> = 5.5V ± 1V V <sub>TH</sub> Floating	
Input High Voltage (Port 0)	VIH2	VTH+0.1		Vcc	V		
Input High Voltage (RESET, XTAL 1)	VIH3	3.0		Vcc	V		
Port 0 Threshold Voltage	VTH	0		0.4 VCC	V		
Output Low Voltage	VOL			0.45	V	IOL = 1.6 mA	
Output Low Voltage (P10, P11)	VOL1			0.25	V	I <sub>OL</sub> = 7 mA	
Output High Voltage (All unless open drain option for Port 0)	Voн	2.4			V	I <sub>OH</sub> = 50 μA	
Input Current (T1)	<sup>I</sup> L1			±200	μA	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> + 0.45V	
Output Leakage Current (Open drain option for Port 0)	<sup>I</sup> L0			±10	μA	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> + 0.45V	
V <sub>CC</sub> Supply Current	ICC			100	mA		

DC CHARACTERISTICS

# μ PD8022

### PIN IDENTIFICATION

	PIN	FUNCTION						
NO.	SYMBOL	FUNCTION						
8	т <sub>о</sub>	Active low interrupt input if enabled. Also testable using the conditional jump instructions JTO and JNTO.						
19	T <sub>1</sub>	Zero-cross detector input. After executing a STRT CNT instruc- tion this becomes the event counter input. Also testable using the conditional jump instructions JT1 and JNT1. Optional ROM mask pull-up resistor available.						
6	AN0	Analog input to the A/D converter after execution of the SEL AN0 instruction.						
5	AN1	Analog input to the $A/D$ converter after execution of the SEL AN1 instruction.						
22	XTAL 1	Input for internal oscillator connected to one side of a crystal or inductor. Serves as an external frequency input also (Non-TTL compatible $\rm V_{IH}$ ).						
23	XTAL 2	Input for internal oscillator connected to the other side of a crystal or inductor. This pin is not used when employing an external frequency source.						
37	PROG	Strobe output for the $\mu$ PD8243 I/O expander.						
18	ÂLE	Active high address latch enable output occurring once every instruction cycle. Can be used as an output clock.						
24	RESET	Active high input that initializes the processor to a defined state and starts the program at memory location zero.						
40	v <sub>cc</sub>	+5V power supply.						
3	AVcc	+5V A/D converter power supply.						
20	V <sub>SS</sub>	Power supply ground potential.						
7	AV <sub>SS</sub>	A/D converter power supply ground potential. Sets conversion range lower limit.						
4	VA <sub>REF</sub>	Reference voltage for A/D converter. Sets conversion range upper limit.						
9	∨ <sub>тн</sub>	Port 0 comparator threshold reference input.						
21	SUBST	Substrate connection used with bypass capacitor to $V_{\mbox{SS}}$ for substrate voltage stabilization and improvement of A/D accuracy.						
10-17	P <sub>00</sub> -P <sub>07</sub>	Port 0. 8-bit open drain I/O port with comparator inputs. The reference threshold is set via $\rm V_{TH}.$ Optional ROM mask pull-up resistors available.						
25-32	P10 <sup>-P</sup> 17	Port 1. 8-bit quasi-bidirectional port. TTL compatible.						
1-2 33-36 38-39	P <sub>20</sub> -P <sub>27</sub>	Port 2. 8-bit quasi-bidirectional port. TTL compatible. $P_{20}$ - $P_{23}$ also function as an I/O expander port for the $\mu$ PD8243.						

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5.5V \pm 1V$ ,  $V_{SS} = 0V$ 

AC CHARACTERISTICS

DADAMETER	SYMPOL		LIMIT	s	LINUT	TEST	
FARAMETER	STINBUL	MIN	TYP	МАХ	UNI	CONDITIONS	
Cycle Time	tCY	8.38		50.0	μs	3.58 MHz XTAL for t <sub>CY</sub> min.	
Zero-Cross Detection Input (T1)	VT1	1		3	VACpp	AC coupled	
Zero-Cross Accuracy	Azc			±135	mV	60 Hz Sine Wave	
Zero-Cross Detection Input Frequency (T1)	FT1	0.06		1	kHz		
Port Control Setup Before Falling Edge of PROG	<sup>t</sup> CP	0.5			μs	tCY = 8.38 μs, CL = 80 pF	
Port Control Hold After Falling Edge of PROG	<sup>t</sup> PC	0.8			μs	tCY = 8.38 μs, CL = 80 pF	
PROG to Time P2 Input Must be Valid	tpR			1.0	μs	t <sub>CY</sub> = 8.38 μs, C <sub>L</sub> = 80 pF	
Output Data Setup Time	tpp	7.0			μs	tCY = 8.38 μs, CL = 80 pF	
Output Data Hold Time	tpD	8.3			μs	t <sub>C</sub> γ = 8.38 μs, C <sub>L</sub> = 80 pF	
Input Data Hold Time	tpf	0		150	μs	t <sub>CY</sub> = 8.38 μs, C <sub>L</sub> = 80 pF	
PROG Pulse Width	tpp	8.3			μs	t <sub>CY</sub> = 8.38 μs, C <sub>L</sub> = 80 pF	
ALE to Time P2 Input Must be Valid	<sup>t</sup> PRL			3.6	μs	t <sub>CY</sub> = 8.38 μs, C <sub>L</sub> = 80 pF	
Output Data Setup Time	tpL	0.8			μs	t <sub>C</sub> γ = 8.38 μs, C <sub>L</sub> = 80 pF	
Output Data Hold Time	tLP	1.6			μs	t <sub>CY</sub> = 8.38 μs, C <sub>L</sub> = 80 pF	
Input Data Hold Time	tPFL	0			μs	t <sub>C</sub> γ = 8.38 μs, C <sub>L</sub> = 80 pF	
ALE Pulse Width	tLL	3.9		23.0	μs	t <sub>CY</sub> = 8.38 μs for min.	

#### PORT 2 TIMING



### TIMING WAVEFORM

### A/D CONVERTER CHARACTERISTICS

T a = 0°C to 70°C, V\_{CC} = 5.5V  $\pm$  1V, V\_{SS} = 0V, AV\_{CC} = 5.5V  $\pm$  1V, AV\_{SS} = 0V AV\_{CC}/2  $\leq$  V\_{AREF}  $\leq$  AV\_{CC}

PARAMETER	SYMBOL		LIMITS	UNITS	TEST CONDITIONS	
FARAMETER	STIVIBUL	MIN	ΜΙΝ ΤΥΡ			
Resolution		8			BITS	
Switch Point Accuracy	A <sub>SP</sub>		± 1/2		LSB	2
Absolute Accuracy	AAB		±1		LSB	
Sample Setup Before Falling Edge of ALE	tss		0.20		tCY	1
Sample Hold After Falling Edge of ALE	<sup>t</sup> SH		0.10		tCY	1
Input Capacitance (ANO, AN1)	C <sub>AD</sub>		1		pF	
Conversion Time	<sup>t</sup> CNV	4		4	tCY	
Conversion Range		AVSS		VAREF	V	
Reference Voltage	VAREF	AV <sub>CC</sub> /2		AVCC	V	

Note: (1) The analog signal on ANO and AN1 must remain constant during the sample time  ${}^{t}SS + {}^{t}SH$ 



#### TIMING WAVEFORM



The instruction set of the  $\mu$ PD8022 is a subset of the  $\mu$ PD8048 instruction set except for three instructions, SEL AN0, SEL AN1, and RAD, which are unique to the  $\mu$ PD8022. The  $\mu$ PD8022 instruction set is also a superset of the  $\mu$ PD8021, meaning that the  $\mu$ PD8022 will execute ALL of the  $\mu$ PD8021 instructions PLUS some additional instructions which are listed below. For a summary of the  $\mu$ PD8021 instruction set, please refer to that section. Symbols used below are defined in the same manner as in that section. Also note that the instructions listed below do not affect any status flags. INSTRUCTION SET

			Τ	INSTRUCTION CODE								
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>	CYCLES	BYTES
JTO addr	(PC <sub>0-7</sub> ) ← addr if T0 = 1 (PC) ← (PC) + 2	Jump to specified address if TO is high	0	0	1	1	0	1	1	0	2	2
	if T0 = 0		-/	-0	-5	-4	-3	-2	-	-0		
JNTO addr	$(PC_{0-7}) \leftarrow addr \text{ if}$ T0 = 0 $(PC) \leftarrow (PC) + 2$	Jump to specified address if TO is low	0	0	1	0	0	1	1	0	2	2
	if T0 = 1		a7	<sup>a</sup> 6	<sup>a</sup> 5	a4	a3	a2	a1	_∎0		
RAD	(A) ← (CRR)	Move to A the contents of the A/D conversion result register (CRR)	1	0	0	0	0	0	0	0	2	1
SEL ANO		Select AN0 as the input for the A/D converter	1	0	0	0	0	1	0	1	1 .	1
SEL AN1		Select AN1 as the input for the A/D converter	1	0	0	1	0	1	0	1	1	1
ENI		Enable the external interrupt input TO	0	0	0	0	0	1	0	1	1	1
DISI		Disable the external interrupt input TO	0	0	0	1	0	1	0	1	1	1
EN TCNTI		Enable internal timer/ counter interrupt	0	0	1	0	0	1	0	1	1	1
DIS TCNTI		Disable internal timer/ counter interrupt	0	0	1	1	0	1	0	1	1	1
RETI	(SP) ← (SP) – 1 (PC) ← ((SP))	Return from interrupt and re-enable interrupt input logic	1	0	0	1	0	0	1	1	2	1



μPD8022C

PACKAGE OUTLINE

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
в	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 + 0.1	0.010 + 0.004

8022DS-12-80-CAT

# **NEC Microcomputers, Inc.**

# UNIVERSAL PROGRAMMABLE PERIPHERAL INTERFACE — 8-BIT MICROCOMPUTER

DESCRIPTION The μPD8041 is a programmable peripheral interface intended for use in a wide range of microprocessor systems. Functioning as a totally self-sufficient controller, the μPD8041 contains an 8-bit CPU, 1K x 8 program memory, 64 x 8 data memory, I/O lines, counter/timer, and clock generator in a 40-pin DIP. The bus structure, data register, and status register enable easy interface to 8048, 8080A, or 8085A based systems.

FEATURES • Fully Compatible with 8048, 8080A and 8085A Bus Structure

- 8-Bit CPU with 1K x 8 ROM, 64 x 8 RAM, 8-Bit Timer/Counter, 18 I/O Lines
- 4-Bit Status and 8-Bit Data Register for Asynchronous Slave-to-Master Interface
- Interrupt, DMA, or Polled Operation
- Expandable I/O
- Two Interrupts
- 40-Pin Plastic or Ceramic DIP
- Single +5V Supply

### PIN CONFIGURATION

т0	1	$\cup$	40	$\square$	Vcc
×1	2		39	Þ	Т1
X2	3		38	Þ	P27
RESET	4		37	Þ	P26
SS	5		36	Þ	P <sub>25</sub>
CS	6		35	Ь	P24
EA	7		34	Ь	P17
RD	8		33	Ь	P16
A0	9	μPD	32	Þ	P15
WR	10	9041	31	Þ	P14
SYNC	11	0041	30	Þ	P13
D <sub>0</sub>	12		29	Þ	P12
D1	13		28	Þ	P11
D2	14		27	Þ	P10
D3	15		26	Þ	Vnn
D4	16		25	Þ	PROG
D5	17		24	Þ	P23
D6	18		23	Þ	P22
D7	19		22	Þ	P21
VSS	20		21	Ь	P20
			1	,	

. .

7

#### **BLOCK DIAGRAM**



			LIMITS	3		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage (All except X <sub>1</sub> and X <sub>2</sub> )	VIL	-0.5		+0.8	v	
Input Low Voltage (X1 and X2, RESET)	VIL1	-0.5		0.6	V	
Input High Voltage (All except X <sub>1</sub> , X <sub>2</sub> , RESET)	ViH	2.0		Vcc	v	
Input High Voltage (X1, X2, RESET)	VIH1	3.8		Vcc	v	
Output Low Voltage (D <sub>0</sub> -D <sub>7</sub> , SYNC)	VOL			0.45	,v	1 <sub>OL</sub> = 2.0 mA
Output Low Voltage (All other outputs except PROG)	VOL1			0.45	V .	IOL = 1.0 mA
Output Low Voltage (PROG)	VOL2			0.45	v	IOL = 1.0 mA
Output High Voltage (D0-D7)	Voн	2.4			V	IOH = -400 µA
Output High Voltage (All other outputs)	<sup>V</sup> OH1	2.4			v	I <sub>OH</sub> = <del>-</del> 50 µA
Input Leakage Current (T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, EA, A <sub>0</sub> )	μL			±10	μA	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>CC</sub>
Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> ; High Z State)	IOL			±10	μA	V <sub>SS</sub> + 0.45 < V <sub>IN</sub> < V <sub>CC</sub>
VDD Supply Current	IDD			15	mA	
Total Supply Current	ICC + IDD			125	mA	
Low Input Source Current (P10-P17; P20-P27)	111			0.5	mA	V <sub>IL</sub> = 0.8V
Low Input Source Current (SS; RESET)	<sup>1</sup> LI1			0.2	mA	V <sub>1L</sub> = 0.8V

## PIN IDENTIFICATION

	PIN	
NO.	SYMBOL	FUNCTION
1,39	Т <u>о,</u> Т1	Testable input pins using conditional transfer functions JT0, JNT0, JT1, JNT1. T1 can be made the counter/ timer input using the STRT CNT instruction.
2	X1	One side of the crystal input for external oscillator or frequency source.
3	X <sub>2</sub>	The other side of the crystal input.
4	RESET	Active-low input for processor initialization. RESET is also used for power down.
5	SS	Single Step input (active-low), SS together with SYNC output allows the $\mu$ PD8041 to "single-step" through each instruction in program memory.
6	cs	Chip Select input (active-low). CS is used to select the appropriate $\mu PD8041$ on a common data bus.
7	EA	External Access input (active-high) is used for ROM verification.
8	RD	Read strobe input (active-low). RD will pulse low when the master processor reads data and status words from the DATA BUS BUFFER or Status Register.
9	A <sub>0</sub>	Address input which the master processor uses to indicate if a byte transfer is a command or data.
10	WR	Write strobe input (active-low). WR will pulse low when the master processor writes data or status words to the DATA BUS BUFFER or Status Register.
11	SYNC	The SYNC output pulses once for each $\mu$ PD8041 instruction cycle. It can function as a strobe for external circuitry. SYNC can also be used together with SS to "single-step" through each instruction in program memory.
12-19	D <sub>0</sub> -D7 BUS	The 8-bit, bi-directional, tri-state DATA BUS BUFFER lines by which the $\mu$ PD8041 interfaces to the 8-bit master system data bus.
20	VSS	Processor's ground potential.
21-24, 35-38	P20-P27	PORT 2 is the second of two 8-bit, quasi-bi-directional I/O ports. P <sub>20</sub> -P <sub>23</sub> contain the four most significant bits of the program counter during external memory fetches. P <sub>20</sub> -P <sub>23</sub> also serve as a 4-bit I/O bus for the $\mu$ PD8243, INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. PROG is used as an output strobe for the $\mu PD8243.$
26	V <sub>DD</sub>	VDD is +5V for normal operation of the $\mu$ PD8041. VDD is also the Low Power Standby input.
27-34	P10-P17	PORT 1 is the first of two 8-bit quasi-bi-directional I/O ports.
40	Vcc	Primary power supply. VCC must be +5V for the operation of the $\mu$ PD8041.



 $T_a = 0^{\circ}C$  to +70°C;  $V_{DD} = V_{CC} = +5V$ ;  $V_{SS} = 0V$ 

		LIN	AITS		TEST					
PARAMETER	SYMBOL	MIN	MIN MAX		CONDITIONS					
DBB READ										
CS, A0 Setup to $\overline{RD}\downarrow$	<sup>t</sup> AR	0		ns						
CS, A₀ Hold after RD ↑	<sup>t</sup> RA	0		ns						
RD Pulse Width	tRR	250		ns	tCY = 2.5 μs					
CS, A <sub>0</sub> to Data Out Delay	tAD		150	ns						
RD↓ to Data Out Delay	tRD		150	ns						
RD ↑ to Data Float Delay	<sup>t</sup> DF	10	100	ns						
Recovery Time between	<sup>t</sup> RV	1		μs						
Reads and/or Writes										
Cycle Time	tCY	2.5		μs	6 MHz Crystal					
	DBB	WRITE								
CS, A0 Setup to WR↓	tAW	0		ns						
CS, A0 Hold after WR ↑	tWA	0		ns						
WR Pulse Width	tww	250		ns	tCY = 2.5 μs					
Data Setup to WR ↑	tDW	150		ns						
Data Hold after WR ↑	Data Hold after WR↑ tWD 0			ns						

The  $\mu$ PD8041 is a programmable peripheral controller intended for use in master/slave configurations with 8048, 8080A, 8085A, 8086 as well as most other 8-bit and 16-bit microprocessors. The  $\mu$ PD8041 functions as a totally self-sufficient controller with its own program and data memory to unburden the master CPU effectively from I/O. handling and peripheral control functions. The  $\mu$ PD8041 is an intelligent peripheral device which connects directly to the master processor bus to perform control tasks which offload main system processing and more efficiently distribute processing functions.

READ OPERATION – DATA BUS BUFFER REGISTER



TIMING WAVEFORMS

FUNCTIONAL

DESCRIPTION

WRITE OPERATION - DATA BUS BUFFER REGISTER



### AC CHARACTERISTICS

### INSTRUCTION SET

# μPD8041

					INS	TRUCI	TION C	ODE						F	LAGS		
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>	CYCLES	BYTES	C AC	FO	F1 IBI	F OBI	F
ADD A, = data	(A) •- (A) + data	Add Immediate the specified Data to the	0	0	0	0	0	0	1	1	2	2	•				-
ADD A, Rr	(A) - (A) + (Br) for r = 0 - 7	Accumulator. Add contents of designated register to	d7 0	d6 1	d5 1	d4 0	d3 1	d2 r	d1 r	d0 r	1	1	•				
ADD A, @ Rr	(A) ~ (A) + ((Rr)) for r = 0 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•				
ADDC A, = data	(A) - (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d5	1 04	0 d3	0 d2	1 d1	1 d0	2	2	•				
ADDC A, Rr	(A) - (A) + (C) + (Rr) for r = 0 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•				
ADDC A, @ Rr	(A) • (A) + (C) + ((Rr)) for r = 0 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	٢	1	1	•				
ANLA, ≃data	(A) - (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 46	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2					
ANL A, Rr	(A) • (A) AND (Rr) for r = 0 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1					
ANL A, @ Rr	(A) (A) AND ((Rr)) for r = 0 = 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1					
CPL A	(A) + NOT (A)	Complement the contents of the Accumulator	0	0	1	1	0	1	1	1	1	1					
CLR A	(A) + 0	CLEAR the contents of the Accumulator	0	0	1	0	0	1	1	1	1	1					
DAA		DECIMAL ADJUST the contents of the Accumulator	0	1	0	1	0	1	1	1	1	1	ļ				
DEC A	(A) - (A) 1	DECREMENT by 1 the accumulator's contents	°	0	0	0	0	1	1	1	1	1					
INC A	(A) · (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1					
ORLA, = data	(A) ← (A) OR data	Logical OR or specified immediate data with Accumulator	0	1 de	0 de	0	0	0 d 2	1 d1	1 do	2	2					
ORL A, Rr	(A) - (A) OR (Rr) for r = 0 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	,	r	1	1					
ORL A, @ Rr	(A) + (A) OR ((Rr)) for r = 0 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	0	0	0	r	1	1					
RLA	$(AN + 1) \cdot (AN)$ $(A_0) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit without carry	1	1	1	0	0	1	1	1	1	1					
RLCA	for N = 0 6 (AN + 1) ← (AN), N = 0 6 (A <sub>0</sub> ) ← (C) (C) + (A <sub>7</sub> )	Rotate Accumulator left by 1-bit through carry	1	1	1	1	0	1	1	۱	1	1	•				
RR A	(AN) (AN + 1), N = 0 6 (A <sub>7</sub> ) - (A <sub>0</sub> )	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1					
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit through carry	0	1	1	0	0	1	1	1	1	'	ŀ				
SWAP A	(A4.7) - (A0 - 3)	Swap the 2.4-bit nibbles in the Accumulator.	0	1	0	0	0	۱	1	1	1	'					
XRLA, # data	(Å) + (A) XOR data	Logical XOR specified immediate data with Accumulator.	1	1 de	0 ds	1 d⊿	0 d3	0 d2	1 d1	1 dn	2	2					
XRL A, Pr	(A) ← (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated	ĺ,	1	0	1	1	,	,	r	1	1					
XRLA, @ Rr	(A) • (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1					
		BRA	ANCH														
DJNZ Rr, addr	(Rr) ← (Rr) – 1, r = 0 – 7 If (Rr) ≠ 0 (PC 0 – 7) –	Decrement the specified register and test contents.	1 a7	1 ª6	1 ag	0 a4	1 a3	a2	r a1	aO	2	2					
JBb addr	(PC 0 - 7) ← addr (PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set	b2	b1	b <sub>0</sub>	1	0	0	1	0	2	2					
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag	1	1	1	1	0	1	1	0	2	2	1				
JFO addr	(PC) = (PC) + 2 + C = 0 (PC = 0) + 2 + 1 + C = 0 (PC) = -7) + addr + 1 + FO = 1	Jump to specified address if Flag F0 is	1	46 0	1	1	a3 0	a:2 1	1	۵0 0	2	2					
JF1 addr	(PC 0 - 7) ← addr if F1 = 1	Jump to specified address if Flag F1 is	0	*6 1	1	1	a3 0	42 1	1	0	2	2					
JMP addr	$(PC) \leftarrow (PC) + 2 \text{ if } F1 = 0$ $(PC 8 - 10) \leftrightarrow \text{addr } 8 - 10$ $(PC 0 - 7) \leftarrow \text{addr } 0 - 7$ $(PC 11) \leftrightarrow \text{DBE}$	Direct Jump to specified address within the 2K address block.	a7 a10 a7	а6 99	a5 a8 a5	84 0 84	93 93 93	⊿2 1 ∂2	#1 0; #1	a0 ₀0	2	2					
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	1	0	1	1	0	0	1	1	2	1					
JNC addr	(PC 0 – 7) ← addr if C = 0 • (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1	1 ac	1 ac	0	0 a2	1 an	1. a1	0 an	2	2					
JNIBF addr	(PC 0 - 7) ← addr if IBF =	Jump to specified address if input buffer	l'	ידסי 1	0	1	0	1	1	0	2	2					
IOBE	$(PC) \leftarrow (PC) + 2 \text{ if } IBF = 1$ $(PC = 7) \leftarrow \text{addr} \text{ if } OBE = 1$	full flag is low.	87 1	а6 0	a5 0	a4, 0	ag N	a2 1	a1 1	90 0	2	2					
	(PC) ← (PC) + 2 if OBF = 0	buffer full flag is set.	87	°6	a5	84	ag	<b>?</b> 2	a1	a0	-		į –				

7

# μ PD8041

### INSTRUCTION SET (CONT.)

					INS	TRUCT	TION C	ODE						FLA	GS	
MNEMONIC	FUNCTION		D7	D6	D5	D4	D3	D2	D1	DO	CYCLES	BYTES	C AC	FO	F1 IBF	OBF
		BRAN	CH (CC	DNT.)												
JN TO addr	(PC 0 - 7) ← addr if T0 = 0 (PC) ← (PC) + 2 if T0 = 1	Jump to specified address if Test 0 is low.	0 87	0 86	1 85	0 a4	0 a3	1 82	1 81	0 a0	2	2				
JNT1 addr	(PC 0 - 7) + addr if T1 = 0 (PC) + (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0 87	1 46	0 85	0 a4	0 a3	1 82	1 a1	0 80	2	2				
JNZ addi	(PC 0 - 7) ← addr if A ≠ 0 (PC) ⊷ (PC) + 2 if A = 0	Jump to specified address if accumulator is non-zero.	1 87	0 86	0 a5	1 84	0 a3	1 a2	1 81	0 a0	2	2				
JTF addi	(PC 0 - 7) ← addr if TF = 1 (PC) ⊷ (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 87	0 a6	0 85	1 84	0 a3	1 a2	1 81	0 a0	2	2				
JT0 addr	(PC 0 - 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a 1.	0 87	0 ¤6	1 85	1 a4	0 a3	1 a2	1 81	0 a0	2	2				
JT1 addr	(PC 0 − 7) ← addr if T1 = 1 (PC) ← (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0 87	1 ¤6	0 a5	1 a4	0 a3	1 82	1 81	90 0	2	2				
JZ adıdır	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A ± 0	Jump to specified address if Accumulator is 0.	1 a7	1 <sup>a</sup> 6	0 a5	0 a4	0 a3	1 a2	1 81	<sup>90</sup>	2	2				
		CON	TROL													
ENI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1				
DISI		Disable the External Interrupt input	0	0	0	1	0	1	0	1	1	1				
SEL RBO	(B\$) ← 0	Select Bank 0 (locations 0 – 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1				
SEL RB1	(BS) - 1	Select Bank 1 (locations 24 - 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1				
		DATA	MOVI	ES												
MOV A, = data	(A) ← data	Move Immediate the specified data into the Accumulator.	0 d7	0 de	1 ds	0 da	0 da	0 d2	1 di	1 dn	2	2				
MOV A, Rr	(A) ← (Rr), r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1				
MOV A, @ Rr	(A) ← ((Rr)); r = 0 · 1	Move Indirect the contents of data memory location into the Accumulator	1	1	1	1	0	0	0	r	1	1				
MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1				
MOV Rr, # data	(Rr) ← data; r = 0 - 7	Move Immediate the specified data into the designated register.	1 d7	0 0	1 d 5	1 d_1	1 d3	r d2	, d1	ďo	2	2				
MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	ŕ	r	r	1	1				
MOV @ Rr, A	((Rr)) ← (A); r = 0 - 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1				
MOV @ Rr, # data	((Rr)) ← data; r = 0 · 1	Move Immediate the specified data into data memory.	1 d7	0 d6	1 d5	1 04	0 d3	0 d2	0 d1	r d0	2	2				
MOV PSW, A	(PSW) ← (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1				
MOVP A, @ A	(PC 0 - 7) ← (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1				
MOVP3 A, @ A	$(PC \ 0 - 7) \leftarrow (A)$ $(PC \ 8 - 10) \leftarrow 011$ $(A) \leftarrow ((PC))$	Move Program data in Page 3 into the Accumulator.	1	1	, <b>1</b>	0	0	0	1	1	2	1				
XCH A, Rr	(A) ដ (Rr); r = 0 – 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1				
XCH A, @ Rr	(A) ≓ ((Rr)); r = 0 - 1	Exchange Indirect contents of Accumu- lator and location in data memory.	0	0	1	0	0	0	0	r	1	1				
XCHD A, @ Rr	$(A \ 0 - 3) \stackrel{<}{=} ((Rr)) \ 0 - 3));$ r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1				
		FL	AGS													
CPL C	(C) + NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•			
CPL FO	(F0) + NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1	1	•		
CPL F1	(F1) ← NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1	1			
CLRC	(C) + (	Clear content of carry bit to 0.		0	0	1	0	1	1	1	1,	1				
CLB FO	(F0) + 0	Clear content of Flag 0 to 0		0	0	0	0	1	0	1	1,	1		•		
CLR F1	(F1) ← 0	Clear content of Flag 1 to 0.	1	o	1	õ	ō	1	õ	1	1	1			•	
	1	· · · · · · · · · · · · · · · · · · ·									1	1			_	

### **INSTRUCTION SET (CONT.)**

# μ PD8041

					INST	RUCT	ION C	ODE						FLAC	s	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	00	CYCLES	BYTES	C AC	F0 F	1 (8)	= OBF
		INPUT/	OUTPL	T												
ANL Pp, ≖ data	(Pp) · (Pp) AND data p · 1 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 d6	0 d5	1 d4	1 d3	0 d2	p d1	d0	2	2				
ANLD Pp, A	(Pp) ← (Pp) AND (A 0 3) p 4 7	Logical and contents of Accumulator with designated port $(4 - 7)$ .	1	0	0	۱	1	1	р	р	2	1				
IN A, Pp	(A) - (Pp); p = 1 2	Input data from designated port (1 2) into Accumulator	0	0	0	0	1	0	р	р	2	1				
IN A, DBB	(A) ← (DBB)	Input strobed DBB data into Accumulator and clear IBF	0	0	1	0	0	0	1	0	1	1				
MOVD A, Pp	$(A \ 0 \ \cdot \ 3) \leftarrow (Pp); p = 4 \ 7$ $(A \ 4 \ 7) \leftarrow 0$	Move contents of designated port (4 7)	0	0	0	0	۱	1	р	p	2	1				
MOVD Pp, A	(Pp) - A 0 3; p = 4 7	Move contents of Accumulator to designated port (4 7)	0	0	1	1	1	1	ρ	p	1	1				
ORLD Pp, A	(Pp) ⊷ (Pp) OR (A 0 3) p = 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	۱	1	р	р	1	1				
ORLPp,=data	(Pp) - (Pp)OR data p = 1 2	Logical or Immediate specified data with designated port (1 2)	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	p d1	p d0	2	2				
OUT DBB, A	(DBB) (A)	Output contents of Accumulator on to DBB and set OBF.	0	0	0	0	0	0	1	0	1	1				
OUTL Pp, A	(Pp) · (A); p = 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	۱	1	0	ρ	р	1	1				
		REG	ISTER	s								·				
DEC Rr (Rr)	(Rr) - (Rr) 1, r = 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	r	٢	1	1				
INC Br	(Rr) · (Rr) +1, r = 0 7	Increment by 1 contents of designated register	0	0	0	1	1	٢	r	r	1	1				
INC @ Rr	((Rr)) - ((Rr)) + 1, r = 0 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1				
		SUBR	OUTIN	E												
CALL addr	((SP)) · (PC), (PSW 4 7)	Call designated Subroutine	a10	ag	ag	1	0	1	0	0	2	2				
	(SP) - (SP) + 1 (PC 8 10) - addr 8 10 (PC 0 7) ← addr 0 7 (PC 11) - DBF		a7	<sup>a</sup> 6	a5	94	ag	a2	91	90						
RET	(SP) - (SP) 1 (PC) - ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1				
RETR	(SP) - (SP) 1 (PC) - ((SP))	Return from Subroutine restoring Prograin Status Word.	1	0	0	1	0	0	1	1	2	1				
(PSW 4 7) - ((SP))																
EN TONTI		Fine lateral ateriat Figs for		0	1	0	0	1	0	1	1	1				
LIVICIVII		Timer/Counter output.					0		0							
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	'	1				
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1				
MOV T, A	(T) · (A)	Move content: of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1				
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1				
STRT ONT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1				
STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	11	1				
		MISCEL	LANE	ous					_					_		
NOP		No Operation performed	0	0	0	0	0	0	0	0	1 1	1 1				

Notes () Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.

(2) The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.

③ References to the address and data are specified in bytes 2 and or 1 of the instruction.

(4) Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:

SYMBOL	DESCRIPTION
А	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = $0 - 7$ )
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
	Interrupt
Р	"In-Page" Operation Designator
IBF	Input Buffer Full Flag

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or $0 - 7$ )
SP	Stack Pointer
Т	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
X	External RAM
#	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+	Replaced By
OBF	Output Buffer Full
DBB	Data Bus Buffer

# μ PD8041



ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 + 0.1 - 0.05	0.010 + 0.004 - 0.002



	(Ceramic)								
ITEM	MILLIMETERS	INCHES							
A	51,5 MAX.	2.03 MAX.							
В	1.62 MAX.	0.06 MAX.							
С	2.54 ± 0.1	0.1 ± 0.004							
D	0.5 ± 0.1	0.02 ± 0.004							
E	48.26 ± 0.1	1.9 ± 0.004							
F	1.02 MIN.	0.04 MIN.							
G	3.2 MIN.	0.13 MIN.							
н	1.0 MIN.	0.04 MIN.							
I	3.5 MAX.	0.14 MAX.							
J	4.5 MAX.	0.18 MAX.							
к	15.24 TYP.	0.6 TYP.							
L	14.93 TYP.	0.59 TYP.							
м	0.25 ± 0.05	0.01 ± 0.0019							
## **NEC Microcomputers, Inc.**



### UNIVERSAL PROGRAMMABLE PERIPHERAL INTERFACE — 8-BIT MICROCOMPUTER

DESCRIPTION The μPD8041A/8741A is a programmable peripheral interface intended for use in a wide range of microprocessor systems. Functioning as a totally self-sufficient controller, the μPD8041A/8741A contains an 8-bit CPU, 1K x 8 program memory, 64 x 8 data memory, I/O lines, counter/timer, and clock generator in a 40-pin DIP. The bus structure, data registers, and status register enable easy interface to 8048, 8080A or 8085A based systems. The μPD8041A's program memory is factory mask programmed, while the μPD8741A's program memory is UV EPROM to enable user flexibility.

FEATURES

- Fully Compatible with 8048, 8080A, 8085A and 8086 Bus Structure
- 8-Bit CPU with 1K x 8 ROM, 64 x 8 RAM, 8-Bit Timer/Counter, 18 I/O Lines
- 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master
  Interface
- Interchangeable EPROM and ROM Versions
- Interrupt, DMA or Polled Operation
- Expandable I/O
- 40-Pin Plastic or Ceramic Dip
- Single +5V Supply

PIN CONFIGURATION

### μPD8041A/8741A

-

e

	PIN	
NO.	SYMBOL	FUNCTION
1,39	Τ <sub>0</sub> , Τ <sub>1</sub>	Testable input pins using conditional transfer functions JTO, JNTO, JT1, JNT1. T <sub>1</sub> can be made the counter/timer input using the STRT CNT instruction. The PROM programming and verification on the $\mu$ PD8741A uses T <sub>0</sub> .
2	x <sub>1</sub>	One side of the crystal input for external oscillator or frequency source.
3	X <sub>2</sub>	The other side of the crystal input.
4	RESET	Active-low input for processor initialization. <b>RESET</b> is also used for PROM programming, verification, and power down.
5	SS	Single Step input (active-low). SS together with SYNC output allows the $\mu$ PD8741A to "single-step" through each instruction in program memory.
6	<u>cs</u>	Chip Select input (active-low). $\overline{\text{CS}}$ is used to select the appropriate $\mu$ PD8041A/8741A on a common data bus.
7	EA	External Access input (active-high). A logic "1" at this input commands the $\mu$ PD8041A/8741A to perform all program memory fetches from external memory.
8	RD	Read strobe input (active-low). $\overline{\text{RD}}$ will pulse low when the master processor reads data and status words from the DATA BUS BUFFER or Status Register.
9	A <sub>0</sub>	Address input which the master processor uses to indicate if a byte transfer is a command or data.
10	WR	Write strobe input (active-low). WR will pulse low when the master processor writes data or status words to the DATA BUS BUFFER or Status Register.
11	SYNC	The SYNC output pulses once for each $\mu$ PD8041A/8741A instruction cycle. It can function as a strobe for external circuitry. SYNC can also be used together with $\overline{SS}$ to "single-step" through each instruction in program memory.
12-19	D <sub>0</sub> -D <sub>7</sub> BUS	The 8-bit, bi-directional, tri-state DATA BUS BUFFER lines by which the $\mu$ PD8041A/8741A interfaces to the 8-bit master system data bus.
20	V <sub>SS</sub>	Processor's ground potential.
21-24, 35-38	P <sub>20</sub> -P <sub>27</sub>	PORT 2 is the second of two 8-bit, quasi-bi-directional I/O ports. $P_{20}$ - $P_{23}$ contain the four most significant bits of the program counter during external memory fetches. $P_{20}$ - $P_{23}$ also serve as a 4-bit I/O bus for the $\mu$ PD8243, INPUT/OUTPUT EXPANDER. $P_{24}$ - $P_{27}$ can be used as port lines or can provide Interrupt Request (IBF and OBF) and DMA handshake lines (DRG and DACK).
25	PROG	Program Pulse. PROG is used in programming the $\mu$ PD8741A. It is also used as an output strobe for the $\mu$ PD8243.
26	V <sub>DD</sub>	$V_{DD}$ is the programming supply voltage for programming the $\mu$ PD8741A. It is +5V for normal operation of the $\mu$ PD8041A/8741A. $V_{DD}$ is also the Low Power Standby input for the ROM version.
27-34	P <sub>10</sub> -P <sub>17</sub>	PORT 1 is the first of two 8-bit quasi-bi-directional I/O ports.
40	VCC	Primary power supply. V <sub>CC</sub> must be +5V for programming and operation of the $\mu$ PD8741A and for the operation of the $\mu$ PD8041A.

### PIN IDENTIFICATION

### µPD8041A/8741A

FUNCTIONAL<br/>DESCRIPTIONThe μPD8041A/8741A is a programmable peripheral controller intended for use<br/>in master/slave configurations with 8048, 8080A, 8085A, 8086 — as well as most<br/>other 8-bit and 16-bit microprocessors. The μPD8041A/8741A functions as a<br/>totally self-sufficient controller with its own program and data memory to effectively<br/>unburden the master CPU from I/O handling and peripheral control functions. The<br/>μPD8041A/8741A is an intelligent peripheral device which connects directly to the<br/>master processor bus to perform control tasks which off load main system processing<br/>and more efficiently distribute processing functions.

#### μPD8041A/8741A FUNCTIONAL ENHANCEMENTS

The  $\mu$ PD8041A/8741A features several functional enhancements to the earlier  $\mu$ PD8041 part. These enhancements enable easier master/slave interface and increased functionality.

1. Two Data Bus Buffers. Separate Input and Output data bus buffers have been provided to enable smoother data flow to and from master processors.



 8-Bit Status Register. Four user-definable status bits, ST<sub>4</sub>-ST<sub>7</sub>, have been added to the status register. ST<sub>4</sub>-ST<sub>7</sub> bits are defined with the MOV STS, A instruction which moves accumulator bits 4-7 to bits 4-7 of the status register. ST<sub>0</sub>-ST<sub>3</sub> bits are not affected.





3. RD and WR inputs are edge-sensitive. Status bits IBF, OBF, F1 and INT are affected on the trailing edge at RD or WR.



### μPD8041A/8741A

4. P<sub>24</sub> and P<sub>25</sub> can be used as either port lines or Buffer Status Flag pins. This feature allows the user to make OBF and IBF status available externally to interrupt the master processor. Upon execution of the EN Flags instruction, P<sub>24</sub> becomes the OBF pin. When a "1" is written to P<sub>24</sub>, the OBF pin is enabled and the status of OFB is output. A "0" written to P<sub>24</sub> disables the OBF pin and the pin remains low. This pin indicates valid data is available from the  $\mu$ PD8041A/8741A. EN Flags instruction execution also enables P<sub>25</sub> indicate that the  $\mu$ PD8041A/8741A is ready to accept data. A "1" written to P<sub>25</sub> enables the IBF pin and the status of IBF is available on P<sub>25</sub>. A "0" written to P<sub>25</sub> disables the IBF pin.

µPD8041A/8741A FUNCTIONAL ENHANCEMENTS (CONT.)

#### EN Flags Instruction Op code - F5H.

5. P26 and P27 can be used as either port lines or DMA handshake lines to allow DMA interface. The EN DMA instruction enables P26 and P27 to be used as DRQ (DMA Request) and DACK (DMA acknowledge) respectively. When a "1" is written to P26, DRQ is activated and a DMA request is issued. Deactivation of DRQ is accomplished by the execution of the EN DMA instruction, DACK anded with RD, or DACK anded with WR. When EM DMA has been executed, P27 (DACK) functions as a chip select input for the Data Bus Buffer registers during DMA transfers.

EN DMA Instruction Op Code - E5H.



#### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	0°C to +70°C
Storage Temperature (Ceramic Package)	-65°C to +150°C
Storage Temperature (Plastic Package)	-65°C to +125°C
Voltage on Any Pin(	).5 to +7 Volts ①
Power Dissipation	1.5 Watt

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1) With respect to ground.

\*T<sub>a</sub> = 25°C

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Low Voltage (All except X <sub>1</sub> and X <sub>2</sub> )	VIL	-0.5		+0.8	V	
Input Low Voltage (X <sub>1</sub> and X <sub>2</sub> , RESET)	V <sub>IL1</sub>	-0.5	1 A.	0.6	v	
Input High Voltage (All except X <sub>1</sub> , X <sub>2</sub> , RESET)	VIH	2.0		Vcc	V	
Input High Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	⊻ін1	3.8		Vcc	v	
Output Low Voltage (D <sub>0</sub> -D7, SYNC)	VOL			0.45	v	I <sub>OL</sub> = 2.0 mA
Output Low Voltage (All other outputs except PROG)	VOL1			0.45	v	I <sub>OL</sub> = 1.0 mA
Output Low Voltage (PROG)	VOL2			0.45	v	IOL = 1.0 mA
Output High Voltage (D0-D7)	∨он	2.4			v	I <sub>OH</sub> =400 μA
Output High Voltage (All other outputs)	∨он1	2.4			v	IOH = -50 μA
Input Leakage Current (T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, EA, A <sub>0</sub> )	μL			±10	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> ; High Z State)	IOL			±10	μA	V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
VDD Supply Current	IDD			15	mA	
Total Supply Current	ICC + IDD			125	mA	
Low Input Source Current (P10-P17; P20-P27)	ILI			0,5	mA	V <sub>IL</sub> = 0.8V
Low Input Source Current (SS: RESET)	<sup>1</sup> L11			0.2	mA	V <sub>IL</sub> = 0.8V

#### $T_a = 0^{\circ}C$ to +70°C; $V_{DD} = V_{CC} = +5V \pm 10\%$ ; $V_{SS} = 0V$

#### DC CHARACTERISTICS

### μPD8041A/8741A

Ta =	0°C to	+70°C; V	oo = <sup>¦</sup> Vcc	= +5V ±	10%; V <sub>SS</sub> = 0	v
------	--------	----------	-----------------------	---------	--------------------------	---

			L	IMITS		19 A.	
		μPD	8041A	μPl	08741A		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
CS, A0 Setup to RD ↓	<sup>t</sup> AR	0		60		ns	1
CS, A0 Hold after RD 1	<sup>t</sup> RA	0		30		ns	
RD Pulse Width	<sup>t</sup> RR	250		300	2 x tCY	ns	t <sub>CY</sub> = 2.5 μs
CS, A0 to Data Out Delay	tAD		225		370	ns	CL = 150 pF
RD ↓ to Data Out Delay	tRD		225		200	ns	CL = 150 pF
RD ↑ to Data Float Delay	tDF		100		140	ns	
Cycle Time	tCY	2.5	15	2.5	15	μs	6 MHz Crystal
		DE	BWRIT	E		_	
CS, A <sub>0</sub> Setup to WR ↓	tAW	0		60		ns	
CS, A0 Hold after WR ↑	tWA	0		30		ns	
WR Pulse Width	tww	250		300	2 x tCY	ns	t <sub>CY</sub> = 2.5 μs
Data Setup to WR ↑	tDW	150		250		ns	
Data Hold after WR ↑	tWD	0		30		ns	

### AC CHARACTERISTICS

READ OPERATION – DATA BUS BUFFER REGISTER

TIMING WAVEFORMS



WRITE OPERATION - DATA BUS BUFFER REGISTER



### INSTRUCTION SET

										r						
MNEMONIC	FUNCTION	DESCRIPTION	07	D <sub>6</sub>	D5	D4	D3	D2	D1	DO	CYCLES	BYTES	C AC	FO FI IBF	<b>D</b> BF	ST4.7
		ACCUM	ULAT	OR												
ADD A, ⊢ d⊣ita	(Al·(A)+data	Add Immediate the specified Data to the	0	0	0 de	0	0	0	1	1 do	2	2	•			
ADD A. Rr	(A) - (A) + (Rr) for r = 0 7	Add contents of designated register to the Accumulator.	0	1	1	0	1	,	,	, ,	1	1	•			1
ADD A, @ Rr	(A) - (A) + ((Rr)) for r = 0 = 1	Add Indirect the contents the data memory location to the Accumulator	0	1	۱	0	0	0	0	'	1	1	•			1
ADDCA,≓data	(A) + (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator	0 07	0 d6	0 d5	1 d4	0 d3	0 d2	1 01	1 đ0	2	2	•			
ADDC A, Rr	(A) - (A) + (C) + (Rr) for r + 0 = 7	Add with carry the contents of the designated register to the Accumulator	0	1	'	1	۱	'	'	'	1	1	•			
ADIOC A, @ Rr	(A) - (A) + (C) + ((Rr)) for r - 0 = 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	,	1	1	•			
ANLA,∻ data	(A) · (A) AND data	Logical and specified Immediate Data with Accumulator	0 07	1 16	0 05	1 04	0 d3	0 d2	ן 1	1 d0	2	2				
ANL A, R	(A) - (A) AND (Rr) for r - 0 - 7	Logical and contents of designated register with Accumulator	0	۱	0	1	١	'	'	'	1	1				
ANL A, @ Rr	(A) - (A) AND ((Ri)) for r = 0 = 1	Logical and Indirect the contents of data memory with Accumulator	0	1	0	1	0	0	0	'	1	1				
CPL A	(A) - NOT (A)	Complement the contents of the Accumulator	0	0	1	1	0	1	1	١	1	1				
CLR A	(A) · 0	CLEAR the contents of the Accumulator	0	0	1	0	0	1	1	1	1	1				
DAA		DECIMAL ADJUST the contents of the Accumulator	°	1	0	1	0,	1	1	1	'	1	•			
DEC A	(A) + (A) 1	DECREMENT by 1 the accumulator's contents	0	0	0	0	0	۱	1	1	1	1				
INC A	(A) - (A) + 1	Increment by 1 the accumulator's contents	0	0	0	1	0	'	1	1	1	1				
ORLA,=data	(A) · (A) OR data	Logical OR or specified immediate data	0	1	0	0	0	0	1	1	2	2				
ORL A, Rr	(A) - (A) OR (Rr)	Logical OR contents of designated	07	1	0	0	1	°2	'	r 1	1	1				
ORL A, @ Rr	(A) · (A) OR ((Rr))	Logical OR Indirect the contents of data	0	۱	0	0	0	0	0	r	1	1				
RLA	(AN + 1) + (AN) $(A_0) + (A_7)$	Rotate Accumulator left by 1 bit without carry	1	1	1	0	0	1	1	1	1	,				
RLCA	for $N = 0$ 6 (AN + 1) - (AN), $N = 0$ 6 (A <sub>0</sub> ) + (C) (C) - (A <sub>2</sub> )	Rotate Accumulator left by 1 bit through carry	,	١	1	1	0	1	۱	1	1	1	•			1
RR A	(AN) - (AN + 1), N ≥ 0 6 (Az) - (Ao)	Rotate Accumulator right by 1-bit without carry	0	۱	1	1	0	۱	1	۱	1	1				
RRC A	(AN) + (AN + 1), N = 0 - 6 (A7) + (C)	Rotate Accumulator right by 1 bit through carry	٥	1	1	0	0	1	١	۱	1	1	•			I
SWAP A	(A <sub>4-7</sub> ), (A <sub>0</sub> 3)	Swap the 2.4-bit nibbles in the	0	۱	0	0	0	۱	۱	1	1	,				
XRLA, # data	(A) · (A) XOR data	Logical XOR specified immediate data	1	1	0	1	0	0	1	1	2	2				
X01 A D.		with Accumulator	d7	d6	d5	d4	d3	d2	dı	d0	Ι.	Ι.				
	for r = 0 - 7	register with Accumulator	Ľ		0			'	,	,						1
	for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator		1	0	1	0					'	1			
DJNZ Rr. addr	(Rr) ← (Rr) 1 r = 0 - 7	Decrement the specified register and	Ti	1	1	0	1	,	,	,	2	2	1			
	lf (Br) ≠ 0 (PC 0 7) ← addr	test contents	87	°6	°5	84	ag	a2	aı	90		-				
JBb addr	(PC 0 7) ← addr if Bb = 1 (PC) - (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	62 87	ь 1	ь0 а5	1 24	0 a3	0 #2	1 a1	90 0	2	2				
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) + (PC) + 2 if C = 0	Jump to specified address if carry flag is set	1	1 86	1 85	1 34	0 a 3	1 82	1 a1	90 0	2	2				
JF0 addr	(PC 0 7) ← addr if FO = 1 (PC) ← )(PC) + 2 if FO = 0	Jump to specified address if Flag FO is set.	1 07	0 26	1 85	1 24	0 a3	1 82	1 81	0 a0	2	2				
JF1 addr	(PC 0 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set	0 27	1 26	1 85	1	0 a3	1 82	1 81	0 a0	2	2				
JMP addr	(PC 8 10) - addr 8 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) - DBF	Direct Jump to specified address within the 2K address block.	a10 a7	ag a6	88 85	0 24	0 a3	1 82	0 81	0 a0	2	2				I
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	1	0	۱	۱	0	0	1	۱	2	1				1
JNC addr	(PC 0 - 7) ← addr if C = 0 ← (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1.,	1 #6	1 #5	0 24	0 #3	1 #2	1 81	0 #0	2	2				
JNIBF addr	(PC 0 - 7) ← addr if IBF = (PC) ← (PC) + 2 if IBF = 1	Jump to specified address if input buffer full flag is low	1	1 46	0 45	1 24	0 #3	1 #2	1 81	0 20	2	2				
JOBF	(PC 0 - 7) ← addr if OBF = 1 (PC) ← (PC) + 2 if OBF = 0	Jump to specified address if output buffer full flag is set.	1.	0 46	0 #5	0 44	0 a3	1 #2	1 81	0 #0	2	2				1

## μPD8041A/8741A

### INSTRUCTION SET (CONT.)

								<u> </u>									
MNEMONIC	FUNCTION		07	De	De	Da	Do	.00E	D1	Do	CYCLES	BYTES	C AC	FLAG	18F	OBF	STA.7
		BRAN	сн (сс	DNT.)	- 3		- 3	- 4	- 1								3.4.1
JN TO addr	(PC 0 7) + addr if T0 = 0 (PC) + (PC) + 2 + TC + 1	Jump to specified address if Test 0 is low	0	0	1	0	0	1	1	0	2	2					
JNT1 addr	(PC 0 - 7) + addr if T1 = 0 (PC) - (PC) + 2 if T1 - 1	Jump to specified address if Test 1 is low	0	1	0	0	0	1	1	0	2	2					
JNZ addi	(PC 0 7) ← addr if A + 0 (PC) - (PC) + 2 if A = 0	Jump to specified address if accumulator	1	0	•5 0 ac	1	•5 0 82	1 22	1 21	0	2	2					
JTF addi	(PC 0 7) + addr if TF = 1 (PC) + (PC) + 3 - (TF = 0	Jump to specified address if Timer Flag	0	0	0	1	0	1	1	0	2	2					
JTO addi	(PC 0 7) + addr if T0 = 1 (PC) + (PC) + 2 + T0 + 0	Jump to specified address if Test 0 is a	0	0	1	1	0	1	1	0	2	2					
JT1 addr	(PC0 7) + addr if T1 = 1 (PC) - (PC) + 2 if T1 0	Jump to specified address if Test 1 is a 1	0	-0 1 36	-5 0 35	-4 1 84	0 83	1 82	1 91	-0 0 20	2	2					
JZ addr	(PC 0 = 7) + addr if A = 0 (PC) - (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0	1 97	1 26	0 a5	0 24	0 a3	1 82	1 81	90 90	2	2					
			TROL	-	-						A						
ENI		Enable the External Interrupt input	0	0	0	0	0	1	0	1	1	1					
DISI		Disable the External Interrupt input	0	0	0	1	0	1	0	1	1 1	( 1					
SEL RBO	(BS) + 0	Select Bank 0 (locations 0 - 7) of Data	11	1	0	0	0	1	0	,	1 1	1 1					
SEL RB1	(BS) ← 1	Memory. Select Bank 0 (locations 24 – 31) of Data Memory	1	1	0	1	0	1	0	1	1	1					
ENDMA		Enable DMA Handshake	1	1	1	1	0	1	0	1	1	1					
ENELAGS		Enable Interrupt to Master Device	1	1	1	o	0	1	0	1	1	1					
			MOV	FS							1	i	L				
MOV A r data	(A), data	Move Immediate the specified data into		0	1	0	0	0	1	1	2	2					
		the Accumulator	d7 1	d6 1	d5	d4 1	d3 1	d2	dı	do		,					
	$(A) = ((B_1)) + 0 + 0$	registers into the Accumulator		,	,	,	0	0	0	,							
MOV A, CHI	(A) = ((B(H)), f = 0 - 1	memory location into the Accumulator		,			0	,	1	,							
MOV A, PSW		Word into the Accumulator		, 0	,	,	,		,	,	,	2					
MUV Hr, # data	(Hr) ← data, r = 0 7	the designated register	07	d6	d5	4	d3	d2	dı	do							
MOV Rr. A	$(\mathbf{Rr}) \leftarrow (\mathbf{A}), \mathbf{r} = 0 7$	designated register		0		0	,	, ,	,								
	((Rr)) ← (A), r = 0 1	Move Indirect Accumulator Contents into data memory location		0	,	,	0	0	0								
movernr, # deta	(Intri) + data, r = U 1	data memory	07	d6	d5	da	d3	d2	dı	do	1 .	1.					
MOV PSW, A	(PSW) + (A)	Move contents of Accumulator into the program status word	1	ĩ	0	1	0	1	۱	۱	1	'					
MOVP A, @ A	(PC 0 7) + (A) (A) + ((PC))	Move data in the current page into the Accumulator	'	0	۱	0	0	0	۱	۱	2	'					
MOVP3 A, @ A	(PC 0 · 7) ← (A) (PC 8 · 10) ← 011 (A) ← ((PC))	Move Program data in Page 3 into the Accumulator	'	۱	١	0	0	0	1	1	2	'					
XCH A, Rr	(A) ⊒ (Br), r = 0 – 7	Exchange the Accumulator and designated register's contents	0	0	۱	0	1	٢	'	r	1	'					
XCH A, @ Rr	(A) ≓ ((Rr)), r = 0 · 1	Exchange Indirect contents of Accumulator and location in data memory	0	0	۱	0	0	0	0	'	1	1					
XCHD A, @ Br	$(A \ 0 - 3) \stackrel{<}{=} ((Rr)) \ 0 - 3)),$ r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory	0	0	1	۱	0	0	0	r	'	<u> '</u>					
		F	LAGS														
CPL C	(C) - NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1 '	•				
CPL FO	(F0) + NOT (F0)	Complement Content of Flag F0	1	0	0	1	0	1	0	١	1	1	1	•			
CPL FI	(F1) - NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	۱	0	1	1	11	1	•			1
CLR C	(C) - C	Clear content of carry bit to 0	11	0	0	1	0	۱	1	1	1	11	•				
CLR FO	(F0) + 0	Clear content of Flag 0 to 0.	11	0	0	0	0	۱	0	1	1 '	1'	1	•			1
CLR F1	(F1) ← 0	Clear content of Flag 1 to 0	1	0	1	0	0	1	0	1	1	1	1	•	,		
MOV STS. A	STA-ST7 + A4-A7	Move high order 4 bits of Accum-	11	0	0	1	0	0	0	0	1 1	1	1				•
	1	ulator into status register bits 4-7									1	1	1				1

### μPD8041A/8741A

### INSTRUCTION SET (CONT.)

		[	T		INST	RUCT	ION C	ODE							FLAGS			
MNEMONIC	FUNCTION	DESCRIPTION	07	D6	D5	D4	D3	D2	D1	DO	CYCLES	BYTES	c /	AC F	0 F1	IBF	OBF	ST4.7
		INPUT/	OUTPL	JT														
ANL Pp, # data	(Pp) · (Pp) AND data	Logical and Immediate specified data	1	0	0	۱	1	0	ρ	ρ	2	2						
	p=1 2	with designated port (1 or 2)	d7	d6	d5	d4	d3	d2	d1	q0								
ANLO Pp. A	(Pp)⊷ (Pp)AND (A 0 3) p=4 7	Logical and contents of Accumulator with designated port (4 - 7).	1	0	0	١	T	1	р	р	2	1						
IN A, Pp	(A) + (Pp); p = 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	р	ρ	2	1						
IN A, DBB	(A) ← (DBB)	Input strobed DBB data into Accumulator and clear IBF	0	0	1	0	0	0	1	0	1	1				•		
MOVD A, Pp	(A 0 – 3) ← (Pp);p = 4 - 7 (A 4 7) ← 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	ρ	ρ	2	1						
MOVD Pp, A	(Pp) ← A 0 · 3; p = 4 7	Move contents of Accumulator to designated port (4 7)	0	0	1	1	1	1	ρ	ρ	1	1						
ORLD Pp, A	(Pp)⊷(Pp)OR(A0 3) p=4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	p	р	1	1						
ORL Pp, = data	(Pp) + (Pp) OR data	Logical or Immediate specified data with	1	0	0	0	1	0	ρ	ρ	2	2	1					
	p÷1 2	designated port (1 2)	d7	d6	d5	d4	d3	d2	d1	d0								1
OUT DBB, A	(DBB) (A)	Output contents of Accumulator on to DBB and set OBF.	0	0	0	0	0	0	1	0	1	1					•	
OUTL Pp, A	(Pp) - (A), p = 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	۱	0	ρ	ρ	1	1						
		REG	ISTER	s														
DEC Rr (Rr)	(Rr) ← (Rr) 1, r = 0 7	Decrement by 1 contents of designated register.	'	1	0	0	1	r	r	r	1	1						
INC Rr	(Rr) ··· (Rr) +1; r = 0 7	Increment by 1 contents of designated register	0	0	0	1	1	r	r	٢	1	1						
INC @ Rr	((Rr)) - ((Rr)) + 1, r ∓ 0 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	'	1	1						
		SUBA	OUTIN	Æ														
CALL addr	((SP)) · (PC), (PSW 4 7)	Call designated Subroutine.	a10	ag	aB	1	0	1	0	0	2	2						
	(SP)-(SP)+1 (PC8 10)-addr8 10 (PC0-7)←addr0 7 (PC11)-DBF		97	<sup>a</sup> 6	a5	a4	ag	a5	al	aO								
RET	(SP) - (SP) 1 (PC) - ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1						
RETR	(SP) - (SP) 1 (PC) ((SP)) (PSN 4 - 3) - ((SP))	Return from Subjoutine restorang Program Status Word,	1	0	0	1	0	0	1	1	•- 2	1						
	(r34) 4 // - ((3r//		/COUN	TER					_									
EN TCNTI		Enable Internal interrupt Flag for	0	0	1	0	0	ì	0	1	1	1	Γ					1
		Timer/Counter output		-		-												1
DIS TONTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	١	1	0	1	0	1	1	1						
MOV A, T	(A) - (T)	Move contents of Timer/Counter into Accumulator.	°	1	0	0	0	0	۱	0	1	1						
MOV T, A	(T) - (A)	Move content: of Accumulator into Timer/Counter.	0	1	1	0	0	0	١	0	1	1						
STOP TONT		Stop Count for Event Counter	0	1	1	0	0	1	0	1	1	1						
STRT ONT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1						1
STRT T		Start Count for Timer	0	1	0	1	0	1	0	1	1	1						
		MISCE	LLANE	OUS														
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1	T					T

Notes (1) Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.

(2) The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.

③ References to the address and data are specified in bytes 2 and or 1 of the instruction.

(4) Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
1	Interrupt
Р	"In-Page" Operation Designator
IBF	Input Buffer Full Flag

SYMBOL	DESCRIPTION						
Pp	Port Designator ( $p = 1, 2 \text{ or } 4 - 7$ )						
PSW	Program Status Word						
Rr	Register Designator (r = 0, 1 or $0 - 7$ )						
SP	Stack Pointer						
Т	Timer						
TF	Timer Flag						
T0, T1	Testable Flags 0, 1						
X	External RAM						
#	Prefix for Immediate Data						
@	Prefix for Indirect Address						
\$	Program Counter's Current Value						
(x)	Contents of External RAM Location						
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.						
+	Replaced By						
OBF	Output Buffer Full						
DBB	Data Bus Buffer						



#### PACKAGE OUTLINE μPD8041AC μPD8741AC

(Plastic)

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 <sup>.+</sup> 0.1 - 0.05	0.010 <sup>+</sup> 0.004 - 0.002



#### μPD8041AD μPD8741AD

ITEM MILLIMETERS INCHES Α 51.5 MAX 2.028 MAX В 1.62 0.064 С 2.54 ± 0.1 0.100 ± 0.004 D 0.0197 ± 0.004 0.50 ± 0.1 Ε 1.900 ± 0.008 48.26 ± 0.2 F 1.27 0.050 G 3.2 MIN 0.126 MIN н 0.04 MIN 1.0 MIN I 4.2 MAX 0.17 MAX 5.2 MAX 0.205 MAX J к 15.24 ± 0.1 0.6 ± 0.004 0.531<sup>+0.008</sup> - 0.010 13.5 <sup>+ 0.2</sup> - 0.25 L М 0.30 ± 0.1 0.012 ± 0.004

### (Ceramic)

### **NEC Microcomputers, Inc.**



### μ PD8048 FAMILY OF SINGLE CHIP 8-BIT MICROCOMPUTERS

DESCRIPTION The  $\mu$ PD8048 family of single chip 8-bit microcomputers is comprised of the  $\mu$ PD8048,  $\mu$ PD8748 and  $\mu$ PD8035L. The processors in this family differ only in their internal program memory options: The  $\mu$ PD8048 with 1K x 8 bytes of mask ROM, the  $\mu$ PD8748 with 1K x 8 bytes of UV erasable EPROM and the  $\mu$ PD8035L with external memory.

#### FEATURES • Fully Compatible With Industry Standard 8048/8748/8035

- NMOS Silicon Gate Technology Requiring a Single +5V Supply
- 2.5 µs Cycle Time. All Instruction 1 or 2 Bytes
- Interval Timer/Event Counter
- 64 x 8 Byte RAM Data Memory
- Single Level Interrupt
- 96 Instructions: 70% Single Byte
- 27 I/O Lines
- Internal Clock Generator
- 8 Level Stack
- Compatible With 8080A/8085A Peripherals
- Available in Both Ceramic and Plastic 40 Pin Packages

#### PIN CONFIGURATION

The NEC  $\mu$ PD8048,  $\mu$ PD8748 and  $\mu$ PD8035L are single component, 8-bit, parallel microprocessors using N-channel silicon gate MOS technology. The  $\mu$ PD8048/87Å8/8035L efficiently function in control as well as arithmetic applications. The flexibility of the instruction set allows for the direct set and reset of individual data bits within the accumulator and the I/O port structure. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.

The  $\mu$ PD8048/8748/8035L instruction set is comprised of 1 and 2 byte instructions with over 70% single-byte and requiring only 1 or 2 cycles per instruction with over 50% single-cycle.

The  $\mu$ PD8048 series of microprocessors will function as stand alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The  $\mu$ PD8048 contains the following functions usually found in external peripheral devices: 1024 x 8 bits of ROM program memory; 64 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; oscillator and clock circuitry.

The  $\mu$ PD8748 differs from the  $\mu$ PD8048 only in its 1024 x 8-bit UV erasable EPROM program memory instead of the 1024 x 8-bit ROM memory. It is useful in preproduction or prototype applications where the software design has not yet been finalized or in system designs whose quantities do not require a mask ROM.

The  $\mu$ PD8035L is intended for applications using external program memory only. It contains all the features of the  $\mu$ PD8048 except the 1024 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.



# FUNCTIONAL DESCRIPTION

### PIN IDENTIFICATION

	PIN	FUNCTION
NO.	SYMBOL	FUNCTION
1	т <sub>о</sub>	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to $T_0$ using the ENTO CLK instruction. $T_0$ can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible $V_{\mbox{IH}}$ ).
3	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET is also used for PROM programming verification and power- down (non TTL compatible V <sub>III</sub> ).
5	55	Single Step input (active-low). SS together with ALE allows the processor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). WR will pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 – 19	D <sub>0</sub> – D <sub>7</sub> BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the $D_0 - D_7$ BUS can be latched in a static mode. During an external memory fetch, the $D_0 - D_7$ <u>BUS</u> holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data <u>store</u> instruction the $D_0 - D_7$ BUS, controlled by ALE, RD and WR, contains address and data information.
20	VSS	Processor's GROUND potential.
21 – 24, 35 – 38	P20 P27: PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20} - P_{23}$ . Bits $P_{20} - P_{23}$ are also used as a 4-bit I/O bus for the $\mu$ PD8243, INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. A +25V pulse applied to this input is used for programming the $\mu$ PD8748. PROG is also used as an output strobe for the $\mu$ PD8243.
26	VDD	Programming Power Supply. V <sub>DD</sub> must be set to +25V for programming the $\mu$ PD8748, and to +5V for the ROM and PROM versions for normal operation. V <sub>DD</sub> functions as the Low Power Standby input for the $\mu$ PD8048.
27 – 34	P <sub>10</sub> - P <sub>17</sub> : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	Vcc	Primary Power Supply. V <sub>CC</sub> must be +5V for programming and operation of the $\mu$ PD8748, and for operation of the $\mu$ PD8035L and $\mu$ PD8048.

Operating Temperature	)°C
Storage Temperature (Ceramic Package)	)°C
Storage Temperature (Plastic Package)	ΰČ
Voltage on Any Pin 0.5 to +7 Volts	; (1)
Power Dissipation 1.5	5 W

ABSOLUTE MAXIMUM RATINGS\*

Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = -0^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{CC} = V_{DD} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	ТҮР	МАХ	UNIT	TEST CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL .	-0.5		0.8	v	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	ViH	2.0		Vcc	v	
Input High Voltage (RESET, XTAL 1, XTAL 2)	VIH1	3.8		Vcc	v	
Output Low Voltage (BUS)	VOL			0.45	V	IOL = 2.0 mA
Output Low Voltage (RD, WR, PSEN, ALE)	VOL1			0.45	v	IOL = 1.8 mA
Output Low Voltage (PROG)	VOL2	÷.,		0.45	v	IOL = 1.0 mA
Output Low Voltage (All Other Outputs)	V <sub>OL3</sub>			0.45	v	I <sub>OL</sub> = 1.6 mA
Output High Voltage (BUS)	Voн	2.4			v	I <sub>OH</sub> = -400 μA
Output High Voltage (RD, WR, PSEN, ALE)	Vон1	2.4			v	I <sub>OH</sub> = -100 μA
Output High Voltage (All Other Outputs)	V <sub>OH2</sub>	2.4			v	IOH = -40 μA
Input Leakage Current (T <sub>1</sub> , INT)	46			±10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
Input Leakage Current (P10-P17, P20-P27, EA, SS)	IIL1			-500	μA	$V_{CC} \ge V_{IN} \ge V_{SS} + 0.45V$
Output Leakage Current (BUS, $T_0 - High Impedance State)$	<sup>I</sup> OL			±10	μΑ	$V_{CC} \ge V_{IN} \ge V_{SS} + 0.45V$
Power Down Supply Current	IDD		7	15	mA	T <sub>a</sub> = 25°C
Total Supply Current	DD + ICC		60	135	mA	T <sub>a</sub> = 25°C

DC CHARACTERISTICS

 $T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +5V \pm 10\%; V_{DD} = +25V \pm 1V$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
VDD Program Voltage High-Level	∨рон	24.0		26.0	v	
VDD Voltage Low-Level	VDDL	4.75		5.25	v	
PROG Voltage High-Level	VPH	21.5		24.5	V	
PROG Voltage Low-Level	VPL			0.2	V	
EA Program or Verify Voltage High-Level	VEAH	21.5		24.5	V	
EA Voltage Low-Level	VEAL	1		5.25	v	
VDD High Voltage Supply Current	IDD			30.0	mA	· ·
PROG High Voltage Supply Current	IPROG			16.0	mA	
EA High Voltage Supply Current	<sup>I</sup> EA			1.0	mA	
· ·	• • •		•	•	I	<b>L</b> andon (1997)

DC CHARACTERISTICS PROGRAMMING THE µPD8748

#### **READ, WRITE AND INSTRUCTION FETCH – EXTERNAL** DATA AND PROGRAM MEMORY

AC CHARACTERISTICS  $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = V_{DD} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

				s		TEST ①
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	400			ns	
Address Setup before ALE	<sup>t</sup> AL	120			ns	
Address Hold from ALE	<sup>t</sup> LA	80			ns	
Control Pulse Width (PSEN, RD, WR)	tCC	700			ns	
Data Setup before WR	<sup>t</sup> DW	500			ns	
Data Hold after WR	twD	120			ns	CL = 20 pF
Cycle Time	tCY	2.5		15.0	μs	6 MHz XTAL
Data Hold	<sup>t</sup> DR	0		200	ns	
PSEN, RD to Data In	<sup>t</sup> RD			500	ns	
Address Setup before WR	tAW	230			ns	
Address Setup before Data In	tAD			950	ns	
Address Float to RD, PSEN	<sup>t</sup> AFC	0			ns	
Control Pulse to ALE	<sup>t</sup> CA	10			ns	

Notes: 1) For Control Outputs: CL = 80 pF

For Bus Outputs:  $C_L = 150 \text{ pF}$ 

t<sub>CY</sub> = 2.5 μs

#### PORT 2 TIMING

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 10\%$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	tCP	110			ns	
Port Control Hold after Falling Edge of PROG	<sup>t</sup> PC	100			ns	
PROG to Time P2 Input must be Valid	<sup>t</sup> PR			810	ns	
Output Data Setup Time	<sup>t</sup> DP	250			ns	
Output Data Hold Time	tPD	65			'ns	
Input Data Hold Time	tPF	0		150	ns	
PROG Pulse Width	tpp	1200			ns	
Port 2 I/O Data Setup	tPL	350			ns	
Port 2 I/O Data Hold	tLP	150			ns	



#### **PROGRAMMING SPECIFICATIONS – µPD8748**

 $T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +5V \pm 10\%; V_{DD} = +25V \pm 1V$ 

DADAMETED	SVM001		LIMITS	5		TEST	
PARAMETER	STMBUL	MIN	TYP	MAX	UNIT	CONDITIONS	
Address Setup Time before RESET ↑	tAW	4 tCY					
Address Hold Time after RESET ↑	twa	4 tCY					
Data In Setup Time before PROG 1	tDW	4 tCY					
Data In Hold Time after PROG ↓	tWD	4 tCY					
RESET Hold Time to VERIFY	tPH	4 tCY					
VDD	tVDDW	4 tCY					
V <sub>DD</sub> Hold Time after PROG ↓	<b>tVDDH</b>	0					
Program Pulse Width	'tPW	50		60	ms		
Test 0 Setup Time before Program							
Mode	tTW	4 tCY					
Test 0 Hold Time after Program							
Mode	twr	4 tCY					
Test 0 to Data Out Delay	tDO			4 tCY			
RESET Pulse Width to Latch							
Address	tww	4 tCY					
VDD and PROG Rise and Fall Times	t <sub>r</sub> ,tf	0.5		2.0	μs		
Processor Operation Cycle Time	tCY	5.0			μs		
RESET Setup Time before EA ↑	tRE	4 tCY					

#### tCY tii ALE <sup>t</sup>AFC .tcc PSEN <sup>t</sup>LA <sup>t</sup>DR <sup>t</sup>AL FLOATING FLOATING FLOATING BUS <sup>t</sup>RD INSTRUCTION ADDRESS <sup>t</sup>AD

TIMING WAVEFORMS

INSTRUCTION FETCH FROM EXTERNAL MEMORY



READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL MEMORY



#### INSTRUCTION SET

MARCINON         DESCRIPTION         DOI: 10.00000000000000000000000000000000000				_								e'		
$ \begin{array}{                                    $	MNEMONIC	EUNCTION	DESCRIPTION		<b>D</b> -	INS	TRUC		ODE	05	Da	CYCLES BYTES		FLAGS
		FONCTION	ACCUM	ULAT	OR OR	05	04	03	52	- 11	00	CICLES	BTIES	C AC FO FI
ADD A, R         (1)         (1	ADD A, # data	(A) ← (A) + data	Add Immediate the specified Data to the	0	0	0	0	0	0	1	1	2	2	•
ADD A, 9 Pr.       Dial - 14 (FM)1       manner vacanase to data manner vacanase to the Accountation to the Accountation.       0       1       1       0       0       0       1       1       0       1       1       0         ADDC A, effer       (A) - (A) + (C) + (R)1       Add uned ages with acrountation to the Accountation.       0       1	ADD A, Rr	$(A) \leftarrow (A) + (Rr)$	Accumulator. Add contents of designated register to	d7 0	d6 1	d5 1	04 0	d3 1	d2 r	d1 r	d0 r	1	1	•
ADDC A, = dats       (A) = (A) + (C) + dats       Main terms with mean with m	ADD A, @ Rr	$(A) \leftarrow (A) + ((Rr))$	Add Indirect the contents the data	0	1	1	0	0	0	0	r	1	1	•
ADDC A, Re       (A) - (A) + (D) + (P)       Advance many the contents of the intervent of t	ADDC A, # data	$(A) \leftarrow (A) + (C) + data$	Add Immediate with carry the specified	0	0	0	1	0	0	1	1	2	2	•
ADDC A, @ Rr.       (A) = (A) = (A) = (C) =	ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•
ANL A. = dual       (A) - (A) AND dusts       Logal and contents Data (b) reprint a construction of designated (b) reprint a construction (b) reprint a constru	ADDC A, @ Rr	$(A) \leftarrow (A) + (C) + ((Rr))$ for r = 0 - 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1,	1	1	0	0	0	r	1	1	•
ANL A, Ri       (A) - (A) AND (Rr)       Logail and contents of designated or resource of the contents of ratio and induces the contents of ratio and rati and rati and rati and ratio and ratio and rati and rati and rat	ANL A, ≠ data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 de	0 d5	1 d⊿	0 d3	0 d2	1 d1	1 40	2	2	
AhL A, @ Rit       (A) - (A) AbD (IR1)       Logical and Indexet the contents of that form 0       0       1       0<	ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	ĩ	o	1	1	r	r	r	1	1	
CPL A       (A) - NOT (A)       Complement the contents of the Accumulator       0 </td <td>ANL A, @ Rr</td> <td>(A) ← (A) AND ((Rr)) for r = 0 → 1</td> <td>Logical and Indirect the contents of data memory with Accumulator.</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>r</td> <td>1</td> <td>1</td> <td></td>	ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 → 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1	
CLR A       (A) - 0       CLE AR the consents of the Accumulator's consents of the accumulator consent accumulator consents of the accumulator consents of th	CPL A	(A) ~ NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CLR A	(A) ← 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1	
DEC A       IA       IA       DECREMENT by 1 the accumulator's content.       O       O       O       O       I       <	DAA		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•
INC A       (A) - (A) + 1       Increment by the accumulator's into the accumulator's intor's accumulator's intor's accumulator's into	DEC A	(A) (A) 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1	
ORL A. = datus       Logical OB specified immediate datas with Accumulator.       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0	INC A	(A) (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1	
ORL A, Rr       IA (-IA) OR (Rr)       Logical Of Induces the construct of disrigated for z = 0 - 1       0       1       0       0       1       0       1	ORLA, ≖data	(A) ← (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 46	0 d5	0 d4	0 d3	0 d2	1 d1	1 d0	2	2	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ORL A, Rr	(A) ⊷ (A) OR (Rr) for r = 0 – 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1	
RLA       (A)       (	ORL A, @ Rr	(A) ← (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	۱	0	C	C	0	0	r	1	1	
RLCA       (A) + 11 - (AN): N = 0 - 6 (A) - (C)       Rescale Accumulator right by 1-bit carry.       1 <th< td=""><td>RLA</td><td>(AN + 1) ← (AN) ···· (A<sub>0</sub>) ← (A<sub>7</sub>) for N = 0 - 6</td><td>Rotate Accumulator left by 1-bit without carry.</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td></td></th<>	RLA	(AN + 1) ← (AN) ···· (A <sub>0</sub> ) ← (A <sub>7</sub> ) for N = 0 - 6	Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	1	
RR A       (AN) - (AN + 1): N = 0 - 6       Rotate Accumulator right by 1-bit without cary.       0       1 </td <td>RLC A</td> <td><math>(AN + 1) \leftarrow (AN); N = 0 - 6</math> <math>(A_0) \leftarrow (C)</math> <math>(C) \leftarrow (A_7)</math></td> <td>Rotate Accumulator left by 1-bit through carry.</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>•</td>	RLC A	$(AN + 1) \leftarrow (AN); N = 0 - 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1	•
RRC A       (AN) - (AN) - (A) + (A) - B - 6 (brack Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (A_0)       Botate Accumulator right by 1-bit (braugh carry, (C) - (C) - (C) - (C) - (C) - (C)       Botate Accumulator right by 1-bit (	RR A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0),$	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1	
SWAP A       (A <sub>4-7</sub> ) = (A <sub>0</sub> - 3)       Swap the 24-bit nibbles in the Accumulator.       0       1       0       0       0       1       1       1       1       1       1         XRL A, # data       (A) - (A) XOR (Br)       Logical XOR specified immediate data with Accumulator.       1       1       0       0       1	RRC A	(AN) ← (AN + 1); N = 0 - 6 (A <sub>7</sub> ) ← (C) (C) ← (A <sub>0</sub> )	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•
XRL A, # data(A) - (A) XOR dataLogical XOR specified immediate data with Accumulator.11010011122XRL A, Rr(A) - (A) XOR (Rr) for r = 0 - 7Logical XOR contents of designated register with Accumulator.11011rrrrr111XRL A, @ Rr(A) - (A) XOR ((Rr)) for r = 0 - 1Logical XOR forter the contents of data register with Accumulator.1110100001111XRL A, @ Rr(A) - (A) XOR ((Rr)) for r = 0 - 1Logical XOR forter the contents of data memory location with Accumulator.1110100001111JNZ Rr, addr(Rr) - (Rr) - 1; r = 0 - 7 (PC 0 - 7) - addrDecrement the specified register and test contents.111010010222JBb addr(PC 0 - 7) - addr (PC) - 2 ri Bb = 0Jump to specified address if t set.b2b1b01010222 </td <td>SWAP A</td> <td>(A<sub>4-7</sub>) ≓ (A<sub>0</sub> - 3)</td> <td>Swap the 2.4-bit nibbles in the Accumulator.</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td></td>	SWAP A	(A <sub>4-7</sub> ) ≓ (A <sub>0</sub> - 3)	Swap the 2.4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	XRL A, # data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d7	1 •d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2	
XRL A, @ Rr(A) - (A) XOR ((Rr)) for r = 0 - 1Logical XOR indirect the contents of data memory location with Accumulator.1101000r111BRANCHDJNZ Rr, addr(Rr) - (Rr) - 1; r = 0 - 7 If (Rr) + 0: (PC 0 - 7) + addr if B = 1 (PC 0 - 7) + addr if B = 1 (PC 0 - 7) + addr if C = 1 (PC 0 - 7) + addr if C = 1 Jump to specified address if is set.111101rrrrr22JBb addr(PC 0 - 7) + addr if C = 1 (PC 0 - 7) + addr if C = 1 (PC 0 - 7) + addr if C = 1Jump to specified address if carry flag is set.111101010222JG addr(PC 0 - 7) + addr if C = 1 (PC) + 2/ If D = 0Jump to specified address if flag F0 is set.101101010222JF0 addr(PC 0 - 7) + addr if C = 1 (PC) + 2/ If C = 0Jump to specified address if Flag F1 is att.011010222JF1 addr(PC 0 - 7) + addr if F1 = 1 (PC) + -(PC) + 2 if F1 = 0Direct Jump to specified address within (PC) + 71001100110222JJP addr(PC 0 - 7) - addr if C = 0 (PC) + 2 if C = 0Jump to specified address within with address page.1001100110022<	XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 – 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 − 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			BR	ANCH										
JBb addr(PC 0 - 7) addr if Bb = 1 (PC) - (PC) + 2 if Bb = 0Jump to specified address if Accumulator bit is set.by a 7 a 6by a 7 a 610101022JC addr(PC 0 - 7) addr if C = 1 (PC) - +(PC) + 2 if C = 0pro to specified address if Carry flag is set.111101022JF 0 addr(PC 0 - 7) addr if F 1 = 1 (PC) -+(PC) + 2 if F 0 = 0Jump to specified address if Flag F0 is set.1011011022JF 1 addr(PC 0 - 7) addr if F 1 = 1 (PC) -+(PC) + 2 if F1 = 0Jump to specified address if Flag F1 is set.01101101022JF 1 addr(PC 0 - 7) addr if F1 = 1 (PC) -+(PC) + 2 if F1 = 0Jump to specified address if Flag F1 is set.0110110022JMP addr(PC 8 - 10) - addr 8 - 10 (PC 0 - 7) addr 6Direct Jump to specified address within with address block.10110000022JMP @ A(PC 0 - 7) addr if C = 0 (PC 1 - 7) iddr if C = 0Jump to specified address within with address bage.101100110022JMP @ A(PC 0 - 7) addr if C = 0 (PC 1 - 2 if C C = 1Jump to specified address within with address bage.10011	DJNZ Rr, addr	(Rr) ← (Rr) – 1;r = 0 – 7 If (Rr) ≠ 0: (PC 0 – 7) ← addr	Decrement the specified register and test contents.	1 87	1 96	1 85	0 a4	1 ag	۲ ۵2	r a1	r a0	2	2	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	JBb addr	(PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b2 a7	ь <sub>1</sub> а6	b0 a5	1 a4	0 a3	0 82	1 81	0 a0	2	2	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	JC addr	(PC 0 – 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag	1. a7	1 ª6	1 25	1 a4	0 a3	1 a2	1 a1	0 a0	2	2	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	JF0 addr	(PC 0 - 7) ← addr if FO = 1 (PC) ←)(PC) + 2 if FO = 0	Jump to specified address if Flag FO is set.	1 a7	0 a6	1 85	1 a4	0 a3	1 a2	1 a1	0 a0	2	2	
JMP addr       (PC 8 - 10) - addr 8 - 10 (PC 0 - 7) - addr 0 - 7 (PC 11) - DBF       Direct Jump to specified address within the 2K address block. $a_{10}$ $a_{20}$ $a_{2}$ $a_{1}$	JF1 addr	(PC 0 – 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set,	0 87	1 <sup>a</sup> 6	1 85	1 84	0 a3	1 a2	1 81	0 a0	2	2	
JMPP @ A       (PC 0 - 7) $\leftarrow$ ((A))       Jump indirect to specified address with address with address page.       1       0       1       1       0       1       1       0       1       1       2*       1         JNC addr       (PC 0 - 7) $\leftarrow$ addr if C = 0       Jump to specified address if carry flag is low.       1       1       1       0       0       1       1       0       2       2         JNI addr       (PC 0 - 7) $\leftarrow$ addr if 1 = 0       Jump to specified address if interrupt is low.       1       0       0       1       1       0       2       2         JNI addr       (PC 0 - 7) $\leftarrow$ addr if 1 = 0       jump to specified address if interrupt is low.       10       0       0       0       1       1       0       2       2	JMP addr	(PC 8 – 10) ← addr 8 – 10 (PC 0 – 7) ← addr 0 – 7 (PC 11) + DBF	Direct Jump to specified address within the 2K address block.	a10 a7	a9 a6	a8 a5	0 a4	0 a3	1 82	0 a1	0 a0	2	2	
	JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	1	0	1	1	0	0	1	1	2•	1	
JNI addr (PC 0 - 7) ← addr if I = 0 Jump to specified address if interrupt 1 0 0 0 0 1 1 0 2 2 (PC) ← (PC) + 2 if I = 1 is low. a7 a6 a5 a4 a3 a2 a1 a0	JNC addr	(PC 0 – 7) ← addr if C = 0 (PC) + (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 87	1 86	1 85	0 a4	0 a3	1 a2	1 a1	0 a0	2	2	
	JNI addr	(PC 0 – 7) ← addr if I = 0 (PC) ← (PC) + 2 if I = 1	Jump to specified address if interrupt is low.	1 97	0 86	0 85	0 84	0 a3	1 82	1 81	0 a0	2	2	

.

~

### **INSTRUCTION SET (CONT.)**

### μPD8048/8748/8035L

			INSTRUCTION CODE				FLAG	3S						
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	DO	CYCLES	BYTES	C AC	F0 F1
INTO add	(00.0.7)	BRANG		ONT.)		õ	0							-
JN TU addr	(PC0 · 7) · addr if T0 = 0 (PC) · (PC) + 2 if T0 = 1	Jump to specified address if Test 0 is low.	0 a7	a6	a5	a4	ag	a2	aı	0 a0	1 <sup>2</sup>	2		
JNT1 addr	(PC 0 - 7) + addr if T1 = 0 (PC) + (PC) + 2 if T1 - 1	Jump to specified address if Test 1 is low	0 97	1 a6	0 a5	0 ∂4	0 ag	1 92	1 81	90 0	2	2		
JNZ addr	(PC 0 7) addrifA ≠ 0 (PC) - (PC) + 2 ifA = 0	Jump to specified address if accumulator is non-zero.	1	0 96	0 85	1 84	0 a3	1 82	1 81	90 0	2	2		
JTF addr	(PC 0 7) ⊷ addrif TF = 1 (PC) ⋅ (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0	0 96	0 85	1 84	0 a3	1 a2	1 81	90 0	2	2		
JT0 addr	(PC 0 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a	0	96 96	1 a5	1 a4	0 83	1 82	1 81	0 0	2	2		
JT1 addr	(PC 0 7) - addr if T1 = 1 (PC) - (PC) + 2 (T1 0	Jump to specified address if Test 1 is a 1.	0	1	0 85	1 a_	0 a3	1 82	1 81	0 0	2	2		
JZ addr	(PC 0 · 7) · addrif A = 0 (PC) · (PC) + 2 (FA 0	Jump to specified address if Accumulator is 0.	1	1 26	0 a5	0 a4	0 a3	1	1 81	90 0	2	2		
ENI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1		
DISI		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1	ł	
ENTO CLK		Enable the Clock Output pin T0.	0	1	1	1	0	1	0	1	1	1	[	
SEL MBO	(DBF) - 0	Select Bank 0 (locations 0 2047) of Program Memory.	1	1	1	0	0	1	0	1	1	1		
SEL MB1	(DBF) · 1	Select Bank 1 (locations 2048 4095) of Program Memory.	1	1	1	1	0	1	Ò	1	1	1		
SEL RBO	(BS) · 0	Select Bank 0 (locations 0 – 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1		
SEL RB1	(BS) · 1	Select Bank 1 (locations 24 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1		
DATA MOVES														
MOVA, idata	(A) ∙ data	Move Immediate the specified data into the Accumulator.	0	0 0	1 ds	0 d_	0 d3	0 d2	1 d1	1 d0	2	2		
MOV A, Ri	(A) · (Rr), r 0 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	ï	,	ï	1	1		
MOV A, @ Rr	(A) - ((Rr)); r = 0 1	Move Indirect the contents of data memory location into the Accumulator	1	1	1	1	0	0	0	1	1	1		
MOV A, PSW	(A) · (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1		
MOV Rr, data	(Rr) - data, r - 0 7	Move Immediate the specified data into the designated register	1	0 de	1 d5	1 da	1 d2	r do	, dı	ďn	2	2		
MOV RI, A	(Rr) · (A); r = 0 7	Move Accumulator Contents into the designated register.	1	0	ຸ 1	0	ĩ	,	,	ĩ	1	1		
MOV @ Rr, A	((Rr)) - (A); r - 0 1	Move Indirect Accumulator Contents into data memory location	1	0	1	0	0	0	0	r	1	1		
MOV @ Rr, ∉ data	((Rr)) - data;r 0 1	Move Immediate the specified data into data memory.	1 d7	0 d6	1 d5	1 d4	0 d3	0 d2	0 d1	d0	2	2		
MOV PSW, A	(PSW) · (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	١	1	1	1		
MOVP A, @ A	(PC 0 7) · (A) (A) · ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1		
MOVP3 A, @ A	(PC 0 7) · (A) (PC 8 10) · 011 (A) · ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1		
MOVX A, @ R	(A) - ((Rr)), r - 0 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	r	2	1		
MOVX @ R, A	((Rr)) - (A), r - 0 1	Move Indirect the contents of the Accumulator into external data memory.	1	0	0	1	0	0	0	r	2	1		
XCH A, Rr	(A) ដ (Rr); r = 0 – 7	Exchange the Accumulator and designated register's contents,	0	0	1	0	1	r	٢	r	1	1		
XCH A, @ Rr	(A) , ' ((Rr)); r = 0 - 1	Exchange Indirect contents of Accumu- lator and location in data memory.	0	0	1	0	0	0	0	r	1	1		
XCHD A, @ Rr	(A 0 · 3) ≒ ((Rr)) 0 = 3)); r = 0 = 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	10	0	0	r	1	1		
		FL	AGS											
CPL C	(C) · NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•	
CPL FO	(F0) + NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1		•
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1		•
CLR C	(C) · 0	Clear content of carry bit to 0	1	0	0	1	0	1	1	1	1	1	•	
CLR FO	(F0)·0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1	1	1	•
CLR F1	(F1)·0	Clear content of Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1		•

.....

#### INSTRUCTION SET (CONT.)

ſ			Γ		INS	TRUC	TION	ODE					FLAGS
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC FO F1
		INPUT/	OUTP	UT									
ANL BUS, # data	(BUS) (BUS) AND data	Logical and Immediate-specified data with contents of BUS.	1 d7	0 d6	0 d5	1 d4	1 d3	0 d2	0 d1	0 d0	2	2	
ANL Pp, ≓ data	(Pp) (Pp) AND data p 1 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 de	0 d5	1 d4	1 d3	0 d2	p d1	p d0	2	2	
ANLD Pp, A	(Pp) - (Pp) AND (A 0 3) p 4 7	Logical and contents of Accumulator with designated port (4 7).	1	0	0	1	1	1	p	p	2	1	
IN A, Pp	(A) · (Pp), p · 1 2	Input data from designated port (1 2)	0	0	0	0	1	0	ρ	р	2	1	
INS A, BUS	(A) · (BUS)	Input strobed BUS data into Accumulator	. 0	0	0	0	1	0	0	0	2	1	
MOVD A, Pp	(A 0 3) - (Pp); p · 4 7 (A 4 7) - 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	p	р	2	1	
MOVD Pp, A	(Pp) - A 0 3; p = 4 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	1	1	ρ	ρ.	1	1	
ORL BUS, 🕫 data	(BUS) · (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1 d7	0 de	0 ds	0 da	1 d3	0 do	0 d1	0 dn	2	2	
ORLD Pp, A	(P <sub>R</sub> ) · (P <sub>P</sub> ) OR (A 0 3) p - 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	p	a	1	1	
ORL Pp, = data	(Pp) - (Pp) OR data p - 1 - 2	Logical or Immediate specified data with designated port (1 2)	1 d7	0 de	0 d5	,0 d4	1 d3	0 d2	p d1	p dn	2	2	
OUTL BUS, A	(BUS) · (A)	Output contents of Accumulator onto BUS.	0	0	0	0	0	0	1	0	1	1	
OUTL Pp, A	(Pp) - (A); p = 1 = 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	ρ	p	1	1	
		REG	STER	s									Lander and the second se
DEC Rr (Rr)	(Rr) · (Rr) 1, r = 0 7	Decrement by 1 contents of designated	1	1	0	0	1	r	r	r	1	1	
INC Rr	(Rr) - (Rr) +1, r = 0 7	register. Increment by 1 contents of designated	0	0	0	1	1	r	r	r	1	1	
INC @ Rr ·	((Br)) + ((Br)) + 1;	register. Increment Indirect by 1 the contents of	0	0	0	1	0	0	0	r	1	1	
	r = 0 1	data memory location.									1		1
		SUBRI		E	_								
CALL addr	((SP)) · (PC), (PSW 4 /)	Call designated Subroutine.	a10	ag	aß	1	0	1	0	0	2	2	
	(SP) · (SP) + 1 (PC 8 10) · addr 8 10 (PC 0 7) - addr 0 7 (PC 11) · DBF		a7	<sup>96</sup>	<sup>a</sup> 5	a4	ag	<sup>a</sup> 2	91	aO			
RET	(SP) - (SP) 1 (PC) - ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1	
RETR	(SP) (SP) 1 (PC) ({SP}) (PSW 4 7) ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1	
		TIMER	COUN	TER									
EN TCNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	. 0	0	1	0	1	1	1	
DIS TONTI		Disable Internal interrupt Flag for Timer/Counter output,	0	0	1	1	0	1	0	1	1	1	
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator	0	1	0	0	0	0	1	0	1	1	
ΜΟΥ Τ, Α	(T) - (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1	
STOP TONT		Stop Count for Event Counter	0	1	1	0	0	1	0	1	1	1	
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1	
STRT T		Start Count for Timer.	0	1	0	1	. 0	1	0	1	1	1	
		MISCEL	LANE	ous									
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1	
1	1		1								1	1	1

Notes () Instruction Code Designations r and p form the binary representation of the Registers and Ports involved

2 The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in

References to the address and data are specified in bytes 2 and/or 1 of the instruction
 Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = $0 - 7$ )
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
1	Interrupt
Р	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator ( $p = 1, 2 \text{ or } 4 - 7$ )
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or $0 - 7$ )
SP	Stack Pointer
Т	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+	Replaced By



	Ceramic	
ITEM	MILLIMETERS	INCHES
А	51.5	2.03
В	1.62	0.06
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26	1.9
F	1.02	0.04
G	3.2	0.13
н	1.0	0.04
1	3.5	0.14
J	4.5	0.18
к	15.24	0.6
L	14.93	0.59
м	0.25 ± 0.05	0.01 ± 0.0019



### **NEC Microcomputers, Inc.**



### **CMOS SINGLE CHIP 8-BIT MICROCOMPUTER**

#### DESCRIPTION

The NEC µPD80C48 is a true stand alone 8-bit microcomputer fabricated with CMOS technology. The  $\mu$ PD80C48 contains all the functional blocks – 1K bytes ROM. 64 bytes RAM, 27 I/O lines, on-chip 8-bit Timer/Event counter, on-chip clock generator-to enable its use in stand alone applications. For designs requiring extra capability the  $\mu$ PD80C48 can be expanded using industry standard  $\mu$ PD8080A/  $\mu$ PD8085A peripherals and memory products. The  $\mu$ PD80C35 differs from the  $\mu$ PD80C48 only in that the  $\mu$ PD80C35 contains no internal program memory (ROM).

Compatible with the industry standard 8048, 8748, and 8035, the CMOS fabricated  $\mu$ PD80C48 provides significant power consumption savings in applications requiring low power and portability. In addition to the inherent power savings gained through CMOS technology, the NEC µPD80C48 features Halt and Stop modes to further minimize power drain.

- FEATURES 8-Bit CPU, ROM, RAM, I/O in a Single Package
  - Hardware/Software Compatible with Industry Standard 8048, 8748, 8035 Products
  - 1K x 8 ROM
  - 64 x 8 RAM
  - 27 I/O Lines
  - 2.5 μs Cycle Time (6 MHz Crystal)
  - All Instructions 1 or 2 Cycles
  - 97 Instructions: 70% Single Byte
  - Internal Timer/Event Counter
  - Two Interrupts (External and Timer)
  - Easily Expandable Memory and I/O
  - Bus Compatible with 8080A/8085A Peripherals
  - CMOS Technology Requiring a Single +5V Supply
  - Available in 40-Pin DIP
  - Effective Low Power Standby Functions
    - Halt Mode
      - 2 mA Typical Supply Current
      - Maintains Internal Logic Values and Control Status
      - Initiated by Halt Instruction
      - Released by External Interrupt or Reset
    - Stop Mode
      - 20 µA Maximum Supply Current
      - Disables Internal Clock Generation and Internal Logic
      - Maintains RAM
      - Initiated via Hardware (VDD)
      - Released via Reset

#### **PIN CONFIGURATION**





**BLOCK DIAGRAM** 

### µPD80C48/80C35

### PIN IDENTIFICATION

	PIN	FUNCTION
NO.	SYMBOL	FUNCTION
1	т <sub>О</sub>	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to $T_0$ using the ENTO CLK instruction. $T_0$ can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible ${\rm V}_{1\rm H}$ ).
3	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET is also used for Halt/Stop Mode release (non TTL compatible VIH).
5	55	Single Step input (active-low). SS together with ALE allows the processor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). WR <u>wi</u> ll pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 – 19	D <sub>0</sub> – D <sub>7</sub> BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the $D_0 - D_7$ BUS can be latched in a static mode. During an external memory fetch, the $D_0 - D_7$ <u>BUS</u> holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the $D_0 - D_7$ BUS, controlled by ALE, $\overline{RD}$ and WR, contains address and data information.
20	V <sub>SS</sub>	Processor's GROUND potential.
21 – 24, 35 – 38	P20 - P27 PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20} - P_{23}$ . Bits $P_{20} - P_{23}$ are also used as a 4-bit I/O bus for the $\mu$ PD8243, INPUT/OUTPUT EXPANDER.
25	PROG	PROG is used as an output strobe for the $\mu$ PD8243.
26	VDD	Power Supply; +5V during normal operation for ROM. VDD is also used in the stop mode. By forcing VDD low during a reset, processor enters the stop mode.
27 34	P10 - P17: PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	TI	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	Vcc	Primary Power Supply. $V_{CC}$ must be +5V for operation of the $\mu$ PD80C48 and $\mu$ PD80C35.

Operating Temperature	40°C to +85°C
Storage Temperature (Ceramic Package)	-65°C to +150°C
Storage Temperature (Plastic Package)	-65°C to +125°C
Voltage on Any Pin	V to VCC + 0.3V
Supply VoltageV	SS - 0.3 to +10V

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = -40^{\circ}$ C to +85°C; V<sub>CC</sub> = V<sub>DD</sub> = +5V ± 10%, V<sub>SS</sub> = 0V

			LIMITS			
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	-0.3		0.8	v	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	VIH	V <sub>CC</sub> -2		v <sub>cc</sub>	v	
Input High Voltage (RESET, XTAL 1, XTAL 2)	V <sub>IH1</sub>	Vcc-1		vcc	v	
Output Low Voltage (BUS, RD, WR, PSEN, ALE)	VOL			0.45	v	1 <sub>OL</sub> = 2.0 mA
Output Low Voltage (All Other Outputs Except PROG)	VOL1			0.45	v	I <sub>OL</sub> = 1.6 mA
Output Low Voltage (PROG)	VOL2			0.45	v	
Output High Voltage (BUS, RD, WR, PSEN, ALE)	v <sub>он</sub>	2.4			v	l <sub>OH</sub> = -100 μA
Output High Voltage (All Other Outputs)	V <sub>OH1</sub>	2.4			v	I <sub>OH</sub> = -50 μA
Input Current (Port 1, Port 2)	ILP	-160			μA	VIN < VIL
Input Current (SS, RESET)	<b>ILC</b>	-40			μA	VIN < VIL
Input Leakage Current (T <sub>1</sub> , EA, INT)	ΊL		±1		μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Output Leakage Current (BUS, T <sub>0</sub> – High Impedance State)	IOL		±1		μΑ	V <sub>SS</sub> ≤ VIN ≤ V <sub>CC</sub>
Total Supply Current	1DD + 1CC			10	mA	T <sub>a</sub> = 25°C 6 MHz
Halt Power Supply Current	ICC .		2		mA	6 MHz
Stop Mode Supply Current	Icc			20	μA	6 MHz

# DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

#### READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

AC CHARACTERISTICS

 $T_a = -40^{\circ}$ C to +85°C;  $V_{CC} = V_{DD} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

		LIMITS				TEST ①
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	400			ns	
Address Setup before ALE	<sup>t</sup> AL	150			ns	
Address Hold from ALE	tLA	80			ns	
Control Pulse Width (PSEN, RD, WR)	tCC	900			ns	
Data Setup before WR	<sup>t</sup> DW	500			ns	
Data Hold after WR	tWD	120			ns	CL = 20 pF
Cycle Time	tCY	2.5		15.0	μs	6 MHz XTAL
Data Hold	<sup>t</sup> DR	0		200	ns	
PSEN, RD to Data In	tRD			500	ns	
Address Setup before WR	tAW	230			ns	
Address Setup before Data In	<sup>t</sup> AD			950	ns	
Address Float to RD, PSEN	<sup>t</sup> AFC	. 0			ns	

Notes: 1) For Control Outputs:  $C_L = 80 \text{ pF}$ 

For Bus Outputs:  $C_L = 150 \text{ pF}$ 

### µPD80C48/80C35

#### AC CHARACTERISTICS (CONT.)

		LIMITS				TEST		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS		
Port Control Setup before Falling Edge of PROG	tCP	110			ns			
Port Control Hold after Falling Edge of PROG	tPC	140			ns			
PROG to Time P2 Input must be Valid	<sup>t</sup> PR			810	ns			
Output Data Setup Time	tDP	220			ns			
Output Data Hold Time	tPD	65 -			ns			
Input Data Hold Time	tPF			150	ns			
PROG Pulse Width	tpp	1510			nş			
Port 2 I/O Data Setup	tPL.	400			ns			
Port 2 I/O Data Hold	tLP	150			ns			
	1		,			1		

PORT 2 TIMING

#### TIMING WAVEFORMS 1) HALT MODE (WHEN EI)



LOW POWER STANDBY OPERATION



INSTRUCTION FETCH FROM EXTERNAL MEMORY

### μPD80C48/80C35



NEW FEATURES The NEC μPD80C48/μPD80C35 contains all the functional features of the industry standard 8048/8035. The power down mode of the μPD8048 is replaced with two additional power standby features for added power savings. Depending on desired power consumption savings and internal logic status maintenance, the Halt Mode or Stop Mode may be used.

#### Halt Mode

The  $\mu$ PD80C48/80C35 includes a Halt instruction (01H) – an addition to the standard 8048 instruction set. Upon execution of the Halt instruction, the  $\mu$ PD80C48 enters a Halt mode where the internal clocks and internal logic are disabled. The oscillator, however, continues its operation. The state of all internal logic values and control status prior to the halt state is maintained. Under the Halt mode of operation, power consumption is less than 10% of normal  $\mu$ PD80C48 operation, and 1% of 8048 operation.

The Halt mode is released through either of two methods: an active input on the INT line or a reset operation. Under the Interrupt Release mode, if interrupts are enabled (EI Mode), the INT input restarts the internal clocks to the internal logic. The  $\mu$ PD80C48 then executes the interrupt service routine.

If interrupts are disabled (DI Mode), an  $\overline{INT}$  active signal causes the program operation to resume, beginning from the next sequential address after the Halt instruction.

A RESET input causes the normal reset function which starts the program at address OH.

Note: The V<sub>CC</sub> range under Halt mode must be maintained at +5V  $\pm$  10%, as in normal operation.

#### Stop Mode

The Stop mode provides an additional power consumption savings over the Halt mode of operation. The Stop mode is initiated by forcing  $V_{DD}$  to the low state during a **RESET** low. While in the Stop mode, oscillator operation is discontinued and only the contents of RAM are maintained.

The  $\mu$ PD80C48 is released from the Stop mode when V<sub>DD</sub> is forced high during a RESET low. Clock generation is then restarted. When oscillator stabilization is achieved, RESET is pulled high and the program is restarted from location 0.

Note: To insure reliable Stop mode operation, when releasing the Stop mode  $V_{DD}$  must be brought back up to +5V ± 10%. The  $V_{DD}$  pin must be protected against noise conditions since it controls oscillator operation. As under normal operation  $V_{CC}$  should be maintained at +5V ± 10%. RESET must be held low after oscillation stoppage until it is desired that the oscillator be restarted.

OSCILLATOR STOPS OSCILLATOR RESTARTS VDD OSCILLATOR RESTARTS VDD OSCILLATOR RESTARTS OSCILLATOR STARTS OSCILLATOR START

HALT .: HALT INSTRUCTION

#### STOP MODE TIMING DIAGRAM

#### POWER STANDBY CONTROL BLOCK DIAGRAM

### μPD80C48/80C35

### INSTRUCTION SET

					INS	TRUC	TION C	ODE						FLAG	s
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4 -	D3	D2	D1	D <sub>0</sub>	CYCLES	BYTES	C,	AC F	0 F1
ADD A, = data	(A) · (A) + data	Add Immediate the specified Data to the	0	0	0	0	0	0	1	1	2	2	•		
ADD A, Rr	(A) · (A) + (Rr) for r ≈ 0 - 7	Accumulator. Add contents of designated register to the Accumulator	d7 _0	d6 1	d5 1	. d4 0	d3 1	d2 r	dı r	d0 r	1	1			
ADD A, @ Rr	(A) · (A) + ((Rr)) for r = 0 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•		
ADDC A, = data	(A) (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0 d6	.0 d5	-1. d4	0 d3	0 d2	1 d1	1 d0	2	2	•		
ADDC A, Rr	(A) · (A) + (C) + (Rr) for r = 0 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•		
ADDC A, @ Rr	(A) - (A) + (C) + ((Br)) for r = 0 = 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0.	1	1	, <sup>1</sup>	0	0	0	r	1	1	•		
ANL A, = data	(A) · (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2	l		
ANL A, Rr	(A) · (A) AND (Rr) for r = 0 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1	ļ		
ANLA, @ Rr	(A) · (A) AND ((Rr)) for r = 0 1	Logical and Indirect the contents of data memory with Accumulator.	0	1.	0	1	0	0	0	r	1	1	ł		
CPL A	(A) · NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1	ļ		
CLR A DA A	(A) · 0	CLEAR the contents of the Accumulator. DECIMAL ADJUST the contents of the Accumulator	0	0	1 0	0 1	0 0	1 1	1 1	1 1	1 1	1			
DEC A	(A) - (A) 1	DECREMENT by 1 the accumulator's contents.	0	0	0 .	0	0	1	1	1	1	1	ł		
INC A	(A) · (A) + 1	Increment by 1 the accumulator's contents.	o	0	0	1	0	1	1	1	1	1	l		
ORLA, ⊭ data	, (A) · (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 de	0 ds	0 da	0 d3	0 do	1 d1	1 dn	2	2	ł		
ORL A, RI	(A) - (A) OR (Br) for r = 0 7,.	Logical OR contents of designated register with Accumulator.	0	1	0	0	-3	- 2 r	r	r	1	1			
ORL A, @ Rr	(A) · (A) GR ((Rr)) for r = 0 = 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	0	0	0	r	1	1			
RLA	(AN + 1) · (AN) (A <sub>0</sub> ) (A <sub>7</sub> ) for N = 0 fi	Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	1			
RLC A	(AN + 1) - (AN); N = 0 6 $(A_0) - (C)$ $(C) - (A_7)$	Rotate Accumulator left by 1-bit through carry,	1	1	1	1	0	1	1	1	1	1	•		
RR A	$(AN) \leftarrow (AN + 1); N = 0 = 6$ $(A_7) \cdot (A_0)$	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1			
RRC A	(AN) ← (AN + 1); N = 0 - 6 (A7) · (C) (C) · (An)	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•		
SWAPA	(A <sub>4-7</sub> ) . (A <sub>0</sub> · · 3)	Swap the 2 4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1	ł		
XRLA,≃data	(A) - (A) XOR data	Logical XOR specified immediate data	1 d7	1 46	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2			
XRL A, Rr	(A) · (A) XOR (Br) for r ≐ 0 − 7	Logical XOR contents of designated register with Accumulator.	i .	1	o	1	1	r	r	r	1	1			
XRL A, @ Rr	(A) (A) XOR ((Rr)) for r ≈ 0 = 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1	l		
		BR/	ANCH										_		
DJNZ Rr, addr	(Rr) ← (Rr) - 1;r = 0 - 7 If (Rr) ≠ 0 (PC 0 - 7) ← adder	Decrement the specified register and test contents.	1 87	1 ¤6	1 a5	0 a4	1 a3	r a2	r a1	aO	2	2			
JBb addr	(PC 0 7) ← addr if Bb = 1 (PC) - (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b2 a7	b1 26	b0 85	1 ∂∆	0 a3	0 a2	1 a1	90 0	2	2			
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) - (PC) + 2 if C - 0	Jump to specified address if carry flag is set.	1 a7	1 26	ј ад	1 84	0 a3	1 a2	1 81	°0 80	2	2			
JF0 addr	(PC 0 7) - addr if FO = 1 (PC) - )(PC) + 2 if FO 0	Jump to specified address if Flag FO is set.	1 a7	0 96	1 85	1 84	0 83	1 82	1 <sup>2</sup> 1	0 a0	2	2			
JF1 addr	(PC 0 7) - addr if F1 = 1 (PC) - (PC) + 2 if F1 - 0	Jump to specified address if Flag F1 is set.	0	1	1 85	1 ə_1	0 83	1 a2	1 a1	90 0	2	2			
JMP addr	(PC 8 10) - addr 8 10 (PC 0 7) - addr 0 7 (PC 11) - DBF	Direct Jump to specified address within the 2K address block,	a10 a7	ад аб	8 8 8 8	0 a4	93 9	1 92	0 a1	0 80	2	2			
JMPP @ A	(PC 0 7) · ((A))	Jump indirect to specified address with with address page.	1	0	1	1	0	0	1	1	2	1			
JNC addr	(PC 0 7) - addr if C = 0 (PC) - (PC) + 2 if C 1	Jump to specified address if carry flag is low.	1 a7	1 26	1 85	0 a⊿	0 0	1 a2	1 a1	0 an	2	2			
JNI addr	(PC 0 7) - addr if I - 0 (PC) - (PC) + 2 if I 1	Jump to specified address if interrupt is low.	1 a7	0 a6	0 85	0 a4	0 a3	1 a2	1 a1	0 a0	2	2	]		
	L	L	1						-		L	L	L		

### INSTRUCTION SET (CONT.)

					INS	TRUC		ODE						FLAC	3S
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	CYCLES	BYTES	c /	AC I	F0 F1
		BRANC	сн (со	NT.)											
JN TO addr	(PC 0 - 7) - addr if T0 = 0	Jump to specified address if Test 0 is low.	0	0	1 ar	0	0	1	1	0	2	2			
JNT1 addr	(PC) = (PC) + 2  if  10 = 1 (PC 0 - 7) - addr  if  T1 = 0 (PC) + (PC) + 2  if  T1 = 1	Jump to specified address if Test 1 is low.	0	1	0	0	0	1	1	0 0 80	2	2			
JNZ addr	(PC) = (PC) + 2 + (PC) + (PC) + 2 + (PC) + (PC) + 2 +	Jump to specified address if accumulator	1	0	0	1	0	1	1	0	2	2			
JTF addr	(PC) - (PC) + 2 H A = 0 (PC 0 - 7) + addr if TF = 1 (PC) + (PC) + 2 (T - 0)	Jump to specified address if Timer Flag	0	0 0	0	1	0	1	1	0	2	2			
JT0 addr	(PC) - (PC) + 211 TP = 0 (PC 0 - 7) ← addr if T0 = 1	Jump to specified address if Test 0 is a	0	0	1	1	0	1	1	0	2	2			
JT1 addr	(PC) ← (PC) + 2 if T0 = 0 (PC 0 7) ← addr if T1 = 1	Jump to specified address if Test 1 is a 1.	0	1	0	1	0	1	1	0	2	2			
JZ addr	(PC) - (PC) + 2 if 11 - 0 (PC 0 - 7) ← addr if A = 0	Jump to specified address if Accumulator	1	46 1	0	0	0	1	1	0	2	2			
	(PC) · (PC) + 2 / A · 0	IS 0.	1801	a6	45	•4	<i>a</i> 3	٥2	91	a()			L		_
ENU	r	Enable the External Interrupt input	0	0	0	0	0	1	0	1	1	1			
DISI		Dirable the External Interrupt input		0	0	1	n	1	0	1					
ENTOCIK		Enable the Clock Output pin TO		1	1	1	0		0	;					
SEL MBO	(DBF) - 0	Select Bank 0 (locations 0 2047) of	1	1	1	0	0	1	0.	1	'· ·	1			
SEL MB1	(DBF) · 1	Program Memory. Select Bank 1 (locations 2048 4095) of	1	1	1	1	0	1	0	1	1	1			
SEL RBO	(BS) · 0	Program Memory. Select Bank 0 (locations 0 7) of Data	1	1	0	0	0	1	0	1	1	1			
SEL RB1	(BS) · 1	Memory. Select Bank 1 (locations 24 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1			
HALT		Initiate Halt State	o	0	0	0	0	0	0	1	1	1			
	DATA MOVES														
MOV A, data	(A) · data	Move Immediate the specified data into the Accumulator.	0 d7	0 d6	1 d5	0 d_	0 d3	0 d2	1 d1	1 d0	2	2			
MOV A, Br	(A) - (Br), r : 0 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1			
MOV A, @ Rr	(A) - ((Rr)); r = 0 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1			
MOV A, PSW	(A) · (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	٢	1	1	1			
MOV Rr, ∘data	(Rr) · data; r - 0 7	Move Immediate the specified data into the designated register.	1 d7	0 d6	1 d5	1 d4	1 d3	r dg	, d1	r do	2	2			
MOV RI, A	(Rr) ·· (A), r = 0 = 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1			
MOV @ Rr, A	((Rr)) · (A); r = 0 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1			
MOV @ Rr, · data	((Rr)) ∙ data, r 0 1	Move Immediate the specified data into data memory.	1 d7	0 d6	1 d5	1 d4	0 d3	0 d2	0 d1	d <sub>0</sub>	2	2			
MOV PSW, A	(PSW) · (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1			
MOVP A, @ A	(PC 0 7) - (A) (A) - ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1			
MOVP3 A, @ A	(PC 0 7) - (A) (PC 8 10) - 011 (A) - ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1			
MOVX A, @ R	(A) - ((Rr)), r - 0 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	n	0	0	r	2	1			
MOVX @ R, A	((Rr)) - (A); r - 0 - 1	Move Indirect the contents of the Accumulator into external data memory.	1	0	0	1	0	0	0	r	2	1			
XCH A, Rr	(A) ⊒ (Rr); r = 0 – 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1			
XCH A, @ Rr	(A),'((Rr)); r = 0 1	Exchange Indirect contents of Accumu- lator and location in data memory.	0	0	1	0	0	0	0	r	1	1			
XCHD A, @ Rr	(A 0 3) ∴, ((Br)) 0 = 3)); r = 0 = 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1 <sup>1</sup>			
······		FL.	AGS		-							·			
CPL C	(C) · NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•		
CPL FO	(F0) · NOT (F0)	Complement Content of Flag FD.	1	0	0	1	0	1	0	1	1	1	1		• .
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1			•
CLR C	(C) · 0	Clear content of carry bit to 0.	1	0	0	. 1	0	1	1	1	1	1	•		
CLR FO	(FO) · 0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1	1		•	,
CLR F1	(F1) · 0	Clear content of Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1			•

### μ PD80C48/80C35

#### INSTRUCTION SET (CONT.)

					INS	TRUC	TION C	ODE					FLAGS
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC FO F1
		INPUT/	OUTP	JT									
ANL BUS, = data	(BUS) · (BUS) AND data	Logical and Immediate-specified data	1 dz	0 de	0 de	1 d4	1 da	0	0	0 do	2	2	
ANL Pp, = data	(Pp) · (Pp) AND data	Logical and Immediate specified data	1	0	0	1	1	0	p	p	2	2	
	p 1 2	with designated port (1 or 2)	d7	d6	d5	d4	d3	d2	d1	d0			
ANLD Pp, A	(Pp) ⊷ (Pp) AND (A 0 · 3) p ∹ 4 7	Logical and contents of Accumulator with designated port (4 7).	1	0	0	1	1	1	р	ρ	2	1	
IN A, Pp	(A) - (Pp); p = 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	р	р	2	1	
INS A, BUS	(A) · (BUS)	Input strobed BUS data into Accumulator	0	0	0	0	1	0	0	0	2	1	
MOVD A, Pp	(A 0 − 3) ← (Pp); p = 4 7 (A 4 7) ⊷ 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	b,	p	2	1	
MOVD Pp, A	(Pp) - A0 3; p = 4 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	1	1	р	ρ	1	1	
ORL BUS, # data	(BUS) · (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	0 d1	0 d0	2	2	
ORLD Pp, A	(Pp) (Pp) OR (A 0 3) p = 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	р	a	1	1	
OR L Pp, = data	(Pp) - (Pp) OR data p = 1 2	Logical or Immediate specified data with designated port (1 2)	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	p d1	b b	2	2	
OUTL BUS, A	(BUS) · (A)	Output contents of Accumulator onto BUS.	0	0	0	0	0	0	1.	0	1	1	
OUTL Pp, A	(Pp) - (A); p - 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	p	p	1	1	
REGISTERS													
DEC Rr (Rr)	(Rr) - (Rr) 1;r = 0 7	Decrement by 1 contents of designated	1	1	0	0	1	r	r	r	1	1	
INC Br	(Rr) • (Rr) +1;r = 0 7	Increment by 1 contents of designated	0	0	0	1	1	r	r	r	1	1	
INC @ RI	((Rr)) · ((Rr)) + 1; r ≈ 0 = 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1	
		SUBR	DUTIN	E			-						
CALL addr	((SP)) · (PC), (PSW 4 7)	Call designated Subroutine.	a10	ag	ag	1	0	1	0	0	2	2	
	(SP) - (SP) + 1 (PC 8 10) - addr 8 10 (PC 0 7) - addr 0 7 (PC 11) - DBF		a7	<sup>a6</sup>	<sup>a</sup> 5	a4	a3	<sup>a</sup> 2	aı	90			
RET	(SP) (SP) 1 (PC) ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1	
RETR	(SP) · (SP) 1 (PC) · ((SP)) (PSW 4 7) · ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1	
		TIMER	COUN	TER									
EN TONTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1	
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1	
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1	
MOV T, A	(T) · (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1	
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1	
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	- 1	0	1	1	1	
STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	1.	1	
		MISCEL	LANE	OUS									
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1	

Notes: ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.

2 The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.

3 References to the address and data are specified in bytes 2 and/or 1 of the instruction.

(4) Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = $0 - 7$ )
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
ĊNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
1	Interrupt
P	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator ( $p = 1, 2 \text{ or } 4 - 7$ )
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or $0 - 7$ )
SP	Stack Pointer
Т	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
<b>4</b>	Replaced By

### µPD80C48/80C35



(Plastic)

ITEM	MILLIMETERS	INCHES		
А	51.5 MAX	2.028 MAX		
В	1.62	0.064		
С	2.54 ± 0.1	0.10 ± 0.004		
D	0.5 ± 0.1	0.019 ± 0.004		
E	48.26	1.9		
F	1.2 MIN	0.047 MIN		
G	2.54 MIN	0.10 MIN		
н	0.5 MIN	0.019 MIN		
I	5.22 MAX	0,206 MAX		
J	5.72 MAX	0.225 MAX		
к	15.24	0.600		
L	13.2	0.520		
м	0.25 + 0.1 0.05	0.010 + 0.004 0.002		



μPD80C48D μPD80C35D

(Ceramic)

ITEM	MILLIMETERS	INCHES		
А	51.5 MAX	2.028 MAX		
В	1.62	0.064		
С	2.54 ± 0.1	0.100 ± 0.004		
D	0.50 ± 0.1	0.0197 ± 0.004		
E	48.26 ± 0.2	1.900 ± 0.008		
F	1.27	0.050		
G	3.2 MIN	0.126 MIN		
н	1.0 MIN	0.04 MIN		
I	4.2 MAX	0.17 MAX		
J	5.2 MAX	0.205 MAX		
к	15.24 ± 0.1	0.6 ± 0.004		
L	13.5 + 0.2 0.25	0.531 <sup>+0.008</sup> - 0.010		
м	0.30 ± 0.1	0.012 ± 0.004		

80C48/80C35DS-11-80-CAT

**NEC Microcomputers, Inc.** 



### HIGH PERFORMANCE SINGLE CHIP 8-BIT MICROCOMPUTERS

DESCRIPTION The NEC μPD8049 and μPD8039L are single chip 8-bit microcomputers. The processors differ only in their internal program memory options: the μPD8049 has 2K x 8 bytes of mask ROM and the μPD8039L has external program memory. Both of these devices feature new, high performance 11 MHz operation.

FEATURES

- S High Performance 11 MHz Operation
   Fully Compatible with Industry Standard 8049/8039
  - Pin Compatible with the  $\mu$ PD8048/8748/8035
  - NMOC Ciliara Cata Taskaslara Barulaina Cinda
  - NMOS Silicon Gate Technology Requiring a Single +5V ±10% Supply
  - 1.36 μs Cycle Time. All Instructions 1 or 2 Bytes
  - Programmable Interval Timer/Event Counter
  - 2K x 8 Bytes of ROM, 128 x 8 Bytes of RAM
  - Single Level Interrupt
  - 96 Instructions: 70 Percent Single Byte
  - 27 I/O Lines
  - Internal Clock Generator
  - Expandable with 8080A/8085A Peripherals
  - Available in Both Ceramic and Plastic 40-Pin Packages

#### PIN CONFIGURATION

To	1.	$\sim$	40	b vaa
XTAL 1	2		39	
XTAL 2	3		38	D P27
RESET	4		37	D P26
SS 🗖	5		36	<b>P</b> P25
INT C	6		35	D P24
EA 🗖	7		34	D P17
	8		33	D P16
PSEN	9	μPD	32	D P15
	10	8049/	31	D P14
ALE 🗖	11	8039L	30	D P13
DB0 🗖	12		29	P12
DB1 C	13		28	<b>P</b> 11
	14		27	<b>P</b> 10
	15		26	
	16		25	PROG
DB <sub>5</sub>	17		24	🗖 P23
	18		23	<b>P</b> 22
	19		22	<b>P</b> P21
v <sub>ss</sub> ⊏	20		21	P P20

### μPD8049/8039L

The NEC  $\mu$ PD8049 and  $\mu$ PD8039L are high performance, single component, 8-bit parallel microcomputers using N-channel silicon gate MOS technology. The  $\mu$ PD8049 and  $\mu$ PD8039L function efficiently in control as well as arithmetic applications. The powerful instruction set eases bit handling applications and provides facilities for binary and BCD arithmetic. Standard logic functions implementation is facilitated by the large variety of branch and table look-up instructions.

The  $\mu$ PD8049 and  $\mu$ PD8039L instruction set is comprised of 1 and 2 byte instructions with over 70 percent single-byte. The instruction set requires only 1 or 2 cycles per instruction with over 50 percent single-cycle.

The  $\mu$ PD8049 and  $\mu$ PD8039L microprocessors will function as stand-alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The  $\mu$ PD8049 contains the following functions usually found in external peripheral devices: 2048 x 8 bits of mask ROM program memory; 128 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; and oscillator and clock circuitry.

The  $\mu$ PD8039L is intended for applications using external program memory only. It contains all the features of the  $\mu$ PD8049 except the 2048 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.



# FUNCTIONAL DESCRIPTION
# μPD8049/8039L

# PIN IDENTIFICATION

r	PIN					
NO.	SYMBOL	FUNCTION				
1	т <sub>о</sub>	Testable input using conditional transfer functions JT0 and JNT0. The internal State Clock (CLK) is available to T $_0$ using the ENTO CLK instruction. T $_0$ can also be used during programming as a testable flag.				
2	XTAL 1	One side of the crystal, LC, or external frequency source. (Non-TTL compatible $v_{IH}.)$				
3	XTAL 2	The other side of the crystal or LC frequency source. For external sources, XTAL 2 must be driven with the logical complement of the XTAL 1 input.				
4	RESET	Active low input from processor initialization. RESET is also used for PROM programming verification and power-down (non-TTL compatible $V_{\rm IH}$ ).				
5	ŜŜ	Single Step input (active-low), $\overline{SS}$ together with ALE allows the processor to "single-step" through each instruction in program memory.				
6	ĪNT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the inter- rupt. INT can be tested by issuing a conditional jump instruction.				
7	EA	External Access input (active-high). A logic "1" at this input com- mands the processor to perform all program memory fetches from external memory.				
8	RD	READ strobe outputs (active-low). $\overline{RD}$ will pulse low when the processor performs a BUS READ. $\overline{RD}$ will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.				
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.				
10	WR	WRITE strobe output (active-low). $\overline{WR}$ will pulse low when the processor performs a BUS WRITE. $\overline{WR}$ can also function as a WRITE STROBE for external DATA MEMORY.				
11	ALE	Address Latch Enable output (active-high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.				
12-19	D <sub>0</sub> -D <sub>7</sub> BUS	8-bit, bidirectional port. Synchronous reads and writes can be per- formed on this port using RD and WR strobes. The contents of the D0-D7 BUS can be latched in a static mode.				
		During an external memory fetch, the $D_0$ - $D_7$ BUS holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the $D_0$ - $D_7$ BUS, controlled by ALE, $\overline{RD}$ and $\overline{WR}$ , contains address and data information.				
20	V <sub>SS</sub>	Processor's GROUND potential.				
21-24, 35-38	P20-P27: PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in P <sub>20</sub> -P <sub>23</sub> . Bits P <sub>20</sub> -P <sub>23</sub> are also used as a 4-bit I/O bus for the $\mu$ PD8243, INPUT/OUTPUT EXPANDER.				
25	PROG	PROG is used as an output strobe for $\mu$ PD8243's during I/O expansion. When the $\mu$ PD8049 is used in a stand-alone mode the PROG pan can be allowed to float.				
26	V <sub>DD</sub>	$V_{DD}$ is used to provide +5V to the 128 x 8 bit RAM section. During normal operation $V_{CC}$ must also be +5V to provide power to the other functions in the device. During stand-by operation $V_{DD}$ must remain at +5V while $V_{CC}$ is at ground potential.				
27-34	P10 <sup>-P</sup> 17 <sup>:</sup> PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.				
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.				
40	Vcc	Primary Power supply. V <sub>CC</sub> is +5V during normal operation.				

## μ PD8049/8039L

Operating Temperature	0°C to +70°C
Storage Temperature (Ceramic Package)65 <sup>c</sup>	'C to +150°C
Storage Temperature (Plastic Package)	'C to +125°C
Voltage on Any Pin 0.5 t	o +7 Volts 🛈
Power Dissipation	1.5 W

Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $\mathsf{T}_{a} = 0^{\circ}\mathsf{C} \text{ to } +70^{\circ}\mathsf{C}; \, \mathsf{V}_{\mathsf{CC}} \approx \mathsf{V}_{\mathsf{DD}} \approx +5\mathsf{V} \pm 10\%; \, \mathsf{V}_{\mathsf{SS}} = 0\mathsf{V}$ 

		1	LIMIT	S			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	-0.5		0.8	v		
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	∨ін	2.0		vcc	v		
Input High Voltage (RESET, XTAL 1, XTAL 2)	VIH1	3.8		vcc	v		
Output Low Voltage (BUS, RD, WR, PSEN, ALE)	VOL			0.45	v	IOL = 2.0 mA	
Output Low Voltage (All Other Outputs Except PROG)	VOL1			0.45	v	IOL = 1.6 mA	
Output Low Voltage (PROG)	VOL2			0.45	v	I <sub>OL</sub> = 1.0 mA	
Output High Voltage (BUS, RD, WR, PSEN, ALE)	∨он	2.4			v	<sup>I</sup> OH = -100 μA	
Output High Voltage (All Other Outputs)	V0H1	2.4			v	<sup>t</sup> OH = -50 μA	
Input Leakage Current (T1, EA, INT)	μ	-	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	±10	μA	$v_{SS} \leq v_{IN} \leq v_{CC}$	
Output Leakage Current (BUS, To – High Impedance State)	IOL			±10	μA	$V_{CC} \ge V_{IN} \ge V_{SS} + 0.45V$	
Power Down Supply Current	IDD		25	50	mA	$T_a = 25^{\circ}C$	
Total Supply Current	IDD + ICC		100	170	mA	T <sub>a</sub> = 25°C	

#### ABSOLUTE MAXIMUM RATINGS\*

#### DC CHARACTERISTICS



#### LOGIC SYMBOL

#### AC CHARACTERISTICS

#### READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = V_{DD} = +5V \pm 10\%; V_{SS} = 0V$ 

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	150			ns	
Address Setup before ALE	<sup>t</sup> AL	70			ns	
Address Hold from ALE	tLA	50			ns	
Control Pulse Width (PSEN, RD, WR)	tCC	300			ns	
Data Setup before WR	<sup>t</sup> DW	250			ns	
Data Hold after WR	tWD	40			ns	C <sub>L</sub> = 20 pF ③
Cycle Time	tCY	1.36		15.0	μs	
Data Hold	<sup>t</sup> DR	0		100	ns	
PSEN, RD to Data In	tRD			200	ns	
Address Setup before WR	<sup>t</sup> AW	200			ns	
Address Setup before Data In	<sup>t</sup> AD			400	ns	
Address Float to RD, PSEN	<sup>t</sup> AFC	-40			ns	

Notes: 1) For Control Outputs: CL = 80 pF

2 For Bus Outputs: C<sub>L</sub> = 150 pF

③ t<sub>CY</sub> = 1.36 μs

#### PORT 2 TIMING

 $T_a = 0^\circ C$  to  $+70^\circ C$ ;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	<sup>t</sup> CP	100			ns	
Port Control Hold after Falling Edge of PROG	<sup>t</sup> PC	60			ns	
PROG to Time P2 Input must be Valid	<sup>t</sup> PR			650	ns	
Output Data Setup Time	<sup>t</sup> DP	200			ns	
Output Data Hold Time	<sup>t</sup> PD	20		·	ns	
Input Data Hold Time	tPF	0		150	ns	
PROG Pulse Width	tpp	700			ns	
Port 2 I/O Data Setup	tpl	150			ns	
Port 2 I/O Data Hold	tLP	20			ns.	





#### INSTRUCTION FETCH FROM EXTERNAL MEMORY

# μPD8049/8039L



READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL MEMORY





## INSTRUCTION SET

## μPD8049/8039L

MNEMONIC         FUNCTION         DESCRIPTION         D2         D6         D5         D4         D3         D2         D1         D0         CYCLES         BYTES         C ACCUMULATOR           ADD A, add to the Add to the Accumulator.         Add to the Accumulator.         O         0         1		FLA				_		ODE		TRUC	INS					
ADD A, = data         (A) - (A) + data         Add Immediate the specified Data to the Accumulator.         0         0         0         0         1         1         2         2         •           ADD A, Rr         (A) - (A) + (Rr)         Add contents of designated register to for r = 0 - 7         Add contents of designated register to for r = 0 - 1         0         1         1         0         1	F0 F1	C AC	BYTES	CYCLES	D <sub>0</sub>	D1	D	D2	D3	D4	D5	D6	D7	DESCRIPTION	FUNCTION	MNEMONIC
ADD A, Rr(A) - (A) + (Rr) tor r = 0 - 7Add contents of designated register to the Accumulator.d7d6d5d4d3d2d1 <thdd2< th="">&lt;</thdd2<>	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•	2	2	i I	1	1	0	0	0	0	0	0	Add Immediate the specified Data to the	(A) · (A) + data	ADD A, = data
ADD A, @ Rr       (A) - (A) + ((Rr))       Add indirect the contents the data memory location to the Accumulator.       0       1       1       0       0       0       1       1       1       1         ADD A, @ Rr       (A) - (A) + ((Rr))       Add indirect the contents the data memory location to the Accumulator.       0       0       1       1       0       0       1       1       2       2       -         ADD C A, and the accumulator.       Add indirect with carry the specified of the accumulator.       0       1		•	1	1	40 7	11 1	d j	d2	d3 1	04 0	d5 1	d6 1	d7 0	Accumulator. Add contents of designated register to	$(A) \cdot (A) + (Rr)$	ADD A, Rr
ADDC A, $= data$ (A) $\cdot$ (A) $+$ (C) $+$ data       Add immediate with carry the specified data to the Accumulator.       0       0       1       0       0       1       1       2       2 $\cdot$ ADDC A, Rr       (A) $\cdot$ (A) $+$ (C) $+$ (Rr)       Add immediate with carry the contents of the designated register to the Accumulator.       0       1<		•	,	1	· .	0	0	0	0	0	1	1	0	Add indirect the contents the data memory location to the Accumulator	$(A) \cdot (A) + ((Rr))$ for r = 0 1	ADD A, @ Rr
ADDC A, Rr       (A) - (A) + (C) + (Rr)       Add with carry the contents of the designated register to the Accumulator.       0       1		•	2	?	1	1	1 di	0 d2	0 d3	1 da	0 d5	0 de	0	Add Immediate with carry the specified data to the Accumulator.	(A) + (A) + (C) + data	ADDC A, ≃ data
ADDC A, @ Rr       (A) + (A) + (C) + (IRr)) for r = 0 1       Add Indirect with carry the contents of data memory location to the Accumulator.       0       1       1       1       0       0       r       1		•	1	1	'	,	,	,	1	1	1	1	0	Add with carry the contents of the designated register to the Accumulator.	(A) · (A) + (C) + (Rr) for r = 0 7	ADDC A, Rr
ANL A, = data(A) - (A) AND dataLogical and specified Immediate Data with Accumulator.0101001122ANL A, Rr(A) - (A) AND (Rr) for r = 0Logical and contents of designated register with Accumulator.01011rrrr111		•	1	1	'	0	0	0	0	1	1	1	0	Add Indirect with carry the contents of data memory location to the Accumulator.	(A) - (A) + (C) + ((Rr)) for r = 0 = 1	ADDC A, @ Rr
ANL A, Rr       (A) - (A) AND (Rr)       Logical and contents of designated register with Accumulator.       0       1       0       1       1       r       r       r       1			2	2	1 d0	1 d1	1 d	0 d2	0 d3	1 d4	0 d5	1 d6	0 d7	Logical and specified Immediate Data with Accumulator.	(A) - (A) AND data	ANL A, = data
ANL A, @ Rr       (A) + (A) AND ((Rr))       Logical and Indirect the contents of data memory with Accumulator.       0       1       0       0       0       r       1       1         CPL A       (A) - NOT (A)       Complement the contents of the Accumulator.       0       0       1       1       0       1			1	1	r	r	r	r	1	1	0	ĩ	0	Logical and contents of designated register with Accumulator.	(A) - (A) AND (Rr) for r ≃ 0 7	ANL A, Rr
CPL A         (A) - NOT (A)         Complement the contents of the Accumulator.         0         0         1         1         0         1			1	1	'	0	0	0	0	1	0	1	0	Logical and indirect the contents of data memory with Accumulator.	(A) · (A) AND ((Rr)) for r = 0 1	ANL A, @ Rr
CLR A         (A) · 0         CLEAR the contents of the Accumulator.         0         0         1         0         1 <th1< td=""><td></td><th></th><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>Complement the contents of the Accumulator.</td><td>(A) - NOT (A)</td><td>CPL A</td></th1<>			1	1	1	1	1	1	0	1	1	0	0	Complement the contents of the Accumulator.	(A) - NOT (A)	CPL A
DEC A         (A) - (A) 1         DECREMENT by 1 the accumulator's contents.         0         0         0         0         1         1         1         1           INC A         (A) - (A) + 1         Increment by 1 the accumulator's contents.         0         0         0         1         1         1         1         1         1		•	1 1	1	1	1 1	1 1	1 1	0 0	0 1	1 0	0 1	0 0	CLEAR the contents of the Accumulator. DECIMAL ADJUST the contents of the Accumulator	(A) · 0	CLR A DA A
INC A (A) - (A) + 1 Increment by 1 the accumulator's 0 0 0 1 0 1 1 1 1 1 contents.			1	1	1	1	1	1	0	0	0	0	0	DECREMENT by 1 the accumulator's contents.	(A) - (A) 1	DEC A
			1	1	1	1	1	1	0	1	0	0	0	Increment by 1 the accumulator's contents.	(A) · (A) + 1	INC A
ORL A, = data         (A) - (A) OR data         Logical OR specified immediate data         0         1         0         0         1         1         2         2           With Accumulator         d7         d6         d5         d4         d3         d2         d1         d0			2	2	1 d0	1 d1	1 d1	0 d2	0 d3	0 d4	0 d5	1 d <sub>6</sub>	0 d7	Logical OR specified immediate data with Accumulator	(A) - (A) OR data	ORLA, ≕ data
ORL A, Rr         (A) + (A) OR (Rr)         Logical OR contents of designated         0         1         0         1         r         r         1         1           for r = 0         7         register with Accumulator.         -         -         -         -         -         1         1			1	1	r	r	r	٢	1	0	0	1	0	Logical OR contents of designated register with Accumulator.	(A) - (A) OR (Rr) for r = 0 7	ORL A, Rr
ORL A, @ Rr         (A) < (A) OR ((Rr))         Logical OR indirect the contents of data         0         1         0         0         0         r         1         1           for r = 0         1         memory location with Accumulator.         <			1	1	r	0	0	0	0	0	0	1	0	Logical OR Indirect the contents of data memory location with Accumulator.	(A) - (A) OR ((Rr)) for r = 0 1	ORL A, @ Rr
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			1	1	1	1	1	1	0	0	1	]	1	Rotate Accumulator left by 1-bit without carry.	$(AN + 1) \cdot (AN)$ $(A_0) \leftarrow (A_7)$ for N = 0 - 6	RLA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		•	1	1	1	1	1	1	0	1	1	1	1	Rotate Accumulator left by 1-bit through carry.	$(AN + 1) \leftarrow (AN); N = 0 = 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	RLC A
RR A         (AN) (AN + 1); N = 0 - 6         Rotate Accumulator right by 1-bit         0         1 <th1< th=""></th1<>			1	1	1	1	۱	1	0	1	1	1	0	Rotate Accumulator right by 1-bit without carry.	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0)$	RR A
RRC A         (AN) (AN + 1); N ≤ 0 - 6 (Aγ) (C)         Rotate Accumulator right by 1-bit through carry.         0         1         0         1         1         1         ●		•	1	1	'	1	1	1	0	0	1	1	ò	Rotate Accumulator right by 1-bit through carry.	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) - (C)$ $(C) - (A_0)$	RRC A
SWAP A         (A <sub>4-7</sub> ) - (A <sub>0</sub> 3)         Swap the 24-bit nibbles in the Accumulator.         Ó         1         0         1         1         1			1	1	1	1	1	1	0	0	0	1	ó	Swap the 24-bit nibbles in the Accumulator.	(A4.7). (A0 3)	SWAP A
XRL A, = data         (A) · (A) XOR data         Logical XOR specified immediate data         1         1         0         · 1         0         1         1         2         2           with Accumulator.         d7         d6         d5         d4         d3         d2         d1         d0         1         1         2         2			2	2	1 d0	1 51	1 d1	0 d2	0 d3	- 1 d4	0 d5	1 d6	1 d7	Logical XOR specified immediate data with Accumulator.	(A) · (A) XOR data	XRLA, = data
XRL A, Rr         (A) + (A) XOR (Rr)         Logical XOR contents of designated         1         1         0         1         r         r         1         1           for r = 0 - 7         register with Accumulator.         r         r         r         1		Marco I	1	1	r	r	٢	ſ,	1	1	0	1	1	Logical XOR contents of designated register with Accumulator.	(A) - (A) XOR (Rr) for r = 0 - 7	XRL A, Rr
XRL A, @ Rr         (A) + (A) XOR ((Rr))         Logical XOR Indirect the contents of data         1         1         0         1         0         r         1         1           for r = 0 - 1         memory location with Accumulator         r         1         1         0         0         r         1         1		-	1	1	'	0	0	0	0	1	0	1	1	Logical XOR Indirect the contents of data memory location with Accumulator	(A) - (A) XOR ((Rr)) for r = 0 - 1	XRLA, @ Rr
BRANCH				2		_				~			ANCH	BR		DINZ Brodde
University         University <thuniversity< th="">         University         Universi</thuniversity<>			2	2	a0	r 91	r a1	a2	a3	0 a4	as	۱ 96	a7	test contents.	If (Rr) ≠ 0. (PC 0 - 7) ⊷ addr	אונט אוינע הז, addr
JBb addr         (PC 0         7)			2	2	0 0 <sup>6</sup>	1 91	1 81	0 a2	0 a3	1 ∂4	b0 а5	<sup>b</sup> 1 <sup>a</sup> 6	b2 87	Jump to specified address if Accumulator bit is set.	(PC 0 7) ← addr if Bb = 1 (PC) + (PC) + 2 if Bb = 0	JBb addr
JC addr         (PC 0 - 7) addr if C = 1         Jump to specified address if carry flag         1         1         1         0         1         0         2         2           (PC) - (PC) + 2 if C - 0         is set.         a7         a6         a5         a4         a3         a2         a1         a0		I	2	2	90 0	1 91	1 a1	1 a2	0 a3	1 84	1 a5	1 86	a7	Jump to specified address if carry flag is set.	(PC 0 - 7) ← addr if C = 1 (PC) + (PC) + 2 if C - 0	JC addr
JF0 addr (PC 0 7) addr if F0 = 1 Jump to specified address if Flag F0 is 1 0 1 1 0 1 1 0 2 2 2 (PC) (PC)			2	2	90 0	1	1 a1	1 a2	0 a3	1 84	1 <sup>a</sup> 5	0 ¤6	1 87	Jump to specified address if Flag F0 is set.	(PC 0 7) addr if FO = 1 (PC) - )(PC) + 2 if FO _ 0	JF0 addr
JF1 addr (PC 0 7) - addr if F1 = 1 Jump to specified address if Flag F1 is 0 1 1 1 0 1 1 0 2 2 (PC) - (PC) + 2 if F1 0 set. a7 a6 a5 a4 a3 a2 a1 a0			2	2	90 0	1	1 a1	1 92	0 a3	1 24	1 25	1 96	0 87	Jump to specified address if Flag F1 is set.	(PC 0 7) + addr if F1 = 1 (PC) + (PC) + 2 if F1 0	JF1 addr
JMP addr         (PC 8 10) - addr 8 10 (PC 0 7) - addr 0 7 (PC 11) - DBF         Direct Jump to specified address within the 2K address block.         a10 ag ag 0 0 1 0 0 2 a7 ag			2	2	90 0	0	0 a1	1 a2	0 83	0 a4	а8 а5	ag a6	a10 a7	Direct Jump to specified address within the 2K address block.	(PC 8 10) - addr 8 10 (PC 0 7) - addr 0 7 (PC 11) - DBF	JMP addr
'JMPP@A         (PC 0 7) - ((A))         Jump indirect to specified address with         1         0         1         1         0         1         1         2         1           with address page         i			1	2	1	1	1	0	0	۱	۱	0	1	Jump indirect to specified address with with address page	(PC 0 7) - ((A))	JMPP @ A
JNC addr (PC 0 7) - addr if C = 0 Jump to specified address if carry flag is 1 1 1 0 0 i 1 0 2 2 (PC) - (PC) + 2 if C 1 low low			2	2	0 a0	1	1 01	1 #2	0 ag	0 44	1 85	1 <sup>2</sup> 6	1 47	Jump to specified address if parry flag is low	(PC 0 7) - addr if C = 0 (PC) - (PC) + 2 if C 1	JNC addr
JNI addr         (PC 0         7) + addr if 1 = 0         Jump to specified address if interrupt         1         0         0         0         1         1         0         2         2           (PC) - (PC) + 2 if 1         is low         a7         a6         a5         a4         a3         a2         a1         a0				2	~ 1				-		-		1		Linna al III a	INIL patiety

7

# μPD8049/8039L

and the second second		and a set of the	<b>r</b>	· · ·	INC	TRUCT		005	· · · ·	2			FLAG
MNEMONIC	FUNCTION	DESCRIPTION	D7	De	Ds	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	CYCLES	BYTES	C AC F
		BRANC	CH (CC	NT.)				÷				· · · · · · · · · · · · · · · · · · ·	
JN TO addr	(PC 0 - 7) - addr if T0 = 0	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1	0	2	2	
INIT1 adda	(PC) + (PC) + 2  if  T0 = 1		a7 0	a6	a5	84 0	ag	a2 1	81 1	90 90			
JIN Frador .	(PC) · (PC) + 2 if T1 · 1	Jump to specified address in fest 1 is low.	a7	<sup>a</sup> 6	a5	ə4	ag	a2	aı	aO		Ĺ	
JNZ addr	(PC 0 7) - addr if A = 0	Jump to specified address if accumulator	1	0	0	1	0	1	1	0	2	2	
ITE addr	(PC) · (PC) + 2 if A U (PC 0 · 7) + addrif TE = 1	is non-zero.	a7 '0	a6 0	a5 0	a4 1	a3 0	a2 1	81 1	90 80	2	2	
	(PC) · (PC) + 2 if TF 0	is set to 1.	a7	<sup>a</sup> 6	a5	84	ag	a2	aı	aO	-	<b>1</b>	
JT0 addr	(PC 0 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a .	0	96 0	1 as	1 a⊿	0 a3	1 a2	1 a1	0 80	2	2	
JT1 addr	(PC0 7) - addr if T1 = 1	Jump to specified address if Test 1 is a 1.	0	1	o	1	ō	· 1	1	· o	2	2	
	(PC) · (PC) + 2 if T1 0		a7	<sup>a</sup> 6	a5	a4	ag	a2	a1	90 90			
JZ addr	(PC) · (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	a7	<sup>a</sup> 6	a5	a4	ag	a2	a1	a0	2	2	
		CON	TROL						1				
ENI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1	
		Disable the External Interrupt input.	0	0	0	1	0	1	0	1		!	
SELMBO	(DBF) · 0	Select Bank 0 (locations 0 2047) of		1	1	0	0.	1	0	1		;	
		Program Memory.	_	,		5	5	'			'		
SEL MB1	(DBF) · 1	Select Bank 1 (locations 2048 4095) of Program Memory.	1	1	1	1	0	1	0	1	1	1	
SEL RBO	(BS) · 0	Select Bank 0 (locations 0 – 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1	
SEL RB1	(BS) · 1	Select Bank 1 (locations 24 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1	
		DATA	MOVI	S									
MOVA, ≃ data	(A) · data	Move Immediate the specified data into the Accumulator.	0 d7	0 de	1 ds	0 da	0 da	0 d2	1 d1	1 dn	2	2	
MOV A, Rr	(A) (Rr); r · 0 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	ŗ	r	r	1	1	
MOV A, @ Rr	(A) - ((Rr)); r = 0 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	<b>'</b> 1	1	
MOV A, PSW	(A) · (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	.1	1	1	1	1	
MOV Rr, ≃ data	(Rr) ⊷ data;r = 0 7	Move Immediate the specified data into the designated register.	1 d7	0 d6	1 d5	1 d4	1 d3	d2	r d1	ďo	2	2	
MOV Rr, A	(Rr) (A); r = 0 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1	
MOV @ Rr, A	((Rr)) (A); r = 0 · 1	Move Indirect Accumulator Contents into data memory location.	1	0	1.	0	0	0	0	r	1	1	
MOV @ Rr, # data	((Rr)) - data;r ⊨ 0 1+	Move Immediate the specified data into	1	0	1 d-	1	0	0	0	do	2	2	
MOV PSW. A	(PSW) · (A)	Move contents of Accumulator into the		1	05	1	0	1	1	1	1	1	
		program status word.			-						· ·		
MOVP A, @ A	(PC 0 7) · (A) (A) · ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1.1	
MOVP3 A, @ A	(PC 0 7) - (A) (PC 8 10) - 011	Move Program data in Page 3 into the Accumulator.	1	-1	1	0	Ó	0	1	1	2	1	
MOVX A, @ R	(A) ← ((PC)) (A) ← ((Rr)); r = 0 = 1	Move Indirect the contents of external	1	0	0	0	0	0	0	r	2	1	
MOVX@R, A	((Rr)) ← (A); r = 0 1	data memory into the Accumulator. Move Indirect the contents of the	1	0	0	1	0	0	0	r	2	1	
XCH A, Rr	(A) ≓ (Rr); r = 0 – 7	Accumulator into external data memory. Exchange the Accumulator and	0	0	1	0	1	r.,	r	r	1	1	
XCH A, @ Rr	(A) ≓ ((Rr)); r = 0 – 1	designated register's contents. Exchange Indirect contents of Accumu-	0	, 0	1	0	0	0	; O	r	1	1	
XCHD A, @ Rr	(A 0 − 3) ≒ ((Rr)) 0 − 3));	lator and location in data memory. Exchange Indirect 4-bit contents of	0	0	1	1	0	0	0	ŗ	1	1	
1	r = 0,- 1	Accumulator and data memory.	AGS		_						L.,	L	
CPL C I	(C) NOT (C)	Complement Content of carry bit.	1	0	1	0	0	5-1	1	1	1	1	•
CPL FO	(F0) - NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1	•
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	11	
CLRC	(C) · 0	Clear content of carry bit to 0.	1	0	0	1	ò	1	1	1	1	1	•
CLR FO	(F0) ← 0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1	1 1	•
CLB F1	(F1) · 0	Clear content of Flag 1 to 0.	1 1	0	1	0	· 0	1	0	1	1 1	1 1	1

364

### INSTRUCTION SET (CONT.)

# μPD8049/8039L

					INS	TRUC	TION	ODE					FLAGS
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC FO F1
		INPUT/	OUTP	UT									
ANL BUS, ≃ data	(BUS) · (BUS) AND data	Logical and Immediate-specified data with contents of BUS.	1 07	0 d6	0 d5	1 d4	1 d3	0 d2	0 d1	0 0	2	2	
ANL Pp, = data	(Pp) - (Pp) AND data p : 1 - 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 d6	0 d5	1 d4	1 d3	0 d2	p d1	p do	2	2	
ANLD Pp, A	(Pp) + (Pp) AND (A 0 3) p < 4 7	Logical and contents of Accumulator with designated port (4 – 7),	1	0	0	1	1	1	р	р	2	1	
IN A, Pp	(A) - (Pp), p = 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	ρ	р	2	1	
INS A, BUS	(A) · (BUS)	Input strobed BUS data into Accumulator.	0	0	0	0	1	0	0	0	2	1	
MOVD A, Pp	(A 0 - 3) ← (Pp); p = 4 7 (A 4 7) ← 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	q	q	2	1	
MOVD Pp, A	(Pp) + A 0 3, p = 4 7	Move contents of Accumulator to designated port (4 = 7),	0	0	۱	1	1	1	ρ	q	1	1	
ORL BUS, # data	(BUS) · (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1 d7	0 0	0 d5	0 14	1 d3	0 d2	0 d 1	0 d0	2	2	
ORLD Pp, A	(Pp) ← (Pp) OR (A 0 3) p = 4 7	Logical or contents of Accumulator with designated port (4 7),	1	0	0	. 0	1	1	q	a	1	1	
ORL Pp, = data	(Pp) + (Pp) OR data p = 1 − 2	Logical or Immediate specified data with designated port (1 = 2)	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	p di	p 0b	2	2	
OUTL BUS, A	(BUS) · (A)	Output contents of Accumulator onto BUS.	۰.	0	0	0	~ 0	0	1	e	1	1	
OUTL Pp, A	(Pp) - (A), p = 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	с	ρ	р	、1	1	
		REGI	STER	S		,							·
DEC Rr (Rr)	(Rr) ⊷ (Rr) 1;r = 0 7	Decrement by 1 contents of designated	1	1	0	0	1	r	r		1	1	
INC Rr	(Rr) ← (Rr) +1, r = 0 7	register. Increment by 1 contents of designated	0	0	0	1	1	r	r	r	1	1	
INC @ Rr	((Br)) + ((Br)) + 1,	register. Increment Indirect by 1 the contents of	0	0	0	1	0	0	0		1	1	
	r=0 1	data memory location.		E								1	L
CALL addr	((SP)) · (PC) (PSW 4 7)	Call designated Subroutine	Lano	20	an	1	0	1	0	0	2	1 2	
	(SP) - (SP) + 1 (PC 8 10) - addr 8 10 (PC 0 - 7) addr 0 7 (PC 11) - DBF		a7	<sup>a</sup> 6	a5	a4	ag	a2	91	a0		-	
RET	(SP) - (SP) 1 (PC) - ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1	
RETR	(SP) · (SP) 1 (PC) · ((SP)) (PSW 4 7) · ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1	
		TIMER/0	COUN	TER									
EN TCNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1	
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output	0	0	1	1	0	1	0	1	1	1	
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator.	0	1	Ó	0	0	0	1	0	1	1	
ΜΟΥ Τ, Α	(T) (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1	
STOP TONT		Stop Count for Event Counter	0	1	1	0	0	1	0	1	1	1	
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1	
STRTT		Start Count for Timer	0	1	0	1	0	1	0	1	1	1	
		MISCEL	LANE	DUS								A	
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1	

Notes: 1 Instruction Code Designations r and p form the binary representation of the Registers and Ports involved

The dot under the appropriate flag bit indicates that is content is subject to change by the instruction it appears in
 References to the address and data are specified in bytes 2 and/or 1 of the instruction

(4) Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = $0 - 7$ )
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
I	Interrupt
Р	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator ( $p = 1, 2 \text{ or } 4 - 7$ )
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
т	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
x	External RAM
=	Prefix for Immediate Data
0	Prefix for Indirect Address
S	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
•~	Replaced By



#### PACKAGE OUTLINES µPD8049C µPD8039LC

(PLASTIC)

ITEM	MILLIMETERS	INCHES
А	51.5 MAX.	2.028 MAX.
В	1.62 MAX.	0.064 MAX.
C	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN.	0.047 MIN.
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.019 MIN.
I	5.22 MAX.	0.206 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24 TYP.	0.600 TYP.
L	13.2 TYP.	0.520 TYP.
м	0.25 <sup>+0.1</sup> -0.05	0.010 +0.004 -0.002



	(CERAMIC)										
ITEM	ITEM MILLIMETERS										
A	51.5 MAX.	2.03 MAX.									
В	1.62 MAX.	0.06 MAX.									
С	2.54 ± 0.1	0.1 ± 0.004									
D	0.5 ± 0.1	0.02 ± 0.004									
E	48.26 ± 0.1	1.9 ± 0.004									
F	1.02 MIN.	0.04 MIN.									
G	3.2 MIN.	0.13 MIN.									
н	1.0 MIN.	0.04 MIN.									
I	3.5 MAX.	0.14 MAX.									
J	4.5 MAX.	0.18 MAX.									
к	15.24 TYP.	0.6 TYP.									
L	14.93 TYP.	0.59 TYP.									
M	0.25 ± 0.05	0.01 ± 0.0019									

# **NEC Microcomputers, Inc.**



## 8-BIT N-CHANNEL MICROPROCESSOR COMPLETELY Z80<sup>™</sup> COMPATIBLE

#### DESCRIPTION

ION The μPD780 and μPD780-1 processors are single-chipmicroprocessors developed from third-generation technology. Their increased computational power produces higher system through-put and more efficient memory utilization, surpassing that of any second-generation microprocessor. The single voltage requirement of the μPD780 and μPD780-1 processors makes it easy to implement them into a system. All output signals are fully decoded and timed to either standard memory or peripheral circuits. An N-channel, ion-implanted, silicon gate MOS process is utilized in implementing the circuit.

The block diagram shows the functions of the processor and details the internal register structure. The structure contains 26 bytes of Read/Write (R/W) memory available to the programmer. Included in the registers are two sets of six general purpose registers, which may be used individually as 8-bit registers, or as 6-bit register pairs. Also included are two sets of accumulator and flag registers.

Through a group of exchange instructions the programmer has access to either set of main or alternate registers. The alternate register permits foreground/background mode of operation, or may be used for fast interrupt response. A 16-bit stack pointer is also included in each processor, simplifying implementation of multiple level interrupts, permitting unlimited subroutine nesting, and simplifying many types of data handling.

The two 16-bit index registers simplify implementation of relocatable code and manipulation of tabular data. The refresh register automatically refreshes external dynamic memories. A powerful interrupt response mode uses the I register to form the upper 8 bits of a pointer to an interrupt service address table, while the interrupting apparatus supplies the lower 8 bits of the pointer. An indirect call will then be made to service this address.

#### FEATURES • Single Chip, N-Channel Silicon Gate Processor

- 158 Instructions Including all 78 of the 8080A Instructions, Permitting Total Software Compatibility
- New 4-, 8-, and 16-Bit Operations Featuring Useful Addressing Modes such as Indexed, Bit and Relative
- 17 Internal Registers
- Three Modes of Rapid Interrupt Response, and One Non-Maskable Interrupt
- Directly Connects Standard Speed Dynamic or Static Memories, with Minimum Support Circuitry
- Single-Phase +5 Volt Clock and 5 VDC Supply
- TTL Compatibility
- Automatic Dynamic RAM Refresh Circuitry
- Available in Plastic Package

#### PIN CONFIGURATION

A11 🗖	1	$\cup$	40	<b>D</b> A10
A12	2		39	D A9
A13 🗖	3		38	
A14 🗖	4		37	D A7
A15 🗖	5		36	
Φ	6		35	D A5
D4 🗖	7		34	
D3 🗖	8		33	A A3
D5 🗖	9		32	D A2
D6 🗖	10	μPD	31	
+5V 🗖	11	780/	30	<b>D</b> A0
D <sub>2</sub> 🗖	12	780-1	29	GND GND
D7 🗖	13		28	RFSH
D0 🗖	14		27	
	15		26	RESET
	16		25	BUSRC
	17		24	WAIT
HALT	18		23	BUSAK
MREQ C	19		22	
IORQ C	20		21	RD
	L			



SPECIAL PURPOSE REGISTERS

	PIN		
NO.	SYMBOL	NAME	FUNCTION
1-5, 30-40	A0-A15	Address Bus	3-State Output, active high. Pins A <sub>0</sub> -A <sub>15</sub> constitute a 16-bit address bus, which provides the address for memory and I/O device data exchanges. Memory capacity 65,536 bytes. A <sub>0</sub> -A <sub>7</sub> is also needed as refresh cycle.
7-10, 12-15	D <sub>0</sub> -D7	Data Bus	3-State input/output, active high. Pins $D_0$ - $D_7$ compose an 8-bit, bidirectional data bus, used for data exchanges with memory and I/O devices.
27	M <sub>1</sub>	Machine Cycle One	Output, active low, $\overline{M}_1$ indicates that the machine cycle in operation is the op code fetch cycle of an instruction execution.
19	MREQ	Memory Request	3-State output, active low. MREQ indicates that a valid address for a memory read or write operation is held in the address.
20	IORQ	Input/Output Request	3-State output, active low. The I/O request signal indicates that the lower half of the address bus holds a valid address for an I/O read or write operation. The IORQ signal is also used to acknowledge an interrupt command, indicating that an interrupt response vector can be placed on the data bus.
21	RD	Memory Read	3-State output, active low. RD indicates that the processor is requesting data from memory or an I/O device. The memory or I/O device being addressed should use this signal to gate data onto the data bus.

#### PIN IDENTIFICATION

# PIN IDENTIFICATION

(CONT.)

	PIN		
NO.	SYMBOL	NAME	FUNCTION
22	WR	Memory Write	3-State output, active low. The memory write signal indicates that the processor data bus is holding valid data to be stored in the addressed, memory or I/O device.
28	RFSH	Refresh	Output, active low. RFSH indicates that a refresh address for dynamic memories is being held in the lower 7-bits of the address bus. The MREO signal should be used to implement a refresh read to all dynamic memories.
18	HALT	Halt State	Output, active low. HALT indicates that the processor has executed a HALT software instruction, and will not resume operation until either a non-maskable or a maskable (with mask enabled) interrupt has been implemented. The processor will execute NOP's while halted, to maintain memory refresh activity.
24	WAIT	Wait	Input, active low. WAIT indicates to the processor that the memory or I/O devices being addressed are not ready for a data transfer. As long as this signal is active, the processor will reenter wait states.
	INT	Interrupt Request	Input, active low. The INT signal is produced by I/O devices. The request will be honored upon completion of the current instruction, if the interrupt enable flip-flop (IFF) is enabled by the internal software. There are three modes of interrupt response. Mode 0 is identical to 8080 interrupt response mode. The Mode 1 response is a restart location at 0038 <sub>H</sub> . Mode 2 is for simple vectoring to an interrupt service routine anywhere in memory.
17	NMI	Non-Maskable Interrupt	Input, active low. The non-maskable interrupt has a higher priority than INT. It is always acknowledged at the end of the current instruction, regardless of the status of the interrupt enable flip-flop. When the $\overline{NMI}$ signal is given, the $\mu PD780$ processor automatically restarts to location 0066 $\mu$ .
26	RESET	Reset	Input, active low. The RESET signal causes the processor to reset the interrupt enable flip-flop (IFF), clear PC and I and R registers, and set interrupt to 8080A mode. During the reset time, the address bus and data bus go to a state of high impedance, and all control output signals become inactive, after which processing continues at 0000H.
25	BUSRO	Bus Request	Input, active low. BUSRQ has a higher priority than MMI, and is always honored at the end of the current machine cycle. It is used to allow other devices to take control over the processor address bus, data bus signals; by requesting that they go to a state of high impedance.
23	BUSAK	Bus Acknowledge	Output, active low. BUSAK is used to inform the requesting device that the processor address bus, data bus and 3-state control bus signals have entered a state of high impedance, and the external device can now take control of these signals.

RATINGS\*

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.

			LIMITS			TEST	
PARAMET	ER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Input Low Voltage		VILC	-0.3		0.45	ν	
Clock Input High Voltage		VIHC	V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.3	v	
Input Low Voltage		VIL	0.3		0.8	v	
Input High Voltage		⊻ін	2.0		Vcc	v	
Output Low Voltage		VOL			0.4	v	IOL = 1.8 mA
Output High Voltage		∨он	2.4			v	IOH = -250 μA
Power Supply Current	μPD780	Icc			150	mA	t <sub>c</sub> = 400 ns
Tower Suppry Current	μPD780-1	<sup>I</sup> CC		90	200	mA	t <sub>c</sub> = 250 ns
Input Leakage Current		<sup>1</sup> LI			10	μA	VIN = 0 to VCC
Tri-State Output Leakage Current in Float		LOH			10	μA	VOUT = 2.4 to VCC
Tri-State Output Leakag	LOL			-10	μA	V <sub>OUT</sub> = 0.4 V	
Data Bus Leakage Curre	nt in Input Mode	LD			±10	μA	0 < V <sub>IN</sub> < V <sub>CC</sub>

#### DC CHARACTERISTICS

 $T_a = 25^{\circ}C$ 

			LIMITS	;		TEST
PARAMETER	SYMBOL	MIN	ΤΥΡ	MAX	UNIT	CONDITIONS
Clock Capacitance	cφ			35	pF	f <sub>c</sub> = 1 MHz
Input Capacitance	CIN			5	pF	Unmeasured Pins
Output Capacitance	с <sub>оит</sub>			10	pF	Returned to Ground

#### CAPACITANCE

#### AC CHARACTERISTICS

 $T_a = 0^{\circ}C$  to +70<sup>°</sup>C;  $V_{CC} = +5V + 5\%$ , unless otherwise specified.

PARAMETER         SYMBOL         IPO780         IPO780 <thipo780< th=""> <thipo780< th=""> <thipo780< th=""><th></th><th></th><th colspan="4">LIMITS</th><th></th><th></th></thipo780<></thipo780<></thipo780<>			LIMITS					
PARAMETER         SYMBOL         MIN         MAX         UNIT         CONDITIONS           Clock Proof         Lp         0.4         00         0.5         0.5         0.5         0.5           Clock Nuew With, Clock Low         Lp         110         110         0.5			μP	D780	µPD:	780-1		TEST
Clock Period         Ic         0.4         0.2         0.2         0.2         0.4           Clock Plase Width, Clock Lingh         Into         110         110         0         ns           Clock Plase Width, Clock Lingh         Into         110         110         00         ns           Clock Rise and Fail Time         Ir, I         200         145         110         ns           Addres Stuble Prior to MEG Utemory, Cyclel         1acm         0         0         ns           Address Stuble Prior to MEG Utemory, Cyclel         1acm         0         0         ns           Address Stuble Prior to MEG Utemory, Cyclel         1acm         0         0         ns           Data Output Delay         10[0]         230         150         ns           Data Stuble Trime To Rising Edge of Clock During M1 Cycle         154(0)         50         ns         ns           Data Stuble Trime NRIM         Iddr         0         0         ns         ns         ns           Data Stuble Trime NRIM         Iddr         0         0         ns         ns         ns           Data Stuble Trime Relay of Clock During M2 to M5/Cole         154(0)         0         ns         ns           Data Stuble Tr	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Cock Pulse Width, Clock Hugh         Lyr (b+1)         180         110         rs           Clock Pulse Width, Clock Llow         Lwr (b+1)         180         2000         110         2000         ns           Clock Pulse Width, Clock Llow         Lwr (b+1)         180         2000         110         2000         ns           Address Stubie Prior to MREC (Memory Cycle)         Lgam         0         0         ns         ns           Address Stubie Prior to MREC (Memory Cycle)         Lgam         0         0         ns         ns           Address Stubie Prior to MREC (Memory Cycle)         Lgam         0         0         ns         ns           Address Stubie Prior to MREC (Memory Cycle)         Lgam         0         0         ns         ns           Data Oction Delay         VPR During Plotat         Lcat         0         0         ns         ns           Data Stubie Prior to WR Manney Cycle         Lg(1)         50         ns         ns         ns         ns           Data Stubie Prior to WR Memory Cycle1         Lgam         0         0         ns         ns         ns           Data Stubie Prior to WR Memory Cycle1         Lgam         0         ns         ns         ns         ns	Clock Period	1 <sub>C</sub>	0.4	12	0 25	12	μs	
Clock Puise Width, Clock Low         Lw (+1)         180         2000         110         2000         ns           Clock Puise and Fall Time         t, 1         30         145         110         ns           Address Output Delay         10(AD)         1145         110         ns           Address Stable Prior to IORG, RD or WR (I/O Cycte)         tage.         Q         Q         ns           Address Stable Prior to IORG, RD or WR (I/O Cycte)         tage.         Q         Q         ns           Address Stable Prior to IORG, RD or WR (I/O Cycte)         tage.         Q         Q         ns           Address Stable Prior to IORG, RD or WR During Float         tcat         Q         Q         ns           Data Output Delay         To(D)         200         150         ns         ns           Data Stable Prior to WR IMemory Cycle         tgs(D)         50         25         ns           Data Stable Prior to WR IMemory Cycle         tgs(D)         50         ns         ns           Data Stable Prior to WR IMemory Cycle         tgs(D)         00         ns         ns           Data Stable Prior to WR IMED Cycle         tgs <n< td="">         ns         ns         ns           Data Stable Prior to WR IMED Cycle         tgs<n< td=""><td>Clock Pulse Width, Clock High</td><td>tw (4)H)</td><td>180</td><td></td><td>110</td><td></td><td>ns</td><td></td></n<></n<>	Clock Pulse Width, Clock High	tw (4)H)	180		110		ns	
Clock Rise and Fall Time         tr, f         20         30         ns           Address Output Delay         ID(AD)         145         110         ns           Address Stable Prior to MRECI Memory Cycle)         Isem         0         0         ns           Address Stable Prior to MRECI Memory Cycle)         Isem         0         0         ns           Address Stable Prior to MRECI Memory Cycle)         Isem         0         0         ns           Address Stable Prior to MR Dor WR         Ical         0         0         ns           Address Stable Prior to MR Memory Cycle         Ise(ID)         230         ns         ns           Data Stable Prior to WR Memory Cycle         Ise(ID)         90         ns         ns           Data Stable Prior to WR Memory Cycle         Ise(ID)         60         ns         ns           Data Stable Prior to WR Memory Cycle         Ise(ID)         00         ns         ns           Data Stable Prior to WR Memory Cycle         Ise(ID)         00         ns         ns           Data Stable Prior to WR Memory Cycle         Ise(ID)         00         ns         ns           Data Stable Prior to WR Memory Cycle         Ise(ID)         00         ns         ns	Clock Pulse Width, Clock Low	tw (4)L)	180	2000	110	2000	ns	1
Address Output Delay       LD(AD)       145       110       ns         Delay to Float       1F(AD)       110       90       ns         Address Stable Prior to IORG, RD or WR (I/O Cycle)       1gc       0       0       ns         Address Stable Prior to IORG, RD or WR (I/O Cycle)       1gc       0       0       ns         Address Stable Prior to IORG, RD or WR (I/O Cycle)       1gc       0       0       ns         Address Stable Prior to IORG, RD or WR (I/O Cycle)       1gc       0       0       ns         Data Output Delay       10(0)       230       150       ns         Data Stuble Prior to RHing Edge of Clock During M1 Cycle       1gc(D)       90       ns       ns         Data Stuble Prior to WR (Memory Cycle)       1gcm       0       0       ns       ns         Data Stuble Prior to WR (Memory Cycle)       1gcm       0       0       ns       ns         Data Stuble Prior to WR (Memory Cycle)       1gcm       0       0       ns       ns         Data Stuble Prior to WR (Memory Cycle)       1gdm       0       0       ns       ns         Data Stuble Prior to WR (MC Cycle)       1gdm       1D1       0       ns       ns         Data Stuble Prior to WR	Clock Rise and Fall Time	t <sub>r</sub> .f		30		30	ns	
Delay to Float         tF(AD)         110         90         ns           Address Stable Prior to MREQ (Memory Cycle)         tacm         ①         ①         ns           Address Stable Prior to TORQ, DD or WR         too         ①         ①         ns           Address Stable from RD or WR         too         ①         ①         ns           Address Stable from RD or WR         too         ①         ①         ns           Data Output Delay         10[D]         230         ①         ns           Data Stable from RD or WR         too         ns         ns         ns           Data Stable Prior to WR (Memory Cycle)         too         ns         ns         ns           Data Stable Prior to WR (Memory Cycle)         too         ns         ns         ns           Data Stable Prior to WR (Memory Cycle)         too         ns         ns         ns           Data Stable Prior to WR (Memory Cycle)         too         ns         ns         ns           Data Stable Prior to WR (Memory Cycle)         too         ns         ns         ns           Data Stable Prior to WR (Memory Cycle)         too         ns         ns         ns           Data Stable Prior to WR (Memory Cycle)         too	Address Output Delay			145		110	ns	
Address Stable Prior to INFEQ (Memory Cycle) $I_{acc}$ ()       ()<	Delay to Float	(EAD)		110		90	ns	1
Address Stable Prior to IORQ, RD or WR (1/0 Cycle)       tac.       Q       Q       ns         Address Stable from RD or WR       tcat       Q       Q       ns         Address Stable from RD or WR       tcat       Q       Q       ns         Address Stable from RD or WR       tp(D)       230       150       ns         Data Output Delay       tp(D)       230       150       ns         Data Stable Trom RD or WR (Memory Cycle)       ts(D)       50       35       ns         Data Stable Prior to WR (Memory Cycle)       tdcm       ©       0       ns         Data Stable Prior to WR (Memory Cycle)       tdcm       ©       ns       ns         Data Stable Prior to WR (Memory Cycle)       tdcm       ©       ns       ns         Data Stable Prior to WR (Memory Cycle)       tdcn       ©       ns       ns         Data Stable Prior to WR (Memory Cycle)       tdcn       ©       ns       ns         Data Stable Prior to WR (Memory Cycle)       tdcn       ©       ns       ns         Data Stable Prior to WR (Memory Cycle)       tdcn       0       ns       ns         Data Stable Prior to WR (Memory Cycle)       tdcn       0       ns       ns         Da	Address Stable Prior to MREQ (Memory Cycle)	tacm	$\bigcirc$		1		ns	1.
Address Stable from RD or WR       tca       (a)       (b)       ns         Address Stable from RD or WR During Float       tcaf       (b)       (c)       ns         Data Ourput Delay       D(D)       230       150       ns         Data Ourput Delay       D(D)       230       150       ns         Data Stable From RD or WR Derive       tp(D)       50       35       ns         Data Stable From to WR Idemory Cyclel       tdcm       (b)       (b)       ns         Data Stable From to WR Idemory Cyclel       tdcm       (b)       (b)       ns         Data Stable From To WR Idemory Cyclel       tdcm       (b)       (c)       ns         Data Stable From Ring Edge of Clock to MREQ Low       tD(L)(R)       100       85       ns         MREQ Delay tram Falling Edge of Clock to MREQ High       tD(H(MR))       100       85       ns         Pulse Width, MREQ Low       tw/(MRI)       100       85       ns         Pulse Width, MREQ Low       tw/(MRI)       100       85       ns         Pulse Width, MREQ Low       tw/(MRI)       100       85       ns         Pulse Width, MREQ High       tD(L)(R)       110       85       ns         TOR Delay trom	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	taci	2	1	2		ns	CL 50 pF
Address Stable from RD or WR During Float         trait         (i)	Address Stable from RD or WR	tca	3		3		ns	1
Data Output Delay         TO(D)         230         150         ns.           Delay to Float During Write Cycle         1 (p)         90         90         ns.           Data Setup Time to Rising Edge of Clock During M1 Cycle         (54+(D))         50         35         ns.           Data Setup Time to Falling Edge of Clock During M2 to M5 Cycles         (54+(D))         50         ns.         ns.           Data Stable Prior to WR (Memory Cycle)         1dcm         (6)         (6)         ns.         ns.           Data Stable Prior to WR         MEMO         (2)         0         ns.         ns.           Data Stable Prior to WR         MEMO         (2)         0         ns.         ns.           Data Stable Prior to WR         MEMO         0         ns.         ns.         ns.           MREQ Delay from Falling Edge of Clock to MREQ Low         1DL+(MR)         100         85         ns.           Puite Width, MREG Low         1V(MRL)         (8)         ns.         ns.         ns.           Puite Width, MREG Low         1V(HMR)         100         85         ns.         ns.           DRA Delay from Rising Edge of Clock to TORO Low         1DL+(IR)         100         85         ns.           DRA Delay	Address Stable from RD or WR During Float	lcaf	(4)		(4)		ns	
Delay to Float During Write Cycle         Uring M1 Cycle         Uring M1 Cycle         Uring M1 Cycle         Uring M1 Cycle         Use M1 Cycle<	Data Output Delay			230		150	ns	
Data Setup Time to Rising Edge of Clock During M1 Cycle         ISM(D)         50         35         ns           Data Setup Time to Falling Edge of Clock During M2 to M5 Cycle!         Isgr(D)         60         50         ns           Data Stable Prior to WR (Memory Cycle)         Idem         (S)         (S)         ns           Data Stable Prior to WR (I/O Cycle)         Idem         (S)         (S)         ns           Data Stable from WR         Icdf         (Q)         ns           Any Hold Time for Setup Time         IH         0         0         ns           MREQ Delay from Falling Edge of Clock to MREQ Low         IDL/(MRR)         100         85         ns           MREQ Delay from Falling Edge of Clock to IMREQ High         IDH/(MRR)         100         85         ns           Pulse Width, MREQ Low         IV/(MRR)         (B)         (B)         ns         ns           Pulse Width, MREQ High         IDL+(MRR)         (B)         ns         ns         ns           Pulse Width, MREQ Edge of Clock to IORQ Low         IDL+(MRR)         100         85         ns           IORQ Delay from Railing Edge of Clock to IORQ Low         IDL+(MR)         110         85         ns           IORQ Delay from Railing Edge of Clock to IORQ Low	Delay to Float During Write Cycle	tE(D)		90		90	'ns	1
Data Setup Time to Faling Edge of Clock During M2 to MS Cycles $I_{Sh}(D)$ 60         50         nd         CL - 200 pF           Data Stable Prior to WR (Memory Cycle)         Idcm         (6)         (6)         ns           Data Stable Prior to WR (Memory Cycle)         Idcm         (6)         (6)         ns           Data Stable Prior to WR (Memory Cycle)         Idcn         (6)         (6)         ns           Data Stable Prior to WR         (1/) Cycle)         Idcn         (6)         (6)         ns           Data Stable from WR         (1/) Cycle)         (1/) (1/) (1/) (1/) (1/) (1/) (1/) (1/)	Data Setup Time to Rising Edge of Clock During M1 Cycle	tea (D)	50		35		ns	
Data Stable Prior to WR (Memory Cycle)         Jdc//         Jdc//         G         G         ns           Data Stable Prior to WR (I/O Cycle)         Idc:         G         G         ns           Data Stable Prior to WR (I/O Cycle)         Idc:         G         G         ns           Data Stable Prior to WR (I/O Cycle)         Idc:         G         G         ns           Data Stable Prior to WR (I/O Cycle)         Idc:         G         G         ns           Data Stable Prior to WR (I/O Cycle)         Idc:         G         G         ns           Data Stable Prior to WR (I/O Cycle)         Idc:         G         G         ns           Data Stable Prior to WR (I/O Cycle)         Idc:         Idc:         G         G         ns           MREG Delay from Rising Edge of Clock to MREO Low         IDL-W(MR)         100         85         ns           Pulse Width, MREG Low         IDL-W(IR)         110         85         ns           FD Cleav from Rising Edge of Clock to TORO Low         IDL-W(IR)         110         85         ns           IORO Delay from Rising Edge of Clock to RD Low         IDL-W(IR)         100         85         ns           RD Delay from Rising Edge of Clock to RD Low         IDL-W(RD)         100	Data Setup Time to Falling Edge of Clock During M2 to M5 Cycles	teau(D)	60		50		nś	Ci = 200 pE
Data Stable Prior to WR (1/O Cycle)         Um         O         ns           Data Stable Prior to WR         (cdf         (C)         (C)         ns           Data Stable Prior to WR         (cdf         (C)         (C)         ns           Any Hold Time for Setup Time         1H         0         0         ns           MREG Delay from Falling Edge of Clock to MREQ Low         (DL/#(MR))         100         85         ns           MREQ Delay from Falling Edge of Clock to MREQ High         (DH/#(MR))         100         85         ns           Pulse Width, MREQ Low         (w/MRL)         (G)         ns         ns           Pulse Width, MREQ Lage of Clock to TORO Low         (DL/#(IR))         110         85         ns           TORO Delay from Rising Edge of Clock to TORO Low         (DL/#(IR))         110         85         ns           TORO Delay from Rising Edge of Clock to TORO Low         (DL/#(IR))         110         85         ns           RO Delay from Rising Edge of Clock to TORO Low         (DL/#(IR))         110         85         ns           RO Delay from Rising Edge of Clock to RD Low         (DL/#(IR))         100         85         ns           RO Delay from Rising Edge of Clock to RD Low         (DL/#(IR))         100	Data Stable Prior to WR (Memory Cycle)	Idom	6		6		ns	
Data Stable from WR         Unit         O         O         ns           Arvy Hold Time for Setup Time         1H         0         0         ns           Any Hold Time for Setup Time         1H         0         0         ns           MREG Delay from Rising Edge of Clock to MREG Ley         1DL4/(MR)         100         85         ns           MREG Delay from Rising Edge of Clock to MREG High         1DH4/(MR)         100         85         ns           Pulse Width, MREG Lew         1w/MRH         0         0         75         ns           TORG Delay from Rising Edge of Clock to TORG Low         1DL4/(IR)         110         85         ns           TORG Delay from Rising Edge of Clock to TORG Low         1DL4/(IR)         110         85         ns           TORG Delay from Rising Edge of Clock to TORG High         1DH4/(IR)         110         85         ns           TORG Delay from Rising Edge of Clock to TORG High         1DH4/(IR)         110         85         ns           TOR Delay from Rising Edge of Clock to RD Low         1DL4/(RD)         100         85         ns           RD Delay from Rising Edge of Clock to RD High         1DH4/(RD)         100         85         ns           RD Delay from Rising Edge of Clock to RD High	Data Stable Prior to WB (I/O Cycle)	tde	6		6		ns	
Any Hold Time for Setup Time         IH         0         0         ns           MREO Dalay from Falling Edge of Clock to MREO Low         IDL4/(MR)         100         85         ns           MREO Delay from Falling Edge of Clock to MREO High         IDH4/(MR)         100         85         ns           MREO Delay from Falling Edge of Clock to MREO High         IDH4/(MR)         100         85         ns           MREO Delay from Falling Edge of Clock to MREO High         IDH4/(MR)         00         85         ns           Pulse Width, MREO Low         Iw/(MRH)         (9)         (9)         ns           Pulse Width, MREO Low         IDL4/(IR)         110         85         ns           TORO Delay from Rising Edge of Clock to TORO Low         IDL4/(IR)         110         85         ns           TORO Delay from Rising Edge of Clock to TORO Low         IDL4/(IR)         110         85         ns           TORO Delay from Rising Edge of Clock to RD Low         IDL4/(RD)         110         85         ns           TO Delay from Rising Edge of Clock to RD High         IDH4/(RD)         110         85         ns           TO Delay from Rising Edge of Clock to RD High         IDL4/(RD)         100         80         ns           TO Delay from Rising Edge of Clo	Data Stable from WR	todf	0		0		05	
MREQ         Delay from Failing Edge of Clock to MREQ         IDL	Any Hold Time for Setup Time		0			0	05	
$ \frac{1}{1000} \ rom Rising Edge of Clock to MREQ High 1 DH-(MR) 100 83 m MREQ Delay from Rising Edge of Clock to MREQ High 1DH-(MR) 100 85 m Pulse Width, MREQ Low 1w(MRL) (B) (B) (B) m Pulse Width, MREQ Low 1w(MRL) (B) (B) (B) m Pulse Width, MREQ Low 1b(1000 1000 1000 1000 1000 1000 1000 1$	MBEQ Delay from Falling Edge of Clock to MBEQ Low			100		06		·····
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	MBEO Delay from Bising Edge of Clock to MBEO High			100		96		
$ \frac{1}{100} 1$	MBEO Delay from Falling Edge of Clock to MBEO High	10HIP (MIR)		100		05	- 113	
Charler, MREQ Duay       LWMRL)       W       W       W       W       W       W       W       W       W       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       W       M       M       W       M       M       W       M       M       M       W       M </td <td>Pulse Width MREO Low</td> <td></td> <td>0</td> <td>100</td> <td>6</td> <td>65</td> <td>115</td> <td></td>	Pulse Width MREO Low		0	100	6	65	115	
Order Hubble, Milled,	Pulse Width MREO High	W(MRL)			0		115	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1080 Delay from Bising Edun of Clock to 1080 Low	(WIRH)	9	00	9	75	ns	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	10R0 Delay from Falling Edge of Clock to 10R0 Low	ULA(IR)		110		75		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1080 Delay from Pising Edge of Clock to TONG Edw	10L0(IR)		100		85	115	-
$ \begin{array}{c} C_{\rm L} = 50 \ {\rm prior} \ {\rm res} \ {$	1080 Delay from Falling Edge of Clock to 1080 High	UHA(IR)		110		85	115	0 50.5
The second s	BD Delay from Bising Edge of Clock to BD Low			100		05		C[-50 pP
$ \begin{array}{c} 100 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	BD Delay from Falling Edge of Clock to RD Low	OLO(RD)		120		85	ns ac	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	BD Delay from Bising Edge of Clock to RD High	10L4(RD)		100		05		
Non-Charlenge Logie of Clock to NR Logie         LOH(D(HD))         110         85         ris           WR Delay from Rising Edge of Clock to WR Low         ID_Le/(WR)         90         80         ns           WR Delay from Rising Edge of Clock to WR Low         ID_Le/(WR)         90         80         ns           WR Delay from Rising Edge of Clock to WR Low         ID_Le/(WR)         90         80         ns           Pulse Width to WR Low         Iw/(WR)         90         80         ns           MID Delay from Rising Edge of Clock to MI Low         Iw/(WR)         100         80         ns           MID Delay from Rising Edge of Clock to MI Low         ID_L(MI)         130         100         ns           RFSH Delay from Rising Edge of Clock to RFSH Low         ID_L(RF)         180         130         ns           RFSH Delay from Rising Edge of Clock to RFSH Low         ID_L(RF)         180         130         ns           MAIT Setup Time to Falling Edge of Clock         IS(WT)         70         ns         MIALT Delay Time from Rising Edge of Clock         IS(WT)         70         ns           MAIT Setup Time to Rising Edge of Clock         IS(WT)         70         ns         BUSRO Setup Time to Rising Edge of Clock         IS(WR)         80         ns	BD Delay from Falling Edge of Clock to BD High	(DHO(RD)		110		85	115	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	WB Delay from Bising Edge of Clock to WB Low	(DHO(RD)				85		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	WR Delay from Falling Edge of Clock to WR Low	OLO(WR)		00		00		-
Image base with the withe with the	WP Delay from Falling Edge of Clock to WP Low	DLO(WR)		100		80	115	•
CL = 30 pF         CL = 30 pF           WID Delay from Rising Edge of Clock to MI Low         IDL(MI)         120         100         ns           MID Delay from Rising Edge of Clock to MI High         IDL(MI)         130         ns         CL = 30 pF           RFSH Delay from Rising Edge of Clock to MI High         IDL(MI)         130         100         ns           RFSH Delay from Rising Edge of Clock to RFSH Low         IDL(RF)         180         130         ns           MIT Setup Time to Falling Edge of Clock         RFSH High         IDH(RF)         150         120         ns           WAIT Setup Time to Falling Edge of Clock         ts(WT)         70         70         ns         T           HALT Delay Time from Falling Edge of Clock         ts(IT)         80         80         ns         CL = 50 pF           INT Setup Time to Rising Edge of Clock         ts(IT)         80         80         ns         EUSAK Delay from Rising Edge of Clock         ts(IT)         80         80         ns           BUSAK Delay from Rising Edge of Clock to BUSAK Low         tb(IBA)         120         100         ns         CL = 50 pF           BUSAK Delay from Rising Edge of Clock to BUSAK Ligh         tDL(IBA)         110         100         ns         CL = 50 pF	Pulse Wideb as 1900 Law	(DHo (WR)		100	-	00	115	
Image with mining Edge of Clock to M Low         IDL(MI)         233         100         ns           RFSH Delay from Rising Edge of Clock to M High         IDH(MI)         130         100         ns           RFSH Delay from Rising Edge of Clock to M FSH Low         IDL(RF)         180         130         ns           MAIT Setup from Rising Edge of Clock to RFSH Low         IDL(RF)         150         120         ns           MAIT Setup Time to Falling Edge of Clock         ts (WT)         70         70         ns           MALT Delay Time to Rising Edge of Clock         ts (WT)         80         80         ns           Pulse Width, NMI Low         twinNLL)         80         80         ns           BUSAR Delay Time to Rising Edge of Clock         ts (IT)         80         80         ns           BUSAR Delay Time to Rising Edge of Clock         ts (IR)         100         ns         CL = 50 pF           BUSAR Delay Time to Rising Edge of Clock         ts (IR)         100         ns         CL = 50 pF           BUSAR Delay Time to Rising Edge of Clock         ts (IR)         100         ns         CL = 50 pF           BUSAR Delay Time to Rising Edge of Clock         ts (IRS)         90         60         ns         CL = 50 pF           BUSAR Delay	Fuse width to WR Low	tw(WRL)	00	100		100	ns	
MT Draw from Rising Edge of Clock to RFSH Low         1DL(RF)         130         100         ns           RFSH Delay from Rising Edge of Clock to RFSH Low         1DL(RF)         150         120         ns           MAIT Setup Time to Rising Edge of Clock to RFSH Low         1DL(RF)         150         120         ns           WAIT Setup Time to Rising Edge of Clock to RFSH Low         1DL(RF)         150         120         ns           MAIT Setup Time to Rising Edge of Clock         1s(WT)         70         70         ns           MAIT Setup Time to Rising Edge of Clock         1s(IT)         80         80         ns           Pulse Width, NMI Low         fw(NML)         80         80         ns           BUSAR Setup Time to Rising Edge of Clock         1s(IT)         80         50         ns           BUSAR Delay from Rising Edge of Clock         1s(IBA)         110         100         ns           BUSAR Delay from Rising Edge of Clock         1s(IBA)         110         100         ns           BUSAR Delay from Rising Edge of Clock         BUSAR         1DL(IBA)         110         ns           CL = 50 pF         BUSAR Delay from Filing Edge of Clock         1s(RS)         90         60         ns           RESET Setup Time to Rising Edge of Cl	MI Delay from Hising Edge of Clock to MI Low	(DL(MI)		130		100	ns	Cլ= 30 pF
HTSH Delay from Rising Edge of Clock to RFSH High         TDL(RF)         180         130         ns           WAIT Setup Time to Rising Edge of Clock to RFSH High         TDH(RF)         150         120         ns           WAIT Setup Time to Falling Edge of Clock         ts(WT)         70         70         ns           HALT Delay Time from Falling Edge of Clock         ts(WT)         70         80         300         ns           CL = 50 pF         TIMT Setup Time to Rising Edge of Clock         ts(IT)         80         80         ns           Pulse Width, NMI Low         tw(NML)         80         80         ns         80         state           BUSRQ Setup Time to Rising Edge of Clock         ts(IT)         80         80         ns         80           BUSRQ Setup Time to Rising Edge of Clock         ts(IR)         100         ns         80         ns           BUSAR Delay from Rising Edge of Clock         ts(IR)         100         ns         CL = 50 pF           BUSAR Delay from Rising Edge of Clock         ts(RS)         90         60         ns           BUSAR Delay from Falling Edge of Clock         ts(RS)         90         60         ns           RESET Setup Time to Rising Edge of Clock         ts(RS)         90         60	The below from hising Edge of Clock to MI High	<sup>1</sup> DH(MI)		130		100	ns	-
In an deay from Raining Edge of Clock 10 MrSH High         IDH(RF)         150         120         ns           WAIT Setup Time to Failing Edge of Clock         15(WT)         70         70         ns           HALT Delay Time to Rsing Edge of Clock         10(HT)         300         300         ns         CL = 50 pF           INT Setup Time to Rsing Edge of Clock         10(HT)         80         80         ns           BUSRQ Setup Time to Rsing Edge of Clock         1v(NTML)         80         80         ns           BUSRQ Setup Time to Rsing Edge of Clock         1v(NTML)         80         80         ns           BUSRQ Setup Time to Rsing Edge of Clock         1v(RBQ)         80         ns         state           BUSRQ Setup Time to Rsing Edge of Clock         1s(BQ)         80         120         ns           BUSAR Delay from Rsing Edge of Clock to BUSAR Lingh         1DL(BA)         110         ns         CL = 50 pF           RESET Setup Time to Rsing Edge of Clock         1s(RS)         90         60         ns         state           ME State Deriver to Arising Edge of Clock         1s(RS)         90         60         ns         state           ME State Deriver to Arising Edge of Clock         1s(RS)         90         60         ns <td< td=""><td>RESH Delay from Hising Edge of Clock to HESH Low</td><td>'DL(RF)</td><td></td><td>180</td><td></td><td>130</td><td>ns</td><td></td></td<>	RESH Delay from Hising Edge of Clock to HESH Low	'DL(RF)		180		130	ns	
Instruct server time from Failing Edge of Clock         tg(W1)         70         70         75           INT Setup Time to Rising Edge of Clock         1p(HT)         300         30         ns         CL = 50 pF           INT Setup Time to Rising Edge of Clock         1s(1T)         80         80         ns           Pulse Width, NMI Low         tw(NML)         80         80         ns           BUSRQ Setup Time to Rising Edge of Clock         1s(80)         80         50         ns           BUSAR Delay Trom Rising Edge of Clock to BUSAR Low         1b(L8A)         120         100         ns           BUSAR Delay Trom Failing Edge of Clock         1s(RS)         90         60         ns         CL = 50 pF           RESET Setup Time to Rising Edge of Clock         1s(RS)         90         60         ns         CL = 50 pF           Width NMT Low         1p(H)         1p(H)         1p(H)         1p(H)         ns         CL = 50 pF	MAIT Setup Time to Falling Edge of Clock to HFSH High	TDH(RF)	70	150	70	120	ns	
INTE Setup Time to Rising Edge of Clock         tp(IHT)         300         100         ns         CL = 50 pF           BUSRQ Setup Time to Rising Edge of Clock         ts(IT)         80         80         ns            BUSRQ Setup Time to Rising Edge of Clock         ts(IRO)         80         50         ns            BUSRQ Setup Time to Rising Edge of Clock to BUSAR Low         tp(IBA)         120         100         ns           BUSAR Delay from Rising Edge of Clock to BUSAR High         tp(IBA)         110         100         ns           RESET Setup Time to Rising Edge of Clock to BUSAR High         tp(IBA)         110         100         ns           RESET Setup Time to Rising Edge of Clock to BUSAR High         tp(IBA)         110         100         ns           Pelay to Float (MREQ, IORQ, RD and WR)         tp(C)         100         80         ns	HALT Delay Time from Falling Edge of Clock	to(UT)		300		300	05	C. = 50 pE
Instruction         Ising         out         Instruction           Pulse Width, NML Low         fvil(NML)         80         80         ns           BUSRQ Setup Time to Rising Edge of Clock         fs(IRQ)         80         50         ns           BUSRQ Setup Time to Rising Edge of Clock to BUSAR Low         fp(IRQ)         120         100         ns           BUSRX Delay from Failing Edge of Clock to BUSAR High         fp(IRQ)         110         100         ns           RESET Setup Time to Rising Edge of Clock         fs(IRS)         90         60         ns           Delay to Foi at (MREQ, IORQ, RD and WR)         fr(C)         100         ns         cL = 50 pF	INT Setup Time to Birup Edge of Clock		00		80			0[ - 50 pr
Instrum         Low         Low         Low         BUSEND Strup Time to Rising Edge of Clock         LigBQ1         80         50         ns           BUSAR Delay from Rising Edge of Clock to BUSAR Low         LDL(BA)         120         100         ns           BUSAR Delay from Rising Edge of Clock to BUSAR High         LDH(BA)         110         100         ns           RESET Setup Time to Rising Edge of Clock         Ls(RS)         90         60         ns           Delay to Float (MREG, IORD, RD and WR)         LF(C)         100         ns         ns	Pulse Width NML ow	15(11)	80	<u> </u>	20			
BUSAK Delay from Rating Edge of Clock to BUSAK Low         ty(BQ)         av         bv         fs           BUSAK Delay from Rating Edge of Clock to BUSAK High         1DL(BA)         120         100         ns           BUSAK Delay from Rating Edge of Clock to BUSAK High         1DL(BA)         110         100         ns           RESET Setup Time to Rising Edge of Clock         ts(RS)         90         60         ns           Delay to Float (MREG, IGRO, RD and WR)         tF(C)         100         80         ns	BUSBO Setup Time to Bising Edge of Clock	W(NML)	80		60			
DUDAR Delay from Falling Edge of Clock to BUSAK High         1DL(BA)         120         100         ns         CL = 50 pF           BUSAK Delay from Falling Edge of Clock to BUSAK High         1DH(BA)         110         100         ns         CL = 50 pF           RESET Setup Time to Rising Edge of Clock to BUSAK High         1DH(BA)         110         100         ns           Delay to Float (MREQ, IORQ, RD and WR)         1r(C)         100         80         ns	BUSAK Delay from Buring Edge of Clock to BUSAK Law	's(BQ)	- 00	120	50	100		ļ
Docks         Delay to Float IMREQ, IORQ, RD and WR)         LDH(BA)         TTO         TOO         NS           RESET Setup Time to Rising Edge of Olock to book Kingin         Lg(RS)         90         60         ns           Delay to Float IMREQ, IORQ, RD and WR)         Lg(RS)         90         60         ns           Delay to Float IMREQ, IORQ, RD and WR)         Lg(C)         100         80         ns	RUSAK Dalay from Falling Edge of Clock to BUSAK Low	DL(BA)		110		100		С <sub>L</sub> = 50 рF
Delay to Float (MREQ, TORQ, RD and WR)         1; (RS)         90         00         ns           Delay to Float (MREQ, TORQ, RD and WR)         1; (RC)         100         80         ns	BESET Setup Time to Dising Edge of Clock to BOSAK High	UH(BA)	00	+	60	1.00		l
		(HS)		100		00	05	
	MI Stable Prior to IOPO (Interrupt Ack.)	·F(C)	m		m		115	

\*These values apply to the µPD780.



#### LOAD CIRCUIT FOR OUTPUT

#### Instruction Op Code Fetch

The contents of the program counter (PC) are placed on the address bus at the start of the cycle.  $\overline{MREQ}$  goes active one-half clock cycle later, and the falling edge of this signal can be used directly as a chip enable to dynamic memories. The memory data should be enabled onto the processor data bus when  $\overline{RD}$  goes active. The processor takes data with the rising edge of the clock state T<sub>3</sub>. The processor internally decodes and executes the instruction, while clock states T<sub>3</sub> and T<sub>4</sub> of the fetch cycle are used to refresh dynamic memories. The refresh control signal RFSH indicates that a refresh read should be done to all dynamic memories.



#### Memory Read or Write Cycles

This diagram illustrates the timing of memory read or write cycles other than an op code fetch (M<sub>1</sub> cycle). The function of the  $\overline{MREQ}$  and  $\overline{RD}$  signals is exactly the same as in the op code fetch cycle. When a memory write cycle is implemented, the  $\overline{MREQ}$  becomes active and is used directly as a chip enable for dynamic memories, when the address bus is stable. The  $\overline{WR}$  line is used directly as a R/W pulse to any type of semiconductor memory, and is active when data on the data bus is stable.



# μ PD780

#### TIMING WAVEFORMS (CONT.)

#### Input or Output Cycles

This illustrates the timing for an I/O read or I/O write operation. A single wait-state  $(T_W)$  is automatically inserted in I/O operations to allow sufficient time for an I/O port to decode its address and activate the WAIT line, if necessary.



#### Interrupt Request/Acknowledge Cycle

The processor samples the interrupt signal with the rising edge of the last clock at the end of any instruction. A special M<sub>1</sub> cycle is started when an interrupt is accepted. During the M<sub>1</sub> cycle, the IORQ (instead of MREQ) signal becomes active, indicating that the interrupting device can put an 8-bit vector on the data bus. Two wait states (T<sub>W</sub>) are automatically added to this cycle. This makes it easy to implement a ripple priority interrupt scheme.



#### INSTRUCTION SET

The following summary shows the assembly language mnemonic and the symbolic operation performed by the instructions of the  $\mu$ PD780 and  $\mu$ PD780-1 processors. The instructions are divided into 16 categories:

	Miscellaneous Group	8-Bit Loads
	Rotates and Shifts	16-Bit Loads
	Bit Set, Reset and Test	Exchanges
	Input and Output	Memory Block Moves
	Jumps	Memory Block Searches
	Calls	8-Bit Arithmetic and Logic
	Restarts	16-Bit Arithmetic
	Returns	General Purpose Accumulator and Flag Operations
Tł	ne addressing Modes include co	ombinations of the following:
	Indexed	Immediate

Indexed	Immediate
Register	Immediate Extended
Implied	Modified Page Zero
Register Indirect	Relative
Bit	Extended



### INSTRUCTION SET TABLE

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	с	z	FLA P/V	GS S	N	н	0 76	P CO	DE 210
ADC HL, ss	HL ← HL + ss + CY	Add with carry reg. pair ss to HL	1	11	:	1	v	1	0	×	11	101	101 <sup>®</sup>
ADC A, r ADC A, n	$A \leftarrow A + r + CY$ $A \leftarrow A + n + CY$	Add with carry Reg. r to ACC Add with carry value n to ACC	1	4	t t	‡ 1	v v	1 1	0	1 1	01 10 11	s s 1 001 001	010 ,,,B 110
ADC A, (HL) ADC A, (IX + d)	$A \leftarrow A + (HL) + CY$ $A \leftarrow A + (IX + d) + CY$	Add with carry loc. (HL) to ACC Add with carry loc. (IX + d) to ACC		7 19	1	1 1	v v	1 1	0	1	nn 10 11	nnn 001 011	nnn 110 101
ADC A, (IY + d)	A ← A + (IY + d) + CY	Add with carry loc. (IY + d) to ACC		19	1	I	v	ţ	0	1	10 dd 11 10	001 ddd 111 001	110 ddd 101 110
ADD A, n	A ← A + n	Add value n to ACC	2	7	1	ţ	v	Ţ	0	I	dd 11	ddd 000	ddd 110
ADD A, r	A ← A + r	Add Reg. r to ACC	1	4	:	1	v	1	0	1	10	000	r r r ®
ADD A, (HL)	A ← A + (HL)	Add location (HL) to ACC	1	7	1	1	v	:	0	÷	10	000	110
ADD A, (IX + d)	A ← A + (IX + d)	Add location (IX + d) to ACC	3	19	1	ţ	v	:	0	1	11 10 dd	011 000 ddd	101 110 ddd
ADD A, (IY + d)	A ← A + (IY + d)	Add location (IY + d) to ACC	3	19	1	ţ	v	I	0	1	11 10 dd	111 000 ddd	101 110 ddd
ADD HL, ss	HL← HL + ss	Add Reg. pair ss to HL	1	11	:	•	•	•	0	x	00	ss 1	001 <sup>(A)</sup>
ADD IX, pp	IX ← IX + pp	Add Reg. pair pp to IX	2	15	1	•	•	•	0	×	11 00	011 pp1	101© 001
ADD IV, m	$1Y \leftarrow 1Y + \eta$	Add Reg. pair rr to TY	2	15	:	•	•	•	0	×	11	111 rr1	101 001
AND r AND n	$A \leftarrow A \Lambda r$ $A \leftarrow A \Lambda n$	Logical 'AND' of Reg. r A ACC Logical 'AND' of value n A ACC		4 7	0 0	t 1	P P	1 1	0 0	1 1	10 11	100 100	rrr® 110
AND (HL) AND (IX + d)	Α ← ΑΛ(HL) Α ← ΑΛ(IX + d)	Logical 'AND' of loc. (HL) A ACC Logical 'AND' of loc. (IX + d) A ACC		7 19	0 0	1 1	P P	1 1	0 0	1 1	10 11 10	100 011 100	110 101 110
AND (IY + d)	A ←A∧(IY + d)	Logical 'AND' of loc. (IY + d) A ACC		19	0	ţ	Ρ	1	0	ı	dd 11 10	ddd 111 100 ddd	ddd 101 110 ddd
BIT b, (HL)	Z ← (HL) b	Test BIT b of location (HL)	2	12	•	t	×	x	0	1	11 01	001 bbb	011 110
BIT b, (IX + d)	$Z \leftarrow (\overline{IX + d})_{b}$	Test BIT b at location (IX + d)	4	20	•	1	×	x	0	1	11 11 dd 01	011 001 ddd bbb	101 <sup>©</sup> 011 ddd 110
BIT b, (IY + d)	$Z \leftarrow (\overline{IY + d})_b$	Test BIT b at location (IY + d)	4	20	•	Ţ	×	x	0	1	11 11 dd 01	111 001 ddd bbb	101 011 ddd 110
BIT b, r	Z – Tb	Test BIT of Reg. r	2	8	•	1	×	x	0	1	11 01	001 666	011 ,,,BE
CALL cc, nn	If condition cc false continue, else same as CALL nn	Call subroutine at location nn if condition cc is true	3	10	•	•	э	•	•	•	11 	⊷cc→ nnn nnn	100 <sup>000</sup> n.nn n.nn
CALL nn	(SP 1) ← PC (SP 2) ← PC PC ← nn	Unconditional call subroutine at location nn	3	17	•	•	•	•	•	•	11 nn nn	001 nnn nnn	101 nnn nnn
CCF	CY ← CY	Complement carry flag	1	4	:	•	•	•	0	x	00	111	111
CP r CP n	A - r A - n	Compare Reg. r with ACC Compare value n with ACC		4 7	1 1	\$ \$	v v	‡ ‡	1 1	‡ ‡	10 11	111 111	rrr <sup>®</sup> 110
CP (HL) CP (IX + d)	A – (HL) A – (IX + d)	Compare loc. (HL) with ACC Compare loc. (IX + d) with ACC		7 19	1 1	• ‡	v v	1 1	1 1	1 1	10 11 10	nnn 111 <sup>.</sup> 011 111	110 101 110
CP (IY + d)		Compare loc. (IY + d) with ACC		19	1	\$	v	1	1	ţ	0d 11 10	ddd 111 111	ddd 101 110
CPD	A (HL) HL HL 1	Compare location (HL) and ACC, decrement HL and BC	2	16	•	;2	10	1	1	:	11 10	101 101	101 001
CPDR	BC ← BC 1 A - (HL) HL ← HL → 1 BC ← BC - 1 until A = (HL) or BC = 0	Compare location (HL) and ACC, decrement HL and BC, repeat until BC = 0	2	21 if BC = 0 and A $\neq$ (HL) 16 if BC = 0 or A = (HL)	•	:2	0;	t	1	1	11 10	101 111	1 01 001

.

# INSTRUCTION SET TABLE (CONT.)

•

	OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	°c	z	FLA	GS S N	н	76	P CO	DE 210
СРІ	A (HL) HL ← HL + 1	Compare location (HL) and ACC, increment HL and decrement BC	2	16	•	;2	0,1	1 1	ţ	11 10	101 100	101 001
CPIR	$BC \leftarrow BC - 1$ $A - (HL)$ $HL \leftarrow HL + 1$ $BC \leftarrow BC - 1$ $until$ $A = (HL) or BC = 0$	Compare location (HL) and ACC, increment HL, decrement BC Repeat until BC = C	2	21 if BC = 0 and A ≠ (HL) 16 if BC = 0 or A = (HL)	•	ţ2	0,0	1 1	ţ	11 10	101 110	101 001
CPL	$A \leftarrow A$	Complement ACC (1's comp.)	1	4	•	•	•	• 1	1	00	101	111
DAA		Decimal adjust ACC	1	4	t	\$	Р	ı •	ŧ	00	100	111_
DEC r DEC (HL) DEC (IX + d)	r←r – 1 (HL) ← (HL) – 1 (IX + d) ← (IX + d) – 1	Decrement Reg. r Decrement loc. (HL) Decrement loc. (IX + d)		4 11 23	•	‡ ‡ ‡	v v v	\$ 1 \$ 1 \$ 1	‡ ‡ ‡	00 00 11 00	rrr 110 011 110	101 101 101 101 101
DEC (IY + d)	(IY + d) ← (IY + d) – 1	Decrement loc. (IY + d)		23	•	\$	v	‡ 1	\$	dd 11 00 dd	ddd 111 110 ddd	ddd 101 101 ddd
DEC IX	IX ← IX – 1	Decrement IX	2	10	•	•	٠	• •	•	11 00	011 101	101 011
DEC IY	IY ← IY – 1	Decrement IY	2	10	•	•	•	• •	•	11 00	111 101	101 011
DEC ss	ss ← ss − 1	Decrement Reg. pair ss	1	6	•	٠	•	• •	•	00	s s 1	011@
DI	IFF + 0	Disable interrupts	1	4	•	•	•	• •	•	11	110	011
DJNZ, e	B ← B − 1 if B = 0 continue if B ≠ 0 PC ← PC + e	Decrement B and jump relative if B = 0	2	- 8	•	•	•	••	•	00	010 -е-2—	000
EI	IFF ← 1	Enable interrupts	1	4	•	•	•	• •	•	11	111	011
EX (SP), HL	H ↔ (SP + 1) L ↔ (SP)	Exchange the location (SP) and $HL$	1	19	•	•	•	• •	•	11	100	011
EX (SP), IX	IX <sub>H</sub> → (SP + 1) IX <sub>L</sub> → (SP)	Exchange the location (SP) and IX	2	23	•	•	•	• •	•	11 11	011 100	101 011
EX (SP), IY	IY <sub>H</sub> ↔ (SP + 1) IY <sub>L</sub> ↔ (SP)	Exchange the location (SP) and IY	2	23	•	•	•	•••	•	11 11	111 100	101 011
EX AF, AF	AF ↔ AF '	Exchange the contents of AF, AF	1	4	•	•	•	• •	٠	00	001	600
EX DE, HL		Exchange the contents of DE and HL	1	4	٠	•	•	• •	•	11	101	011
EXX	BC ↔ BC' DE ↔ DE' HL ↔ HL'	Exchange the contents of BC, DE, HL with contents of BC', DE', HL', respectively	1.	4	•	•	•	•••	•	11	011	001
HALT	Processor Halted	HALT (wait for interrupt or reset)	1	4	•	•	•	• •	٠	01	110	110
IM O		Set Interrupt mode 0	2	8	•	•	•	••	•	11 01	101 000	101 110
IM 1		Set Interrupt mode 1	2	8	•	•	•	• •	•	11 01	101 010	101 110
IM 2		Set Interrupt mode 2	2	8	•	•	•	••	•	11 01	101 011	101 110
IN A, (n)	A ← (n)	Load ACC with input from device n	2	11	•	•	•	• •	•	11 nn	011 nnn	011 <sup>nnn</sup>
IN r, (C)	r ← (C)	Load Reg. r with input from device (C)	2	12	•	\$	Ρ	\$ 0	\$	11 01	101 rrr	101 U 000
INC (HL)	(HL) ← (HL) + 1	Increment location (HL)	1.	11	•	ţ	V	‡ 0	\$	00	110	100
	$\mathbf{X} \leftarrow \mathbf{X} + 1$	Increment IX	2	10	•	•	•	••	•	11 00	011 100	101 011
INC (IX + d)	$(1X + d) \leftarrow (1X + d) + 1$	Increment location (IX + d)	3	. 23	•	\$	v	‡ 0	ţ	11 00 dd	011 110 ddd	1 01 1 00 ddd
INC IY	$ \mathbf{Y} \leftarrow  \mathbf{Y} + 1$	Increment IY	2	10	•	•	•	••	•	11 00	111 100	101 011
INC (IY + d)	$(IY + d) \leftarrow (IY + d) + 1$	Increment location (IY + d)	3	23	•	\$	V	‡ 0	ţ	11 00 dd	111 110 ddd	101 100 ddd
INC r	r ← r + 1	Increment Reg. r	1	4 .	•	\$	v	‡ 0	ŧ	00	rrr	100 <sup>®</sup>
INC ss	ss ← ss + 1	Increment Reg. pair ss	1	6	•	•	•	• •	•	00	s s O	011®
IND	(HL) ← (C) B ← B − 1 HL ← HI − 1	Load location (HL) with input from port (C), decrement HL and B	2	16	•	ţ	X	X 1	x	11 10	101 101	101 010

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	с	z	FL/ P/V	AGS S	N	н	0 76	P CO 543	DE 210
INDR	(HL) ← (C) B ← B − 1 HL ← HL − 1 until B = 0	Load location (HL) with input from port (C), decrement HL and decre- ment B, repeat until $B = 0$	2	21	•	1	x	×	1	x	11 10	101 111	101 010
INI	(HL) (C) B B 1 HL HL + 1	Load location (HL) with input from port (C); and increment HL and decrement B	2	16	•	.0	Эx	×	1	x	11 10	101 100	101 010
INIR	(HL) ← (C) B ← B – 1 HL ← HL + 1 until B = 0	Load location (HL) with input from port (C), increment HL and decre- ment B, repeat until B = 0	2	21	•	1	x	x	1	x	11 10	101 110	101 010
JP (HL)	PC HL	Unconditional jump to (HL)	1	4	•	٠	•	•	•	•	11	101	001
JP (IX)	PC 1X ,	Unconditional jump to (TX)	2	8	•	•	•	•	•	•	11 11-	011 101	101 001
JP (IY)	PC - IY	Unconditional jump to (TY)	2	8	•	•	•	•	•	•	11 11	111 101	101 001
JP cc, nn	If cc true PC - nn else continue	Jump to location nn if condition cc is true	3	10	•	•	•	•	•	•	11 - nn nn	⊷cc-+ nnn nnn	010 <sup>(H)</sup> nnn nnn
JP nn	PC+ nn	Unconditional jump to location nn	3	10	•	•	•	•	•	•	11 nn nn	000 nnn nnn	011 nnn nnn
JR C, e	If C - 0 continue If C = 1 PC - PC + e	Jump relative to PC + e, if carry = 1	2	7 if condition met. 12, if not	•	•	•	•	•	•	00	111 - e-2-	000
JR e	PC PC + e	Unconditional jump relative to PC + e	2	12	•	•	•	•	•	•	00	011 e-2-	000
JR NC, e	If C = 1 continue If C = 0 PC + PC + e	Jump relative to PC + e if carry = 0	2	7	•	•	•	•	•	•	00	110 -е-2-	000
JR NZ, e	If Z = 1 continue	Jump relative to PC + e if non-zero (Z = 0)	2	7	•	•	•	•	•	•	00	100 -e-2	000
JR Z, e	If Z = 0 continue	Jump relative to PC + e if zero (Z = 1)	2	7	•	•	٠	•	•	•	00	101 -е-2	000
LD A, (BC)	A+ (BC)	Load ACC with location (BC)	1	7	•	•	•	•	•	•	00	001	010
LD A, (DE)	A (DE)	Load ACC with location (DE)	1	7	•	•	•	•	•	•	00	011	010
		Load ACC with I	2	9	•	:	IFF	1	0	0	01	101 010	101 111
LD A, (nn)		Load ACC with location nn	3	13	•	•	•	•	•	•	nn nn	nnn nnn	nnn nnn
LD A, R	A ~ R	Load ACC with Reg. R	2	9	•	!	IFF	:	0	0	11 01	101 011	101 111
LD (BC), A	(BC) · A	Load location (BC) with ACC	1	7	•	•	•	•	•	•	00	000	010
LD (DE), A	-(DE) - A	Load location (DE) with ACC		7	•	•	•	•		•	00	010	010
LD (HL), n	(HL) ~ n	Load location (HL) with value n	2	10	•	•	•	•	•	•	nn	nnn	nnn (A)
LD ss, nn	ss ← nn	Load Heg. pair is with value nn	4	20	•	•	•	•	•	•	00 nn nn	ss0 nnn nnn	001 🗢 nnn nnn
LD HL, (nn)	H + (nn + 1) L − (nn)	Load HL with location (nn)	3	16	•	•	•	•	•	•	00 nn nn	101 nnn nnn	010 nnn nnn
LD (HL), r	(HL) + r	Load location (HL) with Reg. r	1	7	•	٠	•	•	٠	•	01	110	<sub>۲۲۲</sub> ®
LD I, A	1 - A	Load I with ACC	2	9	•	•	•	•	•	•	11 01	101 000	101 111
LD IX, nn	IX ← nn	Load IX with value nn	4	19	•	•	•	•	•	•	11 00 nn	011 100 nnn	101 001 nnn
LD IX, (nn)	IX <sub>H</sub> ← (nn + 1) IX <sub>L</sub> ← (nn)	Load IX with focation (nn)	4	20	•	•	•	•	•	•	11 00 nn nn	011 101 nnn nnn	101 010 nnn nnn
LD (IX + d), n	(IX + d) ← n	Load location (IX + d) with value n	4	19	•	•	•	•	•	•	11 00 dd	011 110 ddd	101 110 ddd
LD (IX + d), r	(IX + d) ← r	Load location (IX + d) with Reg. r	3	19	•	•	•	•	•	•	11 01 dd	011 110 ddd	101 <sup>®</sup>

# INSTRUCTION SET TABLE (CONT.)

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	с	z	FLAGS P/V S	N	н	OP C 76 543	DDE 3 210
LD IY, nn	IY ⊷ nn	Load IY with value nn	4	14	•	•	••	•	•	11 111 00 100	101 0 001
LDIX (nn)	IX . t: (nn + 1)		4	20						nn nnr nn nnr	nnn 1 nnn 101
	IY <sub>L</sub> ↔ (nn)		·	20		-		•	•	00 101 nn nnr	010
LD ss, (nn)	ss <sub>H</sub> ← (nn + 1) ss <sub>L</sub> ← (nn)	Load Reg, pair dd with location (nn)	4	20	•	•	••	•	•	01 55 01 55 01 55	1 101 1 011 1 011
LD (IY + d), n	(IY + d) ← n	Load (IY + d) with value n	4	19	•	•	••	•	•	nn nnr 11 111 00 11( dd ddd	101 101 110 ddd
LD (IY + d), r	(IY + d) r	Load location (IY + d) with Reg r	3	19	•	•	••	•	•	11 11 <sup>-</sup> 01 110	0 nnn 101 <sup>®</sup> 0 rrr
LD (nn), A	(nn) A	Load location (nn) with ACC	3	13	•	•	••	•	•	00 110	) 010 0 nnn 0 nnn
LD (nn), ss	(nn + 1) ← ss <sub>H</sub> (nn) ← ss <sub>L</sub>	Load location (nn) with Reg. pair dd	4	20	•	•	••	•	•	11 10 01 ss nn nnr	1 101 <sup>®</sup> 0 011
LD (nn), HL	(nn + 1) ← H (nn) ← L	Load location (nn) with HL	3	16	•	•	••	•	٠	00 100 nn nnr	) 010 i nnn i nnn
LD (nn), IX	(nn + 1) + IX <sub>H</sub> (nn) + IX <sub>L</sub>	Load location (nn) with IX	4	20	•	•	••	•	•	11 011 00 100 nn nnr	101 010 nnn
LD (nn), IY	(nn + 1) ← IY (nn) ⊷ IY L	Load location (nn) with IY	4	20	•	•	••	•	•	11 111 00 100	101 010 010
LD R, A	R ← A	Load R with ACC	2	y	•	•	• •	•	•	11 101 01 001	101 111
LD r, (HL)	r ← (HL)	Load Reg. r with location (HL)	1	7	•	•	• •	٠	•	01 rrs	110 <sup>®</sup>
LD r, (IX + d)	r (!X + d)	Load Reg. r with location (1X + d)	3	19	•	•	••	•	•	11 011 01 rrr dd dda	101 <sup>®</sup> 110 ddd
LD r, (IY + d)	r ← (IY + d)	Load Reg. $i$ with location (IY + d)	3	19	•	•	••	•	•	11 111 01 rrr dd ddo	101 <sup>®</sup> 110 ddd
LD r, n	r ← n	Load Reg. r with value n	2	7	•	•	• •	•	٠	00 rrr	110 <sup>®</sup>
LD, r, r´	r ← r'	Load Reg. r with Reg. r	1	4	•	٠	• •	٠	•	01 . г.	r'r'r'E
LD SP, HL	SP ← HL	Load SP with HL	1	6	•	•	• •	•	•	11 111	001
LD SP, IX		Load SP with IX	2	10	•	•	• •	•	•	11 011 11 111	101 001
	(DE) (HI)	Load SP with TY	2	10		•	•••	•	•		101 001
	DE ← DE - 1 HL ← HL - 1 BC ← BC - 1	(HL), decrement DE, HL and BC	£	, iò		•	. •	U	0	10 101	000
LDDR	(DE) ← (HL) DE ← DE - 1 HL ← HL - 1 BC ← BC - 1 until BC = 0	Load location (DE) with location (HL)	2	21	•	•	••	0	0	11 101	101 000
LDI	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC - 1	Load location (DE) with location (HL), increment DE, HL, decrement BC	2	16	•	•	ı <b>®.</b>	0	0	11 101 10 100	101 000
LDIR	(DE) ← (HL) DE ← DE + 1 HL ← HL + 1 BC ← BC – 1 until BC = 0	Load location (DE) with location (HL), increment DE, HL; decrement BC and repeat until BC = 0	2	21 if BC ≠ 0 16 if BC = 0	•	•	0 •	0	0	11 101 10 110	101 000
NEG	A ← 0 − A	Negate ACC (2's complement)	2	8	t	‡	V î	1	Ţ	11 101	101 100

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	с	z	FL/ P/V	AGS S	N	н	OP CODE 76 543 210
NOP		No operation	1	4	•	•	•	•	•	•	00 000 000
OR r OR n	A · AV r A · AV n	Logical 'OR' of Reg. r and ACC Logical 'OR' of value n and ACC		4 7	0 •	1 1	P P	1 1	0 0	1 1	10 110 rir® 11 110 110
OR (HL) OR (IX + d)	A · AV (HL) A · (IX + d)	Logical 'OR' of loc. (HL) and ACC Logical 'OR' of loc. (IX + d) \ ACC		7 19	:	1 1	P P	1 1	0 0	1 1	10 110 110 11 011 101 10 110 110
OR (IY + d)	A · AV (IY + d)	Logical 'OR' of loc. (IY + d) A ACC		19	•	:	Ρ	1	0	:	dd ddd ddd 11 111 101 10 110 110
OTDR	(C) · (HL) B · B 1 HL · HL 1 until B ≅ 0	Load output port (C) with contents of location (HL), decrement HL and B, repeat until B = 0	2	21 if B # 0 16 if B C	•	1	×	×	1	×	dd ddd ddd 11 101 101 10 111 011
OTIR	(C) - (HL) B - B - 1 HL - HL + 1 until B = 0	Load output port (C) with location (HL), increment HL, decrement B, repeat until B = 0	2	21 if B # 0 16 if B C	•	1	x	х	1	x	11 101 101 10 110 011
OUT (C), 1	(C) · r	Load output port (C) with Reg. r	2	12	•	•	•	•	•	•	11 101 101 <sup>®</sup>
OUT (n), A	(n) · A	Load output port (n) with ACC	2	11	•	•	•	•	•	•	11 010 011
OUTD	IC) - (HL) B - B 1 HL - HL - 1	Load output port (C) with location (HL), increment HL and decrement B	2	16	•	:3	×	x	1	×	11 101 101 10 101 011
OUTI	(C) · (HL) B · B 1 HL · HL - 1	Load output port (C) with location (HL), increment HL and (decrement B	2	16	•	:3	×	x	1	x	11 101 101 16 100 011
POPIX	(X <sub>H</sub> ·· (SP + 1) (X <sub>H</sub> ·· (SP)	Load IX with top of stack	2	14	•	•	•	•	•	•	11 011 101
POPIY	Y <sub>H</sub> + (SP + 1)    Y <sub>H</sub> + (SP)	Load IY with top of stack	2	14	•	•	•	•	•	•	11 111 101 11 100 001
POP qq	qq <sub>H</sub> (SP + 1) qq <sub>1</sub> (SP)	Load Reg pair gq with top of stack	1	10	•	•	•	•	•	•	11 qq0 001G
PUSHIX	(SP 2) · IX (SP 1) · IX	Load IX onto stack	2	15	•	•	•	•	•	•	11 011 101 11 100 101
PUSH IY	(SP 2) · IY (SP 1) · IY	Load IY onto stack	2	15	•	•	•	•	•	•	11 111 401 11 100 101
PUSH qq	(SP 2) - qq <sub>L</sub> (SP 1) - qq <sub>H</sub>	Load Regi pair gq onto stack	1	11	•	•	•	•	•	•	11 qq0 101©
RES b, r	S <sub>b</sub> · 0	Reset Bit b of Reg. r		8	•	•	•	•	•	•	11 001 011 10 bbb ccc
RES b, (HL)	S <sub>b</sub> · 0, (HL)	Reset Bit b of loc. (HL)		15	•	•	•	•	•	•	10 000 111 - 11 001 011
RESb, (IX + d)	S <sub>b</sub> · 0, (IX + d)	Reset Bit b of loc. (IX + d)		23	•	•	•	•	•	•	11 011 101 11 001 011 dd ddd ddd
RES b, (IY + d)	S <sub>b</sub> · 0, (IY + d)	Reset Bit b of loc. (IY + d)		23	•	•	•	•	•	•	10 bbb 110 11 111 101 11 001 011 dd ddd ddd 10 bbb 110
RET	PC - (SP) PC - (SP + 1)	Return from subroutine	1	10	•	•	•	•	•	•	11 001 001
RET cc	If condition cc is false cont. else (PCL + (SP) PCH + (SP + 1)	Return from subroutine if condition cc is true	1	5 if CC false 11 if CC true	•	•	•	•	•	•	11 ··cc · 000⊕
RETI		Return from interrupt	2	14	•	•	٠	•	•	•	11 101 101
RETN		Return from non-maskable interrupt	2	14	•	•	•	•	•	•	11 101 101 01 000 101
RLr		Rotate left through carry Reg. r		2	:	:	Ρ	:	0	0	11 001 011 <sup>®</sup>
RL (HL)		Rotate left through carry loc. (HL)		4	:	:	Ρ	:	0	0	11 001 011
RL (IX + d)		Rotate left through carry loc. (TX + d)		6	:	:	Ρ	:	0	0	11 011 101 11 001 011 11 001 011
RL (IY + d)	m r, (HL), (IX + ḍ), (IY + ḋ), A	Rotate left through carry loc. (IY + d)		6	:	ī	Ρ	:	0	0	00 010 110 11 111 101 11 001 011 dd ddd ddd
RLA		Rotate left ACC through carry	1	4	:	•	•	•	0	0	00 010 110



# INSTRUCTION SET TABLE (CONT.)

- 1				4 N. 1 . 7		_							199 - J	
7 - 14	MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	с	z	FL/ P/V	AGS S	N	н	01 76	P ĊÓI 543	DE 210
	RLC (HL)	н. -	Rotate location (HL) left circular	2	15	:	:	Ρ	;	0	0	11 00	001 <sup>,</sup> 000	011
	RLC (IX, + d)		Rotate location (IX + d) left circular	4	23	:	:	Ρ	1	0	0	11 11	011 001	101 011
												dd 00	ddd 000	ddd 110
	RLC (IY + d)	CY = 7 - 0 $m = r, (HL),$ $(X + d) (IY + d) A$	Rotate location (IY + d) left circular	4	23	:	:	Ρ	:	0	0	11 11 dd 00	111 001 ddd 000	101 011 ddd 110
	RLC r		Rotate Reg. r left circular	2	8	:	:	Ρ	:	0	0	11 00	001 000	011®
	RLCA		Rotate left circular ACC	1	4	:	•	•	•	0	0	00	000	111
	RLD	A 7 430 7 430(HL)	Rotate digit left and right between ACC and location (HL)	2	18	•	:	р	:	0	0	11 01	101 101	101 111
	RR r		Rotate right through carry Reg. r		2	:	:	Ρ	:	0	0	11	001	011®
	RR (HL)		Rotate right through carry loc. (HL)		4	1	:	Ρ	1	0	0	00 11	011 001	rrr 011
	RR (IX + d)		Rotate right through carry loc. (IX + d)		6	:	i	Ρ	1	0	0	00 11 11	011 011 001	110 101 011
•	RR (IY + d)	7 · 0 CY m · r, (HL), (IX + d), (IY + d), A	Rotate right through carry loc. (IY + d)		6	:	I	Ρ	:	0	0	dd 00 11 11 dd	ddd 011 111 001 ddd	ddd 110 101 011 ddd
	RRA		Rotate right ACC through carry	1	4	:	•	•	•	0	0	00	011	111
	RRC r		Rotate Reg. r right circular		2	:	:	Ρ	:	0	0	11	001	011®
	RRC (HL)		Rotate loc. (HL) right circular		4	:	:	Ρ	:	0	0	00 11	001 001	rrr 011
	RRC (IX + d)		Rotate loc. (IX + d) right circular		6	:	:	Ρ	:	0	0	00 11 11	001 011 001	110 101 011
	RRC (IY + d)	m _ r, (HL), (IX + d), (IY + d), A	Rotate loc. (IY + d) right circular	,	6	:	:	Ρ	:	0	0	00 11 11 dd 00	001 111 001 ddd 001	000 110 101 011 0dd 110
	RRCA		Rotate right circular ACC	1	4	:	•	•	•	0	0	00	001	111
	RRD	A 7430 7430(HL)	Rotate digit right and left between ACC and location (HL)	2	18	•	:	Ρ	:	0	0	11 01	101 100	101 111
	RSTt	(SP 1) · PC <sub>H</sub> (SP 2) · PC <sub>L</sub> PC <sub>H</sub> · 0, PC <sub>L</sub> · T	Restart to location T	1	11	•	•	•	•	•	•	11	ttt	111
	SBC A, r SBC A, n	A A r CY A A - n - CY	Subtract Reg. r from ACC w/carry Subtract value n from ACC with carry	1	4 7	1	1 1	v v	1 1	1 1	1 1	10 11	011 011	,,,® 110
	SBC A, (HL) SBC A, (IX + d)	A⊷A (HL) CY A・A (IX + d) CY	Sub. loc. (HL) from ACC w/carry Subtract loc. (IX + d) from ACC with carry		7 19	1	1 1	v v	t t	1 1	1 1	10 11 10	011 011 011	110 101 110
	SBC A, (IY + d)	A ← A (IY + d) CY	Subtract loc. (IY + d) from ACC with carry		19	:	ţ	v	1	1	1	da 11 10	ddd 111 011	ddd 101 110
	SBC HL, ss	HL·HL ss CY	Subtract Reg. pair ss from HL with carry	2	15	:	1.	v	:	1	×	11 01	101 s s 0	101 (A) 010
	SCF	CY · 1	Set carry flag (C - 1)	1	4	1	•	•	•	0	0	00	110	111
	SET b, (HL)	(HL) <sub>b</sub> ~ 1	Set Bit b of location (HL)	2	15	•	•	•	•	•	•	11 11	001 bbb	011 110 _
	SET b, (IX + d)	(IX + d) <sub>b</sub> - 1	Set Bit b of location (IX + d)	4	23	•	•	•	•	•	•	11 11 dd 11	011 001 ddd bbb	101 011 ddd 110

MNEMONIC		C C	ESCRIPT	ION		NO. BYTES	s	NO. T	5	с	z	FLA P/V	GS S	N	н	76	P CO 543	DE 210
SET b, (IY + d)	(IY + d) <sub>b</sub> • 1	Set Bit b of	location (	IY + d)		4		23	1	•	•	•	•	•	•	11	111	101®
	0															11 dd	001 ddd	011 ddd
SET b r	1	Set Bit b of	Beg r			2		8								11	bbb	110 011®
3210,1	้ย	Set Bit D Of	neg. i			-				-	-	-	•	•		11	bbb.	 
SLA r		Shift Reg. r	left arithn	netic				8		:	:	Р	:	0	0	11 00	001 100	011©
SLA (HL)	CY - 7 · 0 - 0	Shift loc. (H	IL) left ari	thmetic				15		:	:	Ρ	:	0	0	11 00	001 100	011 110
SLA (IX + d)	$m \in (HL) (IX + d) (IX + d)$	Shift loc. (I	X + d) left	arithmetic	С			23		:	:	Р	:	0	0	11 11	011 001	101 011
																dd 00	ddd 100	ddd 110
SLA (IY + d)		Shift loc. (I	Y + d) left	arithmetic	C			23		:	:	Ρ	:	0	0	11 11	111 001	101 011
																dd 00	ddd 100	ddd 110
SRA r		Shift Reg. r	right arith	metic				8		:	:	Ρ	:	0	0	11	001	011®
SRA (HL)		Shift loc. (H	L) right a	rithmetic				15		:	:	Ρ	:	0	0	00	101 001	011
SRA (IX + d)		Shift loc. (I	X + d) rigt	nt arithmet	tic			23		:	;	Ρ	:	0	0	00 11	101 011	110 101
	m - r (HL) (IX + d) (IY + d)		••													11 .3d	001 ddd	011 ddd
SRA (IY + d)		Shift loc. (I	Y+d)rıgh	nt arithmet	нс			23		:	:	Ρ	:	0	0	00 11	101 111	110 101
																11 dd	001 ddd	011 ddd
SDI -		Shift Bog r	right logic					8				0		0	0	00	101	110 011®
		Shift los /h						16				r D		0	0	00	111	111
SHL (HL)	0 7 · 0 - CY			Jyica				10			•	r		0	0	00	111	110
SHL (IX + d)	m r (HL) ((X+d) ((X+d)	Shift loc. (I	x + a) rigr	nt logical				23		•	;	٢	:	0	0	11	001	101 011
												_				dd 00	ddd 111	ddd 110
SRL (IY + d)		Shift loc. (I	Y + d) righ	nt logical				23		:	:	Р	:	0	0	11	111 001	101 011
																dd 00	ddd 111	ddd 110
SUB r SUB n	A - A r A - A - n	Subtract Re	g. r from a	ACC				4		÷	;	v	÷	1	:	10	010	,,,®
SUB (HL)		Subtract lor		m ACC				7			·	v		,		nn	nnn 010	nnn 110
SUB (IX + d)	A A (IX + d)	Subtract loc	. (IX + d)	from ACC	:			19		÷	÷	v	÷	i	÷	10	010	101
	A . A (1X + d)	Subtraction		from 0.00				10				.,				dd	ddd	ddd
30B (11 + 0)	A * A · (IT + 0)	Subtract loc	(11 + 0)	TOM ACC	•			15		•	•	v	•	'	•	10	010	110
XOR r	A · A₩r	Exclusive 'C	) R'Reg.r	and ACC				4		:	:	Р	:	1	:	10	101	Bppp
XOR n	A · A∀n	Exclusive 'C	)R' value r	and ACC				7		:	:	Ρ	1	1	:	11	101	110
XOR (HL) XOR (IX + d)	A + A∀ (HL) A + A∀ (IX + d)	Exclusive 'C	)R' loc. (H )R' loc. (I)	IL) and AC X + d) and	C ACC			7 19		÷	÷	P P	÷	1 1	:	10	101	110
										•			•			10 dd	101 ddd	110 ddd
XOR (IY + d)	A ⊷ A <del>∀</del> (IY + d)	Exclusive 'C	R' loc. (I	Y + d) and	ACC			19		:	:	Ρ	:	1	:	11	111	101
																dd	ddd	ddd
FLAG NOTES:					G		ـــــــــــــــــــــــــــــــــــــ					 00					<u>~</u>	
P/V flag is 0	if B-1=0, else P/V=1 Reg s s Reg	r Reg pp	Reg r r	Bit b	Reg	r,r'Reg	99	сс	Cond	ditio	n	<u>.</u>	Rel	evant	Flag	Re	g r	-
② Z=1 if A=(HL ③ If B, 1=0, Z fl	_), else Z=0 BC 00 A DE 01 B	111 BC 00 000 DE 01	BC 00 DE 01	0 000	A B	111 BC 000 DE	00 01	000 001	NZ Z	N Z	on Z ero	ero		Z Z		BC	000	
FLAG DEFINIT	IONS: SP 11 D	001 IX 10 010 SP 11	IY 10 SP 11	2 010 3 011	C D	001 HL 010 AF	10 11	010 011	NC C	N C	on Ca arry	arry		c c		DE	010 011	
<ul> <li>Flag not af</li> <li>Flag reset</li> </ul>	fected E H	011 100		4 100 5 101	E H	011 100		100 101	PO PE	Pa Pa	arity arity	Odd Even		P/V P/V		H	100 101	)
1 = Flag set	L	101		6 110 7 111	L	101		110 111	P M	Si	gn Po gn N	egativ	e	s s		F	110 111	)
X = Flagunkno	wn											÷ · ·						

‡ = Flag affected according to result of operation

V = Overflow set

P = Parity set

C = Carry/Link Z = Zero P/V = Parity/Overflow

IFF = Interrupt flip-flop set

S = Sign N = Add/Subtract H = Half Carry

FLAG DESCRIPTION:

8



į,

## PACKAGE OUTLINE μ PD780C μ PD780-1C

(Plastic)

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
M	0.25 <sup>+ 0.1</sup> - 0.05	0.010 <sup>+</sup> 0.004 - 0.002

4

780/780-1DS-12-80-CAT

382

# **NEC Microcomputers, Inc.**

# **NEC** μ PD8080AF μ PD8080AF-2 μ PD8080AF-1

# μPD8080AF 8-BIT N-CHANNEL MICROPROCESSOR FAMILY

DESCRIPTION The  $\mu$ PD8080AF is a complete 8-bit parallel processor for use in general purpose digital computer systems. It is fabricated on a single LSI chip using N-channel silicon gate MOS process, which offers much higher performance than conventional microprocessors (1.28  $\mu$ s minimum instruction cycle). A complete microcomputer system is formed when the  $\mu$ PD8080AF is interfaced with I/O ports (up to 256 input and 256 output ports) and any type or speed of semiconductor memory. It is available in a 40 pin ceramic or plastic package.

FEATURES

- 78 Powerful Instructions
  - Three Devices Three Clock Frequencies μPD8080AF – 2.0 MHz μPD8080AF-2 – 2.5 MHz μPD8080AF-1 – 3.0 MHz
     Direct Access to 54K Budge of Memory with
  - Direct Access to 64K Bytes of Memory with 16-Bit Program Counter
  - 256 8-Bit Input Ports and 256 8-Bit Output Ports
  - Double Length Operations Including Addition
  - Automatic Stack Memory Operation with 16-Bit Stack Pointer
  - TTL Compatible (Except Clocks)
  - Multi-byte Interrupt Capability
  - Fully Compatible with Industry Standard 8080A

\_\_\_\_

• Available in either Plastic or Ceramic Package

#### PIN CONFIGURATION

A10	Цl	-	40		A11
VSS			39		A14
D4			38		A13
D5	□ 4		37		A12
D6			36		A15
D7			35		Ag
D3			34		A8
D <sub>2</sub>			33		A <sub>7</sub>
D1	<b>□</b> 9	00	32		A6
Do	10	μρυ	31		A <sub>5</sub>
VBB		8080AF	30		A <sub>4</sub>
RESET	12		29		A <sub>3</sub>
HOLD	13		28		VDD
INT	口 14		27		$A_2$
φ2	15		26		A1
INTE	16		25		Ao
DBIN	<b>1</b> 17		24		WAIT
WR	18		23		READY
SYNC	口 19		22	Þ	φ1
Vcc	20		21		HLDA

The  $\mu$ PD8080AF contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The  $\mu$ PD8080AF also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The  $\mu$ PD8080AF utilizes a 16-bit address bus to directly address 64K bytes of memory, is TTL compatible (1.9 mA), and utilizes the following addressing modes: Direct; Register; Register Indirect; and Immediate.

The  $\mu$ PD8080AF has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The  $\mu$ PD8080AF also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.

This processor is designed to greatly simplify system design. Separate 16-line address and 8-line bidirectional data buses are employed to allow direct interface to memories and I/O ports. Control signals, requiring no decoding, are provided directly by the processor. All buses, including the control bus, are TTL compatible.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address and data lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data buses.

The  $\mu$ PD8080AF has the capability to accept a multiple byte instruction upon an interrupt. This means that a CALL instruction can be inserted so that any address in the memory can be the starting location for an interrupt program. This allows the assignment of a separate location for each interrupt operation, and as a result no polling is required to determine which operation is to be performed.

NEC offers three versions of the  $\mu$ PD8080AF. These processors have all the features of the  $\mu$ PD8080AF except the clock frequency ranges from 2.0 MHz to 3.0 MHz. These units meet the performance requirements of a variety of systems while maintaining software and hardware compatibility with other 8080A devices.



# FUNCTIONAL DESCRIPTION

### PIN IDENTIFICATION

NO	SYMPOL	PIN	FUNCTION
NO.	STIVIBUL	NAME	FUNCTION
1, 25 <b>-</b> 27, 29-40	A15 - A0	Address Bus (output three- state)	The address bus is used to address memory (up to 64K 8-bit words) or specify the $I/O$ device number (up to 256 input and 256 output devices). AQ is the least significant bit.
2	VSS	Ground (input)	Ground
3-10	D7 – D0	Data Bus (input/ output three-state)	The bidirectional data bus communicates between the processor, memory, and 1/O devices for instructions and data transfers. Dur- ing each sync time, the data bus contains a status word that
11	VBB	VBB Supply Voltage	describes the current machine cycle. D <sub>0</sub> is the least significant bit. -5V ± 5%
	DECET	(input)	
12	RESET	Reset (input)	If the RESET signal is activated, the program counter is cleared. After RESET, the program starts at location 0 in memory. The INTE and HLDA flip-flops are also reset. The flags, accumulator, stack pointer, and registers are not cleared. (Note: External syn- chronization is not required for the RESET input signal which must be active for a minimum of 3 clock periods.)
13	HOLD	Hold (input)	<ul> <li>HOLD requests the processor to enter the HOLD state. The HOLD state allows an external device to gain control of the µPD8080AF address and data buses as soon as the µPD8080AF has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:</li> <li>The processor is in the HALT state.</li> <li>The processor is in the T2 or TW stage and the READY signal is active.</li> <li>As a result of entering the HOLD state, the ADDRESS BUS (A15 - A0) and DATA BUS (D7 - D0) are in their high impedance state. The processor indicates its state on the HOLD ACKNOWLEDGE (HLDA) pin.</li> </ul>
14	INT	Interrupt Request (input)	The $\mu$ PD8080AF recognizes an interrupt request on this line at the end of the current instruction or while halted. If the $\mu$ PD8080AF is in the HOLD state, or if the Interrupt Enable flip-flop is reset, it will not honor the request.
15	φ2	Phase Two (input)	Phase two of processor clock.
16	INTE (1)	Interrupt Enable (output)	INTE indicates the content of the internal interrupt enable flip- flop. This flip-flop is set by the Enable (EI) or reset by the Disable (DI) interrupt instructions and inhibits interrupts from being accepted by the processor when it is reset. INTE is auto- matically reset (disabling further interrupts) during $T_1$ of the instruction fetch cycle ( $M_1$ ) when an interrupt is accepted and is also reset by the RESET signal.
17	DBIN	Data Bus In (output)	DBIN indicates that the data bus is in the input mode. This signal is used to enable the gating of data onto the µPD8080AF data bus from memory or input ports,
18	WR	Write (output)	$\overline{WR}$ is used for memory WRITE or I/O output control. The data on the data bus is valid while the $\overline{WR}$ signal is active ( $\overline{WR}$ = 0).
19	SYNC	Synchronizing Signal (output)	The SYNC signal indicates the beginning of each machine cycle.
20	Vcc	VCC Supply Voltage (input)	+5V ± 5%
21	HLDA	Hold Acknowledge (output)	<ul> <li>HLDA is in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at:</li> <li>T3 for READ memory or input operations.</li> <li>The clock period following T3 for WRITE memory or OUTPUT operations.</li> <li>In either case, the HLDA appears after the rising edge of \$\phi_1\$ and high impedance occurs after the rising edge of \$\phi_2\$.</li> </ul>
22	φ1	Phase One (input)	Phase one of processor clock.
23	READY	Ready (input)	The READY signal indicates to the $\mu$ PD8080AF that valid memory or input data is available on the $\mu$ PD8080AF data bus. READY is used to synchronize the processor with slower memory or I/O devices. If after sending an address out, the $\mu$ PD8080AF does not receive a high on the READY pin, the $\mu$ PD8080AF enters a WAIT state for as long as the READY pin is low. (READY can also be used to single step the processor.)
24	WAIT	Wait (output)	The WAIT signal indicates that the processor is in a WAIT state.
28	VDD	VDD Supply Voltage (input)	+12V ± 5%

Note. ① After the El instruction, the μPD8080AF accepts interrupts on the second instruction following the El. This allows proper execution of the RET instruction if an interrupt operation is pending after the service routine.

Operating Temperature	0°C to +70°C
Storage Temperature (Ceramic Package)	-65°C to +150°C
Storage Temperature (Plastic Package)	-40°C to +125°C
All Output Voltages ①	-0.3 to +20 Volts
All Input Voltages ①	-0.3 to +20 Volts
Supply Voltages V <sub>CC</sub> , V <sub>DD</sub> and V <sub>SS</sub> $(1)$	-0.3 to +20 Volts
Power Dissipation	1.5W
Note: ① Relative to VBB.	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$ 

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C, V_{DD} = +12V \pm 5\%, V_{CC} = +5V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V,$ unless otherwise specified.

#### DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Input Low Voltage	VILC	V <sub>SS</sub> - 1		V <sub>SS</sub> + 0.8	<b>v</b> ,	
Clock Input High Voltage	∨інс	9.0		V <sub>DD</sub> + 1	v	6.8
Input Low Voltage	VIL	Vss - 1		VSS + 0.8	v	
Input High Voltage	VIH	3.3		VCC + 1	v	
Output Low Voltage	VOL			0.45	V ·	IOL = 1.9 mA on all outputs
Output High Voltage	Voн	3.7			v	IOH = - 150 μA ②
Avg. Power Supply Current (VDD)	IDD(AV)		40	70	mA	
Avg. Power Supply Current (V <sub>CC</sub> )	ICC(AV)		60	80	mA	tCY min
Avg, Power Supply Current (V <sub>BB</sub> )	IBB(AV)		0.01	1	mA	
Input Leakage	կլ			±10 (2)	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Clock Leakage	ICL			±10 2	μA	V <sub>SS</sub> ≤ V <sub>CLOCK</sub> ≤ V <sub>DD</sub>
Data Bus Leakage in Input Mode	IDL ①			-100 -2 ②	μA mA	$\begin{array}{l} V_{SS} \leqslant V_{IN} \leqslant V_{SS} + 0.8V \\ V_{SS} + 0.8V \leqslant V_{IN} \leqslant V_{CC} \end{array}$
Address and Data Bus Leakage During HOLD	IFL			+10 - 100 ②	μA	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45V

TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED (3)





- 2 Minus (--) designates current flow out of the device,
- $(\overline{3}) \Delta I \text{ supply} / \Delta T_a = -0.45\% / C.$

 $T_a = 25^{\circ}C, V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V.$ 

a	00	00		00		
			LIMIT	s		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Capacitance	Сφ		17	25	pF	f <sub>c</sub> = 1 MHz
Input Capacitance	CIN		6	10	pF	Unmeasured Pins
Output Capacitance	COUT		10	20	pF	Returned to VSS

#### CAPACITANCE

#### AC CHARACTERISTICS µPD8080AF

 $T_{a}$  = 0° C to +70° C, V\_{DD} = +12V  $\pm$  5%, V\_{CC} = +5V  $\pm$  5%, V\_{BB} = -5V  $\pm$  5%, V\_{SS} = 0V, unless otherwise specified,

[			LIMITS			[
PARAMETER	SYMBOL	MIN	ТҮР	МАХ	UNIT	TEST CONDITIONS
Clock Period	tCY 3	0.48		2.0	μsec	
Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0		50	nsec	
φ1 Pulse Width	<sup>t</sup> ø1	60			nsec	
φ2 Pulse Width	<sup>t</sup> φ2	220			nsec	
Delay $\phi$ 1 to $\phi$ 2	<sup>t</sup> D1	0			nsec	
Delay $\phi 2$ to $\phi 1$	tD2	70			nsec	
Delay $\phi$ 1 to $\phi$ 2 Leading Edges	<sup>t</sup> D3	80			nsec	
Address Output Delay From $\phi 2$	tDA ②			200	nsec	0 400 F
Data Output Delay From $\phi 2$	tDD 2			220	nsec	CL = 100 p+
Signal Output Delay From $\phi$ 1,						
or \$\$ (SYNC, WR, WAIT,						C 50 pF
HLDA)	tDC ②			120	nsec	C[ - 50 pr
DBIN Delay From ¢2	tdf 2	25		140	nsec	
Delay for Input Bus to Enter						
Input Mode				<sup>t</sup> DF	nsec	
Data Setup Time During $\phi$ 1 and						
DBIN	<sup>t</sup> DS1	30			nsec	
Data Setup Time to $\phi$ 2 During		150				
Data Hold Time From #2 During	US2	150			nsec	
Data Hold Time From ¢2 During DBIN	тон ①	1			nsec	
INTE Output Delay From $\phi 2$	tie 2			200	nsec	CL = 50 pF
READY Setup Time During $\phi 2$	<sup>t</sup> RS	120			nsec	
HOLD Setup Time to $\phi 2$	<sup>t</sup> HS	140			nsec	
INT Setup Time During $\phi 2$						
(During ¢1 in Halt Mode)	tis	120			nsec	
Hold Time from $\phi$ 2 (READY,						
INT, HOLD)	tн	0			nsec	
Delay to Float During Hold				100		
(Address and Data Bus)	<sup>T</sup> FD			120	nsec	
Address Stable Prior to WR	tAW (2)	6			nsec	
Output Data Stable Prior to WR	tDW (2)	6			nsec	
Output Data Stable From WR	twd 2	Ø			nsec	CL = 100 pF: Address,
Address Stable from WR	twa 🕐	Ø			nsec	Data
HLDA to Float Delay	the 2	8			nsec	$C_L = 50  \text{pF} \cdot \text{WR},$
WR to Float Delay	twf 2	9			nsec	HLUA, UBIN
Address Hold Time after DBIN	6					
during HLDA	tah ②	-20			nsec	

Notes: ① Data input should be enabled with DBIN status, No bus conflict can then occur and data hold time is assured, t<sub>DH</sub> = 50 ns or t<sub>DF</sub>, whichever is less.

2 Load Circuit,



(3) Actual  $t_{CY} = t_{D3} + t_{r\phi 2} + t_{\phi 2} + t_{f\phi 2} + t_{D2} + t_{r\phi 1} > t_{CY}$  Min.



 $T_a = 0^{\circ}$ C to +70°C, V<sub>DD</sub> = +12V ± 5%, V<sub>CC</sub> = +5V ± 5%, V<sub>BB</sub> = -5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise specified.

#### AC CHARACTERISTICS μPD8080AF-1

			LIMITS			
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS
Clock Period	tcy 3	0,32		2.0	μsec	
Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0		25	nsec	
φ1 Pulse Width	tø1	50			nsec	
φ2 Pulse Width	t <sub>¢2</sub>	145			nsec	
Delay $\phi$ 1 to $\phi$ 2	<sup>t</sup> D1	0			nsec	
Delay $\phi 2$ to $\phi 1$	<sup>t</sup> D2	60			nsec	
Delay $\phi$ 1 to $\phi$ 2 Leading Edges	<sup>t</sup> D3	60			nsec	
Address Output Delay From $\phi 2$	tDA ②			150	nsec	0 50 - 5
Data Output Delay From $\phi$ 2	tDD 2	1		180	nsec	CL - 50 pr
Signal Output Delay From $\phi$ 1, or $\phi$ 2 (SYNC, WR, WAIT, HI DA)	toc @			110	nsec	СL = 50 рF
DBIN Delay From #2		25		130	nsec	
Delay for Input Bus to Enter					11300	
Input Mode	tni (1)	l		the	nsec	
Data Setup Time During $\phi$ 1 and DBIN	<sup>t</sup> DS1	10			nsec	
Data Setup Time to ¢2 During DBIN	<sup>t</sup> DS2	120			nsec	
Data Hold Time From ¢2 During DBIN	тон ①	1			nsec	
INTE Output Delay From $\phi 2$	tie 2			200	nsec	CL = 50 pF
READY Setup Time During ¢2	tRS	90			nsec	
HOLD Setup Time to $\phi 2$	tHS	120			nsec	
INT Setup Time During $\phi^2$ (for all modes)	tis	100			nsec	
Hold Time from $\phi$ 2 (READY, INT, HOLD)	tH.	0			nsec	
Delay to Float During Hold (Address and Data Bus)	<sup>t</sup> FD			120	nsec	
Address Stable Prior to WR	tAW 2	6			nsec	
Output Data Stable Prior to WR	tow 2	6			nsec	
Output Data Stable From WR	twp ②	0			nsec	CL = 50 pF: Address,
Address Stable from WR	twa ②	Ō			nsec	Data
HLDA to Float Delay	the 2	8			nsec	$C_L = 50  pF: \overline{WR},$
WR to Float Delay	twf 2	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	<sup>т</sup> ан @	-20			nsec	

Notes Continued:

(4) The following are relevant when interfacing the  $\mu$ PD8080AF to devices having V<sub>IH</sub> = 3.3V.

a. Maximum output rise time from 0.8V to 3.3V = 100 ns at CL = SPEC. b. Output delay when measured to 3.0V = SPEC +60 ns at CL = SPEC.

c. If CL  $\neq$  SPEC, add 0.6 ns/pF if CL > CSPEC, subtract 0.3 ns/pF (from modified delay) if

CL < CSPEC.

#### AC CHARACTERISTICS μPD8080AF-2

$T_a = 0^{\circ}C$ to +70°C, $V_{DD} = +12V \pm 5\%$	, V <sub>CC</sub> = +5V ± 5%	, V <sub>BB</sub> = -5V ± 5%, Vg	SS = OV, unless otherwise
specified.			

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tCY ③	0,38		2.0	μsec	
Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0		50	nsec	
φ1 Pulse Width	τφ1	60			nsec	
φ2 Pulse Width	tφ2	175			nsec	
Delay φ1 to φ2	<sup>t</sup> D1	0			nsec	
Delay $\phi 2$ to $\phi 1$	<sup>t</sup> D2	70			nsec	
Delay $\phi$ 1 to $\phi$ 2 Leading Edges	tD3	70			nsec	
Address Output Delay From $\phi 2$	tDA ②			175	nsec	0 100 5
Data Output Delay From $\phi 2$	tDD 2			200	nsec	CL = 100 pF
Signal Output Delay From $\phi$ 1,						
or $\phi 2$ (SYNC, $\overline{WR}$ , WAIT,						$C_{L} = 50 \text{ pF}$
HLDA)	tDC (2)	ļ		120	nsec	
DBIN Delay From ¢2	*DF (2)	25		140	nsec	
Delay for Input Bus to Enter						
Input Mode				<sup>†</sup> DF	nsec	
Data Setup Time During Ø1 and	1000	20			0590	
Data Satura Time to #2 During	1051	20			11360	
DBIN	tos2	130			nsec	
Data Hold Time From \$\$ During	002					
DBIN	toh ①	1			nsec	
INTE Output Delay From $\phi 2$	tie 2			200	nsec	CL = 50 pF
READY Setup Time During $\phi 2$	tRS	90			nsec	
HOLD Setup Time to $\phi 2$	tHS	120			nsec	
INT Setup Time During $\phi 2$						
(for all modes)	<sup>t</sup> IS	100			nsec	
Hold Time from $\phi$ 2 (READY,						
INT, HOLD)	tH	0			nsec	
Delay to Float During Hold				100		
(Address and Data Bus)	<sup>t</sup> FD			120	nsec	·
Address Stable Prior to WR	tAW (2)	6			nsec	
Output Data Stable Prior to WR	tow (2)	6			nsec	
Output Data Stable From WR	twd (2)	Ø			nsec	C <sub>L</sub> = 100 pF: Address,
Address Stable from WR	twa ②	$\bigcirc$			nsec	Data
HLDA to Float Delay	1 HF (2)	8			nsec	CL = 50 pF: WR,
WR to Float Delay	1 twf 2	9			nsec	HLUA, UBIN
Address Hold Time after DBIN						
during HLDA	1 tAH (2)	-20			nsec	1

Notes Continued: (5)	Device	tAŴ
	µPD8080AF	$2 t_{CY} - t_{D3} - t_{r\phi 2} - 140$
	µPD8080AF-2	$2 t_{CY} - t_{D3} - t_{r\phi 2} - 130$
	µPD8080AF-1	$2 t_{CY} - t_{D3} - t_{r\phi 2} - 110$

6	Device	tDW
	µPD8080AF	$t_{CY} - t_{D3} - t_{r\phi 2} - 170$
	µPD8080AF-2	$t_{CY} - t_{D3} - t_{r\phi 2} - 170$
	µPD8080AF-1	$t_{CY} - t_{D3} - t_{r\phi 2} - 150$

- (7) If not HLDA,  $t_{WD} = t_{WA} = t_{D3} + t_{r\phi 2} + 10$  ns. If HLDA,  $t_{WD} = t_{WA} = t_{WF}$ .
- (a)  $t_{HF} = t_{D3} + t_{r\phi 2} 50 \text{ ns.}$ (b)  $t_{WF} = t_{D3} + t_{r\phi 2} 10 \text{ ns.}$



#### PROCESSOR STATE TRANSITION DIAGRAM

## TIMING WAVEFORMS 5

391

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V, "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



- Notes: ① Data in must be stable for this period during DBIN T3. Both tDS1 and tDS2 must be satisfied.
  - 2 Ready signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub>. (Must be externally synchronized.)
  - ③ Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and T<sub>WH</sub> when in hold mode. (External synchronization is not required.)
  - Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized in the following instruction. (External synchronization is not required.)
  - 5 This timing diagram shows timing relationships only; it does not represent any specific machine cycle.
  - (6) Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V, "0" = 1.0V; INPUTS "1" = 3.3V; "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.



The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the  $\mu$ PD8080AF has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the  $\mu$ PD8080AF. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the  $\mu$ PD8080AF instruction set.

The special instruction group completes the  $\mu$ PD8080AF instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

Data in the  $\mu$ PD8080AF is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D7	D <sub>6</sub>	$D_5$	D4	D3	D2	D1	D <sub>0</sub>	
MSB		D	ATA	WOF	D		1 SB	

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One Byte Instructions	One Byte	Instructions	
-----------------------	----------	--------------	--

D7	D <sub>6</sub>	D5	D4	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	OP CODE
----	----------------	----	----	----	----------------	----------------	----------------	---------

Two Byte Instructions

D7	D6	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	OP CODE					
D7	D7 D6 D5 D4 D3 D2 D1 D0 OPERAND												
Thre	Three Byte Instructions												

Inte	COY	6 1113	nucç	10113				
D7	D6	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	0
D7	D <sub>6</sub>	D5	D4	D <sub>3</sub>	D <sub>2</sub>	D1	D <sub>0</sub>	ι
D7	D6	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D1	Ď0	F

#### TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical rotate, return, push, pop, enable, or disable interrupt instructions

Immediate mode or I/O instructions

OP CODE Jump, call or direct load and store instructions OW ADDRESS OR OPERAND 1

HIGH ADDRESS OR OPERAND 2

#### INSTRUCTION SET

#### DATA AND INSTRUCTION FORMATS

392

### INSTRUCTION SET TABLE

# μΡD8080AF

NUMBER 0													FLA	GS <sup>4</sup>														F	LAG	4
NAMEMBER         OP         Pa         Pa        Pa         Pa <t< td=""><td></td><td></td><td></td><td></td><td>INST</td><td>RUC</td><td>TION</td><td>1 COD</td><td>e2</td><td></td><td>Clock</td><td>z</td><td>õ</td><td>RIT,</td><td>RRY</td><td></td><td></td><td></td><td></td><td>INST</td><td>RUG</td><td>стю</td><td>N CC</td><td>DDE</td><td>z</td><td>Close</td><td>z</td><td>õ</td><td>RITY</td><td>RY</td></t<>					INST	RUC	TION	1 COD	e2		Clock	z	õ	RIT,	RRY					INST	RUG	стю	N CC	DDE	z	Close	z	õ	RITY	RY
MOVE     Local Process Proce	MNEMONIC <sup>1</sup>	DESCRIPTION	D7	D <sub>6</sub>	D <sub>5</sub>	5 D4	D3	D <sub>2</sub>	D1	DO	Cycles <sup>3</sup>	SIG	3E	PA	CA	MNEMONIC <sup>1</sup>	DESCRIPTION	D7	De	; D <sub>t</sub>	, D	4 D	3 D	2	D1 0	O Cycles <sup>3</sup>	SIG	ZEF	PAI	, P
VIDUAL       Normagene request       I <td></td> <td>Contraction of the second s</td> <td></td> <td>N</td> <td>NOV</td> <td>E</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td>LOA</td> <td>DR</td> <td>EGIS</td> <td>TER</td> <td>PAIF</td> <td>۹</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		Contraction of the second s		N	NOV	E										1		LOA	DR	EGIS	TER	PAIF	۹							
Model and both strateging in a first strateging in a strateging	MOV d s	Move register to register	0	1	d	đ	d	5	s	5	· 5					LXI 8,D16	Load immediate register													_
Mar. Allower data to same a set of the set of	MOV M,s MOV d.M	Move register to memory Move memory to register	0	1	۱ ط	1 d	0 d	s 1	s 1	ò	7					LXID D16	pair BC Load immediate reaster	0	0	. 0	0	0	0	) (	0 1	10				
Control         Design of Bargers         Des	MVI d,D8	Move immediate to register	Ö	0	d	đ	d	1	1	ō	7					2	pair DE	0	0	0	1	0	C	)	0 .	10				
MAXIMUM         MAXIMUM         Control         Control <t< td=""><td>MVI M,D8</td><td>Move immediate to memory</td><td>0</td><td>0</td><td></td><td>1</td><td>0</td><td>1</td><td></td><td>0</td><td>10</td><td></td><td></td><td></td><td></td><td>LXI H,D16</td><td>Load immediate register pair HL</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td></td><td>0 1</td><td>10</td><td></td><td></td><td></td><td></td></t<>	MVI M,D8	Move immediate to memory	0	0		1	0	1		0	10					LXI H,D16	Load immediate register pair HL	0	0	1	0	0	0		0 1	10				
Mining       Description registery       0		11	NCRE	MEN	IT/D	ECRE	MEN	IT								LXI SP,D16	Load immediate Stack	0	0	1	1				<u>.</u>	10				
NAM &       Learning methods       0	INR d DCR d	Increment register Decrement register	0	0	d	d d	d d	1	0	0	5	:	:	:			· onter													
Lab. Mar.         Lab. Mar. <thlab.< th="">         Lab. Mar.         Lab.</thlab.<>	INR M	Increment memory	0	0	1	1	Ö	1	0	0	10	•	•	•		2000				-03										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Decrement memory									10	•	<u> </u>	•		PUSH B	on stack	,	1	0	0	0	1		D 1	11				
Alton proving A       A       B       B       B       B       B       B       C       P		ALU - F	REGI	STEF	1 10	ACC	UMU	LATC	DR							PUSH D	Push register pair DE on stuck	,	1	0	1	0	1		0 1	11				
ctr:        Corr       Corr       Corr	ADD s ADC s	Add register to A Add register to A with	1	0	0	0	0	\$	\$	\$	4	•	•	•	•	PUSH H	Push register pair HL				•									
Bits       Example register ward       0       0       1       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       1       0       0       0       1       1       0       0       0       1       1       0       0       0       1       1       0       0       0       1       1       0       0       0       1       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       1       0       0       0       1       0       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1 </td <td>SUP /</td> <td>carry Subtract results, from A</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>\$</td> <td>\$</td> <td>5</td> <td>4</td> <td>•</td> <td>•</td> <td>•</td> <td>•</td> <td>PUSH PSW</td> <td>Push A and flags on stack</td> <td>i</td> <td>i</td> <td>i</td> <td>1</td> <td>0</td> <td>1</td> <td>i</td> <td>0 1</td> <td>11</td> <td></td> <td></td> <td></td> <td></td>	SUP /	carry Subtract results, from A	1	0	0	0	1	\$	\$	5	4	•	•	•	•	PUSH PSW	Push A and flags on stack	i	i	i	1	0	1	i	0 1	11				
Abb. Processor         I	SBB s	Subtract register from A		U	0		0	5	s	s	4	•	•	•	•					POP										
XBAL       Esclave       I       1       0       1       0 <td0< td=""><td>ANA s</td><td>with borrow AND register with A</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>s s</td><td>s</td><td>s s</td><td>4</td><td>:</td><td></td><td>:</td><td>•</td><td>POP B</td><td>Pop register pair BC off</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td0<>	ANA s	with borrow AND register with A	1	0	0	1	0	s s	s	s s	4	:		:	•	POP B	Pop register pair BC off													
Object of the second of the	XRA s	Exclusive OR Register	,	0	,		,								•	POPD	stack Pop register pair DE off	1	1	0	0	0	0	) (	0 1	10				
CMP1:         Compare reprise and N, at N         No	ORAS	OR register with A	i	o	i	1	ò	5	s	s 5	. 4	:	:	:	0	POPD	stack	1	1	0	1	0	0		0 1	10				
	CMP s	Compare register with A	1	0	1	1	1	s	\$	s	4	•	•	•	•	POP H	Pop register pair HL off stack	1	1	1	0	0	0		<b>D</b> 1	10				
ADD       Add memory is A with memory is A with for the server memory in a A with A b b is a b b is a b b b is a b b b b with for the server memory in a A with A b b b b b b with for the server memory in a A with A b b b b b b with for the server memory in a A with A b b b b b b b b b b b b b b b b b b		ALU -	MEN	NORY	Y TO	ACC	UMU	LATO	DR							POP PSW	Pop A and flags off stack	1	1	1	1	0	ó	) (	D 1	10	•	•	•	•
Adv         Adv <td>ADD M ADC M</td> <td>Add memory to A Add memory to A with</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>7</td> <td>•</td> <td>•</td> <td>•</td> <td>٠</td> <td></td> <td></td> <td></td> <td>DOL</td> <td>JBLE</td> <td>AD</td> <td>D</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	ADD M ADC M	Add memory to A Add memory to A with	1	0	0	0	0	1	1	0	7	•	•	•	٠				DOL	JBLE	AD	D								
BLM M         Bubble Mathematic manage (mark and provide mark and provide ma		carry	1	0	0	0	1	1	1	0	7	•	•	•	•	DAD B	Add BC to HL	0	0	0	0	1	0	) (	0 1	10				•
And A         Add Strake Protein All         O         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         0         1         1         0         1         1         0         1         1         0         1         1         0         1         1         0         1         1         0         1         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1 <th1< th="">         1         1<td>SUB M SBB M</td><td>Subtract memory from A Subtract memory from A</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>7</td><td>•</td><td>•</td><td>•</td><td>•</td><td>DADD</td><td>Add DE to HL Add HL to HL</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0 0</td><td>י ( ו (</td><td>0 ·</td><td>10</td><td></td><td></td><td></td><td>:</td></th1<>	SUB M SBB M	Subtract memory from A Subtract memory from A	1	0	0	1	0	1	1	0	7	•	•	•	•	DADD	Add DE to HL Add HL to HL	0	0	0	1	1	0 0	י ( ו (	0 ·	10				:
Static and Barriers (MA)         C         C         C         C         Control (MA)         Contro (MA) <td></td> <td>with borrow</td> <td>;</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>!</td> <td>1</td> <td>0</td> <td>7</td> <td>:</td> <td>•</td> <td>:</td> <td>•</td> <td>DAD SP</td> <td>Add Stack Pointer to HL</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>C</td> <td>) (</td> <td>0</td> <td>10</td> <td></td> <td></td> <td></td> <td>•</td>		with borrow	;	0	0	1	1	!	1	0	7	:	•	:	•	DAD SP	Add Stack Pointer to HL	0	0	1	1	1	C	) (	0	10				•
Opport         opport<	XRAM	Exclusive OR memory		0	'	0	0			0	'	•	•	•	U		1	NCREM	AEN1	T RE	GIST	TER F	PAIR	1	_					
Configure remonents with A         1         0         7         •         •         1 </td <td>ORA M</td> <td>with A OR memory with A</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>7</td> <td>:</td> <td>:</td> <td>:</td> <td>0</td> <td>INX B</td> <td>Increment BC</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>, ·</td> <td>1 1</td> <td>5</td> <td></td> <td></td> <td></td> <td></td>	ORA M	with A OR memory with A	1	0	1	0	1	1	1	0	7	:	:	:	0	INX B	Increment BC	0	0	0	0	0	0	, ·	1 1	5				
ALU       IMAGE DATE TO ACCUMULATORY       IMAGE DATE TO ACCUMULATORY <thimage accumulatory<="" date="" th="" to=""> <thimage acumulator<="" date="" td="" to=""><td>CMP M</td><td>Compare memory with A</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>7</td><td>•</td><td>٠</td><td>•</td><td>•</td><td>INX D INX H</td><td>Increment DE Increment HL</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>) -</td><td>1 1 1 1</td><td>5</td><td></td><td></td><td></td><td></td></thimage></thimage>	CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7	•	٠	•	•	INX D INX H	Increment DE Increment HL	0	0	0	1	0	0	) -	1 1 1 1	5				
Act D B       Add metable to A       1       0       0       1       1       0       7       •       •       DCCREMENT REGISTER PAIR         SUIDE       Carry       1       0       0       1       0       7       •       •       0       0       0       1       1       0       1       1       0       1       0       1       0       1       1       0       1       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       7       •       •       0       0       0       1       1       1       1       0       7       •       •       0       0       0       1       1       1       1       1       0       7       •       •       0       0       0       0       1       1       1       0       7       •       •       0       0       0       0       1       1       1       1       0       7       •       0       0       0       0       1       0       1       0       1       0       1       0       0		ALU - I	мме	DIAT	E TO	0 A C	CUM	ULAT	OR							INX SP	Increment Stack Pointer	0	0	1	1	0	0	) ·	1 1	5				
ACL DB       Action	ADI D8	Add immediate to A	1	1	0	0	0	1	1	0	7	•	٠	•	٠		C	ECRE	NEN	TRE	GIS	TER	PAIR	1				_		
SUD B       Subjects immediate information immediate	ACI D8	Add immediate to A with carry	1	1	0	0	1	1	1	0	7			•		DCX B	Decrement BC	0	0	0	0	1	0		1 1	5				
Auto Barton         Auto Barton         I	SULD8 SBLD8	Subtract immediate from A	1	1	0	1	0	۱	1	0	7	٠	•	٠	•	DCX D	Decrement DE Decrement HL	0	0	1	0	1	0	) 1 ) 1	1 1	5				
AND Ba       AND one data with A       1       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       0       1       0       1 </td <td>00,00</td> <td>with borrow</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>١</td> <td>0</td> <td>7</td> <td>•</td> <td>•</td> <td>•</td> <td>•</td> <td>DCX SP</td> <td>Decrement Stack Pointer</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>) 1</td> <td>1 1</td> <td>5</td> <td></td> <td></td> <td></td> <td></td>	00,00	with borrow	1	1	0	1	1	1	١	0	7	•	•	•	•	DCX SP	Decrement Stack Pointer	0	0	1	1	1	0	) 1	1 1	5				
with A       1       1       1       0       1       1       0       7       •       •       •       0       STAR B       Since A al ADDR in BC       0	XRI D8	AND immediate with A Exclusive OR immediate	1	1	,	0	0	1	1	0	7	•	•	•	0			RE	GIST	ER I	NDI	RECT	r							
CH 08       Compare immediate with A       1 <th< td=""><td>081.08</td><td>with A OB immediate with A</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>7</td><td>:</td><td>•</td><td>:</td><td>0</td><td>STAX B</td><td>Store A at ADDR in BC</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td></td><td>7</td><td></td><td></td><td></td><td></td></th<>	081.08	with A OB immediate with A	1	1	1	0	1	1	1	0	7	:	•	:	0	STAX B	Store A at ADDR in BC	0	0	0	0	0	0	1		7				
ALU – ROTATE       LOA XO       0       0       0       0       1       1       0       7         RIC       ROTA A left, MB10       DIRECT         Colspan="2">DIRECT         RIC       DIRECT       DIRECT         RIC       DIRECT       DIRECT         RIC       DIRECT         DIRECT       DIRECT         DIRECT       DIRECT         DIRECT       DIRECT         DIRECT       DIRECT         COLSPAN= Log A strict       0       0       1       0       0       1       0       1       1       0       0       1       1       0       1       1       0       1       1       1       1       1       1       1       1         <	CPI D8	Compare immediate with A	1	1	1	1	1	i	1	õ	7	•	•	•	•	LDAX B	Load A at ADDR in BC	o	õ	ō	o	1	0			7				
PLC       Restar A ML, MSS to carry (B-bit)       0       0       0       0       0       1       1       1       4         RAR       Rotare A right, LSB to carry (B-bit)       0       0       0       1       1       1       4       5       5       0       0       1       1 <td></td> <td></td> <td>A</td> <td>LU -</td> <td>- RO</td> <td>TATE</td> <td>E</td> <td>•</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>LDAX D</td> <td>Load A at ADDR in DE</td> <td>0</td> <td>0</td> <td>• 0</td> <td>1</td> <td>1</td> <td>0</td> <td>) 1</td> <td>1 0</td> <td>7</td> <td></td> <td></td> <td></td> <td></td>			A	LU -	- RO	TATE	E	•								LDAX D	Load A at ADDR in DE	0	0	• 0	1	1	0	) 1	1 0	7				
arry (But)       carry (But) <thcarry< th="">       carry (But)       <t< td=""><td>RLC</td><td>Rotate A left, MSB to</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b></b></td><td></td><td></td><td>D</td><td>IRE</td><td>ст</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<></thcarry<>	RLC	Rotate A left, MSB to														<b></b>			D	IRE	ст									
carry (Belif)       0       0       0       1       1       1       1       4       <	RRC	carry (8-bit) Rotate A right, LSB to	0	0	0	0	0	1	1	1	4				•	STA ADDR	Store A direct	0	0	1	1	0	0	) · ·	1 (	13				
CALL       Orang Ora	BAL	carry (8-bit)	0	0	0	0	1	1	١	1	4				٠	SHLD ADDR	Store HL direct	ő	ō	· 1	0	o	, 0	1	i a	16				
Mote A right through       MOVE REGISTER PAR         MOVE REGISTER PAR         WOVE REGISTER PAR	nac.	carry (9-bit)	0	0	0	1	0	1	1	1	4				•	LHLD ADDR	Load HL direct	0	0	1	0	1	0	1	0	16				
JUMP         XHG         Exchange DE and HL register parts         1         1         0         1         0         1         1         4           JMP ADDR         Jump oncorditional         1         1         0         0         0         1         1         0         0         0         1         1         1         0         0         0         1         1         1         0         0         0         1         1         1         0         0         0         1         1         1         0         0         0         1         1         1         0         0         0         1         1         1         0         0         1         1         1         0         1         1         1         0         1         1         1         0         1         1         0         1         1         0         1         1         1         0         1 <td>RAR</td> <td>Rotate A right through carry (9-bit)</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>,</td> <td>1</td> <td>4</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>MO</td> <td>VE F</td> <td>REGI</td> <td>STER</td> <td>RPA</td> <td>IR</td> <td></td> <td>·</td> <td></td> <td></td> <td></td> <td></td> <td></td>	RAR	Rotate A right through carry (9-bit)	0	0	0	1	1	1	,	1	4							MO	VE F	REGI	STER	RPA	IR		·					
MP ADDR       Jump unconditional       1       1       0       0       0       1       1       1       0       0       1       1       1       0       0       1       1       1       0       0       1       1       1       0       0       1       1       1       0       0       1 <th1< th="">       1       <th1< th="">       1<td></td><td></td><td></td><td>J</td><td>UMP</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>XCHG</td><td>Exchange DE and HL register pairs</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>. 1</td><td>. 1</td><td>4</td><td></td><td></td><td></td><td></td></th1<></th1<>				J	UMP											XCHG	Exchange DE and HL register pairs	1	1	1	0	1	0	. 1	. 1	4				
JN2 ZADDR       Jump on not zero       1       1       0       0       0       1       0       10<	JMP ADDB	Jump unconditional	1	1	0	0	0	0	,	1	10					XTHL	Exchange top of stack													
Jack ADDR       Jump on seres       1       1       0       1       1       0       1       1       0       1       1       0       1 <th1< th=""> <th1< th="">       1       1</th1<></th1<>	JNZ ADDR	Jump on not zero	1	1	ő	ő	ō	õ	1	0	10					SPHL	HL to Stack Pointer	1	1	1	1	1	0		, 1 ) 1	18				
2C ADDR       Jump on earry       1       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       1       0       1       1       1       0       1       1       0       1       1       0       1	JNC ADDR	Jump on zero Jump on no carry	1	1	0	0	1	0	1	0	10 10					PCHL	HL to Program Counter	1	1	1	0	1	0	0	) 1	5				
JPE ADDR       Jump on pointure energing on pointure       1       1       0       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1       1       1       0       1	JC ADDR JPO ADDR	Jump on carry Jump on parity odd	1	1	0	1	1	0	1	0	10 10								NPUT	r/ou	TPU	π								
JP ADDR       Jump on minus       1       1       1       1       0       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1	JPE ADDR	Jump on parity even	i	i	1	ŏ	1	ŏ	1	ŏ	10						Input	!	1	0	1	1	0	1	1	10				
CALL         D1         Disble interupt:         1 <th1< th=""> <th1< th=""></th1<></th1<>	JM ADDR	Jump on positive Jump on minus	1	1	1	1	1	0	1	0	10					EI	Enable interrupts	i	i.	. 1	1	1	ő	1	1	4				
CALL ADDR       Call unconditional       1       1       0       0       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       1		······································		с	ALL											RSTA	Disable interrupts Restart	1 1	1	1 A	1 A	0 A	0	1	1	4 11				
CN2 ADDR       Calion zero       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       0       1       1       0       1       1       0       1	CALL ADDR	Call unconditional	1	1	0	0	1	1	0	1	17							M	SCEI	LAN	EO	US								
CRCADDR       Call on courty       1       0       0       1       1       0       0       1	CNZ ADDR	Call on not zero	1	2	0	ò	0	1	0	0	11/17					СМА	Complement A		0	1	0	- 1	,		,	A				
CC ADDR       Call on pairty each of 1       <	CNC ADDR	Call on no carry	i	i	0	1	ò	i	0	0	11/17					STC	Set carry	ŏ	0	i	1	ò	1	1	1	4				1
CPE ADDR       Call on pusity even       1       1       1       0       0       1       1       0	CC ADDR CPO ADDR	Call on carry Call on parity odd	1	1	0	1 0	1 0	1	0 0	0	11/17 11/17					DAA	Complement carry Decimal adjust A	0	0 0	1	1 0	1	1	1	1	4 4				Cỹ •
Och ADDR         Catholing Symbol	CPE ADDR	Call on parity even	1	1	1	0	1	1	0	0	11/17					NOP	No operation Halt	0	0	0	0	0	0	¢	0	. 4				
RETURN         10perand Symbols used         2ddd or sis - 000 B - 001 C - 010 D - 011 E - 100 H - A - 8-bit address or expression         10lL - 110 Memory - 111 A. Siscurve register         3Two possible cycle times (5/11) indicate           RRZ         Return on zero         1         0         0         0         0         5/11         A - 8-bit address or expression         10L - 110 Memory - 111 A.         3Two possible cycle times (5/11) indicate           RZ         Return on zero         1         0         0         0         5/11         Power register         3Two possible cycle times (5/11) indicate           RXC         Return on carry         1         0         1         0         0         5/11         SP - Stack Pointer         3Two possible cycle times (5/11) indicate           RXC         Return on parity odd         1         1         0         0         0         5/11         SP - Stack Pointer         1fage.           RPE         Return on parity odd         1         1         0         0         5/11         DF - 16bit data quantity, expression, or         - 18g atfected           RPE         Return on parity odd         1         1         1         0         0         5/11         DF - 16bit data quantity, expression, or         - 18g atfected           RM         Return	CM ADDR	Call on minus	1	i	1	1	1	1	0	0	11/17					Notes			<u>.</u>				- '							
RET       Return       1       1       0       0       0       1       10       10       10       10       101       100       101       101       101       101       101       100       101       101       101       100       100       101       101       101       100       100       101       101       101       101				RET	TUR	N										<sup>1</sup> Operand Symb	ols used		. 2,	hbb	r 55°	- 00	0 R	- 00	10-	010 0 - 0	11 F	100	н –	
RNZ         Return on not reror         1         1         0         0         0         0         5/11         s - source register         3 Two possible cycle times (5/11) indicate           RZ         Return on not carry         1         1         0         0         0         5/11         d - destination register         3 Two possible cycle times (5/11) indicate           RXC         Return on nor carry         1         1         0         0         0         5/11         SP - Stack Pointer         flags           RXC         Return on parity odd         1         1         0         0         0         5/11         SP - Stack Pointer         flags           RPC         Return on parity odd         1         1         0         0         0         5/11         DB - 8bit data quantity, expression, or cantan, laways BQ o instruction         flags affected           RPC         Return on parity odd         1         1         0         0         0         5/11         contant, laway BQ o instruction         flag affected           RPE         Return on parity odd         1         1         0         0         5/11         contant, laway BQ o instruction         flag affected           RP         Return on parity odd         1	RET	Return	1	1	0	0	1	0	0	1	10					A = 8-b	at address or expression			101L	- 1	10 M	emor	ry -	111 4			,00		
NC         Return on no carry         1         0         1         0	RNZ	Return on not zero	1	;	0	0	0	0	0	0	5/11					s = sou d = des	rce register tination register		3-	Two	possi	ble c	ycle	time	s (5/1	1) indicate				
RC         Return on curry         1         0         1         0         0         5/11         DB = Shi data quantity, expression, or constant, always Bg of instruction         4 = 18g affected           RPD         Return on punity even         1         1         0         0         0         5/11         DB = Shi data quantity, expression, or constant, always Bg of instruction         4 = 18g affected           RPD         Return on punity even         1         1         0         0         0         5/11         D16 = 15hot data quantity, expression, or constant, always Bg of instruction         0         a flag not affected           RP         Return on positive         1         1         1         0         0         5/11         constant, always Bg bg of instruction         0         flag reet           RM         Return on minus         1         1         1         0         0         5/11         ADDR = 16-bit Memory address expression         1 = flag set	RNC	Return on no carry	1	1	0	1	ó	0	0	0	5/11 5/11					PSW = Pro	cessor Status Word		i	instru flage	ctio	n cyc	les di	epen	dent	on condition				,
RPE         Return on parity even         1         1         0         0         5/11         Constant, always Bg of instruction         % = 1 tag affected           RP         Return on positive         1         1         1         0         0         5/11         D16 = 16-bit dat quantity, expression, or = 16 and on affected           RP         Return on positive         1         1         1         0         0         5/11         Constant, always BgB of instruction         0 = 1 tag reet           RM         Return on minus         1         1         1         0         0         5/11         Constant, always BgB of instruction         0 = 1 tag reet	RC RPO	Return on carry Return on parity odd	1	1	0	1 0	1 0	0 0	0	0	5/11 5/11					D8 = 8-b	it data quantity, expression,	or	,									·		
Nm     result on positive     I     I     I     I     O     0     9/11     constant, always BgBg of instruction     0 = flag rest       RM     Return on minus     1     1     1     0     0     5/11     ADDR = 16-bit Memory address expression     1 = flag set	RPE	Return on parity even	1	1	1	ò	1	0	0	0	5,11					D16 = 16-	oranic, always 82 of instructi bit data quantity, expression	un , or		= - fl = fl	ag af ag no	necte ot aff	d ected	d						
	RM	Return on minus	i	1	i	i	1	0	0	0 0	5/11					ADDR = 16-	stant, always B3B2 of instru bit Memory address expression	on	1	D = fl 1 =`fl	ag re ag s∘	set								
	L														•										•••••					

One to five machine cycles (M<sub>1</sub> -- M<sub>5</sub>) are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times (T<sub>1</sub> - T<sub>5</sub>). During  $\phi_1 \cdot$  SYNC of each machine cycle, a status word that identifies the type of machine cycle is available on the data bus.

INSTRUCTION CYCLE TIMES

Execution times and machine cycles used for each type of instruction are shown below.

INSTRUCTION	MACHINE CYCLES EXECUTED	CLOCK TIMES (MIN/MAX)
RST X and PUSH RP	PCR5 ① SPW3 ⑤ SPW3 ⑤	. 11 .
All CALL Instructions	PCR5 1 PCR3 2 PCR3 2 SPW3 5 SPW3 5	11/17
Conditional TURN Instructions	PCR5 ① SPR3 ④ SPR3 ④	5/11
RET Instruction	PCR4 () SPR3 () SPR3 ()	10
XTHL	PCR4 ① SPR3 ④ SPR3 ④ SPW3 ⑤ SPW5 ⑤	18
DAD RP	PCR4 ① PCX3 🛞 PCX3 🛞	10
INR R; INX RP, DCR R; DCX RP; PCHL; MOV R, R; SPHL	PCR5 ①	5
All JUMP Instructions and LXI RP	PCR4 ① PCR3 ② PCR3 ②	10
POP RP	PCR4 () SPR3 () SPR3 ()	10
LDA	PCR4 ① PCR3 ② PCR3 ③ BBR3 ③	13
STA	PCR4 () PCR3 () PCR3 () BBW3 ()	13
LHLD	PCR4 () PCR3 () PCR3 () BBR3 () BBR3 ()	16
SHLD	РСК4 () РСКЗ (2) РСКЗ (2) ВВЖЗ (3) ВВЖЗ (3)	16
STAX B	PCR4 () BCW3 (3)	7
STAX D	PCR4 (1) DEW3 (3)	7
LDAX B	PCR4 1 BCR3 2	7
LDAX D	PCR4 1 DER3 2	7
MOV R, M; ADD M; ADC M; SUB M; SB B M; ANA M; XRA M; ORA M; CMP M	PCR4 () HLR3 ()	7
INR M and DCR M	PCR4 ① HLR3 ② HLW3 ③	10
MVI M	PCR4 ① PCR3 ② HLW3 ③	10
MVI R; ADI; ACI; SUI; SBI; ANI; XRI; ORI; CPI	PCR4 ① PCR3 ②	7
MOV M, R	PCR4 ① HLW3 ③	7
EI; DI ADD R; ADC R; SUB R; SBB R; ANA R; XRA R; ORA R; CMP R; RLC; RRC; RAL; RAR; DAA; CMA; STC; CMC; NOP; XCHG	PCR4 ()	4
OUT	PCR4 1) PCR3 2 ABW3 3	10
IN	PCR4 ① PCR3 ② ABR3 ⑥	10
HLT	PCR4 ① PCX3 ⑨	7

#### Machine Cycle Symbol Definition

хx	Y Z (N) >> Status word defining type of m	achine 🛛 🗙 🛏 HL = Registers H and L used as address
Т	Cycle (See Status Word Chart)	BC = Registers B and C used as address
	Number of clocks for this mach	nine cycle DE = Registers D and E used as address
	R = Read cycle data into p	rocessor SP = Stack Pointer used as address
	W = Write cycle - data out of	processor BB = Byte 2 and 3 used as address
	X = No data transfer	AB = Byte 2 used as address
۴.	PC = Program Counter used as	address

Underlined (XXYZ(N)) indicates machine cycle is executed if condition is True.
# μPD8080AF

# STATUS INFORMATION DEFINITION

STATUS WORD CHART

SYMBOLS	DATA BUS BIT	DEFINITION
inta 🛈	D <sub>0</sub>	Acknowledge signal for INTERRUPT request, Signal should be used to gate a restart or CALL instruction onto the data bus when DBIN is active.
WO	D1	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D <sub>2</sub>	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	D3	Acknowledge signal for HALT instruction.
OUT	D4	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.
Mı	D5	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP ①	D <sub>6</sub>	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR ①	D <sub>7</sub>	Designates that the data bus will be used for memory read data.

Note: (1) These three status bits can be used to control the flow of data onto the  $\mu \text{PD8080AF}$  data bus.

								TYP	E OF N	ACHI	NE CYO	CLE	
	OAT	ABUSBIT	5 INFORM	MATION STRUCT	ON FETCI	AD WORYN	PITE REP.	O MAIN	It RUT REP.	O WE	INTE DE LE RENE	ACHNO ACHNO	N <sup>120<sup>t</sup></sup>
ſ		(	0	2	3	(4)	5	6	$\overline{\bigcirc}$	8	9	10	N STATUS WORD
	D <sub>0</sub>	INTA	0	0	0	0	0	0	0	1	0	1	
Γ	D1	WO	1	1	0	1	0	1	0	1	1	1	1
	D <sub>2</sub>	STACK	0	0	0	1	1	0	0	0	0	0	1
	D3	HLTA	0	0	0	0	0	0	0	0	1	1	
	D4	OUT	0	0	0	0	0	0	1	0	0	0	
	D5	M1	1	0	0	0	0	0	0	1	0	1	
	D <sub>6</sub>	INP	0	0	0	0	0	1	0	0	0	0	
	D7	MEMR	1	1	0	1	0	0	0	0	1	0	

μPD8080AF



PACKAGE OUTLINE µPD8080AFC

(PLASTIC)

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.028 MAX.
В	1.62 MAX.	0.064 MAX.
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN.	0.047 MIN.
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.019 MIN.
I	5.22 MAX.	0.206 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24 TYP.	0.600 TYP.
L	13.2 TYP.	0.520 TYP.
м	0.25 <sup>+0.1</sup> -0.05	0.010 +0.004 -0.002



	.==	
ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
C	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
К	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019

(CERAMIC)

# **NEC Microcomputers, Inc.**



# μPD8085A SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

- DESCRIPTION The  $\mu$ PD8085A is a single chip 8-bit microprocessor which is 100 percent software compatible with the industry standard 8080A. It has the ability of increasing system performance of the industry standard 8080A by operating at a higher speed. Using the  $\mu$ PD8085A in conjunction with its family of ICs allows the designer complete flexibility with minimum chip count.
  - FEATURES Single Power Supply: +5 Volt, ±10%
    - Internal Clock Generation and System Control
    - Internal Serial In/Out Port.
    - Fully TTL Compatible
    - Internal 4-Level Interrupt Structure
    - Multiplexed Address/Data Bus for Increased System Performance
    - Complete Family of Components for Design Flexibility
    - Software Compatible with Industry Standard 8080A
    - Higher Throughput:  $\mu$ PD8085A 3 MHz  $\mu$ PD8085A·2 - 5 MHz
    - Available in Either Plastic or Ceramic Package

#### PIN CONFIGURATION



8

# μPD8085A

The  $\mu$ PD8085A contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The  $\mu$ PD8085A also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The  $\mu$ PD8085A has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The  $\mu$ PD8085A also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.

The  $\mu$ PD8085A was designed with speed and simplicity of the overall system in mind. The multiplexed address/data bus increases available pins for advanced functions in the processor and peripheral chips while providing increased system speed and less critical timing functions. All signals to and from the  $\mu$ PD8085A are fully TTL compatible.

The internal interrupt structure of the  $\mu$ PD8085A features 4 levels of prioritized interrupt with three levels internally maskable.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address, data and control lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data busses.

The  $\mu$ PD8085A features internal clock generation with status outputs available for advanced read/write timing and memory/IO instruction indications. The clock may be crystal controlled, RC controlled, or driven by an external signal.

On chip serial in/out port is available and controlled by the newly added RIM and SIM instructions.



# FUNCTIONAL DESCRIPTION

**BLOCK DIAGRAM** 

# μPD8085A

#### PIN IDENTIFICATION

	PIN		I
NO.	SYMBOL	NAME	FUNCTION
1, 2	x <sub>1</sub> , x <sub>2</sub>	Crystal In	Crystal, RC, or external clock input
3	RO	Reset Out	Acknowledge that the processor is being reset to be used as a system reset
4	SOD	Serial Out Data	1-bit data out by the SIM instruction
5	SID	Serial In Data	1-bit data into ACC bit 7 by the RIM instruction
6	Trap	Trap Interrupt Input	Highest priority nonmaskable restart interrupt
7 8 9	RST 7.5 RST 6.5 RST 5.5	Restart Interrupts	Priority restart interrupt inputs, of which 7.5 is the highest and 5.5 the lowest priority
10	INTR	Interrupt Request In	A general interrupt input which stops the PC from incrementing, generates INTA, and samples the data bus for a restart or call instruction
11	INTA	Interrupt Acknowledge	An output which indicates that the processor has responded to INTR
12-19	AD <sub>0</sub> – AD <sub>7</sub>	Low Address/Data Bus	Multiplexed low address and data bus
20	VSS	Ground	Ground Reference
21-28	A8 - A15	High Address Bus	Nonmultiplexed high 8-bits of the address bus
29, 33	s <sub>0</sub> , s <sub>1</sub>	Status Outputs	Outputs which indicate data bus status: Halt, Write, Read, Fetch
30	ALE	Address Latch Enable Out	A signal which indicates that the lower 8-bits of address are valid on the AD lines
31, 32	WR, RD	Write/Read Strobes Out	Signals out which are used as write and read strobes for memory and I/O devices
34	IO/M	1/O or Memory Indicator	A signal out which indicates whether RD or WR strobes are for I/O or memory devices
35	Ready	Ready Input	An input which is used to increase the data and address bus access times (can be used for slow memory)
36	Reset In	Reset Input	An input which is used to start the processor activity at address 0, resetting IE and HLDA flip-flops
37	CLK	Clock Out	System Clock Output
38, 39	HLDA, HOLD	Hold Acknowledge Out and Hold Input Request	Used to request and indicate that the processor should relinquish the bus for DMA activity. When hold is acknowledged, RD, WR, IO/M, Address and Data busses are all 3-stated.
40	Vcc	5V Supply	Power Supply Input

#### ABSOLUTE MAXIMUM RATINGS\*

 Operating Temperature
 0°C to +70°C

 Storage Temperature (Ceramic Package)
 -65°C to +150°C

 (Plastic Package)
 -40°C to +125°C

 All Output Voltages
 -0.3 to +7 Volts

 Supply Voltage VCC
 -0.3 to +7 Volts

 Power Dissipation
 1.5W

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### •T<sub>a</sub> = 25°C

#### DC CHARACTERISTICS $T_a = 0^{\circ}C$

 $T_a = 0^{\circ}$ C to +70°C,  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = GND$ , unless otherwise specified

			LIMITS	6		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	V <sub>SS</sub> - 0.5		Vss + 0.8	v	
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 0.5	v	
Output Low Voltage	VOL			0.45	v	IOL = 2 mA on all outputs
Output High Voltage	∨он	2.4			v	I <sub>OH</sub> = -400 µs ①
Power Supply Current (VCC)	ICC (AV)			170	mA	tCY min
Input Leakage	ΙL			±10 ·①	μA	VIN = VCC
Output Leakage	1LO			±10 ①	μA	0.45V < VOUT < VCC
Input Low Level, Reset	VILR	-0.5		+0.8	v	
Input High Level, Reset	VIHR	2.4		VCC + 0.5	v	
Hysteresis, Reset	VHY	0.25			v	

Note: 1 Minus (-) designates current flow out of the device.

399

# μΡD8085A

 $T_8 = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{CC} = 5V \pm 10\%; V_{SS} = 0V$ 

#### AC CHARACTERISTICS

			LI	AITS		3 - C	
		μPD	8085A	μΡΟε	085A-2		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
CLK Cycle Period	TCYC	320	2000	200	2000	ns	,
CLK Low Time	t1	80		40	1	ns	
CLK High Time	t2	120		70		ns	
CLK Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		30		30	ns	TCYC = 320 ns
Address Valid Before Trailing Edge of ALE	tAL	110		50		ns	CL = 150 pF
Address Hold Time After ALE	<sup>t</sup> LA	100		50		ns	
ALE Width	tLL	140		80		ns	
ALE Low During CLK High	LCK	100		50	1	ns	Output Voltages
Training Edge of ALE to Leading Edge of Control	<sup>†</sup> LC	130		60		nş 	VL = 0.8 Volts VH = 2.0 Volts
Address Float After Leading Edge of READ (INTA)	tAFR .		0		0	ns	
Valid Address to Valid Data In	tAD		575		350	ns	Input Voltages
READ (or INTA) to Valid Data	tRD		300		150	ns	VL = 0.8 Volts
Data Hold Time After READ (INTA)	TRDH	0		0		ns	V <sub>H</sub> = 1.5 Volts at
Training Edge of READ to Re-Enabling of Address	TRAE	150		90		ns	20 ns rise and fall times
Address (Ag-A15) Valid After Control ①	1CA	120		60		ns	For outputs where
Data Valid to Training Edge of WRITE	tow	420	1	230	1	ns	CL = 150 pf, correct
Data Valid After Training Edge of WRITE	twp	100		60		ns	as follows:
Width of Control Low (RD, WR, INTA)	tcc	400	1	230		ns	-0.10 ns/pf
Training Edge of Control to Leading Edge of ALE	tCL	50		25		ns	
READY Valid from Address Valid	TARY		220	1	100	ns	150 pf < CL ≤
READY Setup Time to Leading Edge of CLK	TRYS	110	1	100		ns	300 pf + 0.30 ns/pf
READY Hold Time	TRYH	0	1	0	1	ns	
HLDA Valid to Training Edge of CLK	<sup>t</sup> HACK	110		40		ns	Outputs measured
Bus Float After HLDA	<sup>t</sup> HABF		210		150	ns	with only
HLDA to Bus Enable	<sup>t</sup> HABE		210		150	ns	capacitive load
ALE to Valid Data In	<sup>t</sup> LDR		460		270	ns	1
Control Training Edge to Leading Edge of Next Control	<sup>t</sup> RV	400		220		ns	
Address Valid to Leading Edge of Control	<sup>t</sup> AC	270		115		ns	1
HOLD Setup Time to Training Edge of CLK	THDS	170		120	1	ns	1
HOLD Hold Time	<sup>t</sup> HDH	0		0		ns	
INTR Setup Time to Leading Edge of CLK (M1, T1 only). Also RST and TRAP	tins	160		150		ns	
INTR Hold Time	tinh	0		0		ns	]
X1 Falling to CLK Rising	<sup>t</sup> XKR	30	120	30	100	ns	1
X1 Falling to CLK Falling	<sup>t</sup> XKF	30	150	30	110	ns	1
Leading Edge of Write to Data Valid	tWDL		40	1	20		1

Note: 1 10/M, SO, SI



#### TIMING WAVEFORMS

READY

# μPD8085A



(CONT.)

HOLD OPERATION



INTERRUPT TIMING





8



(1) BI indicates that the bus is idle during this machine cycle.

(2) CK indicates the number of clock cycles in this machine cycle.

# CLOCK INPUTS ①

As stated, the timing for the  $\mu$ PD8085A may be generated in one of three ways; crystal, RC, or external clock. Recommendations for these methods are shown below.



≈3 MHz Input Frequency **RC** Resonance



20 p

1-6 MHz Input Frequency Parallel Resonant Crystal

EXTERNAL



Note: 0 Input frequency must be twice the internal operating frequency.

STATUS OUTPUTS

The Status Outputs are valid during ALE time and have the following meaning:

	S1	S0
Halt	0	0
Write	0	1
Read	1	0
Fetch	1	1

These pins may be decoded to portray the processor's data bus status.

The  $\mu$ PD8085A has five interrupt pins available to the user. INTR is operationally the same as the 8080 interrupt request, three (3) internally maskable restart interrupts: RESTART 5.5, 6.5 and 7.5, and TRAP, a nonmaskable restart.

INTERRUPTS

PRIORITY	INTERRUPT	RESTART ADDRESS
Highest	TRAP	24 <sub>16</sub>
	RST 7.5	3C <sub>16</sub>
	RST 6.5	34 <sub>16</sub>
	RST 5.5	2C <sub>16</sub>
Lowest	INTR	

INTR, RST 5.5 and RST 6.5 are all level sensing inputs while RST 7.5 is set on a rising edge. TRAP, the highest priority interrupt, is nonmaskable and is set on the rising edge or positive level. It must make a low to high transition and remain high to be seen, but it will not be generated again until it makes another low to high transition.

Serial input and output is accomplished with two new instructions not included in the 8080: RIM and SIM. These instructions serve several purposes: serial I/O, and reading or setting the interrupt mask.

SERIAL I/O

The RIM (Read Interrupt Mask) instruction is used for reading the interrupt mask and for reading serial data. After execution of the RIM instruction the ACC content is as follows:



Note: After the TRAP interrupt, the RIM instruction must be executed to preserve the status of IE.

The SIM (Set Interrupt Mask) instruction is used to program the interrupt mask and to output serial data. Presetting the ACC for the SIM instruction has the following meaning:



#### INSTRUCTION SET

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also, the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the  $\mu$ PD8085A has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the  $\mu$ PD8085A. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the  $\mu$ PD8085A instruction set.

Two instructions, RIM and SIM, are used for reading and setting the internal interrupt mask as well as input and output to the serial I/O port.

The special instruction group completes the  $\mu$ PD8085A instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

#### DATA AND INSTRUCTION FORMATS

Data in the  $\mu$ PD8085A is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>	
MSB		D	ATA	WOF	D		LSB	

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One	Byte	Instr	uctio	ns				
D7	D6	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	OP CODE
Two	Byte	Inst	ructio	ons				
D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>	OP CODE
D7	D6	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	OPERAND
Thre	e Byt	e Ins	truct	ions				
D7	D6	D5	D4	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	OP CODE
D7	D6	D5	D4	D3	D <sub>2</sub>	D1	Do	LOW ADDF
D7	D6	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D1	Do	HIGH ADD

TYPICAL INSTRUCTIONS Register to register, memory reference, arithmetic or logical rotate, return, push, pop, enable, or disable interrupt instructions Immediate mode or I/O instructions

DE Jump, call or direct load and store instructions DDRESS OR OPERAND 1 ADDRESS OR OPERAND 2

# INSTRUCTION SET TABLE

												FL	AG	s <sup>4</sup>															FL	AGS4	
				INST	TRUC	тю	N CC	DE <sup>2</sup>		Clock_	N			ARIT.	ARRY					INST	RUC	TIO	N CO	ODE	2		Clock	S	RO	RIT	ARRY
MNEMONIC <sup>1</sup>	DESCRIPTION	D7	D <sub>6</sub>	Dę	5 D,	L D	3 D	2 D	Do	Cycles <sup>3</sup>		5 7		2	2	MNEMONIC <sup>1</sup>	DESCRIPTION	D7	De	D5	D	) D;	3 0	2	D1	D <sub>0</sub>	Cycles <sup>3</sup>	5	2	4	3
MOVAL	Ma			100	E												I and amondate ansister	LUA	рн	GIS	ER										
MOV 0,s MOV M,s	Move register to register Move register to memory	0	1	1	1	0	s	- s	s	7						LAI B,DIG	pair BC	0	0	0	0	0		D	0	١	10				
MOV d,M MVI d,D8	Move memory to register Move immediate to register	0	0	đ	d	d	1	1	0	7						LXI D,D16	Load immediate register pair DE	0	0	0	1	0		0	0	1	10				
MVI M,D8	Move immediate to memory	<i>,</i> 0	0	1	1	0	1	1	0	10	_					LXIH,D16	Load immediate register pair HL	0	0	1	0	0		D	0	1	10				
	IN	NCRE	MEN	iT/D	ECR	ЕМЕ	NT									LXI SP,D16	Load immediate Stack Pointer	0	0	1	1	0		0	0	1	10				
INR d DCR d	Increment register Decrement register	0	0	đ	d d	d	1	0	0	4	:	:		:						PUS	+				-						
INR M DCR M	Increment memory Decrement memory	0	0	1	1	0	1	0	0	10 10	:	:		:		PUSH B	Push register pair BC														
	ALU – F	REGI	STEF	атс	ACC	UM	JL A	гоя								PUSH D	on, stack Push register pair DE	1	1	0	0	0		1	0	1	12				
400.5		1	0		0	0				4							on stack	1	1	0	1	0		1	0	1	12				
ADC s	Add register to A with		,											2		PUSHH	on stack	1	1	1	0	0		1	0	1	12				
SUB s	Subtract register from A	1	0	0	1	0	s	\$	ŝ	4				•	•	PUSH PSW	Push A and flags on stack	1	1	1	1	0		1	0	1	12			_	
SBB \$	Subtract register from A with borrow	1	0	0	1	,	s	s	s	4	•	•		•	•					POP											
ANA s XRA s	AND register with A Exclusive OR Register	1	0	1	0	0	s	s	\$	4	•	•		•	0	POP B	Pop register pair BC off stack	1	1	0	0	0	(	D	0	1	10				
ORAS	with A OR register with A	1	0	1	0	1	s	s s	s	4	:	:		:	0	POP D	Pop register pair DE off stack	1	1	0	1	0		0	0	1	10				
CMP s	Compare register with A	1	0	1	1	1	\$	s	\$	4	•	•		•	•	РОР Н	Pop register pair HL off stack	1	1	1	0	0		n	0	1	10				
	ALU -	MEN	IOR	YTC	ACC	CUM	JLA	TOR								POP PSW	Pop A and flags off stack	1	1	1	i	ō		0	ō	1	10	•	•	•	•
ADD M ADC M	Add memory to A Add memory to A with	1	0	0	0	0	1	1	0	7	•	•		•	•				DO	JBLE	AD	D									
SUD M	carry	1	0	0	0	1	1	!	0	7	•	•		•	:	DAD B	Add BC to HL	0	0	0	0	1	9	0	0	1	10				•
SBB M	Subtract memory from A									ź	•	•		•	1	DAD H	Add HL to HL	ŏ	0	1	ò	1		0	õ	i	10				•
ANA M	AND memory with A	i	0	1	0	0	1	1	0	7	:	:		:	•	DAD SP	Add Stack Pointer to HL	0	0		1	1			0		10				<u> </u>
XRA M	Exclusive OR memory with A	1	0	1	0	1	1	1	0	7		•		•			IN	CHEN	IE N	I HE	3151	EH H	AIF	۲ 							
OBA M CMP M	OR memory with A Compare memory with A	;	0	1	1	0	1	1	0 0	7	:			:	•	INX B	Increment BC Increment DE	0	0	0	1	0		0	1	1	6				
-	ALU - I	MME	DIAT	TET	O AC	CUN	IULA	TOR							$\neg$	INX H INX SP	Increment HL Increment Stack Pointer	0	0	1	0	0		0	1	1	6 6				
ADI D8	Add immediate to A	,	1	0	0	0	1	1	0	7				•	-		DE	CREM	<b>AEN</b>	TRE	GIST	ER	PAI	R							
ACI D8	Add immediate to A with	1	1	0	0	,	,	1	0	7						DCX B	Decrement BC	0	0	0	0	1	(	D	1	1	6				
SUI D8	Subtract immediate from A	1	1	ō	ĩ	Ó	1	1	ő	7	•	•		•	•	DCX D DCX H	Decrement DE Decrement HL	0	0	0	1	1	0	0	1	1	6 6				
361.06	with borrow	1	1	0	1	1	1	1	0	7	•	•		•	•	DCX SP	Decrement Stack Pointer	0	0	1	1	1	(	D	1	1	6				
XRID8	AND immediate with A Exclusive OR immediate	1	1	1	0	0	1	1	0	7	•	•		•	°			REC	3157	'ER I	NDI	RECT									
ORI D8	with A OR immediate with A	1	1	1	0	1	1	1	0	7	:			:	0	STAX B STAX D	Store A at ADDR in BC Store A at ADDR in DE	0	0	0	0	0	0	0	1	0	7				
CPI D8	Compare immediate with A	1	1	1	1	1	1	1	0	7	•	•		•	·	LDAX B	Load A at ADDR in BC	0	0	0	0	1	1	0	1	0	7				
			LU -	- R(	TATC	E									_					DIRE	ст										
RLC	Rotate A left, MSB to carry (8-bit)	0	0	0	0	0	,	,	1	4						STA ADDR	Store A direct	0	0	1	1	0		0	1	0	13				
RRC	Rotate A right, LSB to carry (8-bit)	0	0	0	0	1	1	1	1	4						LDA ADDR	Load A direct Store HL direct	0	0	1	1	1		0	1	0	13 16				
RAL	Rotate A left through carry (9-bit)	0	0	0	1	0	1	1	1	۵						LHLD ADDR	Load HL direct	ō	ō	1	0	1		0	1	ō	16				
RAR	Rotate A right through	°,	•	۰ ۰					ż									MO	VEF	REGI	STEP	R PA	R								
					 P				· · ·	4					-	XCHG	Exchange DE and HL	1	1	1	0	1		0	1	1	4				
JMP ADDR	Jump unconditional		1			0		1	1	10					-	XTHL	Exchange top of stack							- -		,	16				
JNZ ADDR	Jump on not zero	1	1	0	ō	0	0	1	0	7/10						SPHL	HL to Stack Pointer	i	i	i	1	1	ġ	0	ò	1	6				
JNC ADDR	Jump on no carry	i	1	0	1	ó	0	÷	0 0	7/10					ł	PCHL	HL to Program Counter	<u>'</u>				 		<u>.</u>	0		6				
JPO ADDR	Jump on carry Jump on parity odd	1	1	1	0	0	0	1	0	7/10 7/10					ł				1		1	<u> </u>									
JPE ADDR JP ADDR	Jump on parity even Jump on positive	1	1	;	0	1	0	1	0	7/10 7/10						OUTA	Output	1	i	0	i	ó		0	1	i	10				
JM ADDR	Jump on minus	1	1	1	1	1	0	1	0	7/10					_	DI -	Enable interrupts Disable interrupts	1	1	1	;	0		0	;	1	4				
				CAL	L											R IM SIM	Read Interrupt Mask Set Interrupt Mask	0	0	1	0	0	1	0	0	0 0	4				
CALL ADDR CNZ ADDR	Call unconditional Call on not zero	;	1	0	0	1 0	;	0	1	18 9/18						RST A	Restart	1	1	Α	A	A		1	1	1	12				
CZ ADDR CNC ADDR	Call on zero Call on no carry	1	;	0	0	1	1	0	0	9/18 9/18								MI	SCE	LLA	NEO	JS									
CC ADDR	Call on carry	;	1	0	1	1	1	0	0	9/18						CMA STC	Complement A Set carry	0	0	1	0	1		1	1	1	4				1
CPE ADDR	Call on parity even	i	i	1	ŏ	1	1	0	0	9/18						CMC	Complement carry	0 0	ő	i	1	1		;	i	1	4				Ċy
CM ADDR	Call on minus	i	i	1	1	1	1	0	0	9/18						NOP	No operation	ŏ	ō	ò	ō	o		ò	ò	ò	4	•	Ť	•	•
			RE	TUF	RN										7	HLT Notes	Halt	0	1	1	1	0		1	1	0	5				
RET	Return	1	1	0	0	1	0	0	1	10					1	<sup>1</sup> Operand Symb	pols used		2	ddd	or sss	- 00	)0 в	- c	001 (	c – c	010 D - 01	1E -	100	н –	
RNZ RZ	Return on not zero Return on zero	1	1	0	0	0	0	0	0	6/12 6/12						A = 8-b s = sov	oit address or expression urce register		-	1011	- 1	10 M	emo	ory -	- 11	1 A					
RNC RC	Return on no carry Return on carry	;	;	0	1	0	0	0	0	6/12 6/12						d = de PSW = Pro	stination register ocessor Status Word		3	Two	possi uctio	ble c n cyc	ycle les (	tim depe	ies (i inde	7/10) nt on	indicate condition				
RPO RPE	Return on parity odd	;	1	į	0	0	0	0	0	6/12						SP = St D8 = 8-b	ack Pointer oit data quantity, expression, o	er -		flags											
RP	Return on positive	į	į	į	1	0	0	0	ő	6/12						D16 = 16	nstant, always B2 of instructio -bit data quantity, expression,	n or	4	• = f - f	ag af lag ni	fecte ot aff	d ecte	ed.							
GM	DELUCE OF MINUS	'	1	'	'	'	0	0	0	6/12						ADDR = 16	nstant, always B3B2 of instruc -bit Memory address expressio	tion n		0 = f 1 = f	lag re lag se	nset rt									
			_	-										-								-				_					_

#### INSTRUCTION CYCLE TIMES

One to five machine cycles  $(M_1 - M_5)$  are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times  $(T_1 - T_5)$ .

Machine cycles and clock states used for each type of instruction are shown below.

INSTRUCTION TYPE	MACHINE CYCLES EXECUTED MIN/MAX	CLOCK STATUS MIN/MAX
ALU R	1	4
СМС	1	4
CMA	1	4
DAA	1	4
DCB B	1	4
DI	1	4
EI	1	4
INB B	1	4
MOVBB	1	4
NOP	1	4
BOTATE	1	4
BIM	1	4
SIM	1	4
STC	1	4
ХСНС	1	4
нт	1	5
	1	<u> </u>
	1	0
		6
PCHL		6
RELCOND.	1/3	6/12
SPHL	1	6
ALUI	2	7
ALUM	2	7
JNC	2/3	7/10
LDAX	2	7
MVI	2	7
MOV M, R	2	7
MOV R, M	2	7
STAX	2	7
CALL COND.	2/5	9/18
DAD	3	10
DCR M	3	10
IN	3	10
INR M	3	10
JMP	3	10
LOAD PAIR	3	10
MVIM	3	10
OUT	3	10
POP	3	10
RET	3	10
PUSH	3	12
RST	3	12
IDA	4	13
STA	4	13
IHID	5	16
SHLD	о Б	16
XTHI	о 5	16
		18
		10

ŝ

A minimum computer system consisting of a processor, ROM, RAM, and I/O can be built with only 3-40 pin packs. This system is shown below with its address, data, control busses and I/O ports.

μPD8085A FAMILY MINIMUM SYSTEM CONFIGURATION



# μ PD8085A



P	astic	
---	-------	--

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 + 0.1	+ 0.004
141	0.05	0.002



Ceramic							
ITEM	MILLIMETERS	INCHES					
А	51,5 MAX.	2.03 MAX.					
В	1.62 MAX.	0.06 MAX.					
С	2.54 ± 0.1	0.1 ± 0.004					
D	0.5 ± 0.1	0.02 ± 0.004					
E	48.26 ± 0.1	1.9 ± 0.004					
F	1.02 MIN.	0.04 MIN.					
G	3.2 MIN.	0.13 MIN.					
н	1.0 MIN.	0.04 MIN.					
I	3.5 MAX.	0.14 MAX.					
J	4.5 MAX.	0.18 MAX.					
ĸ	15.24 TYP.	0.6 TYP.					
L	14.93 TYP.	0.59 TYP.					
М	0.25 ± 0.05	0.01 ± 0.0019					

8085ADS-REV2-10-80-CAT

## NOTES

# **NEC Microcomputers, Inc.**



# **16 BIT MICROPROCESSOR**

DESCRIPTION

The  $\mu$ PD8086 is a 16-bit microprocessor that has both 8-bit and 16-bit attributes. It has a 16-bit wide physical path to memory for high performance. Its architecture allows higher throughput than the 5 MHz  $\mu$ PD8085A-2.

- FEATURES Can Directly Address 1 Megabyte of Memory
  - Fourteen 16-Bit Registers with Symmetrical Operations
  - Bit, Byte, Word, and Block Operations
  - 8 and 16-Bit Signed and Unsigned Arithmetic Operations in Binary or Decimal
  - Multiply and Divide Instructions
  - 24 Operand Addressing Modes
  - Assembly Language Compatible with the μPD8080/8085
  - Complete Family of Components for Design Flexibility

#### PIN CONFIGURATION GND d 1 40 D Vcc AD14 d 2 39 h AD15 3 A16/S3 38 AD13 4 37 🗖 A17/S4 AD12 AD11 5 36 A18/S5 35 A19/S6 AD10 C 6 34 BHE/ST AD9 C 7 33 MN/MX 32 RD 31 HOLD 8 AD8 AD7 C 9 AD6 10 (RO/GTO) **µ**PD8086 AD5 11 30 (RQ/GT1) CPU AD4 12 29 (LOCK) AD3 13 28 (S2) AD2 C 14 27 (\$1) DEN AD1 С (50) 15 26 AD0 (QS0) 25 16 NMI (QS1) 17 24 TEST INTR 18 23 CLK B READY 19 22 21 B RESET GND 20

NO.	SYMBOL	NAME	FUNCTION
2-16, 39	AD0-AD15	Address/Data Bus	Multiplexed address (T <sub>1</sub> ) and data (T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> , T <sub>4</sub> ) bus. 8-bit peripherals tied to the lower 8 bits, use A0 to condition chip select functions. These lines are tri-state during interrupt acknowledge and hold states.
-17	NMI	Non-Maskable Interrupt	This is an edge triggered input causing a type Z interrupt. A look-up table is used by the processor for vectoring information.
18	INTR	Interrupt Request	A level triggered input sampled on the last clock cycle of each instruction. Vectoring is via an interrupt look-up table. INTR can mask in software by resetting the interrupt enable bit.
19	CLK	Clock	The clock input is a 1/3 duty cycle input basic timing for the processor and bus controller.
21	RESET	Reset	This active high signal must be high for 4 clock cycles. When it returns low, the processor restarts execution.
22	READY	Ready	An acknowledgement from memory or I/O that data will be transferred. Synchronization is done by the µPD8284 clock generator.
23	TEST	Test	This input is examined by the "WAIT" instruction, and if low, execution continues. Otherwise the processor waits in an "Idle" state. Synchronized by the processor on the leading edge of CLK.
24	INTA	Interrupt Acknowledge	This is a read strobe for reading vectoring information. During T2, T3, and TW of each interrupt acknowledge cycle it is low.
25	ALE	Address Latch Enable	This is used in conjunction with the $\mu PD8282/8283$ latches to latch the address, during T1 of any bus cycle.
26	DEN	Data Enable	This is the output enable for the μPD8282/8287 transceivers. It is active low during each memory and I/O access and INTA cycles.
27	DT/R	Data Transmit/Receive	Used to control the direction of data flow through the transceivers.
28	м/10	Memory/IO Status	This is used to separate memory access from I/O access.
29	WR	Write	Depending on the state of the M/IO line, the processor is either writing to I/O or memory.
30	HLDA	Hold Acknowledge	A response to the HOLD input, causing the processor to tri-state the local bus. The bus return active one cycle after HOLD goes back low.
31	HOLD	Hold	When another device requests the local bus, driving HOLD high, will cause the $\mu$ PD8086 to issue a HLDA.
32	RD	Read	Depending on the state of the $M/\overline{IO}$ line, the processor is reading from either memory or $I/O$ .
33	MN/MX	Minimum/Maximum	This input is to tell the processor which mode it is to be used in. This effects some of the pin descriptions.
34	BHE/S7	Bus/High Enable	This is used in conjunction with the most significant half of the data bus. Peripheral devices on this half of the bus use BHE to condition chip select functions.
35-38	A16-A19	Most Significant Address Bits	The four most significant address bits for memory opera- tions, Low during I/O operations.
26, 27, 28 34-38	\$0-\$7	Status Outputs	These are the status outputs from the processor. They are used by the $\mu$ PD8288 to generate bus control signals.
24, 25	QS <sub>1</sub> , QS <sub>0</sub>	Que Status	Used to track the internal $\mu$ PD8086 instruction que.
29	LOCK	Lock	This output is set by the "LOCK" instruction to prevent other system bus masters from gaining control.
30, 31	RO/GTO RO/GT1	Request/Grant	Other local bus masters can force the processor to rebase the local bus at the end of the current bus cycle.

#### PIN IDENTIFICATION



Operating Temperature	ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin with Respect to Ground	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

					TEST	DC CHARACTERISTICS
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS	
Input Low Voltage	VIL	-0.5	+0.8	v		
Input High Voltage	∨ін	2.0	VCC + 0.5	v		
Output Low Voltage	VOL		0.45	v	I <sub>OL</sub> = 2.0 mA	
Output High Voltage	Vон	2.4		v	I <sub>OH</sub> = -400 μA	
Power Supply Current μPD8086/ μPD8086-2	ICC		340 350	mA mA	T <sub>a</sub> = 25°C	
Input Leakage Current	ILI I		±10	μA	0V < VIN < VCC	
Output Leakage Current	1LO		±10	μA	$0.45V \leq V_{OUT} \leq V_{CC}$	
Clock Input Low Voltage	VCL	-0.5	+0.6	v		
Clock Input High Voltage	Vсн.	3.9	Vcc + 1.0	v		
Capacitance of Input Buffer (All input except AD0-AD15, RQ/GT)	CIN		15	pF	fc = 1 MHz	
Capacitance of I/O Buffer (AD0-AD15, RQ/GT)	CIO		15	pF	fc = 1 MHz	1

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

#### $\mu$ PD8086: T<sub>a</sub> = 0°C to 70°<u>C</u>; V<sub>CC</sub> = 5V ± 10%

#### AC CHARACTERISTICS

MINIMUM COMPLEXITY SYSTEM

TIMING REQUIREMENTS							
ſ		μ <b>PD8086</b>		µPD8086-2 (Prelim	ninary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
CLK Cycle Period – µPD8086	TCLCL	200	500	125	500	ns	
CLK Low Time	TCLCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
CLK High Time	TCHCL	(1/3 TCLCL) +2		(1/3 TCLCL) +2		ns	
CLK Rise Time	TCH1CH2		10		10	ns	From 1.0V to 3.5V
CLK Fall Time	TCL2CL1		10		10	ns	From 3.5V to 1.0V
Data In Setup Time	TDVCL	30		20		ns	
Data In Hold Time	TCLDX	10		10		ns	
RDY Setup Time into µPD8284	TRIVCL	35		35		ns	
RDY Hold Time into µPD8284	TCLR1X	0		0		ns	
READY Setup Time into µPD8086	TRYHCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
READY Hold Time into µPD8086	TCHRYX	30		20		ns	
READY Inactive to CLK ③	TRYLCL	-8		8		ns	
HOLD Setup Time	тнусн	35		20		ns	
INTR, NMI, TEST Setup Time	TINVCH	30		15		ns	

#### TIMING RESPONSES

TIMING RESPONSES							
		μ <b>PD8086</b>		μPD8086-2 (Prelin	ninary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
Address Valid Delay	TCLAV	10	110	10	60		
Address Hold Time	TCLAX	10		10		ns	
Address Float Delay	TCLAZ	TCLAX	80	TCLAX	50	ns	
ALE Width	TLHLL	TCLCH-20		TCLCH-10		ns	
ALE Active Delay	TCLLH		80		50	ns	
ALE Inactive Delay	TCHLL		85		55	ns	
Address Hold Time to ALE Inactive	TLLAX	TCHCL-10		TCHCL-10		ns	
Data Valid Delay	TCLDV	10	110	10	60	ns	CL = 20-100 pF for
Data Hold Time	TCHDX	10		10		ns	all µPD8086 Outputs
Data Hold Time After WR	TWHDX	TCLCH-30		TCLCH-30		ns	µPD8086 self-load)
Control Active Delay 1	TCVCTV	10	110	10	70	ns	
Control Active Delay 2	TCHCTV	10	110	10	60	ns	
Control Active Delay	TCVCTX	10	110	10	70	ns	
Address Float to READ Active	TAZRL	0		0		ns	
RD Active Delay	TCLRL	10	165	10	100	ns	
RD Inactive Delay	TCLRH	10	150	10	80	ns	
RD Inactive to Next Address Active	TRHAV	TCLCL-45		TCLCL-40		ns	
HLDA Valid Delay	TCLHAV	10	160	10	100	ns	
RD Width	TRLRH	2TCLCL-75		2TCLCL-50		ns	
WR Width	TWLWH	2TCLCL-60		2TCLCL-40		ns	
Address Vaild to ALE Low	TAVAL	TCLCH-60		TCLCH-40	Ι	ns	

 NOTES:
 ① Signal at µPD8284 shown for reference only.

 ② Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

 ③ Applies only to T2 state. (8 ns into T3)

#### TIMING WAVEFORMS



#### **TIMING WAVEFORMS**



- NOTES: (1) All signals switch between V<sub>OH</sub> and V<sub>OL</sub> unless otherwise specified.
  - (2) RDY is sampled near the end of T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub> to determine if T<sub>W</sub> machines states are to be inserted.
  - 3 Two INTA cycles run back-to-back. The μPD8086 local ADDR/Data Bus is floating during both INTA cycles. Control signals shown for second INTA cycle.
  - (4) Signals at  $\mu$ PD8284 are shown for reference only.
  - (5) All timing measurements are made at 1.5V unless otherwise noted.

# µPD8086

#### TIMING WITH µPB8288 BUS CONTROLLER

TIMING REQUIREMENTS							
		μPD8086 μPD8086-2 (Preliminary)		ninary)		TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
CLK Cycle Period - µPD8086	TCLCL	200	500	125	500	ns	
CLK Low Time	TCLCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
CLK High Time	TCHCL	(1/3 TCLCL) +2		(1/3 TCLCL) +2		ns	
CLK Rise Time	TCH1CH2		10		10	ns	From 1.0V to 3.5V
CLN Fall Time	TCL2CL1		10		10	ns	From 3.5V to 1.0V
Data in Setup Time	TDVCL	30		20		ns	
Data in Hold Time	TCLDX	10		10		ns	
RDY Setup Time into µPD8284	TRIVCL	35		35		ns	
RDY Hold Time into µPD8284	TCLR1X	0		0		ns	
READY Setup Time into #PD8086	TRYHCH	(2/3 TCLCL) -15		(2/3 TCLCL) -15		ns	
READY Hold Time into µPD8086	TCHRYX	30		20		ns	
READY inactive to CLK	TRYLCL	-8	м,	-8		ns	
Setup Time for Recognition (INTR, NMI, TEST) ②	TINVCH	30		15		ns	
RQ/GT Setup Time	TGVCH	30		15		ns	
RQ Hold Time into #PD8086	тснбх	40		30		ns	

#### MAXIMUM MODE SYSTEM

With µPB8288 Bus Controller

		μ <b>PD8086</b>		µPD8086-2 (Prelim	ninary)		TRAT
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
Command Active Delay (See Note 1)	TCLML	10	35	10	35	ns	
Command Inactive Delay (See Note 1)	TCLMH	10	35	10	35	ns	
READY Active to Status Passive (See Note 3)	TRYHSH		110		65	ns	
Status Active Delay	TCHSV	10	110	10	60	ns	
Status Inactive Delay	TCLSH	10	130	10	70	ns	
Address Valid Delay	TCLAV	10	110	10	60	ns	
Address Hold Time	TCLAX	10		10		ns	
Address Float Delay	TCLAZ	TCLAX	80	TCLAX	50	ns	
Status Valid to ALE High (See Note 1)	TSVLH		15		15	ns	
Status Valid to MCE High (See Note 1)	тѕумсн		15		15	ns	
CLK Low to ALE Valid (See Note 1)	TCLLH		15		15	ns	
CLK Low to MCE High (See Note 1)	TCLMCH		15		15	ns	
ALE Inactive Delay (See Note 1)	TCHLL		15		15	ns	C <sub>L</sub> = 20-100 pF for
MCE Inactive Delay (See Note 1)	TCLMCL		15		15	ns	all µPD8086 Output
Data Valid Delay	TCLDV	10	110	10	60	ns	µPD8086 self-load)
Data Hold Time	TCHDX	10		10		ns	
Control Active Delay (See Note 1)	TCVNV	5	45	5	45	ns	
Control Inactive Delay (See Note 1)	TCVNX	10	45	10	45	ns	
Address Float to Read Active	TAZRL	0		0		ns	
RD Active Delay	TCLRL	10	165	10	100	ns	1
RD Inactive Delay	TCLRH	10	150	10	80	ns	
RD Inactive to Next Address Active	TRHAV	TCLCL-45		TCLCL-40		ns	
Direction Control Active Delay (See Note 1)	TCHDTL		50		50	ns	
Direction Control Inactive Delay (See Note 1)	тснотн		30		30	ns	
GT Active Delay	TCLGL	0	85	0	50	ns	
GT Inactive Delay	TCLGH	0	85	0	50	ns	
RD Width	TRLRH	2TCLCL-50	T	2TCLCL-50		ns	

#### TIMING RESPONSES

 NOTES:
 ① Signal at µPB8284 or µPB8288 shown for reference only.

 ②
 Setup requirement for skynchronous signal only to guarantee recognition at next CLK.

 ③
 Applies only to T3 and wait states.

 ④
 Applies only to T2 state (8 ns into T3).

#### **TIMING WAVEFORMS**



## TIMING WAVEFORMS Maximum Mode System Using μPB8288 Controller (Con't.) 7



- (3) Cascade address is valid between first and second INTA cycle.
- Two INTA cycles run back-to-back. The 8086 local ADDR/Data Bus is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- (5) Signals at 8284 or 8288 are shown for reference only.
- (6) The issuance of the 8288 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 8288 CEN.
- ⑦ All timing measurements are made at 1.5V unless otherwise noted.
- (8) Status inactive in state just prior to T4.



NOTE: (1) Setup requirements for asynchronous signals only to guarantee recognition at next CLK.



#### REQUEST/GRANT SEQUENCE TIMING\*



NOTE: (1) The coprocessor may not drive the buses outside the region shown without risking contention.

\*for Maximum Mode only

# HOLD/HOLD ACKNOWLEDGE TIMING\*



\*for Minimum Mode only



~	6	•
1 A	2	ın

ITEM	MILLIMETERS	INCHES
A	51,5 MAX.	2.03 MAX.
В.	1.62 MAX.	0.06 MAX.
С	2,54 ± 0.1	0.1 ± 0,004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
к	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
М	0.25 ± 0.05	0.01 ± 0.0019

# **NEC** Microcomputers, Inc.



0)

# SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER

DESCRIPTION

The  $\mu$ PD765 is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The  $\mu$ PD765 provides control signals which simplify the design of an external phase locked loop, and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Interface.

Hand-shaking signals are provided in the  $\mu$ PD765 which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the  $\mu$ PD8257. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor every time a data byte is available. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the  $\mu$ PD765 and DMA controller.

There are 15 separate commands which the  $\mu$ PD765 will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

Read Data	Scan High or Equal	Write Deleted Data
Read ID	Scan Low or Equal	Seek
Read Deleted Data	Specify	Recalibrate (Restore to Track
Read a Track	Write Data	Sense Inthrrupt Status
Scan Equal	Format a Track	Sense Drive Status

FEATURES Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The µPD765 offers many additional features such as multiple sector transfers in both read and write with a single command, and full IBM compatibility in both single and double density modes.

- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector
- Multi-Sector and Multi-Track Transfer Capability
- Drive Up to 4 Floppy Disks
- Data Scan Capability Will Scan a Single Sector or an Entire Cylinder's Worth of Data Fields, Comparing on a Byte by Byte Basis, Data in the Processor's Memory with Data Read from the Diskette
- Data Transfers in DMA or Non-DMA Mode
- Parallel Seek Operations on Up to Four Drives
- Compatible with Most Microprocessors Including 8080A, 8085A, μPD780 (Z80<sup>TM</sup>)
- Single Phase 8 MHz Clock
- Single +5 Volt Power Supply
- Available in 40 Pin Plastic Dual-in-Line Package

#### PIN CONFIGURATION

RESET 1 40□ Vcc 39 RW/SEEK WRC 38 LCT/DIR 3 37 FR/STP 4 36 HDL 5 35 RDY 6 34 WP/TS 33 FLT/TRC μPD DB3 🖸 9 32 D PS0 DB4 10 765 31 D PS1 DB5 [11 30 WDA DB6 12 29 USn DB7 13 28 US1 27 НО 26 MFM DACK 0 15 TC 16 25 WE 24 VCO 23 RD 22 RDW GND 20 21 wck

9



Operating Temperature	10°C to +70°C
Storage Temperature	-40°C to +125°C
All Output Voltages	-0.5 to +7 Volts
All Input Voltages	-0.5 to +7 Volts
Supply Voltage V <sub>CC</sub>	-0.5 to +7 Volts
Power Dissipation	1 Watt

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = -10^{\circ}$ C to  $+70^{\circ}$ C;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.

DADAMETED	SYMDO		LIMIT	S	LINIT	TEST
PARAMETER	STMBUL	MIN	түр①	MAX		CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	v	
Input High Voltage	VIН	2.0		V <sub>CC</sub> + 0.5	V	
Output Low Voltage	VOL			0.45	V	I <sub>OL</sub> = 2.0 mA
Output High Voltage	∨он	2.4		Vcc	V	I <sub>OH</sub> = -200 μA
Input Low Voltage (CLK + WR Clock)	VIL(Φ)	-0.5		0.65	V	
Input High Voltage (CLK + WR Clock)	V <sub>IH(Φ)</sub>	2.4		V <sub>CC</sub> + 0.5	v	
V <sub>CC</sub> Supply Current	Icc			150	mA	
Input Load Current	hu			10	μA	VIN = VCC
(All Input Pins)				-10	μA	V <sub>IN</sub> = 0V
High Level Output Leakage Current	LOH			10	μA	VOUT = VCC
Low Level Output Leakage Current	LOL			-10	μA	V <sub>OUT</sub> = +0.45V

Note: 1 Typical values for  $T_a = 25^{\circ}C$  and nominal supply voltage.

#### ABSOLUTE MAXIMUM RATINGS\*

DC CHARACTERISTICS

#### PIN IDENTIFICATION

	PIN			CONNECTION	ELINGTION
NO.	SYMBOL	NAME	OUTPUT	то	FUNCTION
1	RST	Reset	Input	Processor	Places FDC in idle state, Resets output lines to FDD to "0" (low). Does not effect SRT, HUT or HLT in Specify command. If RDY pin is held high during Reset, FDC will generate interrupt 1-25 ms leter. To clear this interrupt us Sense Interrupt Status command.
2	RD	Read	Input 1	Processor	Control signal for transfer of data from FDC to Data Bus, when "0" (low).
3	ŴR	Write	Input	Processor	Control signal for transfer of data to FDC via Data Bus, when "0" (low).
4	<del>CS</del>	Chip Select	Input	Processor	IC selected when "0" (low), allowing RD and WR to be enabled.
5	A0	Data/Status Reg Select	Input(1)	Processor	Selects Data Reg (Ag=1) or Status Reg (Ag=0) contents of the FDC to be sent to Data Bus.
6-13	DB0-DB7	Data Bus	Input/1 Output	Processor	Bi-Directional 8-Bit Data Bus.
14	DRQ	Data DMA Request	Output	DMA	DMA Request is being made by FDC when DRQ="1".
15	DACK	DMA Acknowledge	Input	DMA	DMA cycle is active when "0" (low) and Controller is performing DMA transfer.
16	тс	Terminal Count	Input	DMA	Indicates the termination of a DMA trans- fer when "1" (high). It terminates data transfer during Read/Write/Scan command in DMA or Interrupt mode.
17	IDX	Index	Input	FDD	Indicates the beginning of a disk track.
18	INT	Interrupt	Output	Processor	Interrupt Request Generated by FDC.
19	CLK	Clock	Input		Single Phase 8 MHz Squarewave Clock.
20	GND	Ground		· · · · · · · · · · · · · · · · · · ·	D.C. Power Return.
21	WCK	Write Clock	Input		Write data rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM.
22	RDW	Read Data Window	Input	Phase Lock Loop	Generated by PLL, and used to sample data from FDD.
23	RDD	Read Data	Input	FDD	Read data from FDD, containing clock and data bits.
24	VCO	VCO Sync	Output	Phase Lock Loop	Inhibits VCO in PLL when "0" (low), enables VCO when "1".
25	WE	Write Enable	Output	FDD	Enables write data into FDD.
26	MFM	MFM Mode	Output	Phase Lock Loop	MFM mode when "1", FM mode when "0".
27	HD	Head Select	Output	FDD	Head 1 selected when "1" (high), Head 0 selected when "0" (low).
28,29	US1,US0	Unit Select	Output	FDD	FDD Unit Selected.
30	WDA	Write Data	Output	FDD	Serial clock and data bits to FDD.
31,32	PS1,PS0	Precompensation (pre-shift)	Output	FDD	Write precompensation status during MFM mode. Determines early, late, and normal times.
33	FLT/TR0	Fault/Track 0	Input	FDD	Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode.
34	WP/TS	Write Protect/ Two-Side	Input	FDD	Senses Write Protect status in Read/Write mode; and Two Side Media in Seek mode.
36	RDY	Ready	Input	FDD	Indicates FDD is ready to send or receive data.
36	HDL	Head Load	Output	FDD	Command which causes read/write head in FDD to contect diskette.
37	FR/STP	Fit Reset/Step	Output	FDD	Resets fault F.F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode.
38	LCT/DIR	Low Current/ Direction	Output	FDD	Lowers Write current on Inner tracks in Read/Write mode, determines direction- head will step in Seek mode. A fault reset pulse is issued at the beginning of each Read or Write command prior to the occurrence of the Head Load signal.
39	RW/SEEK	Read Write/SEEK	Output	FDD	When "1" (high) Seek mode selected and when "0" (low) Read/Write mode selected.
40	Vcc	+5∨			D.C. Power.

Note: 1 Disabled when CS = 1.

# CAPACITANCE $T_a = 25^{\circ}C; f_c = 1 \text{ MHz}; V_{CC} = 0V$

DADAMETED	0)(1000)		LIMIT	S		TEST	
PARAMETER	SYMBOL	MIN	TYP	TYP MAX		CONDITIONS	
Clock Input Capacitance	C <sub>IN</sub> (Φ)			20	pF	All Pins Except	
Input Capacitance	CIN			10	pF	Pin Under Test	
Output Capacitance	с <sub>оит</sub>			20	pF	Ground	

 $T_a = -10^{\circ}$ C to  $+70^{\circ}$ C;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.

#### AC CHARACTERISTICS

	SYMBOL		LIMITS	INT	TEST	
PARAMETER	STMBUL	MIN	TYP(1)	MAX	UNIT	CONDITIONS
Clock Period	ФСҮ	120	125	500	ns	
Clock Active (High)	Φ0	40			ns	
Clock Rise Time	Φr			20	ns	
Clock Fall Time	Φf			20	ns	
A <sub>0</sub> , CS, DACK Set Up Time to RD ↓	TAR	0			ns	
A <sub>0</sub> , CS, DACK Hold Time from RD †	TRA	0			ns	
RD Width	TRR	250			ns	
Data Access Time from RD ↓	TRD			200	ns	C <sub>L</sub> = 100 pf
DB to Float Delay Time from RD ↑	TDF	20		100	ns	C <sub>L</sub> = 100 pF
A <sub>0</sub> , CS, DACK Set Up Time to WR ↓	TAW	0			ns	
A <sub>0</sub> , CS, DACK Hold Time to WR ↑	TWA	0			ns	
WR Width	Tww	250			ns	
Data Set Up Time to WR ↑	TDW	150			ns	
Data Hold Time from ₩R ↑	TWD	5			ns	
INT Delay Time from RD ↑	TRI			500	ns	
INT Delay Time from WR ↑	ти			500	ns-	
DRQ Cycle Time	TMCY	13			μs	
DRQ Delay Time from DACK ↓	TAM			200	ns	
TC Width .	ттс	1			¢CΥ	
Reset Width	TRST	14			ΦCY	
WCK Cycle Time	тсү		2 or 4② 1 or 2		μs	MFM = 0 MFM = 1
WCK Active Time (High)	To	80	250	350	ns	
WCK Rise Time	Tr			20	ns	
WCK Fall Time	Tf			20	ns	
Pre-Shift Delay Time from WCK †	ТСР	20		100	ns	
WDA Delay Time from WCK ↑	TCD	20		100	ns	
RDD Active Time (High)	TRDD	40			ns	
Window Cycle Time	Тусу		2.0 1.0		μs	MFM = 0 MFM = 1
Window Hold Time to/from RDD		15			ns	
US0.1 Hold Time to RW/SEEK ↑	TUS	12			μs	
SEEK/RW Hold Time to LOW CURRENT/ DIRECTION ↑	T <sub>SD</sub>	7			μs	-
LOW CURRENT/DIRECTION Hold Time to FAULT RESET/STEP ↑	TDST	1.0			μs	
US <sub>0,1</sub> Hold Time from FAULT RESET/STEP 1	TSTU	5.0			μs	8 MHz Clock Period
STEP Active Time (High)	TSTP		5.0		μs	
STEP Cycle Time	TSC	33	3	3	μs	1
FAULT RESET Active Time (High)	TFR	8.0	1	10	μs	1
Write Data Width	TWDD	T <sub>0</sub> -50			ns	
US0,1 Hold Time After SEEK	Tsu	15			μs	
Seek Hold Time from DIR	TDS	30			μs	8 MHz Clock
DIR Hold Time after STEP	TSTD	24			μs	
Index Pulse Width	TIDX	625			μs	
RD ↓ Delay from DRQ	TMR	800			ns	
WR ↓ Delay from DRQ	TMW	250			ns	Period
WE or RD Response Time from DRQ 1	TMRW			12	μs	

Notes: (1) Typical values for  $T_a = 25^{\circ}C$  and nominal supply voltage.

The former value of 2 and 1 are applied to Standard Floppy, and the latter value of 4 and 2 are applied to Mini-floppy.

3 Under Software Control. The range is from 1 ms to 16 ms at 8 MHz Clock Period, and 2 to 32 ms at 4 MHz Clock Period.



.9



# TIMING WAVEFORMS (CONT.)

The  $\mu$ PD765 contains two registers which may be accessed by the main system processor; a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), which stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and  $\mu$ PD765.

The relationship between the Status/Data registers and the signals  $\overline{RD}, \overline{WR},$  and  $A_0$  is shown below.

Ao	RD	WR	FUNCTION
0	0	1	Read Main Status Register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	0	1	Read from Data Register
1	1	0	Write into Data Register

#### INTERNAL REGISTERS

# INTERNAL REGISTERS

(CONT.)

The bits	in	the	Main	Status	Register	are	defined	as	follows
THE DILS		uie	want	Juaius	negister	aic	uenneu	as	10110443.

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB <sub>0</sub>	FDD 0 Busy	D <sub>0</sub> B	FDD number 0 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB1	FDD 1 Busy	D <sub>1</sub> B	FDD number 1 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB2	FDD 2 Busy	D <sub>2</sub> B	FDD number 2 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB3	FDD 3 Busy	D <sub>3</sub> B	FDD number 3 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB4	FDC Busy	CB	A read or write command is in process. FDC will not accept any other command.
DB5	Execution Mode	ЕХМ	This bit is set only during execution phase in non-DMA mode. When DB5 goes low, execution phase has ended, and result phase was started. It operates only during NON-DMA mode of operation.
DB6	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1" then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB7	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and RQM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.

The DIO and RQM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus. The max time between the last RD or WR during command or result phase and DIO and RQM getting set or reset is 12  $\mu$ s. For this reason every time Main Status Register is read the CPU should wait 12  $\mu$ s. The max time from the trailing edge of the last RD in the result phase to when DB4 (FIDE SUB) (FIDE SUB) and (FIDE SUB) (FIDE SUB) and (FIDE SUB) (FIDE SU



#### PACKAGE OUTLINE µPD765C

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2,028 MAX
в	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0,600
L	13.2	0.520
м	0.25 + 0.1	0.010 + 0.004

#### COMMAND SEQUENCE

The  $\mu$ PD765 is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the  $\mu$ PD765 and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase:	The FDC receives all information required to perform a particular operation from the processor.
Execution Phase:	The FDC performs the operation it was instructed to do.
Result Phase:	After completion of the operation, status and other housekeeping information are made available to the processor.

#### INSTRUCTION SET ① ②

		DATA BUS				DATA BUS
PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS	PHASE	R/W	D7 D6 D5 D4 D3 D2 D1 D0 REMARKS
		READ DATA				READ A TRACK
Command	w	MT MF SK 0 0 1 1 0	Command Codes	Command	w	0 MF SK 0 0 0 1 0 Command Codes
	w	X X X X X HD US1 US0			w	X X X X HD US1 US0
	w	C	Sector ID information prior		w	Sector ID information prior
	w		4 bytes are commanded against		w	
	w	N	header on Floppy Disk.		w	
	w	EOT			W	EOT
	w	DTL			w	DTL
C			D	- ·		
Execution			FDD and main-system	Execution		FDD and main-system, FDC
Dents			0			reads all data fields
nesuit	R	ST 0	Command execution			from index hole to EOT.
	R	ST 2		Result	R	ST 0 Status information after
	R	C	Sector ID information after		R	Command execution
	R		Command execution		R	Sector ID information after
	R	N			R	H Command execution
		READ DELETED DATA			R	
Command	w	MT MF SK 0 1 1 0 0	Command Codes		<u> </u>	
	w	X X X X X HD US1 US0		Command		
	w	C	Sector ID information prior	Command	W	U MF U U 1 U 1 U Commands
	w	H	to Command execution. The 4 bytes are commanded accient			
	w		header on Floppy Disk.	Execution	l	The first correct ID information
	w	EOT				on the Cylinder is stored in Data Begister
	w	GPLGPL				
		B12		Result	R	Status information after
Execution			Data-transfer between the		R	ST 2
			FDD and main-system		R	Sector ID information read
Result	R	ST 0	Status information after		R	during Execution Phase from
	R	ST 1	Command execution		R	N
	R	C	Sector ID information after		A	FORMAT A TRACK
	R	H	Command execution	Command	w	0 MF 0 0 1 1 0 1 Command Codes
	R				w	X X X X HD US1 US0
		WBITE DATA			w	Bytes/Sector
Command	w		Command Codes		w	Sectors/Track
Communia	w		Command Codes		w w	GPL Gap 3
	w	C				
i	w	н	Sector ID information prior	Execution		FDC formats an entire track
	w		4 bytes are commanded against	Result	R	Status information after
	w	EOT	header on Floppy Disk.		R	ST 1 Command execution
	w	GPL			R	C In this case, the ID information
	w	DTL			R	has no meaning
Execution			Data-transfer between the		R	
			main-system and FDD		L	SCAN EQUAL
Result	R	ST 0	Status information after	Command	W	MT ME SK 1 0 0 0 1 Command Codes
	R	ST 1	Command execution	Contranu	w	X X X X HD US1 US0
	R	C	Sector ID information after		w	Sector ID information prior
	R	н	Command execution		W	H to Command execution
	R				W	
	<u> </u>				w	EOT
Compand		WRITE DELETED DATA	0		w	GPL
Cummand	w		Command Codes		w	STP
			0	Execution		Data-compared between the
	w	+	to Command execution. The			FDD and main-system
	w		4 bytes are commanded against	Result	Ŕ	ST 0 Status information after
	w	FOT	header on Floppy Disk.		R	ST 1 Command execution
	w	GPL			R	Si 2 Sector ID information after
	w	DTL			R	H Command execution
Execution			Data-transfer between the		R	R
			FDD and main-system		1	
Result	R	ST 0	Status information after			
	R	ST 1	Command execution			
1	R	ST 2	Sector ID information after			
	R	н	Command execution			
	R	R			1 .	
	R	N				

í

Note: (1) Symbols used in this table are described at the end of this section.

2 A<sub>0</sub> should equal binary 1 for all operations.

③ X = Don't care, usually made to equal binary 0.
### INSTRUCTION SET (CONT.)

## μPD765

			DATA BUS					DATA BUS				US									
PHASE	R/W	D7	D <sub>6</sub>	D5	D4	D <sub>3</sub>	D <sub>2</sub>	D1	D <sub>0</sub>	REMARKS	PHASE	R/W	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>	REMARKS
				ş	SCAN	LOI	NOR	EQUA	L							R	ECAI	LIBR/	ATE		
Command	w	мт	MF	sк	1	1	0	0	1	Command Codes	'Command'	w	0	0	0	0	0	1	1	1	Command Codes
	w	×	х	х	х	х	нD	US1	US0			w	×	х	х	х	х	е	US1	US0	
	w					c—				Sector ID information prior	Execution										Head retracted to Track 0
	w					н в				Command execution	SENSE INTERRUPT STATUS										
	w					N					Command	w	0	0	0	0	1	0	0	0	Command Codes
	w				E	0T-					Desult						то				Status information at the end
	w				s	гс- тр-					riesuit	R				P	CN-				of seek-operation about the FDC
Europeire						Date compared between the							SPI	CIF	,						
Execution										FDD and main-system	Command	w	0	0	0	0	0	0	1	1	Command Codes
					~	- 0				Comparison of the second second second		w		-SR	r		-		ни	т —	
Result	R				— s	T 1-				Command execution		W		H	ILT				-	ND	
	R				<u> </u>	т 2 -						SENSE DRIVE STATUS									
	R					с —				Sector ID information after	Command	w	0	0	0	0	0	1	0	0	Command Codes
	8					R				Command execution		w	x	х	х	x	х	нD	US1	US0	
	R					N					Result	в				9	тз-				Status information about FDD
				s	CAN	HIG	H OR	EQUA	L		Ticsurt						SI	FK			
Command	w	мт	MF	SK	1	1	1	0	1	Command Codes	Command	14/		0	0	0	1	1	1	1	Command Codes
	w	×	х	х	х	х	НD	US1	US0		Command	w	x	x	x	x	×	нр	US1	US0	Command Codes
	w					с—				Sector ID information prior					,	P	UCN-				
	w	-				н—				Command execution	Execution										
	w	_				N					Entopener										Head is positioned over
	w	-			—-Е	от-															Diskette
	w				G	PL-							1								
	vv	-				19-											IN	/ALII	D		
Execution										Data-compared between the FDD and main-system	Command	w				Invalio	d Coc	ies —			Invalid Command Codes (NoOp – FDC goes into
Result	R				—-s	т 0-				Status information after											Standby Stater
	R				— s	11- T2-				Command execution	Result	R				5	T 0-				ST 0 = 80 (16)
	R					c				Sector ID information after											(10)
	R					н —				Command execution											
	R	-				R															
	n												L				_				

### COMMAND SYMBOL DESCRIPTION

SYMBOL	NAME	DESCRIPTION
A <sub>0</sub>	Address Line 0	$A_0$ controls selection of Main Status Register (A_0 = 0) or Data Register (A_0 = 1)
С	Cylinder Number	C stands for the current/selected Cylinder (track) number $0$ through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector.
D <sub>7</sub> -D <sub>0</sub>	Data Bus	8-bit Data Bus, where $D_7$ stands for a most significant bit, and $D_0$ stands for a least significant bit.
DTL	Data Length	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT	End of Track	EOT stands for the final Sector number on a Cylinder. During Read or Write operation FDC will stop date transfer after a sector # equal to EOT.
GPL	Gap Length	GPL stands for the length of Gap 3. During Read/Write commands this value determines the number of bytes that VCOs will stay low after two CRC bytes. During Format command it determines the size of Gap 3.
н	Head Address	H stands for head number 0 or 1, as specified in ID field.
HD	Head	HD stands for a selected head number 0 or 1 and controls the polarity of pin 27. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write opera- tion has occurred (16 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
MT	Multi-Track	If MT is high, a multi-track operation is to be performed. If MT = 1 after finishing Read/Write operation on side 0 FDC will auto- matically start searching for sector 1 on side 1.

### μ PD765

SYMBOL	NAME	DESCRIPTION
N	Number	N stands for the number of data bytes written in a Sector.
NCN	New Cylinder Number	NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the com- pletion of SENSE INTERRUPT STATUS Command. Position of Head at present time.
R	Record	R stands for the Sector number, which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data Address Mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD. (1 to 16 ms in 1 ms increments.) Stepping Rate applies to all drives, ( $F = 1 ms$ , $E = 2 ms$ , etc.).
ST 0 ST 1 ST 2 ST 3	Status O Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by $A_0 = 0$ ). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.
STP		During a Scan operation, if $STP = 1$ , the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if $STP = 2$ , then alternate sectors are read and compared.
US0, US1	Unit Select	US stands for a selected drive number 0 or 1.

#### COMMAND SYMBOL DESCRIPTION (CONT.)



#### 432

PROCESSOR INTERFACE During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register, After each byte of data read or written to Data Register, CPU should wait for 12  $\mu$ s before reading MSR. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the  $\mu$ PD765. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the  $\mu$ PD765. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the  $\mu$ PD765 is required in only the Command and Result Phases, and NOT during the Execution Phase.

> During the Execution Phase, the Main Status Register need not be read. If the  $\mu$ PD765 is in the NON-DMA Mode, then the receipt of each data byte (if  $\mu$ PD765 is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal ( $\overline{RD} = 0$ ) or Write signal ( $\overline{WR} = 0$ ) will reset the Interrupt as well as output the Data onto the Data Bus. If the processor cannot handle Interrupts fast enough (every 13  $\mu$ s) for MFM and 27  $\mu$ s for FM mode, then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt signal.

> If the  $\mu$ PD765 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The  $\mu$ PD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a  $\overline{DACK} = 0$  (DMA Acknowledge) and a  $\overline{RD} = 0$  (Read signal). When the DMA Acknowledge signal goes low ( $\overline{DACK} = 0$ ) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a WR signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) or EOT sector was read/ written, then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase, When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

> It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The  $\mu$ PD765 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

> The  $\mu$ PD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

> The bytes of data which are sent to the  $\mu$ PD765 to form the Command Phase, and are read out of the  $\mu$ PD765 in the Result Phase, must occur in the order shown in the Command Table, That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the  $\mu$ PD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the  $\mu$ PD765 is ready for a new command.

#### POLLING FEATURE OF THE µPD765

After the Specify command has been sent to the  $\mu$ PD765, the Unit Select line US0 and US1 will automatically go into a polling mode. In between commands (and between step pulses in the SEEK command) the  $\mu$ PD765 polls all four FDD's looking for a change in the Ready line from any of the drives. If the Ready line changes state (usually due to a door opening or closing) then the  $\mu PD765$  will generate an interrupt. When Status Register 0 (ST0) is read (after Sense Interrupt Status is issued), Not Ready (NR) will be indicated. The polling of the Ready line by the  $\mu$ PD765 occurs continuously between commands, thus notifying the processor which drives are on or off line. Each drive is polled every 1.024 ms except during the Read/Write commands.

### μ PD765

#### READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data bus.

FUNCTIONAL DESCRIPTION OF COMMANDS

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. TC should be issued at the same time that the DACK for the last byte of data is sent. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multitrack), MF (MFM/FM), and N (Number of Bytes/Sector). Table 1 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette		
0	0	00	(128) (26) = 3,328	26 at Side 0		
0	1	01	(256) (26) = 6,656	or 26 at Side 1		
1	0	00	(128) (52) = 6,656	00 at 014 1		
1	1	01	(256) (52) = 13,312	20 at Side 1		
0	0	01	(256) (15) = 3,840	15 at Side 0		
0	1	02	(512) (15) = 7,680	or 15 at Side 1		
1	0	01	(256) (30) = 7,680	15 at Side 1		
1	1	02	(512) (30) = 15,360	15 at Side 1		
0	0	02	(512) (8) = 4,096	8 at Side 0		
0	1	03	(1024) (8) = 8,192	or 8 at Side 1		
1	0	02	(512) (16) = 8,192	8 at Side 1		
1	1	03	(1024) (16) = 16,384	o at Side I		

#### Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 1, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK = 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27  $\mu$ s in the FM Mode, and every 13  $\mu$ s in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

#### FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

	цĠ	Einel Server Transformed to Brosser	ID Information at Result Phase						
M I	пр	Final Sector Transferred to Processor	С	н	R	N			
	0	Less than EOT	NC	NC	R+1	NC			
	0	Equal to EOT	C + 1	NC	R = 01	NC			
0	1	Less than EOT	NC	NC	R + 1	NC			
	1	Equal to EOT	C + 1	NC	R = 01	NC			
	0	Less than EOT	NC	NC	R+1	NC			
1	0	Equal to EOT	NC	LSB	R = 01	NC			
1	1	Less than EOT	NC	NC	R + 1	NC			
	1	Equal to EOT	C + 1	LSB	R = 01	NC			

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution.

2 LSB (Least Significant Bit): The least significant bit of H is complemented.

#### WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified Head Settling Time (defined in the Specify Command), and begins reading ID Fields. When all four bytes loaded during the command (C, H, R, N) match the four bytes of the ID field from the diskette, the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) riag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- Transfer Capacity
- Head Unload Time Interval
- EN (End of Cylinder) Flag
- ND (No Data) Flag
- Definition of DTL when N = 0 and when N  $\neq$  0
- ID Information when the processor terminates command (see Table 2)

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 27 µs in the FM mode, and every 13 µs in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

#### WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

#### READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

#### READ A TRACK

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire data field from each of the sectors are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data fields on the track, as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when number of sectors read is equal to EOT. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

#### READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively. During this command there is no data transfer between FDC and the CPU except during the result phase.

#### FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with non-sequential sector numbers, if desired.

The processor must send new values for C, H, R, and N to the  $\mu$ PD765 for each sector on the track. If FDC is set for DMA mode, it will issue 4 DMA requests per sector. If it is set for interrupt mode, it will issue four interrupts per sector and the processor must supply C, H, R and N load for each sector. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes:

				8"	STANDAF	D FLOPPY		5	⁄4″ Μ	INI FLOF	PY
FORMAT	SECTOR SIZE	N	SC	GPL (1)	GPL (2)	REMARKS	SECTOR SIZE	N	sc	GPL ①	GPL 2
	128 bytes/Sector	00	<sup>1A</sup> (16)	.07(16)	<sup>1B</sup> (16)	IBM Diskette 1	128 bytes/Sector	00	12	07	09
FM Mode	256	01	0F(16)	0E(16)	2A(16)	IBM Diskette 2	128	00	10	10	19
	512	02	08	<sup>1B</sup> (16)	3A(16)		256	01	08	18	30
	1024 bytes/Sector	03	04	47	8A		512	02	04	46	87
FM Mode	2048	04	02	C8	FF .		1024	03	02	C8	FF
	4096	05	01	C8	FF		2048	04	Q1	C8	FF
	256	01	<sup>1A</sup> (16)	0E(16)	<sup>36</sup> (16)	IBM Diskette 2D	256	01	12	0A	0C
	512	02	0F(16)	1B(16)	54 <sub>(16)</sub>		256	01	10	20	32
	1024	03	08	35(16)	74(16)	IBM Diskette 2D	512	02	08	2A	50
MFM Mode	2048	04	04	99	FF		1024	03	04	80	FO
	4096	05	02	C8	FF		2048	04	02	C8	FF
	8192	06	01	60	FF		4096	05	01	60	FF

#### Table 3

Note: ① Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

② Suggested values of GPL in format command.

(3) In MFM mode FDC can perform a read operation only with 128 bytes/sector. (N = 00)

#### SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system. The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of  $D_{FDD} = D_{Processor}$ .  $D_{FDD} \leq D_{Processor}$ , or  $D_{FDD} \geq D_{Processor}$ . The hexideenial byte of FF either from memory or from FDD can be used as a mask byte because it always meet the condition of the compare. Ones complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremental (R + STP  $\rightarrow$  R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

#### FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

#### FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

	STATUS R	EGISTER 2	COMMENTS		
COMMAND	BIT 2 = SN	BIT 3 = SH	COMMENTS		
Scan Equal	0	1	DFDD = DProcessor		
	1	0	DFDD ≠ DProcessor		
Scan Low or Equal	0	1	DFDD = DProcessor		
	0	0	DFDD < DProcessor		
	1	0	DFDD > DProcessor		
Scan High or Equal	0	1	DFDD = DProcessor		
	0	0	DFDD > DProcessor		
	1	0	DFDD < DProcessor		

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27  $\mu$ s (FM Mode) or 13  $\mu$ s (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

#### SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. FDC has four independent Present Cylinder Registers for each drive. They are clear only after Recalibrate command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and if there is a difference performs the following oceration:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.)

PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.) The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated. At this point FDC interrupt goes high. Bits DgB-D3B in Main Status Register are set during seek operation and are clear by Sense Interrunts Tatus command.

clear by Sense Interrupt Status command. During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once. No other command could be issue for as long as FDC is in process of sending Step Pulses to any drive.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively. If the time to write 3 bytes of seek command exceeds  $150 \,\mu$ s, the timing between first two Step Pulses may be shorter then set in the Specify command by as much as 1 ms.

### μ PD765

#### RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 0 (low) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

#### SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of: a. Read Data Command
  - e. Write Data Command
  - f. Format a Cylinder Command
  - b. Read a Track Command c. Read ID Command
- g. Write Deleted Data Command
  h. Scan Commands
- d. Read Deleted Data Command
- Ready Line of FDD changes state
  End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. During an execution phase in NON-DMA Mode, DB5 in Main Status Register is high. Upon entering Result Phase this bit gets clear, Reason 1 and 4 does not require Sense Interrupt Status command. The interrupt is cleared by reading/writing data to FDC. Interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

SEEK END	INTERRU	IPT CODE	CAUSE					
BIT 5	BIT 6	BIT 7	CAUSE					
, 0	1 1		Ready Line changed state, either polarity					
1	0	0	Normal Termination of Seek or Recalibrate Command					
1 .	1 0		Abnormal Termination of Seek or Recalibrate Comma					

#### Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

Issuing Sense Interrupt Status Command without interrupt pending is treated as an invalid command.

#### SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms... OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms... 7F = 254 ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

#### SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information stored internally in FDC registers.

#### INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. No interrupt is generated by the  $\mu$ PD765 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the  $\mu$ PD765 is in the Result Phase and the contents of Status Register 0 (STO) must be read. When the processor reads Status Register 0 it will find a 80 hex indicating an invalid command was received.

A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

#### FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

STATUS REGISTER IDENTIFICATION

	BIT		DESCRIPTION						
NO.	NAME	SYMBOL	DESCRIPTION						
	STATUS REGISTER 0								
D7	Interrupt Code	IC	D <sub>7</sub> = 0 and D <sub>6</sub> = 0 Normal Termination of Command, (NT). Com- mand was completed and properly executed.						
D <sub>6</sub>			D7 = 0 and D6 = 1 Abnormal Termination of Command, (AT). Execution of Command was started, but was no successfully completed.						
			D7 = 1 and D6 = 0 Invalid Command issue, (IC). Command which was issued was never started.						
			D7 = 1 and D6 = 1 Abnormal Termination because during command execution the ready signal from FDD changed state.						
D5	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).						
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.						
D3	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.						
D <sub>2</sub>	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.						
D1	Unit Select 1	US 1	These flags are used to indicate a Drive Unit						
D <sub>0</sub>	Unit Select 0	US 0	Number at Interrupt						
		STA	TUS REGISTER 1						
D7	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.						
D <sub>6</sub>			Not used. This bit is always 0 (low).						
D5	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.						
D <sub>4</sub>	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.						
D3			Not used. This bit always 0 (low).						
D <sub>2</sub>	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set. During executing the READ ID Command, if the FDC cannot read the ID field without an error, then this flag is set.						
			During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.						

ВІТ			DESCRIPTION					
NO.	NAME	SYMBOL	L					
		STATU	S REGISTER 1 (CONT.)					
D1	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Com- mand, if the FDC detects a write protect signal from the FDD, then this flag is set.					
D0	Missing Address Mark	MА	If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set. If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.					
		ST	ATUS REGISTER 2					
D7			Not used. This bit is always 0 (low).					
D6	Control Mark	СМ	During executing the READ DATA or SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.					
D5	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.					
D4	Wrong Cylinder	WC	This bit is related with the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.					
D3	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set.					
D <sub>2</sub>	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.					
D1	Bad Cylinder	BC	This bit is related with the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.					
DO	Missing Address Mark in Data Field	MD	When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.					
		STA	ATUS REGISTER 3					
D7	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.					
D <sub>6</sub>	Write Protected	WP	This bit is used to indicate the status of the Write Protected signal from the FDD.					
D5	Ready	RY	This bit is used to indicate the status of the Ready signal from the FDD.					
D4	Track 0	т0	This bit is used to indicate the status of the Track 0 signal from the FDD.					
D3	Two Side	TS	This bit is used to indicate the status of the Two Side signal from the FDD.					
D2	Head Address	HD	This bit is used to indicate the status of Side Select signal to the FDD.					
D1	Unit Select 1	US 1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.					
D <sub>0</sub>	Unit Select 0	US 0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.					

# STATUS REGISTER

#### NOTES

It is suggested that you utilize the following applications notes:

.

- $\textcircled{\sc 1}$  #8 for an example of an actual interface, as well as a "theoretical" data separator.
- 2 #10 for a well documented example of a working phase lock loop.



## **NEC Microcomputers, Inc.**

### DOT MATRIX PRINTER CONTROLLER

**DESCRIPTION** The  $\mu$ PD781 is an LSI Dot Matrix Printer Controller chip which contains all the circuitry and control functions for interfacing an 8-bit processor to the Epson model 512, 522, and 542 Dot Matrix Printers. These printers are capable of printing 40 columns per row with a 5 x 7 dot matrix. The  $\mu$ PD781 is ideally suited for low-cost Electronic Cash Registers (ECR) and Point of Sale (POS) systems because it frees the processor from direct control of the printer and simplifies I/O software.

There are nine separate instructions which the  $\mu$ PD781 will execute. Each of these instructions requires only a single 8-bit byte from the processor to be executed. Upon receipt of the instruction the  $\mu$ PD781 assumes control of the printer, increments the print head, activates the print solenoids, performs line feed on either receipt or journal registers (or both), and performs these operations for an entire print line of 40 columns.

The  $\mu$ PD781 contains its own on-board character generator of 96 symbols. It contains a 40 column printer buffer and is capable of supplying status information to the host processor on both the controller itself as well as the printer. Characters to be printed are written into the  $\mu$ PD781 by the processor, and after the receipt of 40 characters the entire row is printed out with a single print command.

#### FEATURES • Compatible with most Microprocessors including 8080A, 8085A, µPD780 (Z80<sup>TM</sup>)

- Capable of Interfacing to Epson Model 512, 522, or 542 Printers
- Print Technique Serial Dot Matrix
- Print Font 5 x 7 Dot Matrix
- Column Print Capacity: 40 Columns for Model 512 and 522; 18 Columns for Receipt and 18 Columns for Journal-Model
- Buffer Capacity: 40 Columns Model 512 and 522; 2 to 18 Columns Model 542
- 96 Character Set (Alphanumerics Plus Symbols)
- Print Speed Approximately 3 Lines/sec (Bidirectional Printing)
- Paper Feed: Independent or Simultaneous; Receipt and Journal Feed; Fast Feed.
- Stamp Drive Output Also Cutter Drive Output and Slip Release for Model 522.

PIN NAMES

- Sense Printer Status: Validation (Left/Right) Sensor Model 512 and 522; TOF, BOF Sensor – Model 542; Low Paper Detector – Model 512 and 522
- On-Board 6 MHz Oscillator (External Crystal Required)
- Operates from a Single +5V Power Supply (NMOS Technology)
  - Available in 40-Pin Plastic Package

#### **PIN CONFIGURATION**

~			_			
RL 🗖	1	0	40	<b>⊐</b> ∨cc1 [	RL	Reset Signal (L)
×1 🗖	2		39	<b>]</b> RR	RR	Reset Signal (R)
<u> </u>	3		38		X <sub>1</sub> ,X <sub>2</sub>	Crystal Inputs
RESET	4		37	PR7	RESET	Reset
Vc <u>c</u> 3	5		36	PR <sub>6</sub>	<b>C</b> S	Chip Select
cs 🗖	6		35	PR5	RD	Read
VSS2	7		34	PFR	C/D	Command/Data
	8		33	JPFJ	WR	Write
	9		32		D <sub>0-7</sub>	Data Bus
	10	μρυ 701	30		PR1-PR7	Print Solenoids
	11	781	29		VDR/BOF	Validation (R)/BOF Sensor
2°H	12		28		VDL/TOF	Validation (L)/TOP Sensor
21 <b>H</b>	13		27		NE	Low Paper Detector
	14		26		MTD	Motor Drive
<b>2</b> .3	16		25	OPEN <sub>2</sub>	SLR	Slip Release
	17		24		STM	Stamp
	18		23	DPR3	PFJ	Paper Feed Journal
D7 <b>C</b>	19		22	PR2	PFR	Paper Feed Receipt
V <sub>SS1</sub>	20		21		TIM	Timing Signal

### BLOCK DIAGRAM



	PIN			
NUMBER	SYMBOL	NAME	1/0	FUNCTION
2, 3	x <sub>1</sub> ,x <sub>2</sub>	External Crystal Input	I	This is a connection to external crystal (Frequency: 6 MHz). X1 could also be used as input for external oscillator.
4	RESET	Reset	I	The Reset signal initializes the μPD781. When RESET = 0, the buffer and register contents are: Bus Buffer - (IOM-1, IOB=PSR=0). Column Buffer - All characters in this buffer become 20(16) (ASCII). Column Buffer Pointer - It indicates the left side of the buffer. Column Capacity - 40 columns. Print Head - Current Position.
6	CS	Chip Select	1	If the Chip Select is 0 when the data bus becomes active, it enables the transfer of data between the processor and the $\mu$ PD781 via the data bus. If it is 1, the data bus goes into High-Impedance state (inactive). However, the operation of the printer is not affected when CS=1.
8	RD	Read	I	The Read Control Signal is used to read controller status or printer status to the host processor. When RD=1, status information is presented.
10	WR	Write	I	The Write Control Signal is used to write commands or print data to the $\mu$ PD781. When WR=0, data on the data bus is written into the $\mu$ PD781.
9	C/D	Command/ Data Select	1	The C/ $\overline{D}$ Select is used to indicate what kind of data is being input/output on the data bus by the host processor. When C/ $\overline{D}$ -1 in Read Operation, it is a Controller Status and in Write Operation it gives commands. When C/ $\overline{D}$ =0 in Read Opera- tion it is a Printer Status and in Write Operation it is print data.

### PIN IDENTIFICATION

PIN IDENTIFICATION (CONT.)

.

	PIN		1/0	FUNCTION
NUMBER	SYMBOL	NAME	1/0	FUNCTION
12-19	D <sub>0-7</sub>	Data Bus	I/O 3-State	It is an 8-bit bi-directional data bus and is used to transfer the data between the host processor and the $\mu$ PD781.
5,26, 40	VCC1-3	DC Power		These are connected to +5V power supply.
7,20	V <sub>SS1-2</sub>	Signal Ground		
11,25	OPEN <sub>1-2</sub>	No Connection		These pins must be open. Do not connect them to +5V, GND or any other signals.
21-24, 35-37	PR <sub>1</sub> -PR <sub>7</sub>	Print Solenoid	0 -	These are drive signals for the print solenoids. When these signals are 0, the print solenoid should be activated. They are syn- chronized with the timing signal (TIM), which is issued from the printer.
38	TIM	Timing Signal	1	The timing signal is issued from the printer. It is used to generate and synchronize all the basic printer operations such as paper feed, paper cut, etc.
1	RL	Reset Signal Left	I	The reset signal (RL=1) is issued by the printer and indicates that the print-head is positioned at the left margin.
39	RR	Reset Signal Right	I	The reset signal (RR=1) is issued by the printer and indicates that the print-head is positioned at the right margin.
30	MTD	Motor Drive	0	The motor drive signal is issued to the printer, and is active during low state.
34	PFR	Paper Feed Receipt	о а	This is the drive signal for the paper feed magnet and is active during low state. In Model 512 and 542 it is used as a paper feed magnet drive signal, and in Model 522 it is used as a receipt paper feed magnet drive signal.
33	PFJ	Paper Feed Journal	0	This is the drive signal for the journal paper feed and is active during low state. It is used only with Model 522, and is not used at all in Model 512 and 542.
32	STM	Stamp	0	This is the drive signal for both the stamp magnet and the paper cutter and is active during the low state. This signal is used only with Model 522. If partial-cut or stamp and full-cut are required, they may be imple- mented by using the Fast Feed command which is synchronized with each timing pulse before it is output. This signal is not used in the Model 512 and 542.
31	SLR	Slip Release	0	This is the drive signal for the slip release magnet and is active during low state. It is used only with Model 542, and is active only during the Print command or Fast Feed com- mand. This signal is not used in the Model 512 and 522.
27	VDR/BOF	Validation Right/BOF Sensor ①	1	In Model 512 and 522, the Validation Right signal (VDR) is used to detect when the print-head is located at the right side of the paper. In Model 542, the BOF Sensor signal (BOF) is used to detect the end of the paper.
28	VDL/TOF	Validation Left/TOF Sensor ①	I	In Model 512 and 522, the Validation Left signal (VDL) is used to detect when the print-head is located at the left side of the paper. In Model 542, the TOF Sensor signal (TOF) is used to detect the top of the paper.
29	NE	Low Paper Detector	1	This signal is used to indicate a low paper condition and is active in high state.

Note: ① The VDR/BOF, VDL/TOF and NE signals are available on the data bus when a Printer Status is requested by the host processor. The μPD781 passes these signals onto the host processor.

Operating Temperature	$0^{\circ}$ C to +70 $^{\circ}$ C
Storage Temperature	5°C to +125°C
Voltage On Any Pin	to +7 Volts

Note: 1) With Respect to Ground.

COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

#### $T_a = 0^{\circ}C$ to +70°C; $V_{CC1-3} = +5V \pm 5\%$ ; $V_{SS1-2} = 0V$

DADAMETED	SYMPOL		LIMIT	s	LINUT	TEST CONDITIONS
PARAMETER	STMBUL	MIN	TYP	MAX	UNII	TEST CONDITIONS
Input High Voltage (All except XTAL 1, XTAL 2, RESET)	V <sub>IH1</sub>	2.0		vcc	v	
Input High Voltage (XTAL 1, XTAL 2, RESET)	V <sub>IH2</sub>	3.5		Vcc	V	
Input Low Voltage (All except XTAL 1, XTAL 2)	VIL	-0.5		0.8	v	
Output High Voltage (D <sub>0-7</sub> )	VOH1	2.4			V	l <sub>OH</sub> = -400 μA
Output High Voltage (All Other Outputs)	VOH2	2.4			V	I <sub>OH</sub> = -50 μA
Output Low Voltage (D <sub>0-7</sub> )	VOL1			0.45	v	I <sub>OL</sub> = 2.0 mA
Output Low Voltage (All Other Outputs except D <sub>0-7</sub> )	VOL2			0.45	V	I <sub>OL</sub> = 1.6 mA
Low Input Source Current (VDR/B <u>OF,</u> VDL/TOF, NE, TIM)	ILI1			0.4	mA	V <sub>IL</sub> = 0.8V
Low Input Source Current (RESET)	<sup> </sup> LI2			*0.2	mA	V <sub>IL</sub> = 0.8V
Input Leakage Current (RL, RR, RD, WR, CS, C/D)	ΊL			±10	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Output Leakage Current (D <sub>0-7</sub> , High Impedance State)	IOL			±10	μΑ	$V_{SS}$ + 0.45 $\leq$ $V_{IN} \leq$ $V_{CC}$
Total Supply Current (I <sub>CC1</sub> + I <sub>CC2</sub> + I <sub>CC3</sub> )	lcc		65	135	mA	T <sub>a</sub> = 25°C

### DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

### AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC1-3} = +5V \pm 5\%$ ; $V_{SS1-2} = 0V$

	-		LIMIT	S		TEST		
PARAMETER	SYMBOL	MIN	түр	МАХ	UNIT	CONDITIONS		
	READ	OPERA	TION					
CS, C/D Setup to RD ↓	<sup>t</sup> AR	0			ns			
CS, C/D Hold After RD ↑	<sup>t</sup> RA	0			ns			
RD Pulse Width	<sup>t</sup> RR	250		5000	ns			
$\overline{\text{CS}}$ , C/ $\overline{\text{D}}$ to Data Out Delay	<sup>t</sup> AD			180	ns	D <sub>0-7</sub> Input		
RD ↓ to Data Out Delay	<sup>t</sup> RD			180	ns			
RD↑ to Data Float Delay	<sup>t</sup> DF	10		100	ns ns			
Recovery Time Between Reads And/Or Write	<sup>t</sup> RV	1			μs			
WRITE OPERATION								
ĈŜ, C/D Setup to WR↓	<sup>t</sup> AW	0			ns			
CS, C/D Hold After WR ↑	<sup>t</sup> WA	0			ns			
WR Pulse Width	tww	250		5000	ns	$D_{0-7}$ Output		
Data Setup to WR ↑	<sup>t</sup> DW	150			ns	6L - 100 bi		
Data Hold After ₩R ↑	twd	0			ns			
	PRINT	OPERA	TION					
TIM ↓ to PR <sub>1-7</sub> ↓ Delay	<sup>t</sup> TP			167.5	μs			
PR1-7 Pulse Width	tpp		600		μs			
TIM ↓ to PFJ, PFR ↓ Delay	<sup>t</sup> TF1			140	μs			
TIM ↓ to PFJ, PFR ↑ Delay	<sup>t</sup> TF2			127.5	μs	6 MHz Crustal		
$\overline{TIM} \downarrow to \overline{SLR} \downarrow Delay$	<sup>t</sup> TR1			60	μs	o mili o vystar		
TIM ↓ to SLR ↑ Delay	<sup>t</sup> TR2			50	μs			
TIM ↓ to STM ↓ Delay	tTS1			72.5	μs			
TIM ↓ to STM ↑ Delay	<sup>t</sup> TS2			37.5	μs			

### PACKAGE OUTLINE µPD781C



ITEM	MILLIMETERS	INCHES			
A	51.5 MAX	2.028 MAX			
B	1.62	0.064			
С	2.54 ± 0,1	0.10 ± 0.004			
D	0.5 ± 0.1	0.019 ± 0.004			
E	48.26	1.9			
F	1.2 MIN	0.047 MIN			
G	2.54 MIN	0.10 MIN			
н	0.5 MIN	0.019 MIN			
I	5.22 MAX	0,206 MAX			
J	5.72 MAX	0.225 MAX			
к	15.24	0.600			
L	13.2	0.520			
м	0.25 + 0.1 - 0.05	0.010 + 0.004 - 0.002			



### TIMING WAVEFORMS



PRINT OPERATION



448

COMMANDS	All transfer of information between the $\mu$ PD781 and the host processor is via the data
	bus, and the four (4) control signals, $\overline{CS}$ , $C/\overline{D}$ , $\overline{WR}$ and $\overline{RD}$ . The four control signals
	determine what type of data transfer will occur on the data bus.

<del>Cs</del>	C/D	RD	ŴŔ	DATA BUS	OPERATION
0	0	0	0	-	Inhibited
0	0	1	0	Print Data	Write Data into Column Buffer
0	0	0	1	Printer Status	Read Printer Status
0	0	1	1	-	No Operation
0	1	0	0	_	Inhibited
0	1	1	0	Command	Write Command for Printer
0	1	0	1	Controller Status	Read Controller Status
0	1	1	1	-	No Operation
1	х	х	X	_	Disable µPD781

Before issuing any new command or loading new data into the column buffer, the host processor should check the controller status bits IOM, IOB and PSR. No new operation should be performed if IOB bit indicates that the  $\mu$ PD781 is busy.

**Controller Status Register** 

х	х	х	х	х	ЮМ	IOB	PSR		
Printer Status Begister									

1 1111161	Status	ricyister	

		х	х	х	x	R	S	Т	U
--	--	---	---	---	---	---	---	---	---

			DATA BUS						
	COMMAND	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Initiali	ze	0	0	0	L/R	×	×	x	×
Request Printer Status		0	0	1	×	×	×	×	×
Printer Format		0	1 `	b1	p0	×	×	×	×
Increment Column Printer		0	1	1	1	ng	n2	nį	n0
Print	Model 512 and 542	1	0	0	0	×	LF	x	SR
Fint	Model 522	1	0	aı	aO	LFJ	LFR	×	×
Fast Feed		1	1	¢1	c0	ng	n2	nj	n0
Write I	Print Data	x	d6	d5	d4	d3	d2	d1	d0

Note: X = Not Acceptable

9

#### CONTROLLER STATUS REGISTER

# COMMAND SYMBOLS (CONT.)

IOM - Input/Output Buffer Mode

The IOM flag indicates the direction of data on the data bus. If IOM=1 data is from processor to  $\mu$ PD781 (write into  $\mu$ PD781). If IOM=0 data is from  $\mu$ PD781 to processor (read from  $\mu$ PD781). Immediately after reading printer status, IOM goes from 0 to 1.

IOB - Input/Output Buffer Busy

The IOB flag indicates when the I/O buffer is busy and an operation is in process. If IOB=1 I/O buffer is busy and no new command should be performed. If IOB=0  $\mu$ PD781 is ready to accept new command.

PSR - Printer Status Ready

The PSR flag indicates that the printer status may be read by the processor. If PSR=1 printer status is ready to be read by processor. If PSR=0 printer status is not ready.

#### PRINTER STATUS REGISTER

R - Location of Print Head

R=1 Print Head located at left side of carriage. R=0 Print Head located at right side of carriage.

R	s 🛈	т①	υ①	OPERATION
x	×	×	1	Detection of R/BOF Sensor
x	x	1	x	Detection of L/TOF Sensor
x	1	x	x	Detection of Low Paper (NE)

Note: (1) These bits could have other meanings depending on the signals connected to pins 27, 28, 29.

#### INITIALIZE COMMAND

This command is similar to the RESET command, but it also allows to position the print head.

L/R - Print Head Left/Right Side

L/R=1 Print Head is positioned at the left side.

L/R=0 Print Head is positioned at the right side.

Contents of column buffer is set to 20 hexadecimal (equal to blank), reset condition.

#### REQUEST PRINTER STATUS COMMAND

This command will latch the status of the printer in the internal register. It must be followed by a Printer Status Read Operation. No other command will be accepted until the printer status is read.

#### COMMAND SYMBOLS (CONT.)

#### PRINTER FORMAT COMMAND

This command sets the controller for the appropriate printer model.

b1,b0 - Format for Column Buffer

b1	p0	COLUMN FORMAT	MODEL PRINTER	COMMENTS
0	0	40 columns	512 or 542	Column Buffer Set at 40 Column
0	1	18 columns	522	Both Receipt and Journal Print Identical 18 Column
1	0	2 x 18 columns	522	Receipt and Journal Print Separate 18 Columns, With Receipt First and Journal Second

#### **INCREMENT COLUMN POINTER COMMAND**

The column pointer within the buffer is incremented to the right by the binary value indicated by n<sub>0</sub> through n<sub>3</sub>. In the case of the 2 x 18 column format for the Model 522, the pointer can only move within the receipt or journal side, depending upon which side it is presently located.

#### PRINT COMMAND

The entire column buffer is printed and after the print operation is complete the contents of the buffer are reset to 20 hexidecimal (blank). During the execution of the print command no other commands are executed.

Models 512 and 542

LF	SR	OPERATION
0	0	Print Only
0	1	After Printing Perform Slip Release Only
1	0	After Printing Perform Line Feed Only
1	1	After Printing Perform Both Line Feed and Slip Release

Model 522

<sup>a</sup> 1	aO	OPERATION
0	1	Print Receipt Only
1	0	Print Journal Only
1	1	Print Receipt and Journal

Model 522

LFJ	LFR	OPERATION
0	0	Print Only
0	1	After Printing Perform Line Feed on Receipt Only
1	0	After Printing Perform Line Feed on Journal Only
1	1	After Printing Perform Line Feed on Both Receipt and Journal

#### FAST FEED COMMAND

The binary number indicated by no through no determines the number of continuous line feeds which will be performed. After the last line feed, the contents of the column buffer is reset to 20 hexadecimal (blank). During this operation no other commands are accepted.

¢1	<b>c</b> 0	OPERATION	MODEL
0	0	Performs Fast Feed Only	512,522,542
0	1	After Fast Feed, Perform Partial Cut	522
1	0	After Fast Feed, Perform Stamp and Full Cut	522
1	1	After Fast Feed, Perform Slip Release	542

#### WRITE PRINT DATA COMMAND

COMMAND SYMBOLS (CONT.)

After each character is written into the column buffer, the column printer is incremented by one. Do not exceed the column capacity defined in the printer format command. The following table defines the relationship between print data (d<sub>0</sub> through d<sub>6</sub>) and the character set.

				(MSB) d <sub>6</sub>	0	0	1	1	1	1
				d5	1	1	0	0	1	1
				d4	0	1	0	1	0	1
d3	d2	d1	(LSB) d <sub>0</sub>		2	3	4	5	6	7
0	0	0	0	0			°		<b>5</b> 3	
0	0	0	1	1	88	30000 20000 20000	,			888 888
0	0	1 .	0	2	88		ڰ		ໍ່	
0	0	1	1	3		ಹ್		8000 8000 8000	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
0	1	0	0	4	8888 8988			3 <b>8</b> 8		ander
0	1	0	1	5	88°° °88	°				weeks °
0	1	1	0	6		ŝ				000 00000
0	1	1	1	7		. 8°	<b>6</b>		2000 2000 2000	°°° °°°
1	0	0	0	8	gooog	<u>چ</u>		8°8		888 880
1	0	0	1	9	888	8	800008	8,8		, , , , , , , , , , , , , , , , , , ,
1	0	1	0	А	°	880 880 880	8°°°88	8000 8000		80° 88
1	0	1	1	В	***	8		888°°°	***	80000 0000
1	1	0	0	С	88 88	°°° <sup>8</sup>	80000		80 80 80 80 80 90	
1	1	0	1	D	00000	888 888 888 888		8888	ೲೲೲ	°°° <sub>8</sub>
1	1	1	0	E	88	ŗ			****	200800 8 8 8
1	1	1	1	F	00000	∞ ∞°	Ü		8, 00 20	°%

#### **OPERATING PROCEDURES**





### NOTES

.

### **NEC Microcomputers, Inc.**



### DOT MATRIX PRINTER CONTROLLER

DESCRIPTION

The  $\mu$ PD782 is an LSI Dot Matrix Printer Controller chip which contains all the circuitry and control functions for interfacing an 8-bit processor to the Epson Model 210, 220 and 240 Dot Matrix Printers. These printers are capable of printing up to 31 columns per row with 7 x 7 dot matrix. The  $\mu$ PD782 is ideally suited for low-cost Electronic Cash Registers (ECR) and Point of Sale (POS) systems because it frees the processor from direct control of the printer and simplifies I/O software.

There are nine separate instructions, which the  $\mu$ PD782 will execute. Each of these instructions requires a single 8-bit byte from the processor to be executed. Upon receipt of the instruction, the  $\mu$ PD782 assumes the control of the printer, increments the position of the print head, activates the print solenoids, performs line feeds in either receipt or journal mode (or both), and performs all these operations for an entire print line.

The  $\mu$ PD782 contains its own on-board character generator of 96 symbols. It contains a 31 column printer buffer and is capable of supplying status information to the host processor on both the controller itself as well as the printer. After the character buffer is loaded from the host processor the entire row is printed out with a single print command.

#### FEATURES

- Compatible with most Microprocessors Including 8080A, 8085A, Z-80<sup>TM</sup> and others
- Capable of Interfacing to Epson Model 210, 210S, 220 and 240 Printers
  - Print Technique Serial Dot Matrix
  - Print Font 7 x 7 Dot Matrix
  - Column Print Capacity
    - Model 210 31 Characters with 1 Dot Spacing; 26 Characters with 2 Dot Spacing
    - Model 210S 28 Characters with 1 Dot Spacing; 23 Characters with 2 Dot Spacing
    - Model 220 14 + 14 Characters in Receipt/Journal Mode; 31 Characters in Normal Mode
      Model 220 21 Characters in Receipt/Journal Mode; 31 Characters in Normal Mode
    - Model 240 31 Characters
  - 96 Character Set (Alphanumerics Plus Symbols)
- Print Speed Approximately 3 Lines/Sec.
- Paper Feed Receipt and Journal; Fast Feed
- Paper Release and Ink Ribbon Change-Over Outputs
- Motor Error and Write Request Interrupt
- On-Board 6 MHz Oscillator (External Crystal Required)
- Operates from a Single +5V Power Supply (NMOS Technology)
  - Available in 40 Pin Plastic Package

#### PIN CONFIGURATION

RIN r 1		40 VCC1	· ·	PIN NAMES
×1 🗖 2			RIN	Reset In
×2 🗖 3			x <sub>1</sub> x <sub>2</sub>	Crystal Inputs
RESET 🗖 4		37 PR7	RESET	Reset
V <sub>CC3</sub> 🗖 5		<sup>36</sup> <b>D</b> <sup>PR</sup> 6	V <sub>CC1-3</sub>	DC Power
сs 🗖 6		35 PR5	V <sub>SS1-2</sub>	Signal Ground
VSS2 🗖 7		34 VDR/TOF	CS	Chip Select
RD 🗖 8			RD	Read
C/D 🔲 9		32 NE	C/D	Command/Data
WR 🖸 10	μΡΟ/82		WR	Write
OPEN1 11		30 PFJ	OPEN1-2	No Connection
D <sub>0</sub> 🗖 12		29 RBN/PRS	D <sub>0</sub> -D <sub>7</sub>	Data Bus
D1 🗖 13			PR1-PR7	Print Solenoids
$D_2 \Box_{14}$		27 UINT	INT	Interrupt
		<sup>26</sup> ∠∨ <sub>CC2</sub>	STM	Stamp
			RBN/PRS	Ribbon/Paper Release
D5 417			PFJ	Paper Feed Journal
D6 4 18		<sup>23</sup> PR <sub>3</sub>	PFR	Paper Feed Receipt
D7 <b>H</b> 19		<sup>22</sup> H <sup>PR</sup> <sup>2</sup>	NE	Low Paper Detector
V <sub>SS1</sub> Ц20		21 PR1	VDJ/BOF	Validation J/BOF Sensor
			VDR/BOT	Validation R/BOT Sensor
			MTD	Motor Drive

TIM

**Timing Signal** 

I

PIN



Τ

### BLOCK DIAGRAM

FUNCTION	PIN IDENTIFICATION
uld be connected to the R the printer so that it is active-	
nextice to external equatel	

NUMBER	SYMBOL	NAME	1/0	FUNCTION
1	RIN	Reset In	I	This pin should be connected to the R Sensor from the printer so that it is active- low.
2,3	×1,×2	External Crystal Input	I	This is a connection to external crystal (Frequency: 6 MHz). X <sub>1</sub> could also be used as input for external oscillator.
4	RESET	Reset	1	The Reset signal initializes the $\mu$ PD782 When RESET = 0, the buffer and register contents are:
				Column Buffer – (10M-1, 10E=PSR=0). Column Buffer – All characters in this buffer become 20(16) Column Buffer Pointer – It indicates the left side of the buffer.
5,26 40	V <sub>CC1-3</sub>	DC Power		These are connected to +5V power supply.
6	CS	Chip Select	I	If the Chip Select is 0 when the data bus becomes active, it enables the transfer of data between the processor and the $\mu$ PD782 via the data bus. If it is 1, the data bus goes into High-Impedance state (inactive). However, the operation of the printer is not affected when CS=1.
7,20	V <sub>SS1-2</sub>	Signal Ground		
8	RD	Read	I	The Read Control Signal is used to read controller status or printer status to the host processor. When $\overline{RD} = 0$ , status infor- mation is presented.
9	C/D	Command/ Data Select	1	The $C/\overline{D}$ Select is used to indicate what kind of data is being input/output on the data bus by the host processor. When $C/\overline{D}=1$ in Read Operation, it is a Controller Status and in Write Operation it gives com- mands. When $C/\overline{D}=0$ in Read Operation it is a Printer Status and in Write Operation it is print data.

#### 456

# PIN IDENTIFICATION (CONT.)

•

PIN			1/0	FUNCTION
NUMBER	SYMBOL	NAME		
10	WR	Write	I	The Write Control Signal is used to write comm <u>ands</u> or print data to the $\mu$ PD782. When WR=0, data on the data bus is written into the $\mu$ PD782.
12-19	D <sub>0-7</sub>	Data Bus	I/O 3-State	It is an 8-bit bi-directional data bus and is used to transfer the data between the host processor and the $\mu$ PD782.
11,25	OPEN <sub>1-2</sub>	No Connection		These pins must be open. Do not connect them to $+5V$ , GND or any other signals.
21- <b>24</b> , 35-37	PR1-PR7	Print Solenoid	0	These are drive signals for the print solenoids. When these signals are 0, the print solenoid should be activated. They are synchronized with the timing signal $(TI\overline{M})$ , which is issued from the printer.
39	TIM	Timing Signal	1	The timing signal is issued from the printer. It is used to generate and synchronize all the basic printer operations such as paper feed, paper cut, etc.
27	INT	Interrupt	0	There are two reasons for this signal to go low. One is when the $\mu$ PD782 is ready to receive data into the Data Buffer. It gets reset after the first byte of data is loaded. The other reason is the motor error during the printing or line feed. It will get set if the paper is jammed or if the print solenoid is kept on for more than 20 ms. It gets clear by the initialize command.
28	STM	Stamp	0	Stamp output for Model M-220 printer. After the stamp command is given, this signal goes low for 200 ms.
29	RBN/PRS	Ribbon/ Paper Release	0	This is low active signal. For Model 210 and 210S it will select red ribbon. For Model 240 it will cause slip release. It is activated by print command.
30	PFJ	Paper Feed Journal	0	This is the drive signal for the journal paper feed for Model 220 and for normal paper feed for other models. It is a low active signal.
31	PFR	Paper Feed Receipt	0	This is the drive signal for the receipt paper feed for Model 220 and should be left open for other models.
32	NE	Low Paper Detector	1	This signal indicates a low paper condition in Model 220 and is active high.
33,34	VDR/TOF VDJ/TOB	Validation Sensors	1	These signals indicate the position of the print head in the printer. For Model 220 – right and left position. For Model 240 – top and bottom.
38	MTD	Motor Drive	0	This signal activates the motor in the printer and is active low.

•
Operating Temperature
Storage Temperature
Voltage On Any Pin

Note: 1) With Respect to Ground.

COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC1-3} = +5V \pm 5\%$ ;  $V_{SS1-2} = 0V$ 

С

F

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
	5. mbol	MIN	ТҮР	MAX	<u> </u>	
Input High Voltage (All except XTAL 1, XTAL 2, RESET)	V <sub>IH1</sub>	2.0		VCC	V	
Input High Voltage (XTAL 1, XTAL 2, RESET)	V <sub>IH2</sub>	3.5		Vcc	V	
Input Low Voltage (All except XTAL 1, XTAL 2)	VIL	-0.5		0.8	V	
Output High Voltage (D <sub>0-7</sub> )	VOH1	2.4			V	I <sub>OH</sub> = -400 μA
Output High Voltage (All Other Outputs)	VOH2	2.4			V	I <sub>OH</sub> = -50 μA
Output Low Voltage (D <sub>0-7</sub> )	VOL1			0.45	V	I <sub>OL</sub> = 2.0 mA
Output Low Voltage (All Other Outputs except D <sub>0-7</sub> )	VOL2			0.45	V	I <sub>OL</sub> = 1.6 mA
Low Input Source Current (VDR/BOF, VDL/TOF, NE, TIM)	IL11			0.4	mA	V <sub>IL</sub> = 0.8V
Low Input Source Current (RESET)	LI2			*0.2	mA	V <sub>IL</sub> = 0.8V
Input Leakage Current (RL, RR, RD, WR, CS, C/D)	μΓ			±10	μA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Output Leakage Current (D <sub>0-7</sub> , High Impedance State)	IOL			±10	μA	V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Total Supply Current (I <sub>CC1</sub> + I <sub>CC2</sub> + I <sub>CC3</sub> )	<sup>I</sup> CC		65	135	mA	T <sub>a</sub> = 25°C

D

### DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
В	1.62	0.064
с	2.54 : 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 + 0.1 0.05	0.010 + 0.004

м

0° - 15° -

G

### PACKAGE OUTLINE µPD782C

AC CHARACTERISTICS  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC1-3} = +5V \pm 5\%$ ;  $V_{SS1-2} = 0V$ 

BABAMETER	SYMPOL		LIMITS	6		TEST
FARAMETER	STMBUL	MIN	TYP	MAX	UNIT	CONDITIONS
	READ	OPERA	TION			
$\overline{CS}$ , C/ $\overline{D}$ Setup to $\overline{RD} \downarrow$	<sup>t</sup> AB	0			ns	
CS, C/D Hold After RD †	<sup>t</sup> RA	0			ns	
RD Pulse Width	<sup>t</sup> RR	250		5000	ns	
$\overline{CS}$ , C/ $\overline{D}$ to Data Out Delay	<sup>t</sup> AD			180	ns	D <sub>0-7</sub> Input
RD ↓ to Data Out Delay	<sup>t</sup> RD			180	ns	
RD ↑ to Data Float Delay	<sup>t</sup> DF	10		100	ns ns	
Recovery Time Between Reads And/Or Write	<sup>t</sup> RV	1			μs	
WRITE OPERATION						
CS, C/D Setup to WR ↓	<sup>t</sup> AW	0			ns	
CS, C/D Hold After ₩R ↑	tWA	0			ns	
WR Pulse Width	tww	250		5000	ns	$C_1 = 100 \text{ pF}$
Data Setup to ₩R ↑	<sup>t</sup> DW	150			ns	
Data Hold After WR ↑	tWD	0			ns	
	PRINT	OPERA	TION			
RIN↓ to T1 Preset Time	<sup>t</sup> RT			140	μs	
TIM ↓ to PR1-7 \$ Delay	tTP	40		50	μs	
RBN ↓ to MTD ↓ Delay	<sup>t</sup> RM		5		μs	
RIN ↓ to RBN ↑ Delay	<sup>t</sup> RRBN	10		15	μs	
TIM ↓ to PFJ, PFR ‡ Delay	<sup>t</sup> TF	135		500	μs	6 MHz
TIM ↓ to SLR ‡ Delay	<sup>t</sup> TR	365		385	μs	Crystal
$\overline{RIN} \downarrow to \overline{STM} \downarrow Delay$	<sup>t</sup> RS		12.5		μs	
T <sub>125</sub> ↓ to STM ↑ Delay	<sup>t</sup> TS		42.5		μs	
Stamp Time	<sup>t</sup> STM	150.03		200.03	ms	
TIM ↓ to MTD ↑	<sup>t</sup> TM			510	μs	

#### **TIMING WAVEFORMS**



9

PRINT OPERATION



LINE FEED OPERATION



STAMP OPERATION



MOTOR ENABLE



TIMING WAVEFORMS (CONT.)

 $COMMANDS \qquad \text{All transfer of information between the $\mu$PD782 and the host processor is via the data bus, and the}$ four (4) control signals, CS, C/D, WR and RD. The four control signals determine what type of data transfer will occur on the data bus.

cs	C/D	RD	WR	DATA BUS	OPERATION
0	0	0	0	-	Inhibited
0	0	1	0	Print Data	Write Data into Column Buffer
0	0	0	1	Printer Status	Read Printer Status
0	0	1	1	-	No Operation
0	1	0	0	_	Inhibited
0	1	1	0	Command	Write Command for Printer
0	1	0	1	Controller Status	Read Controller Status
0	1	1	1	_	No Operation
1	Х	X	Х	-	Disable $\mu$ PD782

Before issuing any new command or loading new data into the column buffer, the host processor should check the controller status bits IOM, IOB and PSR. No new operation should be performed if IOB bit indicates that the µPD782 is busy.

#### CONTROLLER STATUS REGISTER

X	×	Х	Х	Х	IOM	IOB	PSR

#### PRINTER STATUS REGISTER

	S	т	V.	x	х	Х	х	М
--	---	---	----	---	---	---	---	---

### COMMAND DESCRIPTION

		DATA BUS								
COMMAND	DB7	DB6	DB5	DB4	DB3	DB <sub>2</sub>	DB1	DB0		
Initialize	0	0	0	1	0	0	0	0		
Request Printer Status	0	0	0	0	x	х	х	х		
Printer Format	0	1	а	b4	b3	b2	b1	p0		
Increment Column Printer	0	0	1	n4	ng	n2	n <b>1</b>	n0		
Print	1	0	LFJ	LFR	X	R	ST	SL		
Fast Feed	1	1	k1	-k0	m3	m2	m1	m0		
"Write Print Data	х	d6	d5	d4	d3	d2	d1	d0		

Note: X = Don't Care

#### CONTROLLER STATUS REGISTER

#### IOM - Input/Output Buffer Mode

The IOM flag indicates the direction of data on the data bus. If IOM=1 data is from processor to  $\mu$ PD782 (write into  $\mu$ PD782). If IOM=0 data is from  $\mu$ PD782 to processor (read from  $\mu$ PD782). Immediately after reading printer status, IOM goes from 0 to 1.

#### IOB - Input/Output Buffer Busy

The IOB flag indicates when the I/O buffer is busy and an operation is in process. If IOB=1 I/O buffer is busy and no new command should be performed. If IOB=0  $\mu$ PD782 is ready to accept new command,

#### PSR - Printer Status Ready

The PSR flag indicates that the printer status may be read by the processor. If PSR=1 printer status is ready to be read by processor. If PSR=0 printer status is not ready.

S	Т	V	М	OPERATION
1	х	х	х	Status of the input pin 34
х	1	х	х	Status of the input pin 33
х	×	1	х	Status of the input pin 32
×	×	X	1	Motor Error $- \mu$ PD782 will suspend output to PR1-PR7 solenoids and turn the motor off. Cleared by the initialize command.

#### PRINTER STATUS REGISTER

#### INITIALIZE COMMAND

This command is the same as RESET signal. It clears the Data Buffer (set to blank 20H), set the Data Buffer Pointer to the left side. It also resets the motor error flag, and clears interrupt.

#### REQUEST PRINTER STATUS COMMAND

This command will latch the status of the input pins 32, 33 and 34 in the Printer Status Register. It must be followed by a Printer Status Read Operation. No other command will be accepted until the printer status is read.

#### PRINTER FORMAT COMMAND

This command sets the controller for the appropriate printer model and controls the format and timing of printing and line feed for different models of Epson printer. It should be issued after initialize command but before any other command.

a = 0 - 1 dot spacing between characters

a = 1 - 2 dot spacing between characters - only for Model 210 and 210S

b4	b3	b2	b1	p0	MODEL PRINTER
1	1	1	1	0	M-210
1	1	1	0	1	M-210S
0	1	0	1	1	M-220 - Journal/Receipt mode(14 + 14 characters)
1	1	0	1	1	M-220 – One line print (31 characters)
1	0	1	1	1	M-240

# COMMAND DESCRIPTION (CONT.)

# COMMAND DESCRIPTION (CONT.)

#### **INCREMENT DATA BUFFER POINTER COMMAND**

The Data Buffer Pointer is incremented to the right by the binary value indicated by  $n_0$  through  $n_4$ . In case of Model 220 in journal/receipt mode the pointer can only move within the receipt or journal side depending upon which side it is presently located.

#### PRINT COMMAND

The entire Data Buffer is printed and after the print operation is completed the contents of the buffer are reset to 20H (blank). During the execution of the print command no other commands are allowed.

#### Model 220

LFJ	LFR	OPERATION
0	0	After printing both receipt or journal line feed
0	1	After print performs line feed on receipt side only
1	0	After print performs line feed on journal side only
1	1	Print only
	1	No stamp
ST	0	The receipt side performs line feed 11 times after printing a line and the stamp solenoid is activated

#### Model 210, 210S

LFJ	R	OPERATION
0	х	After printing performs line feed
1	Х	Print only
Х	0	Print ribbon set to red
Х	1	Print ribbon set to black

#### Model 240

LFJ	SL	OPERATION
0	х	After printing performs line feed
1	Х	Print only
X	0	After print performs slip release (only 29 char- acters allowed in data buffer)
Х	1	No slip release

#### FAST FEED COMMAND

The binary number indicated by  $m_3 \mbox{ through } m_0 \mbox{ determines the number of continuous line feeds which is performed.}$ 

#### For Model 220

k1	k0	OPERATION
0	0	Receipt and Journal line feed
0	1	Receipt line feed only
1	0	Journal line feed only

#### WRITE PRINT DATA COMMAND

# COMMAND SYMBOLS (CONT.)

After each character is written into the column buffer, the column printer is incremented by one. Do not exceed the column capacity defined in the printer format command. The following table defines the relationship between print data (d<sub>0</sub> through d<sub>6</sub>) and the character set.

				(MSB) d6	0	0	1	1	1	1
				d5	1	1	0	0	1	1
				d4	0	1	0	1	0	1
d3	d2	d1	(LSB) d <sub>0</sub>		2	3	4	5	6	7
0	0	0	0	0		8			<b>8</b>	
0	0	0	1	1	88	ჭლიწ			888 888	888 888
0	0	1	0	2	88	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			ື	
0	0	1	1	3		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		888 888		888
0	1	0	0	4				8880 0		800°
0	1	0	1	5	88 °° 88		88.8		2000 0000	
0	1	1	0	6	പ്പുക് യുട്ടയ	<b>*</b>	88			000 000000
0	1	1	1	7	****	**************************************		8.8		
1	0	0	0	8		<u>ی</u>		8 8 8 8		
1	0	0	1	9	3000 3000 3000	**************************************	goorog	8,8		0000
1	0	1	0	А	૾ૢ૾ૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢૢ	888 888 8886	8°°°°88	8000 8000 8000		8
1	0	1	1	В	ಹಿಕ್	ۿڛٛۄ			***	
1	1	0	0	С	<b>%</b>	°°° <sup>8</sup>		8.8	888	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1	1	0	1	D	00000	3000 3000 3000	80000 B	8888	0000 0000	°°°8
1	1	1	0	Е	88	ڰ			4800 000	00800 8 8 8
1	1	1	1	F		∞ ∞°	<b>[</b> ]		8, 8 ∞°	200 200

#### OPERATING PROCEDURES

End



### NOTES

.
## **NEC Microcomputers, Inc.**



## PROGRAMMABLE CRT CONTROLLER

DESCRIPTION

The  $\mu$ PD3301 is an LSI chip designed for use in CRT controllers. It contains a synchronous signal generator, row buffer, and attribute memory. This CRT controller is capable of handling not only black and white CRT, but also color CRT. The µPD3301 provides control signals which simplify the design of the external circuitry needed in the systems. Thus, this device is a versatile controller that relieves the main CPU (and users) of many of the control burdens associated with implementing a CRT interface.

There are 8 separate commands which the µPD3301 will execute. Some of these commands require multiple bytes to fully specify the operation which the processor wishes the CRT controller to perform. The following commands are available:

- RESET
- STOP DISPLAY
- SET INTERRUPT MASK
- READ LIGHT PEN
- RESET INTERRUPT
- RESET COUNTERS
- START DISPLAY
- LOAD CURSOR POSITION
- FEATURES Programmable Screen and Character Format Capabilities;
  - Characters per Row (up to 80 characters/row)
  - Lines per Character (up to 32 lines/character)
  - Rows per Frame (up to 64 rows/frame)
  - Horizontal Retrace Time
  - Vertical Retrace Time
  - Blinking Time
  - DMA Control Mode
  - Cursor Control Mode
  - Three Independent Visual Field Attribute Modes such as;
    - Transparent Attribute Color Mode
    - Transparent Attribute Black and White Mode
    - Non-Transparent Attribute Black and White Mode
  - 12 Independent Field Attribute Functions such as;
    - Vertical Line

- Reverse Video

- Secret

- Over-Line
- Blue Red
- - Under-Line
    - High-Light
- Light Pen Detection
- Maximum 256 Different Characters Control Capability
- Fully Bus Compatible with 8080
- 3 MHz Single Clock Input
- Single Power Supply, +5V N-MOS Technology
- Available in 40 pin Plastic and Ceramic Dual-In-Line Packages

### **PIN CONFIGURATION**

VRTC 🗖	1	U	40 V <sub>CC</sub> (+5V)
RVV 🗖	2		39 D SL0
CSR 🗖	3		38 LC0
L PEN 🗖	4		37 🗖 LC1
	5		36 🗖 LC2
DRQ 🗖	6		35 🗖 LC3
DACK	7		34 🗖 VSP
A0 🗖	8		33 🗖 SL12
RD C	9	μPD	32 🗖 GPA
WR 🗖	10	3301	31 🗖 HLGT
cs 🗖	11		30 🗖 CC7
	12		29 🗖 CC <sub>6</sub>
	13		28 🗖 CC5
DB2	14		27 🗖 CC4
DB3 🗖	15		26 🗖 CC3
	16		25 🗖 CC2
DB5 🗖	17		24 🗖 CC1
DB6 🗖	18		23 🗖 CC0
DB7 🗖	19		22 🗖 C CLK
GND 🕻	20		21 🗖 нвтс

### PIN NAMES

- Blinking

– Green

- General Purpose

- General Purpose Color

VRTC	Vertical Retrace
RVV	Reverse Video
CSR	Cursor
L PEN	Light Pen
INT	Interrupt
DRQ	DMA Request
DACK	DMA Acknowledge
A <sub>0</sub>	Address Bus 0
RD	Read
WR	Write
ĈŜ	Chip Select
DB <sub>0-7</sub>	Data Bus 0 to 7
HRTC	Horizontal Retrace
C CLK	Character Clock
CC <sub>0-7</sub>	Character Codes 0 to 7
HLGT	High-light
GPA	General Purpose Attribute
SL12	Slit Line 12
VSP	Video Suppression
LC0-3	Line Counter 0 to 3
SLO	Slit Line 0



### Character Counter

Counts the characters in a row, up to the number of the characters defined in Characters/Row.

### **Row Buffer**

Consists of a dual RAM buffer. Each buffer can store up to 80 characters. During a DMA operation, the characters are written into the Row Buffer. One of the buffers is used for display. Each character in the buffer is read with Character Clock (C CLK), and the data appears in CC<sub>0-7</sub>. At the same time, the data on the next row is written into another buffer by DMA control.

### **Buffer Input/Output Controller**

- Writes the characters into the Row Buffer, up to the number defined by Characters/Row.
- Outputs the data from the Row Buffer to CC0-7.
- Writes the attributes and special control character codes into the FIFO, up to the number defined by Attributes/Row.
- Reads the attribute codes from the FIFO and transfers them to the video circuit.
- In case of Non-Transparent Attribute Mode, it distinguishes an ordinary character code from an attribute code among the character data read from the Row Buffer.

### FIFO (First Input, First Output)

Consists of a dual RAM buffer. Each buffer can store up to 20 characters. By DMA operation, attribute codes and special control characters are written into the FIFO. One of the buffers is used for display. Whenever the read flag bit for FIFO is detected, an attribute code is read and transferred to the video circuit. And at the same time, the attribute codes in the next row are written into the rest of the buffers (another buffer) by DMA operation.

### FUNCTIONAL DESCRIPTION

### FUNCTIONAL Line Counter **DESCRIPTION (CONT.)**

Counts the events of Rasters/Line, up to the number indicated by Lines/Character.

### **Raster Timing and Video Control**

- Outputs the HRTC based on the Character Counter during the time indicated by Horizontal Retrace Time.
- Outputs the VRTC based on Row Counter which counts up the contents, row by row, during the time indicated by Vertical Retrace Time.
- Outputs HLGT, RVV, VSP, SL<sub>0</sub>, SL<sub>12</sub>, GPA based on attribute codes transferred from the Buffer Output Controller.
- Outputs the CSR based on the Blinking Time etc. at the position indicated by Cursor Address.

### Light Pen Register

Memorizes a row address and column address when the L PEN signal is input. By using READ LIGHT PEN instruction, the CPU can read the contents.

ABSOLUTE MAXIMUM RATINGS' 

> COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### $T_{a} = 25^{\circ}C$

## DC CHARACTERISTICS $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 5\%$

BADAMETED	SYMPOL		LIM	ITS		TEST
FANAMETER	STIVIBUL	MIN	TYP	MAX		CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	
Input High Voltage	VIH	2.2		V <sub>CC</sub> + 0.5	V	
Output Low Voltage	VOL			0.45	V	I <sub>OL</sub> = 1.6 mA
Output High Voltage	∨он	2.4		Vcc	V	DB <sub>0-7</sub> : 1 <sub>OH</sub> = -150 μA, All Others: -80 μA
Low Level Input Leakage	ΊιL			-10	μA	$v_{IN} = 0.0$
High Level Input Leakage	Чн			+10	μA	V <sub>IN</sub> = V <sub>CC</sub>
Low Level Output Leakage	IOL			-10	μA	V <sub>OUT</sub> = 0V
High Level Output Leakage	юн			+10	μA	V <sub>OUT</sub> = V <sub>CC</sub>
Power Supply Current	Icc		90		mA	

### CAPACITANCE

 $T_a = 25^{\circ}C; V_{CC} = 0V$ 

BARAMETER	0//1001	LIN	<b>AITS</b>		TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	MAX	UNIT		
					fc = 1 MHz,	
Input Capacitance	CIN		10	рF	All Pins Except Pin	
Output Capacitance	COUT		20	pF	Under Test Tied to AC Ground	

## $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$

### AC CHARACTERISTICS

PADAMETED		SYMPOL	LIM	ITS	UNIT	TEST	
ran/	AWEIER	STMBUL	MIN	МАХ		CONDITIONS	
Clock Cycle	μPD3301-1	tCY	0.5	10	μs		
Time	µPD3301-2	tCY	0.38	10	μs		
Clock High L	.evel	<sup>t</sup> CH	150		ns		
Clock Low L	.evel	<sup>t</sup> CL	150	1000	ns		
Clock Rise T	ime	<sup>t</sup> CR	5	30	ns		
Clock Fall T	me	<sup>t</sup> CL	5	30	ns		
Output Dela	y from C CLK †	<sup>t</sup> CO1	0	150	ns	1TTL + 15 pF: HRTC, CC <sub>0-7</sub>	
Output Dela	γ μPD3301-1	tCO2		400	ns	1TTL + 15 pF: Except HBTC, CCo 7	
from C CLK	<sup>†</sup> μPD3301-2	<sup>t</sup> CO2		300	ns		
Command Cycle Time		tΕ	2t <sub>CY</sub> + 200		ns	t <sub>CY</sub> ≥ 400 µs	
		tΕ	1		μs	t <sub>CY</sub> < 400 μs	
A <sub>0</sub> , CS Set L	Ip Time to WR	<sup>t</sup> AW	0		ns		
A <sub>0</sub> , CS Hold	Time to WR	tWA	0		ns		
WR Pulse Wi	dth	tww	200		ns		
Data Set Up	Time to WR	tDW	150		ns		
Data Hold T	ime to WR	twD	30		ns		
DACK ↓ Set	Up Time to WR	<sup>t</sup> KW	0		ns		
DACK 1 Ho	d Time to WR	twк	0		ns		
DRQ Delay	from DACK ↓	tкa	0	250	ns	1TTL + 50 pF	
INT Delay fr	om WR	twi	<sup>t</sup> CY + 20	2t <sub>CY</sub> + 300	ns	1TTL + 50 pF	
INT Delay fr	om C CLK †	tCI		300	ns	1TTL + 50 pf	
A <sub>0</sub> , CS Set L	Jp Time to RD	<sup>t</sup> AR	0		ns		
A <sub>0</sub> , CS Hold	Time to RD	<sup>t</sup> RA	0		ns		
RD Pulse Width		tRR	300		ns		
Data Access	Time from RD ↓	<sup>t</sup> RD	0	250	ns	CL = 100 pF	
Data Float D	elay from RD +	taa		150	ns	C <sub>L</sub> = 100 pF	
		HU'	20		ns	C <sub>L</sub> = 15 pF	

CLOCK AND OUTPUT DELAY



### TIMING WAVEFORMS



DMA, INTERRUPT AND WRITE OPERATION



TIMING WAVEFORMS (CONT.)

The data is transferred from the external memory which contains the information about characters SYSTEM CONFIGURATION and attributes to the Row Buffer under the control of  $\mu$ PD8257 DMA Controller. The data read from the Row Buffer are Video Control Outputs and ROM Address Signal Outputs toward External Character Generator. The  $\mu$ PD3301 also outputs horizontal and vertical retrace signals.



PACKAGE OUTLINES µPD3301C

.



(PLASTIC)								
ITEM	MILLIMETERS	INCHES						
A	51.5 MAX.	2.028 MAX.						
В	1.62 MAX.	0.064 MAX.						
С	2.54 ± 0.1	0.10 ± 0.004						
D	0.5 ± 0.1	0.019 ± 0.004						
E	48.26 ± 0.1	1.9 ± 0.004						
F	1.2 MIN.	0.047 MIN.						
G	2.54 MIN.	0.10 MIN.						
н	0.5 MIN.	0.019 MIN.						
I	5.22 MAX.	0.206 MAX.						
J	5.72 MAX.	0.225 MAX.						
К	15.24 TYP.	0.600 TYP.						
L	13.2 TYP.	0.520 TYP.						
м	0.25 <sup>+0.1</sup> -0.05	0.010 +0.004 -0.002						



(CERAMIC)								
ITEM	MILLIMETERS	INCHES						
A	51.5 MAX.	2.03 MAX.						
В	1.62 MAX.	0.06 MAX.						
С	2.54 ± 0.1	0.1 ± 0.004						
D	0.5 ± 0.1	0.02 ± 0.004						
E	48.26 ± 0.1	1.9 ± 0.004						
F	1.02 MIN.	0.04 MIN.						
G	3.2 MIN.	0.13 MIN.						
н	1.0 MIN.	0.04 MIN.						
I	3.5 MAX.	0.14 MAX.						
J	4.5 MAX.	0.18 MAX.						
к	15.24 TYP.	0.6 TYP.						
L	14.93 TYP.	0.59 TYP.						
м	0.25 ± 0.05	0.01 ± 0.0019						

# **NEC Microcomputers, Inc.**

## 8-BIT SERIAL OUTPUT A/D CONVERTER

DESCRIPTION The μPD7001 is a high performance, low power 8-bit CMOS A/D converter which contains a 4 channel analog multiplexer and a digital interface circuit for serial data I/O. The A/D converter uses a successive approximation as a conversion technique.

A/D conversion system can be easily designed with the  $\mu$ PD7001 including all circuits for A/D convertion. The  $\mu$ PD7001 can be directly connected to 8-bit or 4-bit microprocessors.

### FEATURES • Single chip A/D Converter

- Resolution: 8 Bit
- 4 Channel Analog Multiplexer
- Auto-Zeroscale and Auto-Fullscale Corrections without any external components
- Serial Data Transmission
- High Input Impedance: 1,000 MΩ
- Single +5V Power Supply
- Low Power Operation
- Available in 16 Pin Plastic Package
- Conversion Speed 140 µs Typ.

### PIN CONFIGURATION



PIN NAMES							
EOC *	End of Conversion						
DL	Analog Channel Data Load						
SI	Serial Data Input						
SCK	Serial Data Clock						
SO *	Serial Data Output						
<u>CS</u>	Chip Select						
CL <sub>0</sub> ,CL <sub>1</sub>	Successive Approximation Clock						
V <sub>SS</sub>	Digital Ground						
A <sub>0</sub> ,A <sub>1</sub> ,A <sub>2</sub> ,A <sub>3</sub>	Analog Inputs						
AG	Analog Ground						
V <sub>REF</sub>	Reference Voltage Input						
V <sub>DD</sub>	+5V						

\*Open Drain

The 4 channel analog inputs are selected by the 2-bit signal which is applied to a serial input and latched with a DL signal. The converted 8-bit digital signals are output from an open collector serial output (SO). The serial digital signals are synchronized with an external clock signal applied to a SCK terminal. The internal sequence controller controls A/D conversion by initiating a conversion cycle at a rise of the Chip Select ( $\overline{CS}$ ). At the final step of each A/D conversion cycle the converted data is transmitted to an 8-bit shift register and immediately the next conversion cycle is started. This results in storage of the newest data in a shift register. At the final step of the first A/D conversion signal ( $\overline{EOC}$ ) is output indicating that the converted data is stored in a shift register. At a low level (active) of the chip select, the sequence controller and  $\overline{EOC}$  are reset and the A/D conversion is stopped.

# FUNCTIONAL DESCRIPTION

### **BLOCK DIAGRAM**



Operating Temperature
Storage Temperature
Analog Input Voltage
Reference Input Voltage
Digital Input Voltage
Max. Pull-up Voltage
Supply Voltages
Power Dissipation 200 mW

### ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

### AC CHARACTERISTICS $T_a = 25 \pm 2^{\circ}C; f_{CK} = 400 \text{ kHz}; V_{DD} = +5V; \text{(1)}$

04 0 4 METER			LIMITS			TEST	
	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
EOC Hold Time	THECS	0			μs	EOC to CS	
CS Setup Time	<sup>t</sup> SCSK	12.5			μs	CS to SCK, (1)	
Address Data Setup Time	tSIK	150			ns		
Address Data Hold Time	тнкі	100			ns		
High Level Serial Clock Pulse Width	twнк	400			ns		
Low Level Serial Clock Pulse Width	tWLK	400			ns		
Data Latch Hold Time	THKDL	200			ns	SCK to DL	
Data Latch Pulse Width	twHDL	200			ns		
Serial Data Delay Time	<sup>t</sup> DK0			500	ns	$\frac{SCK}{CL} = 30 \text{ pF}$	
Delay Time to Floating SO	<sup>t</sup> FCSO			250	ns	CS to High Impedance SO	
CS Hold Time	THKCS	200			ns		

Notes: 1 At a low level of CS the data is exchanged with external digital circuit and at a high level of CS the µPD7001 performs A/D conversion and does not accept any external digital signal. However, 5 pulses of internal clock are needed before digital data output and then the µPD7001 remains at the previous state of high level CS.

The rating corresponds to the 5 pulses of clock signal.

tSCSK (Min.) = 5/fCK

(2) The serial data delay time depends on load capacitance and pull-up resistance.

## DC CHARACTERISTICS $T_{n} = 25 \pm 2^{\circ}C; V_{DD} = +5V \pm 10\%; V_{REF} = 2.5V; f_{CK} = 400 \text{ kHz}.$

		00	,	 		
	_		-	 		
					I IMITS	
	 				L 101110	

PARAMETER	SYMBOL	1	LIMITS		UNIT	TEST
		MIN	TYP	MAX		CONDITIONS
Resolution		ļ	8	1	Bit	V <sub>DD</sub> = 5V
	I	l				VREF = 2.25 to 2.75V
Non Linearity		l		0.8	%FSR	V <sub>DD</sub> = 5V
		l		L		V <sub>REF</sub> = 2.25 to 2.75V
Full-Scale Error				2	LSB	V <sub>DD</sub> = 5V
		L		ļ		VREF = 2.25 to 2.75V
Full-Scale Error Temp.		ļ	30	1	ppm/°C	$V_{DD} = 5V$
CONTICIENT		ļ	ļi	L		VREF = 2.25 to 2.75V
∠ero Error		ļ		2	LSB	VDD = 5V
7		l		l	Pr=/20	VREF = 2.25 to 2.75V
∠ero Error Temp. Coefficient		ļ	30	l 1	ppm/°C	VDD = 5V VDEE = 2.25 to 2.75V
Total Llandiustor	THE	ļ	+i	<u> </u>	100	VDD = 51/
Error 1	1.U.E. I	1 ·		<b>4</b>	130	$V_{DD} = 5V$ V PEE = 2.25 to 2.75V
Total Unadiusted	TUE 2	ŀ	<u> </u>	2	LSB	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$
Error 2		ļ		1 .		VREF = 2.5V
Analog Input Voltage	V <sub>1</sub>	0		VREF	V	0
Analog Input Resistance	R	I	1000		MΩ	V <sub>1</sub> = 0 to V <sub>DD</sub>
Conversion Time	<sup>t</sup> CÓNV	I	140		μs	2
Clock Frequency Range	fck	0.01	0.4	0.5	MHz	
Clock Frequency	∆fCK	1	±5	±20	%	R = 27 KΩ, C = 47 pF
Distribution		l		L		(fCK = 0.4 MHz)
Serial Clock Frequency	fsck	1		1	MHz	3
High Level Voltage	VIH	3.6			. V	
Low Level Voltage	VIL			1.4	V	
Digital Input Leakage	1		1.0	10	μA	$V_{I} = V_{SS}$ to +12V
Current		1	ļi	L	ļ	L
Low Level Output	VOL	1		0.4	V	I <sub>OL</sub> = 1.7 mA
Voltage	L	1		L		
Output Leakage Current	۱L	1	1.0	10	μΑ	V <sub>0</sub> = +12V
Power Dissipation	Pd	1	5	15	mW	I

Notes: (1) All digital outputs are put at a high level when  $V_I > V_{REF}$ .

(2) The A/D conversion is started with CS going to a high level and at the final step of the first A/D conversion the EOC is at a low.

The conversion time is:

tCONV = 14 x 4 x 1/fCK

(3) For  $f_{SCK} > 500$  kHz, the load capacitor (stray capacitance included) and the pull-up resistor which are connected to serial output are required to be not more than 30 pF and 4 K $\Omega$  respectively.

## µPD7001

DIGITAL DATA OUTPUT



ANALOG CHANNEL SELECTION



- Notes: ① The address set can be performed simultaneously with the digital data outputting.
  - 2 Analog Multiplexer Channel Selections:

Analog Input Address	D <sub>0</sub>	D1
Ao	L	L
A <sub>1</sub>	н	L
A2	L	н
A3	н	Н

③ Rise and fall time of the above waveforms should not be more than 50 ns.



PACKAGE OUTLINE µPD7001C

(PLASTIC)

ITEM	MILLIMETERS	INCHES
A	19.4 MAX.	0.76 MAX
в	0.81	0.03
с	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.05 MAX.	0.16 MAX
J	4.55 MAX.	0.18 MAX
к	7.62	0.30
L	6.4	0.25
м	0.25 +0.10 -0.05	0.01

7001DS-12-80-CAT

# **NEC Microcomputers, Inc.**



## **12-BIT BINARY A/D CONVERTER**

**DESCRIPTION** The  $\mu$ PD7002 is a high performance, low power, monolithic CMOS A/D converter designed for microprocessor applications. The analog input voltage is applied to one of the four analog inputs. By loading the input register with the multiplexer channel and the desired resolution (8 or 12 bits) the integrating A/D conversion sequence is started. At the end of conversion EOC signal goes low and if connected to the interrupt line of microprocessor it will cause an interrupt. At this point the digital data can be read in two bytes from the output registers. The  $\mu$ PD7002 also features a status register that can be read at any time.

### FEATURES • Single Chip CMOS LSI

- Resolution: 8 or 12 Bits
- 4 Channel Analog Multiplexer
- Auto-Zeroscale and Auto-Fullscale Corrections without any External Components
- High Input Impedance: 1000MΩ
- Readout of Internal Status Register Through Data Bus
- Single +5V Power Supply
- Interfaces to Most 8-Bit Microprocessors
- Conversion Speed: 5 ms
- Power Consumption: 20 mW
- Available in a 28 Pin Plastic Package

### **PIN CONFIGURATION**

×0		$\overline{\mathbf{U}}$	28	EOC
×I	<b>2</b>		27	A1
V <sub>SS</sub>	□ 3		26	A <sub>0</sub>
$c_{I}$	□₄		25	RD
GD	5		24	WR
cI	<b>6</b>		23	CS
GD		μPD	22	D <sub>0</sub>
VREF	日 8	7002	21	D <sub>1</sub>
GND	<b>口</b> 9		20	D <sub>2</sub>
СНЗ	<b>1</b> 0		19 🗖	D <sub>3</sub>
CH2			18 🗖	D4
CH1	<b>1</b> 12		17	D5
CH0	[]13		16 🗖	D <sub>6</sub>
V <sub>DD</sub>			15	D7

_	PIN NAMES						
× <sub>0</sub> ,× <sub>I</sub>	External Clock Input						
V <sub>SS</sub>	TTL Ground						
CI	Integrating Capacitor						
GD	Guard						
VREF	Reference Voltage Input						
GND	Analog Ground						
СНЗ	Analog Channel 3						
CH2	Analog Channel 2						
CH1	Analog Channel 1						
СНО	Analog Channel 0						
VDD	TTL Voltage (+5V)						
D <sub>0</sub> -D <sub>7</sub>	Data Bus						
<b>C</b> S	Chip Select						
WR, RD	Control Bus						
A0,A1	Address Bus						
EOC	End of Conversion Interrupt						



### $T_a = 25 \pm 2^{\circ}C$ ; $V_{DD} = +5 \pm 0.25V$ , $V_{REF} = +2.50V$ , $f_{CK} = 1 \text{ MHz}$

PADAMETED	SYMPOL		LIMITS		LINIT	TEST
TODOWE LER		MIN	TYP	MAX	UNIT	CONDITIONS
Resolution			12		Bits	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 2.5 ± 0.25V
Non Linearity			0.05	0.08	%FSR	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 2.5 ± 0.25V
Fullscale Error			0.05	0.08	%FSR	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 2.5 ± 0.25V
Zeroscale Error			0.05	0.08	%FSR	V <sub>DD</sub> = 5V, V <sub>REF</sub> = 2.5 ± 0.25V
Fullscale Temperature Coefficient			10		PPM/°C	V <sub>DD</sub> = 5V
Zeroscale Temperature Coefficient			10		PPM/°C	V <sub>DD</sub> = 5V
Analog Input Voltage Range	VIA	0		VREF	V	
Analog Input Resistance	RIA		1000		MΩ	VIA = VSS to VDD
Total Unadjusted Error 1	T.U.E. 1		0.05	0.08	%FSR	VREF = 2.25 to 2.75V, VDD = 5V
Total Unadjusted Error 2	T.U.E. 2		0.05	80.0	%FSR	VREF = 2.5V, VDD = 4.75 to 5.25V
Clock Input Current	<sup>I</sup> XI		5	50	μA	
Clock Input High Level	⊻хін	V <sub>DD</sub> -1.4			V	
Clock Input Low Level	VXIL			V <sub>SS</sub> +1.4	V	
High Level Input Voltage	VIH	2.2			V	$T_a = -20^\circ C$ to $+70^\circ C$
Low Level Input Voltage	VIL		•	0.8	v	$T_a = -20^\circ C$ to $+70^\circ C$
High Level Output Voltage	∨он	3.5			v	$I_0 = -1.6 \text{ mA}$ $T_a = -20^{\circ} \text{C to } +70^{\circ} \text{C}$
Low Level Output Voltage	VOL			0.4	V	$I_0 = +16 \text{ mA}$ $T_a = -20^{\circ}\text{C to} +70^{\circ}\text{C}$
Digital Input Leakage Current	1		1	10	μA	VI = VSS to VDD
High-Z Output Leakage Current	Leak		1	10	μA	V0 = VSS to VDD
Power Dissipation	Pd		15	25	mW	f <sub>CK</sub> ≤ 1 MHz

### DC CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	0°C
Storage Temperature	5°C
All Input Voltages	'olts
Power Supply	'olts
Power Dissipation	mW
Analog GND Voltage	'olts
COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause perma damage to the device. This is a stress rating only and functional operation of the device at the any other conditions above those indicated in the operational sections of this specification is implied. Exposure to absolute maximum rating conditions for extended periods may affect du reliability. $T_a = 25^{\circ}C$	nent se or s not evíce

### AC CHARACTERISTICS T<sub>a</sub> = 25° ± 2°C; V<sub>DD</sub> = +5 ± 0.25V; V<sub>REF</sub> = 2.5V; f<sub>CK</sub> = 1 MHz; C<sub>INT</sub> = 0.033 μF

a						
PARAMETER	SYMBOL	LIMITS				TEST
FANAMETER	STINBOL	MIN	түр	ΜΑΧ	UNIT	CONDITIONS
Conversion Speed (12 bit)	<sup>t</sup> CONV	8.5	10	15	ms	fCK = 1 MHz
Conversion Speed (8 bit)	tCONV	2.4	4	5	ms	fCK = 1 MHz
Clock Frequency Range	fск	0.1	1	3	MHz	
Integrating Capacitor Value	CINT*	0.029			μF	VREF = 2.50V, f <sub>CK</sub> = 1 MHz
Address Setup Time $\overline{CS}$ , A <sub>0</sub> , A <sub>1</sub> , to $\overline{WR}$	<sup>t</sup> AW	50			ns	
Address Setup Time $\overline{CS}$ , A <sub>0</sub> , A <sub>1</sub> , to $\overline{RD}$	<sup>t</sup> AR	50			ns	
Address Hold Time $\overline{WR}$ to CS, A <sub>0</sub> , A <sub>1</sub>	tWA	50			ns	
Address Hold Time $\overline{RD}$ to CS, A <sub>0</sub> , A <sub>1</sub>	<sup>t</sup> RA	50			ns	
Low Level WR Pulse Width	tww	400			ns	
Low Level RD Pulse Width	tRR	400			ns	
Data Setup Time Input Data to WR	<sup>t</sup> DW	300			ns	
Data Hold Time WR to Input Data	tWD	50			ns	
Output Delay Time RD to Output Data	<sup>t</sup> RD			300	ns	1TTL + 100 pF
Delay Time to High Z Output RD to Floating Output	tDF			150	ns	

\* C<sub>INT</sub><sup>(µF)(Min)=0.029/f</sup>CK<sup>(MHz)</sup>

## TIMING WAVEFORMS





CONTROL TERMINALS			INTERNAL					
ĈŜ	RD	WR	A1	A <sub>0</sub>	MODE FUNCTION		TERMINALS	
н	x	×	x	×	Not selected			
L	н	н	×	×	Not selected	-	High Impedance	
L	н	L	L	L	Write mode Data latch A/D start		Input status, $D_1$ , $D_0 = MPX$ address $D_3 = 8 \text{ bit}/12 \text{ bit conversion}$ designation. D $D_2 = \text{Flag Input}$	
L	н	L	L	н	Not selected -			
L	н	L	н	L	Not selected	-	High impedance	
L	н	L	н	н	Test mode	Test status	Input status ②	
L	L	н	L	L	Read mode	Internal status	$\begin{array}{l} D_7 = \overline{\text{EOC}},  D_6 = \overline{\text{BUSY}},  D_5 = \text{MSB}, \\ D_4 = 2\text{nd}  \text{MSB},  D_3 = 8/12, \\ D_2 = \text{Flag Output D}_1 = \text{MPX}, \\ D_0 = \text{MPX} \end{array}$	
L	L	н	L	н	Read mode High data byte		$D_7 - D_0 = MSB - 8$ th bit	
L	L	н	н	L	Read mode	Low data byte	D- D 0th 12th hit D- D 1	
L	L	н	н	н	Read mode	Low data byte	$D_7 - D_4 = 9 \text{ tn} - 12 \text{ th} \text{ bit}, D_3 - D_0 =$	

Notes: 1 Designation of number of conversion bits: 8 bit = L; 12 bit = H

② Test Mode: Used for inspecting the device. The data input-output terminals assume an input state and are connected to the A/D counter. Therefore, the A/D conversion data read out after this is meaningless.



### PACKAGE OUTLINE µPD7002C

(PLASTIC)								
ITEM	MILLIMETERS	INCHES						
Α	38.0 MAX.	1.496 MAX.						
в	2.49	0.098						
С	2.54	0.10						
 D	0.5 ± 0.1	0.02 ± 0.004						
E	33.02	1.3						
F	1.5	0.059						
G	2.54 MIN.	0.10 MIN.						
 H	0.5 MIN.	0.02 MIN.						
ľ	5.22 MAX.	0.205 MAX.						
J	5.72 MAX.	0.225 MAX.						
к	15.24	0.6						
L	13.2	0.52						
м	0.25 <sup>+0.10</sup> - 0.05	.0.01 <sup>+ 0.004</sup> - 0.002						

### CONTROL TERMINAL FUNCTIONS

## **NEC Microcomputers, Inc.**



## **MULTI-PROTOCOL SERIAL CONTROLLER**

DESCRIPTION

The  $\mu$ PD7201 is a dual-channel multi-function peripheral controller designed to satisfy a wide variety of serial data communication requirements in microcomputer systems. Its basic function is a serial-to-parallel, parallel-to-serial converter/controller and within that role it is configurable by systems software so its "personality" can be optimized for a given serial data communications application.

The  $\mu$ PD7201 is capable of handling asynchronous and synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device can also be used to support virtually any other serial protocol for applications other than data communications.

The µPD7201 can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The device also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

### **FEATURES**

•

- Two Fully Independent Duplex Serial Channels
- Four Independent DMA Channels for Send/Received Data for Both Serial Inputs/Outputs
- Programmable Interrupt Vectors and Interrupt Priorities
- Modem Controls Signals .
- Variable, Software Programmable Data Rate, Up to 880K Baud at 3 MHz Clock
- Double Buffered Transmitter Data and Quadruply Buffered Received Data ٠ Programmable CRC Algorithm
- Selection of Interrupt, DMA or Polling Mode of Operation
- Asynchronous Operation: •

  - .....
  - Character Length: 5, 6, 7 or 8 Bits Stop Bits: 1, 1-1/2, 2 Transmission Speed: x1, x16, x32 or x64 Clock Frequency
  - Parity: Odd, Even, or Disable \_
  - Break Generation and Detection
  - Interrupt on Parity, Overrun, or Framing Errors
- Monosync, Bisync, and External Sync Operations:
  - Software Selectable Sync Characters
  - Automatic Sync Insertion
- CRC Generation and Checking HDLC and SDLC Operations:
- - Abort Sequence Generation and Detection Automatic Zero Insertion and Detection

  - Address Field Recognition CRC Generation and Checking
  - I-Field Residue Handling
  - N-Channel MOS Technology
- Single +5V Power Supply; Interface to Most Microprocessors Including 8080, 8085, 8086 .
  - and Others.
  - Single Phase TTL Clock
- Available in Plastic and Ceramic Dual-in-Line Packages

### PIN CONFIGURATION

CLK	1		40	□vcc
RESET	2		39	CTSA
DCDA	3		38	RTSA
R×CB	4		37	TxDA
DCDB	5		36	TXCA
CTSB	6		35	RxCA
TxCB	7		34	RxDA
TxDB 🗖	8		33	SYNCA
RxDB 🗖	9		32	WAITA/DROR×A
RTSB/SYNCB	10	μPD	31	DTRA/HAO
WAITB/DRQTXA	11	7201	30	PRO/DRQTxB
D7 🕻	12		29	PRI/DRQR×B
D6 🗖	13		28	
D5 🗖	14		27	DINTA
D4 🗖	15		26	DTRB/HAI
D3 🗖	16		25	D B/Ā
D2 🗖	17		24	D c/D
D1 🗖	18		23	
D0 🗖	19		22	
∨ss 🗖	20		21	
	-			

# PIN DESCRIPTION

		PIN	DESCRIPTION		
NO.	SYMBOL	NAME	DESCRIPTION		
12-19	D0-D7	System Data Bus (bidirectional, 3-state)	The system data bus transfers data and commands between the processor and the $\mu\text{PD7201}$ . D_0 is the least significant bit.		
25	B/Ā	Channel A or B Select (input, High selects Channel B)	This input defines which channel is accessed during a data transfer between the processor and the $\mu PD7201$		
24	C/D	Control or Data Select (input, High selects 'Control)	This input defines the type of information transfer performed between the processor and the $\mu$ PD7201. A High at this input during a processor write to or read from the $\mu$ PD7201 causes the information on the data bus to be interpreted as a command for the channel selected by B/Ā. A low at C/D means that the information on the data bus is data.		
23	CS         Chip Select (input, active Low)         A low level at this input e from the processor during a read cycle.		A low level at this input enables the $\mu$ PD7201 to accept command or data inputs from the processor during a write cycle, or to transmit data to the processor during a read cycle.		
1	CLK	System Clock (input)	The µPD7201 uses standard TTL clock.		
22	RD	Read (input active Low)	If $\overline{\text{RD}}$ is active, a memory or I/O read operation is in progress. $\overline{\text{RD}}$ is used with C/D, B/A and $\overline{\text{CS}}$ to transfer data from the $\mu$ PD7201 to the processor or the memory.		
21	WR	Write (input, active Low)	The $\overline{\text{WR}}$ signal is used to control the transfer of either command or data from the processor or the memory to the $\mu$ PD7201.		
2	RESET	Reset (input, active Low)	A low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls high and disables all interrupts. The control registers must be rewritten after the $\mu$ PD7201 is reset and before data is transmitted or received. RESET must be active for a minimum of one complete CLK cycle.		
10,38	RTSA, RTSB	Request to Send (outputs, active Low)	When the $\overline{\text{RTS}}$ bit is set, the $\overline{\text{RTS}}$ output goes Low. When the $\overline{\text{RTS}}$ bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the $\overline{\text{RTS}}$ pin strictly follows the state of the $\overline{\text{RTS}}$ bit. Both pins can be used as general-purpose outputs.		
10,33	SYNCA, SYNCB	Synchronization (inputs/outputs, active Low)	These pins can act either as inputs or outputs. In the Asynchronous Receive mode, they are inputs similar to $\overline{CTS}$ and $\overline{DCD}$ . In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, $\overline{SYNC}$ must be driven Low on the second rising edge of $\overline{RxC}$ after that rising edge of $\overline{RxC}$ on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the $\overline{SYNC}$ input. Once $\overline{SYNC}$ is forced Low, it is wise to keep it Low until the processor informs the external sync logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of $\overline{RxC}$ that immediately precedes the falling edge of $\overline{SYNC}$ in the External Sync mode.		
			outputs that are active during the part of the receive clock $(RxC)$ cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.		
26,31	DTRA, DTRB	Data Terminal Ready (outputs, active Low)	These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.		

.

### PIN DESCRIPTION (CONT.)

	PIN		DESCRIPTION			
NO.	SYMBOL	NAME	DESCRIPTION			
27	ÎNTĂ	Interrupt Acknowledge (input, active Low)	This signal is generated by the processor and is sent to all peripheral devices. It serves to acknowledge the interrupt and to allow the highest priority interrupting device to put an 8-bit vector on the bus. INT and INTA are compatible with the fully nested option of the $\mu$ PD8259A-5.			
29	PRI	Priority In (input, active Low)	These signals are daisy chained through the peripheral device controllers. The signal on these lines is intact until a device with a pending interrupt request is found on the chain. After that device, this signal holds off lower priority device interrupts.			
30	PRO	Priority Out (output, active Low)	A higher priority device can interrupt the processing of an interrupt from a lower priority device, provided the processor has interrupts enabled.			
			PRI is used with PRO to form a priority daisy chain when there is more than one interrupt-driven device. A Low on this line indicates that no other device of higher priority is being serviced by a processor interrupt service routine.			
			$\overline{PRO}$ is Low only if $\overline{PRI}$ is Low and the processor is not servicing an interrupt from the µPD7201. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its processor interrupt service routine.			
11,29, 30,32	DRQT×A, DRQT×B DRQR×A, DRQR×B	DMA Request (outputs, active High)	These signals are generated by the receiver or transmitter of Channel A and Channel B. These signals can be connected to an 8257 DMA Controller and are used for handshaking during DMA transfer.			
26	HAI	DMA Acknowledge (input, active Low)	Typically, the HLDA signal driven from the processor is input to the $\overline{HAT}$ ter of the highest priority $\mu$ PD7201, and the $\overline{HAO}$ output of that $\mu$ PD7201 is da chained to the $\overline{HAT}$ input of the lower priority $\mu$ PD7201 and propagated dow			
31	HAO	DMA Acknowledge (output, active Low)	stream. HAT and HAO signals provide acknowledgement for the highest priority outstanding DMA request.			
28	ĪNT	Interrupt Request (output, open collector, active Low)	When the $\mu PD7201$ is requesting an interrupt, it pulls $\overline{INT}$ low.			
11,32	WAITA, WAITB	(Outputs, open drain)	Wait lines for both channels that synchronize the processor to the $\mu\text{PD7201}$ data rate. The reset state is open drain.			
6,39	CTSA, CTSB	Clear to Send (inputs, active Low)	When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime inputs. The $\mu$ PD7201 detects pulses on these inputs and interrupts the processor on both logic level transitions. The Schmitt-trigger inputs do not guarantee a specified noise-level margin.			
3,5	DCDA, DCDB	Data Carrier Detect (inputs, active Low)	These signals are similar to the $\overline{\text{CTS}}$ inputs, except they can be used as receiver enables.			
9,34	RxDA, RxDB	Receive Data (inputs, active High)				
8,37	TxDA, TxDB	Transmit Data (outputs, active High)				
4,35	RxCA, RxCB	Receiver Clocks (inputs)	The Receiver Clocks may be 1, 16, 32, or 64 times the data rate in asynchronous modes. Receive data is sampled on the rising edge of $\overline{RxC}$ .			
7,36	TxCA, TxCB	Transmitter Clocks (inputs)	In asynchronous modes, the Transmitter Clocks may be 1, 16, 32, or 64 times the data rate. The multiplier for the transmitter and the receiver must be the same. Both $\overline{TxC}$ and $\overline{RxC}$ inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise margin is specified). TxD changes on the falling edge of $\overline{TxC}$ . Note that $\overline{TxC}$ and $\overline{RxC}$ in Channel B are on a common pin, $\overline{RxCB}/\overline{TxCB}$ .			

### **BLOCK DIAGRAM**



Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$

	01/1100	LI	MITS		TEST
PARAMETER	SYMBOL	MIN	ΜΑΧ	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5	+0.8	V	
Input High Voltage	VIH	+2.0	V <sub>CC</sub> +0.5	V	
Output Low Voltage	VOL		+0.45	V	IOL = +2.0 mA
Output High Voltage	∨он	+2.4		V	I <sub>OH</sub> = -200 μA
Input Leakage Current	ΗL		±10	μA	VIN = VCC to 0V
Output Leakage Current	IOL		±10	μA	VOUT = VCC to 0V
VCC Supply Current	ICC		180	mA	

DC CHARACTERISTICS

 $T_a = 25^{\circ}C; V_{CC} = GND = 0V$ 

PARAMETER	SYMPOL	LI	MITS		TEST
ARAWETER	STMBOL	MIN	MAX	UNIT	CONDITIONS
Input Capacitance	CIN		10	pF	fc = 1 MHz
Output Capacitance	COUT		15	pF	Unmeasured pins
Input/Output Capacitance	CI/O		20	pF	Returned to GND

### CAPACITANCE

## AC CHARACTERISTICS $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$

	01/1001	LIN	AITS	UNIT	
	2 A IMIROL	MIN	MAX		
Clock Cycle	tCY	250	4000	ns	
Clock High Width	<sup>t</sup> CH	105	2000	ns	
Clock Low Width	tCL	105	2000	ns	
Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0	30	ns	
Address Setup to RD	<sup>t</sup> AR	0		ns	
Address Hold from RD	<sup>t</sup> RA	0		ns	
RD Pulse Width	tRR	250		ns	
Data Delay from Address	tAD		200	ns	
Data Delay from RD	tRD		200	ns	
Output Float Delay	tDF	10	100	ns	
Address Setup to WR	tAW	0		ns	
Address Hold from WR	twA	0		ns	
WR Pulse Width	tww	250		ns	
Data Setup to WR	tDW		150	ns	
Data Hold from WR	twD	0		ns	
PRO Delay from INTA	<sup>t</sup> IAPO		200	ns	
PRI Setup to INTA	tPIN	0		ns	
PRI Hold from INTA	tIP	0		ns	
INTA Pulse Width	tjj	250		ns	
PRO Delay from PRI	<sup>t</sup> PIPO		100	ns	
Data Delay from INTA	tID		200	ns	
Request Hold from RD/WR	tCO		150	ns	
HAI Setup to RD/WR	tLR	300		ns	
HAI Hold from RD/WR	tRL	0		ns	
HAO Delay from HAT	thiho		100	ns	
Recovery Time Between Controls	<sup>t</sup> RV	300		ns	
WAIT Delay from Address	tCW		120	ns	
Data Clock Cycle	<sup>t</sup> DCY	400		ns	
Data Clock Low Width	<sup>t</sup> DCL	180		ns	
Data Clock High Width	<sup>t</sup> DCH	180		ns	
Tx Data Delay	tтр		300	ns	
Data Set up to RxC	tDS	0		ns	
Data Hold from RxC	tDH	140		ns	
$\overline{\text{INT}}$ Delay Time from $\overline{\text{TxC}}$	tITD		4~6	tCY	
INT Delay Time from RxC	tird		7~11	tCY	
Low Pulse Width	tPĻ	200		ns	
High Pulse Width	tph	200		ns	
External INT from CST, DCD, SYNC	tipd		500	ns	
Delay from RxC to SYNC	<sup>t</sup> DRxC		100	ns	

### TIMING WAVEFORMS







INTA CYCLE







TRANSMIT DATA CYCLE



Notes: (1) INTA signal acts as RD signal. (2) PRI and HAI signals act as CS signal.

## μ PD7201



### TIMING WAVEFORMS (CONT.)









READ/WRITE CYCLE (SOFTWARE BLOCK TRANSFER MODE)



SYNC PULSE GENERATION (EXTERNAL SYNC MODE)





READ REGISTER 11



### **READ REGISTER 2**



 Notes:
 ①
 Used with Special Receive Condition Mode.

 ②
 Variable if "Status Affects Vector" is programmed.

### WRITE REGISTER BIT FUNCTIONS

WRITE REGISTER 0







Note: (1) For SDLC it must be programmed to "01111110" for flag recognition.



WF	₹2s	віт	s P	PRIN	MODE		CONTENTS ON DATA BUS DRIVEN BY THE µPD7201 AT EACH INTA SE								EQU	EN	CE												
1	I C	H. A							lst IN	JTA					2nd INTA					3rd INTA (*)									
D <sub>5</sub>	D,	4 D	3			D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>
Ø	x	×		x	Non-vectored				Hig	h-Z							Hig	gh-Z							Hig	h-Z			
1	Ø	q		ø	8085 Master	1	1	ø	(Ca Ø	1) 1	1	ø	1	V7	V <sub>6</sub>	V5	∨4	V3	V <sub>2</sub>	V1	v <sub>0</sub>	ø	ø	ø	ø	ø	Ø	ø	ø
1	Ø	Ø		1	8085 Master	1	1	Ø	ø	1	1	Ø	1				Hig	gh-Z							Hig	h-Z			
1	ø	) 1		Ø	8085 Slave				Hig	h-Z				٧7	V6	۷5	V4	V <sub>3</sub>	V2	V1	V <sub>0</sub>	ø	Ø	Ø	Ø	Ø	Ø	Ø	Ø
1	Ø	) 1		1	8085 Slave				Hig	h-Z							Hig	gh-Z				High-Z							
1	1	Ø		Ø	8086				Hig	h-Z				٧7	٧6	۷5	V4	V3	V <sub>2</sub>	V1	V <sub>0</sub>								
1	1	Ø		1	8086				Hig	h-Z							Hig	gh-Z											

(\*) 3rd INTA is 8085 Mode

## **NEC Microcomputers, Inc.**



## INTELLIGENT GPIB INTERFACE CONTROLLER

DESCRIPTION The µPD7210 TLC is an intelligent GPIB Interface Controller designed to meet all of the functional requirements for Talkers, Listeners, and Controllers as specified by the IEEE Standard 488-1978. Connected between a processor bus and the GPIB, the TLC provides high level management of the GPIB to unburden the processor and to simplify both hardware and software design. Fully compatible with most processor architectures, Bus Driver/Receivers are the only additional components required to implement any type of GPIB interface.

### FEATURES • All Functional Interface Capability Meeting IEEE Standard

- SH1 (Source Handshake)
- AH1 (Acceptor Handshake)
- T5 or TE5 (Talker or Extended Talker)
- L3 or LE3 (Listener or Extended Listener)
- SR1 (Service Request)
- RL1 (Remote Local)
- PP1 or PP2 (Parallel Port (Remote or Local Configuration))
- DC1 (Device Clear)
- DT1 (Device Trigger)
- C1-5 (Controller (All Functions))
- Programmable Data Transfer Rate
- 16 MPU Accessible Registers 8 Read/8 Write
- 2 Address Registers
  - Detection of MTA, MLA, MSA (My Talk/Listen/Secondary Address)
  - 2 Device Addresses
- EOS Message Automatic Detection
- Command (IEEE Standard 488-78) Automatic Processing and Undefined Command Read Capability
- DMA Capability
- Programmable Bus Transceiver I/O Specification (Works with T.I./Motorola/Intel)
- 1 to 8 MHz Clock Range
- TTL Compatible
- N Channel MOS
- +5V Single Power Supply
- 40-Pin Plastic DIP
- 8080/85/86 Compatible

### **PIN CONFIGURATION**



PIN	NAME	I/O	DESCRIPTION
1	T/R1	0	Transmit/Receive Control – Input/Output Control Signal
			for the GPIB Bus Transceivers.
2	T/R2	0	Transmit/Receive Control – The function of T/R2, T/R3
			are determined by the value of TRMT, TRMU of the
2			Address mode register.
3	ULK	1	CIOCK — (1-8 MHz) Reference CIOCK for generating the
			IEEE Standard 488-1978
4	RST	1	Reset – Resets 7210 to an idle state when high (active high).
5	T/R3	0	Transmit/Receive Control – Function determined by
			TRM1 and TRM0 of address mode register (See T/R2).
6	DRQ	0	DMA Request - 7210 requests data transfer to the com-
			puter system, becomes low on input of DMA acknowledge
			signal DACK.
7	DACK		DMA Acknowledge – (Active Low) Signal connects the
			computer system data bus to the data register of the 7210.
8	CS		Chip Select – (Active Low) Enables access to the register
<u> </u>			selected by RSU-2 (read or write operation).
9	RD	1	Read — (Active Low) Places contents of read register
10	1410		specified by RS0-2 – on D0-7 (Computer Bus).
10	wn	1	write – (Active Low) writes data on DU-7 into the write
11		0	Interrupt Request _ (Active High/Low) Recomes active
			due to any 1 of 13 internal interrupt factors (unmasked)
	<b>INT</b>		active state software configurable, active high on chip reset.
12-19	D0-7	1/0	Data Bus – 8 bit bidirectional data bus, for interface to
			computer system.
20	GND		Ground.
21-23	RS0-2	1	Register Select – These lines select one of eight read
			(write) registers during a read (write) operation.
24	IFC	1/0	Interface Clear - Control line used for clearing the inter-
			face functions.
25	REN	1/0	Remote Enable – Control line used to select remote or
			local control of the devices.
26	ATN	1/0	Attention – Control line which indicates whether data on
			DIO lines is an interface message or device dependent message.
27	SRQ	1/0	Service Request – Control line used to request the con-
			troller for service.
28-35	DI01-8	1/0	Data Input/Output – 8 bit bidirectional bus for transfer of message on the GPIB
36	DAV	1/0	Data Valid – Handshake line indicating that data on DIO
			lines is valid.
37	NRFD	1/0	Ready for Data – Handshake line indicating that device is
			ready for data.
38	NDAC	1/0	Data Accepted – Handshake line indicating completion of
			message reception.
39	EOĪ	1/0	End or Identify – Control line used to indicate the end of
			multiple byte transfer sequence or to execute a parallel
	<u></u>		polling in conjunction with ATN.
40	vcc		+5V DC - Technical Specifications: +5V; NMOS;
	1	1	1 SUU IVIVV, 4U FINS, 1 I L COMPATIDIE, 1-8 MHZ.

PIN IDENTIFICATION

### **BLOCK DIAGRAM**



## μ PD7210

The IEEE Standard 488 describes a "Standard Digital Interface for Programmable Instrumentation" which, since its introduction in 1975, has become the most popular means of interconnecting instruments and controllers in laboratory, automatic test and even industrial applications. Refined over several years, the 488-1978 standard, also known as the General Purpose Interface Bus (GPIB), is a highly sophisticated standard providing a high degree of flexibility to meet virtually most all instrumentation requirements. The  $\mu$ PD7210 TLC implements all of the functions that are required to interface to the GPIB. While it is beyond the scope of this document to provide a complete explanation of the IEEE 488 Standard, a basic description follows:

The GPIB interconnects up to 15 devices over a common set of data control lines. Three types of devices are defined by the standard: Talkers, Listeners, and Controllers, although some devices may combine functions such as Talker/Listener or Talker/Controller.

Data on the GPIB is transferred in a bit parallel, byte serial fashion over 8 Data I/O lines (D101 – D108). A 3 wire handshake is used to ensure synchronization of transmission and reception. In order to permit more than one device to receive data at the same time, these control lines are "Open Collector" so that the slowest device controls the data rate. A number of other control lines perform a variety of functions such as device addressing, interrupt generation, etc.

The  $\mu$ PD7210 TLC implements all functional aspects of Talker, Listener and Controller functions as defined by the 488-1978 Standard, and on a single chip.

The  $\mu$ PD7210 TLC is an intelligent controller designed to provide high level protocol management of the GPIB, freeing the host processor for other tasks. Control of the TLC is accomplished via 16 internal registers. Data may be transferred either under program control or via DMA using the TLC's DMA control facilities to further reduce processor overhead. The processor interface of the TLC is general in nature and may be readily interfaced to most processor lines.

In addition to providing all control and data lines necessary for a complete GPIB implementation, the TLC also provides a unique set of bus transceiver controls permitting the use of a variety of different transceiver configurations for maximum flexibility.

### **INTERNAL REGISTERS**

The TLC has 16 registers, eight of which are read and 8 write.

REGISTER NAME		ADD	RES	SING		SPECIFICATION
	R	R	R	WR	CS	· · · · · · · · · · · · · · · · · · ·
	S	S	s	WR	CS	
	2	1	0	WR	CS	
Data In [OR]	0	0	0	WR	CS	DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0
Interrupt Status 1 [1R]	0	0	1	WR	CS	CPT APT DET END DEC ERR DO DI
Interrupt Status 2 [2R]	0	1	0	WŖ	CS	INT SRQ1 LOK REM CO LOKC REMC ADSC
Serial Poll Status [3R]	0	1	1	WR	CS	S8 PEND S6 S5 S4 S3 S2 S1
Address Status [4R]	1	0	0	WR	CS	CIC ATN SPMS LPAS TPAS LA TA MJMN
Command Pass Through [5R]	1	0	1	WR	CS	CPT7 CPT6 CPT5 CPT4 CPT3 CPT2 CPT1 CPT0
Address 0 [6R]	1	1	0	WR	cs	X DTO DLO AD5-0 AD4-0 AD3-0 AD2-0 AD1-0
Address 1 [7R]	1	1	1	WR	CS	EOI DT1 DL1 AD5-1 AD4-1 AD3-1 AD2-1 AD1-1
Byte Out [OW]	0	0	0	WR	CS	BO7 BO6 BO5 BO4 BO3 BO2 BO1 BO0
Interrupt Mask 1 [1W]	0	0	1	WR	CS	CPT APT DET END DEC ERR DO DI
Interrupt Mask 2 [2W]	0	1	0	WR	CS	0 SRQI DMAO DMAI CO LOKC REMC ADSC
Serial Poll Mode [3W]	0	1	1	WR	CS	S8 rsv S6 S5 S4 S3 S2 S1
Address Mode [4W]	1	0	0	WR	CS	ton Ion TRM1 TRM0 0 0 ADM1 ADM0
Auxiliary Mode [5W]	1	0	1	WR	CS	CNT2 CNT1 CNT0 COM4 COM3 COM2 COM1 COM0
Address 0/1 [6W]	1	1	0	WR	cs	ARS DT DL AD5 AD4 AD3 AD2 AD1
End of String [7W]	1	1	1	WR	CS	EC7 EC6 EC5 EC4 EC3 EC2 EC1 EC0

### INTRODUCTION

### GENERAL

### DATA REGISTERS

The data registers are used for data and command transfers between the GPIB and the microcomputer system.

DATA IN (0R)	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0
Holds data sent from	the GP	IB to th	ne com	outer				

	-							
DVTE OUT (OW)	DO7	POG	DOF	DO4	D02	DOD 1	DO1	POO)
RAIF OUT (OW)	1007	600	603	004	DUS.	DU2		

Holds information written into it for transfer to the GPIB

### INTERRUPT REGISTERS

The interrupt registers are composed of interrupt status bits, interrupt mask bits, and some other noninterrupt related status bits.



There are thirteen factors which can generate an interrupt from the  $\mu$ PD7210, each with their own status bit and mask bit.

The interrupt status bits are always set to one if the interrupt condition is met. The interrupt mask bits decide whether the INT bit and the interrupt pin will be active for that condition.

### **Interrupt Status Bits**

INT	OR of All Unmasked Interrupt Status Bits
СРТ	Command Pass Through
APT	Address Pass Through
DET	Device Trigger
END	End (END or EOS Message Received)
DEC	Device Clear
ERR	Error
DO	Data Out
DI	Data In
SRQI	Service Request Input
LOKC	Lockout Change
REMC	Remote Change
ADSC	Address Status Change
CO	Command Output

### Non Interrupt Status Bits

LOK	Lockout
REM	Remote/Local
DMAO	Enable/Disable DMA Out
DMAI	Enable/Disable DMA In

### SERIAL POLL REGISTERS

				RE	AD			
SERIAL POLL	-							
STATUS [3R]	S8	PEND	S6	<b>S</b> 5	S4	S3	S2	S1
				WR	ITE			
SERIAL POLL								
MODE [3W]	S8	rsv	S6	S5	S4	S3	S2	S1

The Serial Poll Mode register holds the STB (status byte: S8, S6-S1) sent over the GPIB and the local message rsv (request service). The Serial Poll Mode register may be read through the Serial Poll Status register. The PEND is set by rsv = 1, and cleared by NPRS • rsv = 1 (NPRS = Negative Poll Response State).

### ADDRESS MODE/STATUS REGISTERS

ADDRESS STATUS [4R]	CIC	ATN	SPMS	LPAS	TPAS	LA	ТА	MJMN
ADDRESS MODE [4W]	ton	lon	TRM1	TRM0	0	0	ADM1	ADM0

The Address Mode register selects the address mode of the device and also sets the mode for T/R3 and T/R2 the transceiver control lines.

The TLC is able to automatically detect two types of addresses which are held in address registers 0 and 1. The addressing modes are outlined below.

### ADDRESS MODES

ton	lon	ADM1	ADM0	ADDRESS MODE	CONTENTS OF ADDRESS (0) REGISTER	CONTENTS OF ADDRESS (1) REGISTER			
1	0	0	0	Talk only mode	Address Identification Not Necessary				
0	1	0	0	Listen only mode	Not	Used			
0	0	0	1	Address mode 1	Major talk address or Major listen address	Minor talk address or Minor listen address			
0	0	1	0	Address mode 2	Primary address (talk or listen)	Secondary address (talk or listen)			
0	0	1	1	Address mode 3	Primary address (major talk or major listen)	Primary address (minor talk or minor listen)			
Combinations other than above indicated Prohibited.									

Notes: A1 - Either MTA or MLA reception is indicated by coincidence of either address with the received address. Interface function T or L.

- A2 Address register 0 = primary, Address register 1 = secondary, interface function TC or LC.
- A3 CPU must read secondary address via Command Pass Through Register. TE or LC Command.

### ADDRESS STATUS BITS

ATN	Data Transfer Cycle (device in CSBS)
LPAS	Listener Primary Addressed State
TPAS	Talker Primary Addressed State
CIC	Controller Active
LA	Listener Addressed
ТА	Talker Addressed
MJMN	Sets minor T/L address Reset = Major T/L address
SPMS	Serial Poll Mode State

### ADDRESS REGISTERS

ADDRESS 0 [6R]	X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0
ADDRESS 1 [7R]	EOI	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1
ADDRESS 0/1 [6W]	ARS	DT	DL	AD5	AD4	AD3	AD2	AD1

Address settings are made by writing into the address 0/1 register. The function of each bit is described below.

### ADDRESS 0/1 REGISTER BIT SELECTIONS

- ARS Selects which address register 0 or 1
- DT Permits or Prohibits address to be detected as Talk
- DL Permits or Prohibits address to be detected as Listen
- AD5 AD1 Device address value

EOI - Holds the value of EOI line when data is received

### COMMAND PASS THROUGH REGISTER

COMMAND PASS THROUGH [5R]

[5R]	CPT7	CPT6	CPT5	CPT4	CPT3	CPT2	CPT1	CPT0	

The CPT register is used such that the CPU may read the DIO lines in the cases of undefined command, secondary address, or parallel poll response.

### END OF STRING REGISTER

END OF								
STRING [7W]	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0

This register holds either a 7 or 8 bit EOS message byte used in the GPIB system to detect the end of a data block. Aux Mode Register A controls the specific use of this register.

### AUXILIARY MODE REGISTER

AUXILIARY MODE [5W]

CNT2 CNT1 CNT0 COM4 COM3 COM2 COM1 COM0

This is a multipurpose register. A write to this register generates one of the following operations according to the values of the CNT bits.

	CNT				сом			OPERATION
2	1	0	4	3	2	1	0	OPERATION
0	0	0	С4	C3	C2	C1	c <sub>0</sub>	Issues an auxiliary command specified by C4 to C0.
0	0	1	0	F3	F2	F1	Fo	The reference clock frequency is specified and T <sub>1</sub> , T <sub>6</sub> , T <sub>7</sub> , T <sub>9</sub> are determined as a result.
0	1	1	U	s	P3	P2	P1	Makes write operation to the parallel poll register.
1	0	0	A4	A3	A2	A1	A <sub>0</sub>	Makes write operation to the aux. (A) register.
1	0	1	84	B3	B2	B1	BO	Makes write operation to the aux. (B) register.
1	1	0	0	0	0	E1	EO	Makes write operation to the aux. (E) register.

## AUXILIARY COMMANDS 0 0 0 C4 C3 C2 C1 C0

СОМ			
43210			
00000	iepon	-	Immediate Execute pon – Generate local pon Message
00010	crst	_	Chip Reset – Same as External Reset
00011	rrfd	-	Release RFD
00100	trig		Trigger
00101	rtl	-	Return to Local Message Generation
00110	seoi	-	Send EOI Message
00111	nvld	-	Non Valid (OSA reception) – Release DAC Holdoff
01111	vld	-	Valid (MSA reception, CPT, DEC, DET) – Release DAC Holdoff
0X001	sppf	_	Set/Reset Parallel Poll Flag
10000	gts		Go To Standby
10001	tca		Take Control Asynchronously
10010	tcs	—	Take Control Synchronously
11010	tcse	-	Take Control Synchronously on End
10011	ltn	-	Listen
11011	ltnc	-	Listen with Continuous Mode
11100	lun		Local Unlisten
11101	ерр		Execute Parallel Poll
1X110	sifc		Set/Reset IFC
1X111	sren	-	Set/Reset REN
10100	dsc		Disable System Control

## INTERNAL COUNTER 0010F3F2F1F0

The internal counter generates the state change prohibit times  $(T_1, T_6, T_7, T_9)$  specified in the IEEE std 488-1978 with reference to the clock frequency.

### AUXILIARY A REGISTER 1 0 0 A4 A3 A2 A1 A0

Of the 5 bits that may be specified as part of its access word, two bits control the GPIB data receiving modes of the 7210 and 3 bits control how the EOS message is used.
A <sub>1</sub>	A <sub>0</sub>	DATA RECEIVING MODE
0	0	Normal Handshake Mode
0	1	RFD Holdoff on all Data Mode
1	0	RFD Holdoff on End Mode
1	1	Continuous Mode

BIT NAME			FUNCTION
0.0	0	Prohibit	Permits (prohibits) the setting of the END bit
A2	1	Permit	by reception of the EOS message.
A.2	0	Prohibit	Permits (prohibits) automatic transmission of
~3	1	Permit	mission of EOS message TACS.
A4	0	7 bit EOS	Makes the 8 bits/7 bits of EOS register the
	1	8 bit EOS	valid EOS message.

### AUXILIARY B REGISTER 1 0 1 B4 B3 B2 B1 B0

The Auxiliary B Register is much like the A Register in that it controls the special operating features of the device.

BIT NAME		FUNCTION					
Ro	1 Permit		Permits (prohibits) the detection of undefined command. In other words, it permits (pro-				
BU	0	Prohibit	hibits) the setting of the CPT bit on reception of an undefined command.				
	1	Permit	Permits (prohibits) the transmission of the				
P1	0	Prohibit	(SPAS).				
Bo	1	T <sub>1</sub> (high-speed)	$T_1$ (high speed) as $T_1$ of handshake after transmission of 2nd byte following data				
52	0	T <sub>1</sub> (low-speed)	transmission of 2nd byte following data				
Ro	1	INT	Specifies the active level of INT pin				
03	0	INT	Specifies the active level of hit pin.				
В4	1	1st = SRQS	SRQS indicates the value of 1st level local message (the value of the parallel poll flag is ignored). SRQS = 1 1st = 1.				
			SRQS = 0 1st = 0.				
	0	1st = Parallel	The value of the parallel poll flag is taken				
		Poll Flag	as the 1st local message.				

#### AUXILIARY E REGISTER 1 1 0 0 0 0 E1 E0

This register controls the Data Acceptance Modes of the TLC.

віт	FUNCTION		
E0	1	Enable	DAC Holdoff by initiation of DCAS
	0	Disable	
E1	1	Enable	DAC Holdoff by initiation of DTAS
	0	Disable	

P1

Parallei Poll Register	0	1	1	U	S	P3	P2	
•								

The Parallel Poll Register defines the parallel poll response of the  $\mu$ PD7210.



## NEC Microcomputers, Inc.



## PROGRAMMABLE LCD CONTROLLER/DRIVER

DESCRIPTION The  $\mu$ PD7225 is a programmable peripheral device containing all the circuitry necessary for interfacing a microprocessor to a wide variety of alpha-numeric Liquid Crystal Displays (LCDs). The display controller hardware automatically synchronizes the drive signals for any static or multiplexed LCD containing up to 4 backplanes, and up to 32 segments. The  $\mu$ PD7225 is fully compatible with most microprocessors, and communicates with them through a 2-line, 8-bit Serial port. It can be easily configured into multiple chip designs for larger LCD applications. In addition, the  $\mu$ PD7225 includes on board 8-segment Numeric and 15-segment Alpha-Numeric decoders, and programmable blinking capabilities. The  $\mu$ PD7225 is manufactured with a low-power single 5V CMOS process, and is available in a 52-pin plastic flat package.

#### FEATURES • Single Chip LCD Controller

- Direct LCD Drive
- Selectable Backplace Drive Configuration
- Static; 2-, 3-, or 4-Backplane Multiplexed
- Programmable Display Configurations
  - 8-Segment Numeric up to 16 Characters
  - 15-Segment Alpha-Numeric up to 8 Characters
- 32-Segment Drive Lines
- Selectable Display Bias Configuration
  - Static; 1/2 or 1/3
- Automatic Synchronization of Segment and Backplane Drive Lines
- Dual 32 x 4 Bit RAMs for Display Data Storage
  - Programmable Display Data Addressing
    - Individual Segment
    - 16-Character, 8-Segment Numeric Decoder
    - 64-Character, 15-Segment Alpha-Numeric Decoder
  - Programmable Blinking Capability
    - Individual Segment, Individual Character, or Entire Display
  - 8-Bit Serial Interface
- Compatible with most 4-Bit, 8-Bit, and 16-Bit Microprocessors
- Fully Cascadable for Larger LCD Applications
- Single +5V Power Supply
- CMOS Technology
- 52-Pin Plastic Flat Package

#### **PIN CONFIGURATION**



PIN DESCRIPTION				
SYMBOL	DESCRIPTION			
S0-S31	LCD Segment Drive Outputs			
COM0-COM3	LCD Backplane Drive Outputs			
VSS	Ground			
VDD	Power Supply Positive			
VLCD1-VLCD3	LCD Power Supply			
SCK	Serial Clock Input			
SI	Serial Input			
CS	Chip Select			
C/D	Command/Data Select			
CL1, CL2	System Clock Input, Output			
SYNC	Synchronization Signal I/O Port for multiple chip			
BUSY	Busy Output			
RESET	Reset Input			
100				



#### COMMAND DESCRIPTION.

1. MODE SET

0 1 0 D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> 40-5F

The MODE SET command sets up the Backplane Drive Configuration, the Display Bias Voltage Configuration, and the A/C Drive Frequency for the  $\mu$ PD7225.

The Backplane Drive Configuration is defined as follows:

D3	D <sub>2</sub>	Backplane Drive Configuration
0	1	Static (1-Backplane)
1	1	2-Backplane Multiplexed
1	0	3-Backplane Multiplexed
0	0	4-Backplane Multiplexed

The Display Bias Voltage Configuration is defined as follows:

D <sub>4</sub>	Display Bias Voltage Configuration
0	1/3 (three voltage)
1	1/2 (two voltage)
X	Static (single voltage; default when D <sub>3</sub> D <sub>2</sub> = 00)

The A/C Drive Frequency is defined as follows:

D <sub>1</sub>	D <sub>0</sub>	A/C Drive Frequency
0	0	f <sub>c</sub> /2 <sup>7</sup> Hz
0	1	f <sub>c</sub> ∕2 <sup>8</sup> Hz
1	0	f <sub>c</sub> /2 <sup>9</sup> Hz
1	1	f <sub>c</sub> /2 <sup>11</sup> Hz

Note: LCD Frame Frequency = A/C Drive Frequency # of active Backplane Drive lines

2. UNSYNCHRONOUS DATA TRANSFER

00110000 30

The Normal Transfer of data from the Display Data RAM to the segment output latches latches occurs with the rising edge of CS. The UNSYNCHRONOUS DATA TRANS-FER command implements this mode of data transfer, and also disables the SYNCHRONOUS DATA TRANSFER operation.

3. SYNCHRONOUS DATA TRANSFER 00110001 31

Data can also be transferred from the Display Data RAM to the segment output latches with the rising edge of  $f_c$ . The SYNCHRONOUS DATA TRANSFER command implements this mode of data transfer, and also disables the UNSYNCHRONOUS DATA TRANSFER operation.

4. INTERRUPT DATA TRANSFER	0011 1000	38	COMMAND DESCRIPTION (CONT.)
Occasionally, the Host microprocessor system may itized Hardware interrupts, that may disrupt comm Display Data transfers to the $\mu$ PD7225 may be int $\mu$ PD7225 internal display data protocol, by issuing FER command at the beginning of the interrupt se updating may be resumed in an orderly fashion affic completed.	r experience events, suc nunications with the μl errupted, without disru g an INTERRUPT DAT ervice routine. Display ter the interrupt service	ch as prior- PD7225. upting the FA TRANS- data e routine is	
5. CLEAR Display Data	0 0 1 0 0 0 0 0	20	
All locations in the Display Data RAM are set to z DISPLAY DATA command. The Data Pointer is a location.	ero by executing the C lso cleared, and set to i	LEAR its initial	
6. CLEAR BLINKING DATA	0000 0000	00	
All locations in to Blinking Data RAM are set to ze BLINKING DATA command. The Data Pointer is initial location.	ero by executing the C also cleared, and set to	LEAR o its	
7. LOAD DATA POINTER 0 0 0 D <sub>4</sub> D <sub>3</sub>	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	E0-FF	

To access a particular location in either the Display Data RAM, or the BLINKING DATA RAM the Data Pointer must be given the corresponding address of that location. The LOAD DATA POINTER command transfers 5 bits of immediate data to the Data Pointer.

8. WRITE DISPLAY DATA 1 1 0 1 D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> D0-DF

The WRITE DISPLAY DATA command transfers 4 bits of immediate data to the Display Data RAM location addressed by the Data Pointer. After the transfer is complete, the Data Pointer is automatically incremented.

9. WRITE BLINKING DATA 1 1 0 0 D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> CO-CF

The WRITE BLINKING DATA command transfers 4 bits of immediate data to the Blinking Data RAM location addressed by the Data Pointer. After the transfer is complete, the Data Pointer is automatically incremented.

10. ENABLE DISPLAY

0 0 0 1 0 0 0 1 11

The ENABLE DISPLAY command turns on the LCD, and starts the automatic display controller hardware of the  $\mu PD7225.$ 

II. DISABLE DISPLAT	11	. 1	DI	SA	ΒL	ΕC	DIS	PLA	١Y
---------------------	----	-----	----	----	----	----	-----	-----	----

The DISABLE DISPLAY command turns off the LCD, and stops the automatic display controller hardware of the  $\mu$ PD7225.

12. ENABLE BLINKING



If a particular LCD application requires blinking several segments, the appropriate information must have been transferred to the Blinking Data RAM previously. The ENABLE BLINKING command selects the Blinking frequency according to the value of  $D_{D_r}$  and turns the Blinking feature on.

D <sub>0</sub>	Blinking Frequency
0	<sub>fc/2</sub> 16 Hz
1	f <sub>c</sub> /2 <sup>17</sup> Hz

13. DISABLE BLINKING

1									 
I	0	0	0	1	1	0	0	0	18

The DISABLE BLINKING command turns the Blinking feature OFF.

14. ENABLE SEGMENT DECODER

0	0	0	1	0	1	0	1	15

The  $\mu$ PD7225 has an internal 8-segment Numeric data decoder, and an internal 15-segment Alpha-Numeric data decoder. These decoders can be used for automatic display data addressing, by the Host microprocessor to absorb some of the system overhead required to decode display data for the  $\mu$ PD7225.

The ENABLE SEGMENT DECODER command implements this mode of display data addressing. Upon execution, display data received by the  $\mu$ PD7225 is diverted to one of the segment decoders. The segment decoder then writes display data to the Display Data RAM. The distinction between 8-segment decoding and 15-segment decoding is made by the MSB of the display data:



The DISABLE SEGMENT DECODER command stops the segment decode addressing, and enables the transfers of Display Data from the Host microprocessor directly to the Display Data RAM.

#### 16. OR DISPLAY DATA

1	0	1	1	D3	$D_2$	D1	DO	80-BF

The OR DISPLAY DATA command performs a LOGICAL OR between the Display Data addressed by the Data Pointer, and 4 bits of immediate data. The result is written to the same Display Data location, and the Data Pointer is automatically incremented.

- 17. AND DISPLAY DATA
- 1 0 0 1 D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> 90-9F

The AND DISPLAY DATA command performs a LOGICAL AND between the Display Data addressed by the Data Pointer, and 4 bits of immediate data. The result is written to the same Display Data location, and the Data Pointer is automatically incremented.

18. OR BLINKING DATA

1 0 1 0 D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> A0-AF

The OR BLINKING DATA command performs a LOGICAL OR between the Blinking Data addressed by the Data Pointer, and 4 bits of immediate data. The result is written to the same Blinking Data location, and the Data Pointer is automatically incremented.

**19. AND BLINKING DATA** 

0 0 0 D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> 80-8F

The AND BLINKING DATA command performs a LOGICAL AND between the Blinking Data addressed by the Data Pointer, and 4 bits of immediate data. The result is written to the same Blinking Data location, and the Data Pointer is automatically incremented.

#### COMMAND SUMMARY

		INSTRUCTION CODE								
					BINA	RY				
COMMAND	DESCRIPTION	D7	D <sub>6</sub>	D5	D4	D3	D <sub>2</sub>	D1	D0	HEX
1. Mode Set	Set up Driving Mode of LCD, including: 1) Backplane drive 2) Display Bias 3) LCD Frame Frequency	0	1	0	D4	D3	D <sub>2</sub>	D1	DO	40-5F
2. Unsychronous Data Transfer	Synchronize writing of display data with CS	0	0	1	1	0	0	0	0	30
3. Synchronous Data Transfer	Synchronize writing of display data with LCD Frame Frequency	0	0	1	1	0	0	0	1	31
4. Interrupt Data Transfer	Interrupt writing of display data	0	0	1	1	1	0	0	0	38
5. Clear Display Data	Clear the Display Data RAM and the Data Pointer	0	0	1	0	0	0	0	0	20
6. Clear Blinking Data	Clear the Blinking Data RAM and the Data Pointer	0	0	0	0	0	0	0	0	00
7. Load Data Pointer	Load Data Pointer with 5 Bits of Immediate Data	1	1	1	D4	D3	D2	D1	DO	EO-FF
8. Write Display Data	Write 4 Bits of Immediate Data to the Display Data Location addressed by the Data Pointer; Increment Data Pointer	1	1	0	1	D3	D2	D1	D <sub>0</sub>	D0-DF
9. Write Blinking Data	Write 4 Bits of Immediate Data to the Blinking Data Location addressed by the Data Pointer; Increment Data Pointer	1	1	0	0	D3	D <sub>2</sub>	D1	D <sub>0</sub>	C0-CF
10. Enable Display	Start Automatic LCD Controller Hardware	0	0	0	1	0	0	0	1	11
11. Disable Display	Stop Automatic LCD Controller Hardware	0	0	0	1	0	0	0	0	10
12. Enable Blinking	Start the Blinking Operation at the Frequency Specified by 1 Bit of Immediate Data	0	0	0	1	1	0	1	D <sub>0</sub>	1A-1B
13. Disable Blinking	Stop Blinking Operation	Ö	0	0	1	1	0	0	0	18
14. Enable Segment Decoder	Select 8-Segment Numeric or 15-Segment Alphanumeric Decoder Addressing	0	0	0	1	0	1	0	1	15
15. Disable Segment Decoder	Stop Segment Decoder Addressing; Return to indivi- dual segment addressing	0	0	0	1	0	1	0	0	14
16. OR Display Data	Perform a Logical OR between the Display Data addressed by the Data Pointer and 4 Bits of Immediate Data; Write Results to same Display Data Location; Increment Data Pointer	1	0	1	1	D3	D2	D1	Do	BO-BF
17. AND Display Data	Perform a Logical AND between the Display Data addressed by the Data Pointer and 4 Bits of Immediate Data; Write Result to same Display Data Location; Increment Data Pointer	1	0	0	1	D3	D <sub>2</sub>	D1	DO	90-9F
18. OR Blinking Data	Perform a Logical OR between Blinking Data addressed by the Data Pointer and 4 Bits of Immediate Data: Write Result to same Blinking Data Location; Increment Data Pointer	1	0	1	0	D3	D <sub>2</sub>	D1	DO	A0-AF
19. AND Blinking Data	Perform a Logical AND between Blinking Data addressed by the Data Pointer and 4 Bits of Immediate Data; Write Result to same Location; Increment Data Pointer	1	0	0	0	D3	D <sub>2</sub>	D1	Do	80-8F

Power Supply	0.3V to +7.0V
All Inputs and Outputs with Respect to VSS	-0.3V to V <sub>DD</sub> + 0.3V
Storage Temperature	40°C to +125°C
Operating Temperature	10°C to +70°C

#### ABSOLUTE MAXIMUM **BATINGS\***

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

 $T_a = -10^{\circ}C$  to +70°C;  $V_{DD} = +5.0V \pm 10\%$ 

$T_a = -10^{\circ}C$ to $+70^{\circ}C$ ; $V_{DD} = +5.0V \pm 10\%$									
		I	LIMITS						
PARAMETER	SYMBOL	MIN	түр	MAX	UNITS	CONDITIONS			
Supply Current	IDD		100		μA	No Load			
Input High Voltage	VIH	0.7 V <sub>DD</sub>		VDD	v	SI, <u>SÇK</u> , C/D, <del>CS</del> , SYNC, RESET			
Input Low Voltage	VIL	0		0.3 V <sub>DD</sub>	v	SI, <u>SCK</u> , C/D, CS, SYNC, RESET			
Clock High Voltage	V <sub>Ø</sub> H	0.7 V <sub>DD</sub>		V <sub>DD</sub>	v	CL1, External Clock			
Clock Low Voltage	$V_{\phi L}$	0		0.3 V <sub>DD</sub>	V	CL1, External Clock			
High Level Leakage Current	ЧЦІН			10	μA	SI, SCK, C/D, CS, RESET VI = VDD			
Low Level Leakage Current	LIL			-10	μA	SI, SCK, C/D, CS, RESET VI = 0V			
High Level Output Voltage	∨он	V <sub>DD</sub> -0.5			v	BUSY, I <sub>OH</sub> = -10 μΑ			
Low Level Output Voltage	VOL			0.5	v	$\overline{SYNC}, \overline{BUSY}, I_{OL} = 550 \ \mu A, \\ V_{DD} = 5.5V, T_a = 25^{\circ}C$			
High Level Output Current	юн			-180	μA	$\overline{SYNC}$ , V <sub>O</sub> = 0.5, V <sub>DD</sub> = 5.5V, T <sub>a</sub> = 25°C			

#### DC ELECTRICAL CHARACTERISTICS

 $2.7 \leq V_{LCD} \leq V_{DD}$ 

	0111001		LIMITS	A		CONDITIONS	
PARAMETER	SYMBOL	MIN	түр	MAX	UNITS		
Backplane Drive Output Impedance	RCOM		2		kΩ kΩ	COM <sub>0</sub> - COM <sub>3</sub> , Display Bias = 1/3 or Static COM <sub>0</sub> - COM <sub>3</sub> Display Bias = 1/2	
Segment Drive Output Impedance	RSEG		11		kΩ	S0 - S31	

#### DC ELECTRICAL CHARACTERISTICS FOR LCD

## CAPACITANCE $T_a = 25^{\circ}C$

			LIMITS			
PARAMETER	SYMBOL	MIN	түр	ΜΑΧ	UNITS	CONDITIONS
Input Capacitance	CI				pF	$\frac{SI, \overline{SCK}, C/\overline{D}, \overline{CS},}{RESET}$
Output Capacitance	с <sub>О</sub>				pF	CL <sub>2</sub> , BUSY, COM <sub>0</sub> - COM <sub>3</sub> , S <sub>0</sub> -S <sub>31</sub>
Input/Output Capacitance	C10				pF	SYNC
Clock Capacitance	CCLK				pF	CL1

#### AC ELECTRICAL CHARACTERISTICS

#### $T_a = -10^{\circ}C$ to +70°C; $V_{DD} = +5.0V \pm 10\%$

			LIMITS			CONDITIONS	
PARAMETER	SYMBOL	MIN	ТҮР	МАХ	UNITS		
Clock Frequency	f <sub>c</sub>		200		kHz	R <sub>f</sub> = kΩ	
Clock Cycle	<sup>t</sup> CY <sub>φ</sub>		5		μS	External Clock	
Clock Pulse Width High	tW¢H				μS	External Clock	
Clock Pulse Width Low	tW¢∟				μS	External Clock	
SCK Cycle	<sup>t</sup> CYK	1			μS		
SCK Pulse Width High	™ĸĦ				nS		
SCK Pulse Width Low	<sup>t</sup> WKL				nS		
SCK Hold Time	<sup>t</sup> нкв	0			nS	after BUSY1	
SI Setup Time	<sup>t</sup> SI <sub>K</sub>	250			nS	to SCK1	
SI Hold Time	<sup>t</sup> HK <sub>l</sub>	200			nS	after SCK1	
BUSY↓ Delay Time	<sup>t</sup> DB <sub>C</sub>	1			μS	after $\overline{\text{CS}}$	
BUSY↓ Delay Time	<sup>t</sup> DKB			3	μS	after 8th $\overline{SCK^{\uparrow}}$	
C/D Setup Time	<sup>t</sup> SD <sub>K</sub>	9			μS	to 8th SCK1	
C/D Hold Time	<sup>t</sup> HK <sub>D</sub>	1			μS	after 8th SCK1	
CS Setup Time	<sup>t</sup> SC <sub>K</sub>				μS	to 1st SCK↓	
CS Hold Time	<sup>t</sup> нк <sub>C</sub>	1			μS	after 8th SCK1	
High Level CS Pulse Width	tWH <sub>C</sub>	8 tCY $_{\phi}$			μS		
Low Level CS Pulse Width	tWLC	8 tCY $_{\phi}$			μS		







## NOTES

## **NEC Microcomputers, Inc.**



## PROGRAMMABLE LCD CONTROLLER/DRIVER

DESCRIPTION The  $\mu$ PD7227 is a programmable peripheral device containing all the circuitry necessary for interfacing a microprocessor to a wide variety of dot matrix Liquid Crystal Displays (LCDs). The display controller hardware automatically synchronizes the drive signals for a multiplexed dot matrix LCD containing up to 16 rows and up to 48 columns. The  $\mu$ PD7227 is fully compatible with most microprocessors, and communicates with them through a 3-line, 8-bit serial I/O port. It can be easily configured into multiple chip designs for larger LCD applications, and includes an ASCII 5 x 7 dot matrix decoder to simplify alphanumeric display data decoding. The  $\mu$ PD7227 is manufactured with a low-power single 5V CMOS process, and is available in a 64-pin plastic flat package.

#### FEATURES • Single Chip LCD Controller

- Direct LCD Drive
- Selectable 8- or 16-Backplane Multiplexed Drive
- Programmable Display Configurations
- 8-Row by 40-Column Dot Matrix
- Cascadable into
  - 16-Row Multiplexed Backplane Applications
  - 40-Column Drive Applications
- Selectable Display Bias Configuration
- Automatic Synchronization of Row and Column Drive Lines
- Dual 40 x 8 Bit RAMs for Display Data Storage
- Programmable Display Data Addressing
  - -- Individual Dot
  - 64-Character ASCII 5 x 7 Dot Matrix Decoder
- 8-Bit Serial Interface
- Compatible with most 4-Bit, 8-Bit, and 16-Bit Microprocessors
- Fully Cascadable for Larger LCD Applications
- Single +5V Power Supply
- CMOS Technology
- 64-Pin Plastic Flat Package

#### PIN CONFIGURATION



#### PIN NAMES

SYMBOL	DESCRIPTION
0L0-COL39	LCD Column Drive Outputs
ROW0-ROW7	LCD Row/Column Drive Outputs
ss (v <sub>lcd0</sub> )	Ground
LCD1.VLCD4	LCD Power Supply
DD (VLCD5)	Power Supply Positive
<b>CK</b>	Serial Clock Input
51	Serial Input
O/BUSY	Serial Output/Busy Output
26	Chip Select
C/D	Command Data Select
SYNC	Synchronization Signal I/O Port for cascaded applications
CL	System Clock Input
RESET	Reset Input
NC	No Connection

#### **BLOCK DIAGRAM**





#### μPD7227G PACKAGE DIMENSIONS

## **NEC** Microcomputers, Inc.



## **DIGITAL SIGNAL PROCESSOR**

DESCRIPTION The NEC μPD7720 Signal Processing Interface (SPI) is an advanced architecture microcomputer optimized for signal processing algorithms. Its speed and flexibility allow the SPI to efficiently implement signal processing functions in a wide range of environments and applications.

The NEC SPI is the state of the art in signal processing today, and for the future.

#### 

- Digital Filtering
- Fast Fourier Transforms (FFT)
- Dual-Tone Multi-Frequency (DTMF) Transmitters/Receivers
- High Speed Data Modems
- Equalizers
- Adaptive Control
- Sonar/Radar Image Processing
- Numerical Processing

PERFORMANCE BENCHMARKS	<ul> <li>Second Order Digital Filter (BiQuad)</li> <li>SINE/COS of Angles</li> <li>μ/A LAW to Linear Conversion</li> <li>FFT: 32 Point Complex</li> </ul>	2.25 μs 5.25 μs 0.50 μs 0.7 ms
	64 Point Complex	1.6 ms

#### FEATURES • Fast Instruction Execution - 250 ns

- 16 Bit Data Word
- Multi-Operation Instructions for Optimizing Program Execution
- Large Memory Capacities

	Program	ROM	512 x 23	Bits
--	---------	-----	----------	------

<ul> <li>Coefficient ROM</li> </ul>	510 x 13 Bits

- Data RAM 128 x 16 Bits
- Fast (250 ns) 16 x 16-31 Bit Multiplier
- Dual Accumulators
- Four Level Subroutine Stack for Program Efficiency
- Multiple I/O Capabilities
  - Serial
  - Parallel
  - DMA
- Compatible with Most Microprocessors, Including:
  - μPD8080
  - μPD8085
- μPD8086
- μPD780 (Z80<sup>TM\*</sup>)
- Power Supply +5V
- Technology NMOS
- Package 28 Pin Dip

<sup>\*</sup>Z80 is a trademark of Zilog Corporation.

	-			
NC	1		28	
DACK	2		27	
	3		26	टड 🗆
P0 🗖	4		25	
P1 🗖	5		24	T WR
₽o□	6		23	🗅 зора
₽1□	7	μPD7720D	22	🗅 so
D2	8		21	🗖 sı
D₃□	9		20	SOEN
D₄□	10		19	SIEN
D5	11		18	🗆 ѕск
D6	12		17	П ІМТ
	13		16	
GND 🗖	14		15	ПСГК

Fabricated in high speed NMOS, the µPD7720 SPI is a complete 16-bit microcomputer FUNCTIONAL DESCRIPTION on a single chip. ROM space is provided for program and coefficient storage, while the on-chip RAM may be used for temporary data, coefficients and results. Computational power is provided by a 16-bit Arithmetic/Logic Unit (ALU) and a separate 16 x 16 bit fully parallel multiplier. This combination allows the implementation of a "sum of products" operation in a single 250 nsec instruction cycle. In addition, each arithmetic instruction provides for a number of data movement operations to further increase throughput. Two serial I/O ports are provided for interfacing to codecs and other serially-oriented devices while a parallel port provides both data and status information to conventional  $\mu P$  for more sophisticated applications. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a stand alone microcomputer.

Memory is divided into three types, Program ROM, Data ROM, and Data RAM. The 512 x 23 bit words of Program ROM are addressed by a 9-bit Program Counter which can be modified by an external reset, interrupt, call, jump, or return instruction.

The Data ROM is organized in  $512 \times 13$  bit words and is also addressed through a 9-bit ROM pointer (RP Reg.) which may be modified as part of an arithmetic instruction so that the next value is available for the next instruction. The Data ROM is ideal for storing the necessary coefficients, conversion tables and other constants for all your processing needs.

The Data RAM is 128 x 16 bit words and is addressed through a 7-bit Data Pointer (DP Reg.). The DP has extensive addressing features that operate simultaneously with arithmetic instructions so that no added time is taken for addressing or address modification.



#### PIN CONFIGURATION

#### MEMORY

**BLOCK DIAGRAM** 

I

#### PIN IDENTIFICATION

PIN	NAME	1/0	FUNCTION
1	NC	1	No Connection.
2	DACK	1	DMA Request Acknowledge. Indicates to the $\mu$ PD7720 that the Data Bus is ready for a DMA transfer. (DACK = $\overline{CS} \bullet A_0 = 0$ )
3	DRQ	0	DMA Request signals that the $\mu$ PD7720 is requesting a data transfer on the Data Bus.
4,5	P0, P1	0	$P_0$ , $P_1$ are general purpose output control lines.
6-13	D0-D7	I/O Tristate	Port for data transfer between the Data Register or Status Register and Data Bus.
14	GND		
15	CLK	I	Single phase Master Clock input.
16	RST	I	Reset initializes the $\mu$ PD7720 internal logic and sets the PC to 0.
17	INT	I	Interrupt. A low to high transition on this pin will (if interrupts are enabled by the program) execute a call instruction to location 100H.
18	SCK	I	Serial Data Input/Output Clock. A serial data bit is transferred when this pin is high.
19	SIEN	l	Serial Input Enable. This line enables the shift clock to the Serial Input Register.
20	SOEN	I	Serial Output Enable. This pin enables the shift clock to the Serial Output Register.
21	SI	1	Serial Data Input. This pin inputs 8 or 16 bit serial data words from an external device such as an A/D converter.
22	SO	0	Serial Data Output. This pin outputs 8 or 16 bit data words to an external device such as an D/A converter.
23	SORQ	0	Serial Data Output Request. Specifies to an external device that the Serial Data Register has been loaded and is ready for output. SORQ is reset when the entire 8 or 16 bit word has been transferred.
24	WR	1	Write Control Signal writes the contents of data bus into the Data Register.
25	RD	Ι	Read Control Signal. Enables an output to the Data Port from the Data or Status Register.
26	<del>cs</del>	I	Chip Select. Enables data transfer with Data or Status Port with $\overline{\text{RD}}$ or $\overline{\text{WR}}$ .
27	A <sub>0</sub>	I	Selects Data Register for Read/Write (low) or Status Register for read (high).
28	Vcc		+5V Power

## μ PD7720

#### General

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multipler, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add, or other arithmetic operation, and move data between internal registers in a single instruction cycle.

#### ALU

The ALU is a 16-bit 2's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

#### Accumulators (ACCA/ACCB)

Associated with the ALU are a pair of 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction (except NOP). In addition to Zero Result, Sign Carry, and Overflow Flags, the SPI incorporates auxilliary Overflow and Sign Flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as 3 successive additions or subtractions.

FLAG A	SA1	SA0	СА	ZA	OVA1	OVA0
FLAG B	SB1	SBO	СВ	ZB	OVB1	OVB0

#### ACC A/B FLAG REGISTERS

#### Sign Register (SGN)

When OVA1 (or OVB1) is set, the SA1 (or SB1) bit will hold the corrected sign of the overflow. The SGN Register will use SA1 (SB1) to automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated valve.

#### Multiplier

Thirty-one bit results are developed by a 16 x 16 bit 2's complement multiplier in 250 ns. The result is automatically latched in 2-16-bit registers M&N (LSB in N is zero) at the end of each instruction cycle. The ability to have a new product available and to be able to use it in each instruction cycle, provides significant advantages in maximizing processing speed for real time signal processing.

#### Stack

The SPI contains a 4-level program stack for efficient program usage and interrupt handling.

#### Interrupt

A single level interrupt is supported by the SPI. Upon sensing a high level on the INT terminal, a subroutine call to location 100H is executed. The EI bit of the status register is automatically reset to 0 thus disabling the interrupt facilities until reenabled under program control.

#### ARITHMETIC CAPABILITIES

#### INPUT/OUTPUT General

The NEC SPI has 3 communication ports; 2 serial and one 8-bit parallel, each with their own control lines for interface handshaking. The parallel port also includes DMA control lines (DRQ and DACK) for high speed data transfer and reduced processor overhead. A general purpose 2 bit output (see Figure 1) port, rounds out a full complement of interface capability.



#### Serial I/O

Two shift registers (SI, SO) that are software-configurable to 8 or 16 bits and are externally clocked (SCK) provide simple interface between the SPI and serial peripherals such as, A/D and D/A converters, codecs, or other SPIs.



1 Data clocked out on falling edge of SCK.

② Data clocked in on rising edge of SCK.

3 Broken line denotes consecutive sending of next data.

# PARALLEL I/O The 8-bit parallel I/O port may be used for transferring data or reading the SPI's status. Data transfer is handled through a 16-bit Data Register (DR) that is software-configurable for double or single byte data transfers. The port is ideally suited for operating with 8080, 8085 and 8086 processor buses and may be used with other processors and computer systems.

CS	A <sub>0</sub>	WR	RD	OPERATION
1 X	x ð x	× 1	x }	No effect on internal operation. D0-D7 are at high impedance levels.
0	0	0	1	Data from D0-D7 is latched to DR (1)
0	0	1	0	Contents of DR are output to D0-D7 (1)
0	1	0	1	lllegal
0	1	1	0	Eight MSBs of SR are output to D0-D7
0	x	0	0	Illegal

#### PARALLEL R/W OPERATION

① Eight MSBs or 8 LSBs of data register (DR) are used depending on DR status bit (DRS).

The condition of  $\overrightarrow{DACK} = 0$  is equivalent to  $A_0 = \overrightarrow{CS} = 0$ .

#### Status Register (SR)

MSB

LSB

RQM USF1 USF0 DRS DMA DRC SOC SIC EI 0 0 0 0 0 P1 P0																
	RQM	USF1	USF0	DRS	DMA	DRC	soc	SIC	EI	0	0	0	° O	0	P1	PO

The status register is a 16-bit register in which the 8 most significant bits may be read by the system's MPU for the latest I/O and processing status.

RQM – (Request for Master):	A read or write from DR to IDB sets RQM = 1. An Ext read (write) resets RQM = 0.
USF1 – (User Flag 1)∶) USF0 – (User Flag 0)∶)	General purpose flags which may be read by an external processor for user defined signalling
DRS – (DR Status):	For 16 bit DR transfers (DRC = 0) DRS = 1 after first 8 bits have been transferred, DRS = 0 after all 16 bits
DMA (DMA Enable):	DMA = 0 (Non DMA transfer mode) DMA = 1 (DMA transfer mode)
DRC – (DR Control):	DRC = 0 (16 bit mode), DRC = 1 (8 bit mode)
SOC – (SO Control):	SOC = 0 (16 bit mode), $SOC = 1$ (8 bit mode)
SIC – (SI Control):	SIC = 0 (16 bit mode), SIC = 1 (8 bit mode)
EI – (Enable Interrupt):	EI = 0 (interrupts disabled), EI = 1 (interrupts enabled)
P0/P1 (Ports 0 and 1):	P0 and P1 directly control the state of output pins P0 and P1

## INSTRUCTIONS T

The SPI has 3 types of instructions all of which are one word, 23 bits long and execute in 250 ns.

	22 21	20 19	18 17 16	15 14	13 12	11 10 9	8	7	6	54	:	3	2	10
OP	0 0	P- SELECT	ALU	A S L	DPL	D₽ <sub>H</sub> ·M	R P D C B		SR	с		_	DS.	т
RT	01		Same as OP instruction											

#### A) Arithmetic/Move-Return (OP = 00/RT = 01)

There are two instructions of this type, both of which are capable of executing all ALU functions listed in Table 2 on the value specified by the ALU input (i.e., P select field see Table 1).

Table 1. OP, F	٢.	Γ
----------------	----	---

	P-Select Field	
Mnemonic	D <sub>20</sub> D <sub>19</sub>	ALU Input
RAM	0 0	RAM
IDB	0 1	*Internal Data Bus
М	1 0	M Register
N	. 1 1	N Register

\*Any value on the on-chip data bus. Value may be selected from any of registers listed in Table 7 source register selections.

Table	2.	OP,	RT
		••••	

Flags	Affected

		ALU	Field			Flag A	SA1	SA0	CA	ZA	OVA1	OVA0
Mnemonic	D18	D17	D16	D15	ALU Function	Flag B	SB1	SB0	СВ	ZB	OVB1	OVB0
NOP	0	0	0	0	No Operation		-	-	-		-	
OR	0	0	0	1	OR		ø	\$	\$	Ø	ø	ø
AND	0	0	1	0	AND		Ø	\$	\$	Ø	ø	ø
XOR	0	0	1	1	Exclusive OR		ø	\$	\$	ø	ø	ø
SUB	0	1	0	0	Subtract		\$	\$	\$	\$	\$	ø
ADD	0	1	0	1	ADD		\$,	\$	\$	\$	\$	\$
SBB	0	1	1	0	Subtract with Borrow		\$	\$	\$	¢	\$	\$
ADC	0	1	1	1	Add with Carry		\$	\$	\$	\$	\$	\$
DEC	1	0	0	0	Decrement ACC		\$	\$	\$	\$	\$	\$
INC	1	0	0	1	Increment ACC		\$	\$	\$	\$	\$	¢
СМР	1	0	1	0	Complement ACC (1's Complement)		\$	\$	\$	ø	ø	ø
SHR1	1	0	1	1	1-bit R-Shift		\$	\$	÷*‡	ø	ø	ø
SHL1	1	1	0	0	1-bit L-Shift		\$	\$	\$	ø	ø	ø
SHL2	1	1	0	1	2-bit L-Shift		ø	\$	\$	ø	ø	ø
SHL4	1	1	1	0	4-bit L-Shift		ø	\$	\$	ø	ø	ø
XCHG	1	1	1	1	8-bit Exchange		ø	\$	\$	ø	ø	ø

Affected by result
No affect
Reset

Table 3. OP, RT

	ASL Field	
Mnemonic	D14	ACC Selection
ACCA	0	A <sub>CC</sub> A
ACCB	1	A <sub>CC</sub> B

#### Table 4. OP, RT

	DPL	Field	
Mnemonic	D <sub>13</sub>	D12	DP3-DP0
DPNOP	0	0	No Operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

Table 5. OP, RT

	DP	<sub>1</sub> -M Fi	eld				;						
Mnemonic	D11	D10	Dg	Exclusive OR									
мо	0	0	0	(DP <sub>6</sub>	DP5 DP4)	¥	(0	0	0)				
M1	0	0	1	DP <sub>6</sub>	DP5 DP4	¥	(0	0	1)				
M2	0	1	0	DP <sub>6</sub>	DP5 *DP4	¥	(0	1	0)				
МЗ	0	1	1	DP <sub>6</sub>	DP5 DP4	¥	(0	1	1)				
M4	1	0	0	DP <sub>6</sub>	DP5 DP4	¥	(1	0	0)				
M5	1	0	1	DP <sub>6</sub>	DP5 DP4	¥	(1	0	1)				
M6	1	1	0	DP6	DP5 DP4	¥	(1	1	0)				
M7	1	1	1	DP6	DP5 DP4	¥	(1	1	1				

2) 22

Table 6.	OP,RT
----------	-------

	RPDCR	
Mnemonic	D <sub>8</sub>	Operation
RPNOP	0	No Operation
RPDEC	1	Decrement RP

Besides the arithmetic functions these instructions can also modify (1) the RAM Data Pointer DP, (2) the Data ROM Pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register (the possible source and destination registers are listed in Tables 7 and 8 respectively). The difference in the two instructions of this type is that one executes a subroutine or interrupt return at the end of the instruction cycle while the other does not.

		SRC	Field	d	
Mnemonic	D7	D6	D5	D4	Specified Register
NON	0	0	0	0.	NO Register
А	0	0	0	1	ACC A (Accumulator A)
В	0	0	1	0	A <sub>CC</sub> B (Accumulator B)
TR	0	0	1	1	TR Temporary Register
DP	0	1	0	0	DP Data Pointer
RP	0	1	0	1	RP ROM Pointer
RO	0	1	1	0	RO ROM Output Data
SGN	0	1	1	1	SGN Sign Register
DR	1	0	0	0	DR Data Register
DRNF	1	0	0	1	DR Data No Flag ①
SR	1	0	1	0	SR Status
SIM	1	0	1	1	SI Serial in MSB (2)
SIL	1	1	0	0	SI Serial in LSB ③
к	1	.1	0	1	K Register
L	1	1	1	0	L Register
MEM	1	1	1	1	RAM

Table 7.	OP,	RT
----------	-----	----

1 DR to IDB RQM not set. IN DMA DRQ not set.

② First bit in goes to MSB, last bit to LSB.

③ First bit in goes to LSB, last bit to MSB (bit reversed).

Table 7 - List of Registers Specified by the Source Field (SRC)

DST Field					
Mnemonic	D3	D2	D1	D <sub>0</sub>	Specified Register
@NON	0	0	0	0	NO Register
@A	0	Ò	0	1	ACC A (Accumulator A)
@B	0	0	1	0	ACC B (Accumulator B)
@TR	0	0	1	1	TR Temporary Register
@DP	0	1	0	0	DP Data Pointer
@RP	0	1	0	1	RP ROM Pointer
@DR	0	1	1	0	DR Data Register
@SR	0	1	1	1	SR Status Register
@SOL	1	0	0	0	SO Serial Out LSB ①
@SOM	1	0	0	1	SO Serial Out MSB ②
@K	1	0	1	0	K (Mult)
@KLR	1	0	1	1	$IDB \rightarrow K ROM \rightarrow L$ ③
@KLM	1	1	0	0	Hi RAM $\rightarrow$ K IDB $\rightarrow$ L ④
@L	1	1	0	1	L (Mult)
@NON	1	1	1	0	NO Register
@MEM	1	1	1	1	RAM

Table 8. OP, RT, LDI

1 LSB is first bit out.

② MSB is first bit out.

③ Internal data bus to K and ROM to L register.

④ Contents of RAM address specified by DP<sub>6</sub> = 1 (i.e., 1, DP<sub>5</sub>, DP<sub>4</sub>, DP<sub>0</sub>) is placed in K register. IDB is placed in L.

Table 8 - List of Registers Specified by the Destination Field (DST)

#### B) Jump/Call/Branch

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	ą	2	1	0
1	2	в	RCH	1		(	CND						r	JA						/	/	7

#### JP Instruction Field Specifications

Three types of execution address modification instructions are accommodated by the processor and are listed in Table 9. All of the instructions, if unconditional or the specified condition is true, take their next program execution address from the Next Address field (NA), otherwise PC = PC + 1.

#### Table 9. Branch Field Selections (BRCH)

20	19	18	Instruction
1	0	0	Uncondition jump
1	0	1	Subroutine call
0	1	0	Condition jump

For the conditional jump instruction, the condition field specifies the jump condition. Table 10 lists all the instruction mnemonics of the J/C/B OP codes.

The SPI offers all the execution modification instructions necessary for efficient, data, I/O and arithmetic control.

			BR						
Mnemonic	D <sub>20</sub>	D19	D <sub>18</sub>	D17	D16	D15	D14	D <sub>13</sub>	Conditions
JMP	1.	0	0	0	0	0	0	0	No Condition
CALL	1	0	1	0	0	0	0	0	No Condition
JNCA	0	1	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	CA = 1
JNCB	0	1	0	0	0	0	1	0	CB = 0
JCB	0	1	0	0	0	0	1	1	CB = 1
JNZA	0	1	0	0	0	1	0	0	ZA = 0
JZA	0	1	0	0	0	1	0	1	ZA = 1
JNZB	0	1	0	0	0	1	1	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	ZB = 1
JNOVA0	0	1	0	0	1	0	0	0	OVA0 = 0
JOVA0	0	1	0	0	1	0	0	1	OVA0 = 1
JNOVB0	0	1	0	0	1	0	1	0	OVB0 = 0
JOVB0	0	1	0	0	1	0	1	1	OVB0 = 1
JNOVA1	0	1	0	0	1	1	0	0	OVA1 = 0
JOVA1	0	1	0	0	1	1	0	1	OVA1 = 1
JNOVB1	0	1	0	0	1	1	1	0	OVB1 = 0
JOVB1	0	1	0	0	1	1	1	1	OVB1 = 1
JNSA0	0	1	0	1	0	0	0	0	SA0 = 0
JSA0	0	1	0	1	0	0	0	1	SA0 = 1
JNSB0	0	1	0	1	0	0	1	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	1	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	DPL = 0
JDPLF	0	1	0	1	1	0	0	1	$DP_L = F(HEX)$
JNSIAK	0	1	0	1	1	0	1	0	SI ACK = 0
JSIAK	0	1	0	1	1	•0	1	1	SI ACK = 1
JNSOAK	0	1	0	1	1	1	0	0	SO ACK = 0
JSOAK	0	1	0	1	1	1	0	1	SO ACK = 1
JNRQM	0	1	0	1	1	1	1	0	RQM = 0
JRQM	0	1	0	1	1	1	1	1	RQM = 1

Table 10. Condition Field Specifications

\*BRCH or CND values not in this table are prohibited.

## **µPD7720**

#### C) Load Data (LDI)

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1								10	5								V	1	DS	sт	

The Load Data instruction will take the 16-bit value contained in the Immediate Data field (ID) and place it in the location specified by the Destination field (DST) (see Table 8).





INSTRUCTION EXECUTION TIMING

ABSOLUTE MAXIMUM	Voltage (V <sub>CC</sub> Pin)	0.5 to +7.0 Volts 🛈
RATINGS*	Voltage, Any Input	0.5 to +7.0 Volts ①
	Voltage, Any Output	0.5 to +7.0 Volts 🛈
	Operating Temperature	10°C to +70°C
	Storage Temperature	65°C to +150°C

Note: 1) With respect to GND.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent : damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

#### DC CHARACTERISTICS

 $T_a = -10 \sim +70^{\circ}$ C,  $V_{CC} = +5V \pm 5\%$ 

				A CONTRACTOR OF A CONTRACTOR O		
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITION
Input Low Voltage	VIL	-0.5		0.8	v	
Input High Voltage	VIH	2.0		V <sub>CC</sub> +0.5	v	
CLK Low Voltage	V <sub>¢L</sub>	-0.5		0.45	v	
CLK High Voltage	V <sub>ØH</sub>	3.5		VCC +0.5	v	
Output Low Voltage	VOL			0.45	V	IOL = 2.0 mA
Output High Voltage	∨он	2.4			V	I <sub>OH</sub> = -400 μA
Input Load Current	LIL			-10	μĀ	VIN = 0V
Input Load Current	ГГІН			10	μA	VIN = VCC
Output Float Leakage	LOL			-10	μA	VOUT = VCC
Output Float Leakage	LOH			10	μA	VOUT = 0.47V
Power Supply Current	Icc		200	280	mA	
	a - and a - a - a - a - a - a - a - a - a - a					

PARAMETER	SYMBOL	MIN	TYP	МАХ	UNIT	CONDITION
CLK, SCK Input Capacitance	Cφ			20	pF	
Input Pin Capacitance	CIN			10	рF	f <sub>c</sub> = 1 MHz
Output Pin Capacitance	COUT			20	pF	

 $T_a = -10 \sim +70^{\circ}$ C,  $V_{CC} = +5V \pm 5\%$ 

PARAMETER	SYMBOL	MIN	ТҮР	ΜΑΧ	UNIT	CONDITION
CLK Cycle Time	ΦCY	125		2000	ns	
CLK Pulse Width	φD	50			ns	· ·
CLK Rise Time	¢R			20	ns	
CLK Fall Time	φF			20	ns	
Address Setup Time for RD	tAR	0			ns	
Address Hold Time for RD	<sup>t</sup> RA	0			ns	
RD Pulse Width	tRR	200			ns	
Data Delay from RD	tRD			150	ns	CL = 100 pF
Read to Data Floating	tDF	20		100	ns	CL = 100 pF
Address Setup Time for WR	tAW	0			ns	
Address Hold Time for WR	tWA	0			ns	
WR Pulse Width	tww	200			ns	
Data Setup Time for WR	tDW	150			ns	
Data Hold Time for WR	twd	0			ns	
DRQ Delay	tAM			150	ns	CL = 100 pF
SCK Cycle Time	tSCY	480		DC	ns	
SCK Pulse Width	<sup>t</sup> SCK	230			ns	
SCK Rise/Fall Time	tRSC			20	ns	
SORQ Delay	t DRQ	30		150	ns	CL = 100 pF
SOEN Setup Time	tsoc	50			ns	
SOEN Hold Time	tcso	10	1		ns	
SO Delay	<sup>t</sup> DCK			150	ns	
SO Delay from SORQ	<sup>t</sup> DZRQ	*				
SO Delay from SCK	tDZSC	*				
SO Delay from SOEN	<sup>t</sup> DZE	*				
SOEN to SO Floating	tHZE	*				
SCK to SO Floating	tHZSC	*				
SORO to SO Floating	tHZRO	*				
SIEN, SI Setup Time	tDC	50			ns	
SIEN, SI Hold Time	tCD	20			ns	
P <sub>0</sub> , P <sub>1</sub> Delay	tDP			300	ns	
RST Pulse Width	<sup>t</sup> RST	4			ΦCΥ	
INT Pulse Width	• <sup>t</sup> INT	8			ΦCΥ	
· · · · · · · · · · · · · · · · · · ·		L		L		

\*To be specified

#### AC CHARACTERISTICS



**READ OPERATION** 



WRITE OPERATION









РОЯТ ОUТРИТ СLК Ро, Р1







7720DS-12-80-CAT

## **NEC Microcomputers, Inc.**

## 2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER

NEC μPD8155 μPD8155-2 μPD8156 μPD8156-2

DESCRIPTION The µPD8155 and µPD8156 are µPD8085A family components having 256 X 8 Static RAM, 3 programmable I/O ports and a programmable timer. They directly interface to the multiplexed µPD8085A bus with no external logic. The µPD8155 has an active low chip enable while the µPD8156 is active high.

#### FEATURES • 256 X 8-Bit Static RAM

- Two Programmable 8-Bit I/O Ports
- One Programmable 6-Bit I/O Port
- Single Power Supplies: +5 Volt, ±10%
- Directly interfaces to the µPD8085A and µPD8085A-2
- Available in 40 Pin Plastic Packages

PIN CONFIGURATION			
FIN CONFIGURATION	PC3 🗖 1	$\cup$	40 🗖 Vcc
	PC4 C 2		39 D PC2
	TIMER IN 🗖 3		38 🗖 PC1
	RESET 🗖 4		37 D PC0
	PC5 🗖 5		36 🗖 PB7
			35 🗖 PB6
	10/M 🗖 7		34 D PB5
	CE/CE · 🗖 8		33 🗖 PB4
	RD 🗖 9		32 🗖 PB3
	WR 🗖 10	μ₽D	31 🗖 PB2
	ALE C 11	8155/	30 🗖 PB1
	AD0 12	8156	29 🏳 PB0
	AD1 🗖 13		28 🗖 PA7
	AD2 🗖 14		27 D PA6
	AD3 🗖 15		26 🗖 PA5
	AD4 🗖 16		25 🗖 PA4
	AD5 🗖 17		24 🗖 PA3
	AD6 🗖 18		23 🗖 PA2
	AD7 🗖 19		22 D PA1
	∨ <sub>SS</sub> □ 20		21 D PA0
	<b></b>		

#### \*μPD8155: CE μPD8156: CE

## µPD8155/8156

The  $\mu$ PD8155 and  $\mu$ PD8156 contain 2048 bits of Static RAM organized as 256 X 8. The 256 word memory location may be selected anywhere within the 64K memory space by using combinations of the upper 8 bits of address from the  $\mu$ PD8085A as a chip select.

The two general purpose 8-bit ports (PA and PB) may be programmed for input or output either in interrupt or status mode. The single 6-bit port (PC) may be used as control for PA and PB or general purpose input or output port. The  $\mu$ PD8155 and  $\mu$ PD8156 are programmed for their system personalities by writing into their Command/Status Registers (C/S) upon system initialization.

The timer is a single 14-bit down counter which is programmable for 4 modes of operation; see Timer Section.



)perating Temperature	2
torage Temperature (Plastic Package)	3
/oltage on Any Pin	D
ower Dissipation	v

#### ABSOLUTE MAXIMUM RATINGS\*

FUNCTIONAL

DESCRIPTION

Note: 1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C
#### PIN IDENTIFICATION

	PIN		
NO.	SYMBOL	NAME	FUNCTION
1, 2, 5 39, 38, 37	PC3, PC4, PC5 PC2, PC1, PC0	Port C	Used as control for PA and PB or as a 6-bit general purpose port
3	TIMER IN	Timer Clock In	Clock input to the 14-bit binary down counter
4	RESET	Reset In	From µPD8085A system reset to set PA, PB, PC to the input mode
6	TIMER OUT	Timer Counter Output	The output of the timer function
7	10/ <del>M</del>	I/O or Memory Indicator	Selects whether operation to and from the chip is directed to the internal RAM or to I/O ports
8	CE/CE	Chip Enable	Chip Enable Input. Active low for $\mu$ PD8155 and active high for $\mu$ PD8156
9	RD	Read Strobe	Causes Data Read
10	WR	Write Strobe	Causes Data Write
11	ALE	Address Low Enable	Latches low order address in when valid
12-19	AD <sub>0</sub> – AD7	Low Address/Data	3-State address/data bus to interface directly to μPD8085A
20	V <sub>SS</sub>	Ground	Ground Reference
21-28	PA <sub>0</sub> – PA <sub>7</sub>	Port A	General Purpose I/O Port
29-36	РВ <sub>0</sub> — РВ <sub>7</sub>	Port B	General Purpose I/O Port
40	Vcc	5 Volt Input	Power Supply

**DC CHARACTERISTICS**  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

			LIMITS BOL MIN TYP MAX			TEST	
PARAMETER		SYMBOL			MAX	UNIT	CONDITIONS
Input Lo	ow Voltage	VIL	-0.5		0.8	v	
Input Hi	gh Voltage	∨ін	2.0		VCC+0.5	V	
Output Low Voltage		VOL			0.45	V	IOL = 2 mA
Output	Output High Voltage		2.4			V	IOH = 400 μA
Input Le	Input Leakage				±10	μA	VIN = VCC to 0V
Output Leakage Current		ILO.			±10	μA	0.45V < VOUT < VCC
VCC Supply Current		ICC			180	mA	
Chip	μPD8155	IIL (CE)			+100	μA	
Leakage	µPD8156	IIL(CE)			-100	μA	

#### $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = 5V \pm 10\%$

		LIMITS					
		8155	8156	8155-2/8156-2			TEST
PARAMETER	SYMBOL	MIN MAX		MIN	MAX	UNIT	CONDITIONS
Address to Latch Set Up Time	<sup>t</sup> AL	50		30		ns	
Address Hold Time after Latch	<sup>t</sup> LA	80		30		ns	
Latch to READ/WRITE Control	<sup>t</sup> LC	100		40		ns	
Valid Data Out Delay from READ Control	<sup>t</sup> RD		170		140	ns	
Address Stable to Data Out Valid	<sup>t</sup> AD		400		330	nś	
Latch Enable Width	tLL	100		70		ns	
Data Bus Float After READ	<sup>t</sup> RDF	0	100	0	80	ns	
READ/WRITE Control to Latch Enable	tCL	20		10		ns	
READ/WRITE Control Width	tCC	250		200		ns	
Data In to WRITE Set Up Time	<sup>t</sup> DW	150		100		ns	
Data In Hold Time After WRITE	tWD	0		0		ns	
Recovery Time Between Controls	<sup>t</sup> RV	300		200		ns	150 oF Lord
WRITE to Port Output	tWP		400		300	ns	100 pr 2000
Port Input Setup Time	<sup>t</sup> PR	70		50		ns	
Port Input Hold Time	<sup>t</sup> RP	50		10		ns	
Strobe to Buffer Full	tSBF		400		300	ns	
Strobe Width	tss	200		150		ns	
READ to Buffer Empty	<sup>t</sup> RBE		400		300	ns	
Strobe to INTR On	tSI		400		300	ns	
READ to INTR Off	tRDI		400		300	ns	
Port Setup Time to Strobe	tPSS	50		0		ns	
Port Hold Time After Strobe	<sup>t</sup> PHS	120		100		ns	
Strobe to Buffer Empty	<sup>t</sup> SBE		400		300	ns	
WRITE to Buffer Full	<sup>‡</sup> WBE		400		300	ns	
WRITE to INTR Off	tWI		400		300	ns	
TIMER-IN to TIMER-OUT Low	<sup>t</sup> TL	400			300	ns	
TIMER-IN to TIMER-OUT High	tтн		400		300	ns	
Data Bus Enable from READ Control	<sup>t</sup> RDE	10		10		ns	

#### AC CHARACTERISTICS









#### TIMING WAVEFORMS (CONT.)

STROBED INPUT MODE



STROBED OUTPUT MODE



BASIC INPUT MODE













The Command Status Register is an 8-bit register which must be programmed before the  $\mu$ PD8155/8156 may perform any useful functions. Its purpose is to define the mode of operation for the three ports and the timer. Programming of the device may be accomplished by writing to I/O address XXXXX000 (X denotes don't care) with a specific bit pattern. Reading of the Command Status Register can be accomplished by performing an I/O read operation at address XXXXX000. The pattern returned will be a 7-bit status report of PA, PB and the Timer. The bit patterns for the Command Status Register are defined as follows:

#### COMMAND STATUS REGISTER

#### **COMMAND STATUS WRITE**

	TM2	TM1	IEB	IEA	PC2	PC1	PB	ΡΑ
v	here:							

TM2-TM1	Define Timer Mode
IEB	Enable Port B Interrupt
IEA	Enable Port A Interrupt
PC2-PC1	Define Port C Mode
PB/PA	Define Port B/A as In or Out ①

The Timer mode of operation is programmed as follows during command status write:

TM2	TM1	TIMER MODE
0	0	Don't Affect Timer Operation
0	1	Stop Timer Counting
1	0	Stop Counting after TC
1	1	Start Timer Operation

Interrupt enable status is programmed as follows:

IEB/IEA	INTERRUPT ENABLE PORT B/A
0	No
1	Yes

Port C may be placed in four possible modes of operation as outlined below. The modes are selected during command status write as follows:

PC2	PC1	PORT C MODE
0	0	ALT 1
0 11	1	ALT 3
ť	0	ALT 4
1	1	ALT 2

The function of each pin of port C in the four possible modes is outlined as follows:

PIN	ALT 1	ALT 2	ALT 3 🖉	ALT 4 2
PC0	IN	OUT	A INTR	A INTR
PC1	IN	OUT	A BF	A BF
PC2	IN	OUT	A ŠTB	A STB
PC3	IN	OUT	OUT	BINTR
PC4	IN	OUT	OUT	B BF
PC5	IN	OUT	OUT	BSTB

Notes: D PB/PA Sets Port B/A Mode: 0 = Input; 1 = Output

In ALT 3 and ALT 4 mode the control signals are initialized as follows:

CONTROL	INPUT	OUTPUT
STB (Input Strobe)	Input Control	Input Control
INTR (Interrupt Request)	Low	High
BF (Buffer Full)	Low	Low

#### COMMAND STATUS REGISTER (CONT.)

#### COMMAND STATUS READ

$\bigtriangledown$	τ.	INTE	в	INTR	INTE	А	INTR
$\square$	11	В	BF	В	A	BF	Α

Where the function of each bit is as follows:

ТІ	Defines a Timer Interrupt. Latched high at TC and reset after reading the CS register or starting a new count.
INTE B/A	Defines If Port B/A Interrupt is Enabled. High = enabled.
B/A BF	Defines If Port B/A Buffer is Full-Input Mode or Empty-Output Mode. High = active.
INTR B/A	Port B/A Interrupt Request. High = active.

The programming address summary for the status, ports, and timer are as follows:

I/O Address	Number of Bits	Function
XXXXX000	8	Command Status
XXXXX001	8	PA
XXXXX010	8	PB
XXXXX011	6	PC
XXXXX100	8	Timer-Low
XXXXX101	8	Timer-High

TIMER The Internal Timer is a 14-bit binary down counter capable of operating in 4 modes. Its desired mode of operation is programmable at any time during operation. Any TTL clock meeting timer in requirements (See AC Characteristics) may be used as a time base and fed to the timer input. The timer output may be looped around and cause an interrupt or used as I/O control. The operational modes are defined as follows and programmed along with the 6 high bits of timer data.

M2	M1	Operation
0	0	High at Start, Low During Second Half of Count
0	1	Square Wave (Period = Count Length, Auto Reload at TC)
1	0	Single Pulse at TC
1	1	Single Pulse at TC with Auto Reload

Programming the timer requires two words to be written to the  $\mu$ PD8155/8156 at I/O address XXXXX100 and XXXXX101 for the low and high order bytes respectively. Valid count length must be between 2<sub>H</sub> and 3FFF<sub>H</sub>. The bit assignments for the high and low programming words are as follows:

Word **Bit Pattern** I/O Address High Byte M<sub>2</sub> M<sub>1</sub> T13 T12 T11 T10 Т9 Т8 XXXXX101 Low Byte **T**7 Т6 Т5 Τ4 Т3 **T2 T1** TO XXXXX100

The control of the timer is performed by TM2 and TM1 of the Command Status Word.

Note that counting will be stopped by a hardware reset and a START command must be issued via the Command Status Register to begin counting. A new mode and/or count length can be loaded while counter is counting, but will not be used until a START command is issued.



When using the timer of the 8155/8156 care must be taken if the timer input is an external, nonsynchronous event. To sync this signal to the system clock the flip-flop shown should be used.



#### PACKAGE OUTLINE µPD8155C µPD8156C

Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0,10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0,225 MAX
к	15.24	0,600
L	13.2	0.520
м	0.25 <sup>+0.1</sup> - 0.05	0.010 <sup>+</sup> 0.004 - 0.002

## 8155/56DS-REV 2-10-80-CAT

#### TIMER (CONT.)

## **NEC** Microcomputers, Inc.

## **EIGHT-BIT INPUT/OUTPUT PORT**

DESCRIPTION The μPB8212 input/output port consists of an 8-bit latch with three-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the control and generation of interrupts to the microprocessor.

> The device is multimode in nature and can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

#### FEATURES • Fully Parallel 8-Bit Data Register and Buffer

- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current 0.25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to 8080A Processor
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count
- Available in 24-pin Plastic and Cerdip Packages

### PIN CONFIGURATION

DS1	1	Ŭ	24	
мр 🗖	2		23	
	3		22	
	4		21	<b>D</b> DO8
	5		20	
DO <sub>2</sub>	6	μPB	19	<b>D</b> DO7
	7	8212	18	
DO3 🗖	8		17	
	9		16	
D04 🗖	10		15	D05
ѕтв 🗖	11		14	CLR
GND 🗖	12		13	DS2

PIN NAMES				
DI1 - DI8	Data In			
DO <sub>1</sub> – DO <sub>8</sub>	Data Out			
DS <sub>1</sub> , DS <sub>2</sub>	Device Select			
MD	Mode			
STB	Strobe			
INT	Interrupt (Active Low)			
CLR	Clear (Active Low)			



#### **BLOCK DIAGRAM**

0°C to +70°C ABSOLUTE MAXIMUM

(3) Previous data remains

Operating Temperature 

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

## DC CHARACTERISTICS

#### $T_a = 0^{\circ}C$ to $70^{\circ}C$ ; VCC = +5V ± 5%

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current ACK, DS2,	١F		-0.14	-0.25	mA	VF = 0.45V
CR, DI1 - DI8 Inputs						
Input Load Current MD Input	١۴		-0.25	-0.75	mA	VF = 0.45V
Input Load Current DS1 Input	١F		-0.26	-1.0	mA	VF = 0.45V
Input Leakage Current ACK,	I R			10	μA	VR = 5.25V
DS, CR, DI1 - DI8 Inputs						
Input Leakage Current MD	IR			30	μA	VR = 5.25V
Input						
Input Leakage Current DS1	۱ <sub>R</sub>			40	μA	VR = 5.25V
Input						
Input Forward Voltage Clamp	Vc		-0.85	-1.3	v	IC = -5 mA
Input "Low" Voltage	VIL			0.85	ν.	
Input "High" Voltage	∨ін	2.0			V	
Output "Low" Voltage	VOL		0.26	0.45	V	IOL = 15 mA
Output "High" Voltage	Vон	3.65	4.0		V	IOH = -1 mA
Short Circuit Output Current	ISC	-15	-38	-75	mA	N0 = 0N
Output Leakage Current High	10			20	μA	Vo = 0.45V/5.25V
Impedance State						
Power Supply Current	1cc		103	130	mA	

CAPACITANCE (1)  $T_a = 25^{\circ}C; V_{CC} = +5V; V_{BIAS} = 2.5V; f = 1 MHz$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		7	12	pF	DS <sub>1</sub> , MD
Input Capacitance	CIN		4	9	pF	DS <sub>2</sub> , CLR, STB, DI <sub>1</sub> – DI <sub>8</sub>
Output Capacitance	COUT		6	12	pF	$DO_1 - DO_8$

Note: 1) This parameter is periodically sampled and not 100% tested

## AC CHARACTERISTICS $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$

04 0 446750	01/140001	LIMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Pulse Width	tpw	30			ns	Inp	ut Pulse
Data To Output Delay	<sup>t</sup> pd		20	30	ns	Am	plitude = 2.5V
Write Enable To Output Delay	t <sub>we</sub>			40	ns	Inp	ut Rise and Fall
Data Setup Time	t <sub>set</sub>	15			ns	Tim	ies = 5 ns
Data Hold Time	th	20			ņs	Bet	ween 1V and 2V
Reset to Output Delay	t <sub>r</sub>			40	ns	Mea	isurement made
Set To Output Delay	ts			30	ns	at 1	.5V with 15 mA
Output Enable/Disable Time	t <sub>e</sub> /t <sub>d</sub>			45	ns	1	and 30 pF
Clear To Output Delay	t <sub>c</sub>			55	ns	2	Test Load

Notes: (1)  $R_1 = 300\Omega/10K\Omega$ ;  $R_2 = 600\Omega/1K\Omega$ 

(2)  $R_1 = 300\Omega; R_2 = 600\Omega$ 

#### Data Latch

The 8 flip-flops that compose the data latch are of a "D" type design. The output (Q) of the flip-flop follows the data input (D) while the clock input (C) is high. Latching occurs when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input ( $\overline{CLR}$ ). (Note: Clock (C) Overrides Reset ( $\overline{CLR}$ ).)

#### Output Buffer

The outputs of the data latch ( $\Omega$ ) are connected to three-state, non-inverting output buffers. These buffers have a common control line (EN); enabling the buffer to transmit the data from the outputs of the data latch ( $\Omega$ ) or disabling the buffer, forcing the output into a high impedance state (three-state).

This high-impedance state allows the designer to connect the  $\mu$ PB8212 directly to the microprocessor bi-directional data bus.

#### **Control Logic**

The  $\mu$ PB8212 has four control inputs:  $\overline{DS}_1$ ,  $DS_2$ , MD and STB. These inputs are employed to control device selection, data latching, output buffer state and the service request flip-flop.

#### DS1, DS2 (Device Select)

These two inputs are employed for device selection. When  $\overline{DS}_1$  is low and  $DS_2$  is high  $(\overline{DS}_1 \cdot DS_2)$  the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

#### Service Request Flip-Flop (SR)

The (SR) flip-flop is employed to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output (Q) of the (SR) flip-flop is connected to an inverting input of a "NOR" gate. The other input of the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ). The output of the "NOR" gate ( $\overline{INT}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.

#### MD (Mode)

This input is employed to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is in the output mode (high) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ).

When MD is in the input mode (low) the output buffer state is determined by the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ) and the source of clock (C) to the data latch is the STB (Strobe) input.

#### STB (Strobe)

STB is employed as the clock (C) to the data latch for the input mode (MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop triggers on the negative edge of STB which overrides CLR.

#### FUNCTIONAL DESCRIPTION

### TIMING WAVEFORMS



#### TEST CIRCUIT

Note: ① Including Jig and Probe Capacitance





#### TYPICAL CHARACTERISTICS



(PLASTIC)					
ITEM	MILLIMETERS	INCHES			
A	33 MAX	1.3 MAX			
B	2.53	0.1			
с	2.54	0.1			
D	0.5 ± 0,1	0.02 ± 0.004			
E	27.94	1.1			
F	1.5	0.059			
G	2.54 MIN	0.1 MIN			
н	0.5 MIN	0.02 MIN			
I	5.22 MAX	0.205 MAX			
J	5.72 MAX	0.225 MAX			
к	15.24	0.6			
L	13.2	0.52			
м	0.25 <sup>+0.10</sup> -0.05	0.01 +0.004 -0.0019			



CERDIP)	
---------	--

(CERDIP)						
ITEM	MILLIMETERS	INCHES				
A	33.5 MAX.	1.32 MAX.				
В	2.78	0.11				
с	2.54	0.1				
D	0.46	0.018				
E	27.94	1.1				
F	1.5	0.059				
G	2.54 MIN.	0.1 MIN.				
н	0.5 MIN.	0.019 MIN.				
I	4.58 MAX.	0.181 MAX.				
J	5.08 MAX.	0.2 MAX.				
к	15.24	0.6				
. L	13.5	0.53				
м	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.002				

. .

## **NEC Microcomputers, Inc.**



## PRIORITY INTERRUPT CONTROLLER

DESCRIPTION The μPB8214 is an eight-level priority interrupt controller. Designed to simplify interrupt driven microcomputer systems, the μPB8214 requires a single +5V power supply and is packaged in a 24 pin plastic Dual-in-line package.

The  $\mu$ PB8214 accepts up to eight interrupts, determines which has the highest priority and then compares that priority with a software created current status register. If the incoming requires is of a higher priority than the interrupt currently being serviced, an interrupt request to the processor is generated. Vector information that identifies the interrupting device is also generated.

The interrupt structure of the microcomputer system can be expanded beyond eight interrupt levels by cascading  $\mu$ PB8214s. The  $\mu$ PB8214's interrupt and vector information outputs are open collector and control signals are provided to simplify expansion of the interrupt structure.

- FEATURES Eight Priority Levels
  - Current Status Register and Priority Comparator
  - Easily Expanded Interrupt Structure
  - Single +5 Volt Supply

#### PIN CONFIGURATION

во Ц	1	-	24	$\square_{\rm vcc}$
	2		23	ECS
₿ <sub>2</sub> □	3		22	
sgs 🗖	4		21	
	5		20	
CLK	6	μΡΒ	19	
	7	8214	18	
$\overline{A_0}$	8		17	
	9		16	
$\overline{A_2}$	10		15	
	11		14	ENLG
GND 🗖	12		13	ETLG

	PIN NAMES				
Inputs					
R <sub>0</sub> R <sub>7</sub>	Request Levels (R7 Hi	ghest Priority)			
B <sub>0</sub> ·B <sub>2</sub>	Current Status				
SGS	Status Group Select				
ĒCŠ	Enable Current Status				
INTE	Interrupt Enable				
ĈĽK	Clock (INT F-F)				
ELR	Enable Level Read				
ETLG	Enable This Level Gro	up			
Outputs					
A0-A2	Request Levels	Open			
INT	Interrupt (Act. Low)	Collector			
ENLG	Enable Next Level Group				



Operating Temperature $\cdots$ $0^{\circ}$ C to $+70^{\circ}$ C	
Storage Temperature	1
All Output and Supply Voltages	
All Input Voltages	
Output Currents	

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

DC CHARACTERISTICS  $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 

DADAMETED	SYMDOL		LIMITS			
TANAMETER	STIVIBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Clamp Voltage (all inputs)	٧c			- 1.0	V	IC=- 5mA
Input Forward Current: ETLG input	١F		15	- 0.5	mA	VF=0.45V
all other inputs			08	0.25	mA	
Input Reverse Current: ETLG input	IR			80	μA	V <sub>B</sub> =5.25V
all other inputs				40	μA	
Input LOW Voltage: all inputs	VIL			0.8	V	V <sub>CC</sub> =5.0V
Input HIGH Voltage: all inputs	VIH	2.0			V	V <sub>CC</sub> =5.0V
Power Supply Current	1CC		90	130	mA	2
Output LOW Voltage: all outputs	VOL		.3	.45	V	IOI = 10mA
Output HIGH Voltage: ENLG output	Vон	2.4	3.0		V	IOH= 1mA
Short Circuit Output Current: ENLG output	los	- 20	- 35	- 55	mA	VOS=0V, VCC=5.0V
Output Leakage Current: INT and A0-A2	ICEX			100	μA	VCEX=5.25V

## CAPACITANCE ③ $T_a = 25^{\circ}C$

	SVMPOL		LIMITS		LINUT	TEST CONDITIONS	
FARAMETER	STINBUL	MIN.	TYP.	MAX.	UNIT		
Input Capacitance	CIN		5	10	pF	VBIAS=2.5V	
Output Capacitance	COUT		7	12	pF	V <sub>CC</sub> =5V f=1mHz	

### AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{CC} = +5V \pm 5\%$

DADANETED			LIMITS				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
CLK Cycle Time	tCY	80	50		ns	Input pulse	
CLK, ECS, INT Pulse Width	tPW	25	15		ns	amplitude: 2.5 Volts	
INTE Setup Time to CLK	tiss	16	12		ns		
INTE Hold Time after CLK	tISH	20	10		ns		
ETLG Setup Time to CLK	tetcs@	25	12		rns	Input rise and fall	
ETLG Hold Time After CLK	tetch @	20	10		ns	times: 5 ns between	
ECS Setup Time to CLK	tECCS @	80	50		ns	1 and 2 Volts	
ECS Hold Time After CLK	tECCH 5	0			ns		
ECS Setup Time to CLK	tecrs 5	110	70		ns		
ECS Hold Time After CLK	tECRH 5	0				Output loading of	
ECS Setup Time to CLK	tECSS ④	75	70		ns	15 mA and 30 pF.	
ECS Hold Time After CLK	tecsh 4	0			ns		
SGS and B0-B2 Setup Time to CLK	tDCS 4	70	50		ns		
SGS and B0-B2 Hold Time After CLK	tDCH ④	0			ns	Speed measurements	
R0-R7 Setup Time to CLK	tRCS (5)	90	55		ns	taken at the 1.5 Volts	
R0-R7 Hold Time After CLK	tRCH 5	0			ns	levels.	
INT Setup Time to CLK	tICS	55	35		ns		
CLK to INT Propagation Delay	tCI		15	25	ns		
R0-R7 Setup Time to INT	tris 6	10	0		ns		
R0-R7 Hold Time After INT	trin@	35	20		ns		
$R_0 - R_7$ to $A_0 - A_2$ Propagation Delay	<sup>t</sup> RA		80	100	ns		
ELR to A0-A2 Propagation Delay	<sup>t</sup> ELA		40	55	ns		
ECS to $\overline{A_0} - \overline{A_2}$ Propagation Delay	<sup>t</sup> ECA		100	120	ns		
ETLG to $\overline{A_0} - \overline{A_2}$ Propagation Delay	<sup>t</sup> ETA		35	70	ns		
SGS and B0-B2 Setup Time to ECS	tDECS 6	15	10		ns		
SGS and $B_0 - B_2$ Hold Time After ECS	tDECH 6	15	10		ns		
R0-R7 to ENLG Propagation Delay	tREN		45	70	ns		
ELTG to ENLG Propagation Delay	TETEN		20	25	ns		
ECS to ENLG Propagation Delay	tECRN		85	90	ns		
ECS to ENLG Propagation Delay	tECSN		35	55	ns		
	And a second sec	and the second se	And and a state of the local division of the	the second s			

Notes:

 $\begin{array}{ccc} (1) & \mbox{Typical values are tor } T_a=25^\circ C, \ V_{CC}=5.0V \\ (2) & \ B_0-B_2, \ SGS, \ CLK, \ R_0-R_4 \ grounded, \ all \ other \ inputs \ and \ all \ outputs \end{array}$ open.

This parameter is periodically sampled and not 100% tested.

3 4 5 Required for proper operation if INTE is enabled during next clock pulse.

These times are not required for proper operation but for desired

change in interrupt flip-flop.

(6) Required for new request or status to be properly loaded.

#### General

The  $\mu$ PB8214 is an LSI device designed to simplify the circuitry required to implement an interrupt driven microcomputer system. Up to eight interrupting devices can be connected to a  $\mu$ PB8214, which will assign priority to incoming interrupt requests and accept the highest. It will also compare the priority of the highest incoming request with the priority of the interrupt being serviced. If the serviced interrupt has a higher priority, the incoming request will not be accepted.

A system with more than eight interrupting devices can be implemented by interconnecting additional  $\mu$ PB8214s. In order to facilitate this expansion, control signals are provided for cascading the controllers so that there is a priority established among the controllers. In addition, the interrupt and vector information outputs are open collector.

#### **Priority Encoder and Request Latch**

The priority encoder portion of the  $\mu$ PB8214 accepts up to eight active low interrupt requests ( $\overline{R_0} - \overline{R_7}$ ). The circuit assigns priority to the incoming requests, with  $\overline{R_7}$  having the highest priority and  $\overline{R_0}$  the lowest. If two or more requests occur simultaneously, the  $\mu$ PB8214 accepts the one having the highest priority. Once an incoming interrupt request is accepted, it is stored by the request latch and a three-bit code is output. As shown in the following table, the outputs, ( $\overline{A_0} - \overline{A_2}$ ) are the complement of the request level (modulo 8) and directly correspond to the bit pattern required to generate the one byte RESTART (RST) instructions recognized by an 8080A. Simultaneously with the  $\overline{A_0} - \overline{A_2}$  outputs, a system interrupt request that are *not* accepted are not latched and must remain as an input to the  $\mu$ PB8214 in order to be serviced.

#### Interrupt Control Circuitry

The  $\mu$ PB8214 contains two flip-flops and several gates which determine whether an accepted interrupt request to the  $\mu$ PB8214 will generate a system interrupt to the 8080A. A condition gate drives the D input of the interrupt flip-flop whenever an interrupt request has been completely accepted. This requires that: the ETLG (Enable This Level Group) and INTE (Interrupt Enable) inputs to the  $\mu$ PB8214 are high; the ELR input is low; the incoming request must be of a higher priority than the contents of the current status register; and the  $\mu$ PB8214 must have been enabled to accept interrupt requests by the clearing of the interrupt disable flip-flop.

Once the condition gate drives the D input of the interrupt flip-flop high, a system interrupt ( $\overline{INT}$ ) to the 8080A is generated on the next rising edge of the  $\overline{CLK}$  input to the  $\mu$ PB8214. This  $\overline{CLK}$  input is typically connected to the  $\phi$ 2 (TTL) output of an 8224 so that 8080A set-up time specifications are met. When  $\overline{INT}$  is generated, it sets the interrupt disable flip-flop so that no additional system interrupts will be generated until it is reset. It is reset by driving  $\overline{ECS}$  (Enable Current Status) low, thereby writing into the current status register.

It should be noted that the open collector  $\overline{INT}$  output from the  $\mu$ PB8214 is active for only one clock period and thus must be externally latched for inputting to the 8080A. Also, because the  $\overline{INT}$  output is open collector, when  $\mu$ PB8214's are cascaded, an  $\overline{INT}$  output from any one will set all of the interrupt disable flipflops in the array. Each  $\mu$ PB8214's interrupt disable flip-flop must then be cleared individually in order to generate subsequent system interrupts.

# FUNCTIONAL DESCRIPTION

#### FUNCTIONAL DESCRIPTION (CONT.)

#### FUNCTIONAL DESCRIPTION (CONT.)

RES	TAR	T GF	NER	ATION	TABLE

			D7	D <sub>6</sub>	D5	D4	D3	D <sub>2</sub>	D <sub>1</sub>	DO
PRIORIT	Υ T	RST	1	1	$\overline{A_2}$	$\overline{A_1}$	Ā <sub>0</sub>	1	1	1
LOWEST	Ro	7	1	1	1	1	1	1	1	1
1	R <sub>1</sub>	6	1	1	1	1	0	1	1	1
	R <sub>2</sub>	5	1	1	1	0	1	1	1	1
	R <sub>3</sub>	4	1	1	1	0	0	1	1	1
	R4	3	1	1	0	1	1	1	1	1
	R <sub>5</sub>	2	1	1	0	1	0	1	1	1
1	R <sub>6</sub>	1	1	1	0	0	1	1	1	1
HIGHEST	R <sub>7</sub>	0*	1	1	0	0	0	1	1	1

\*CAUTION: RST 0 will vector the program counter to location 0 (zero) and invoke the same routine as the "RESET" input to 8080A.

#### **Current Status Register**

The current status register is designed to prevent an incoming interrupt request from overriding the servicing of an interrupt with higher priority. Via software, the priority level of the interrupt being serviced by the microprocessor is written into the current status register on  $\overline{B_0}$ - $\overline{B_2}$ . The bit pattern written should be the complement of the interrupt level.

The interrupt level currently being serviced is written into the current status register by driving  $\overline{\text{ECS}}$  (Enable Current Status) low. The  $\mu$ PB8214 will only accept interrupts with a higher priority than the value contained by the current status register. Note that the programmer is free to use the current status register for other than as above. Other levels may be written into it. The comparison may be completely disabled by driving  $\overline{\text{SGS}}$  (Status Group Select) low when  $\overline{\text{ECS}}$  is driven low. This will cause the  $\mu$ PB8214 to accept incoming interrupts only on the basis of their priority to each other.

#### **Priority Comparator**

The priority comparator circuitry compares the level of the interrupt accepted by the priority encoder and request latch with the contents of the current status register. If the incoming request has a priority level higher than that of the current status register, the  $\overline{INT}$  output is enabled. Note that this comparison can be disabled by loading the current status register with  $\overline{SGS}=0$ .

#### **Expansion Control Signals**

A microcomputer design may often require more than eight different interrupts. The  $\mu$ PB8214 is designed so that interrupt system expansion is easily performed via the use of three signals: ETLG (Enable This Level Group); ENLG (Enable Next Level Group); and ELR (Enable Level Read). A high input to ETLG indicates that the  $\mu$ PB8214 may accept an interrupt. In a typical system, the ENLG output from one  $\mu$ PB8214 with the highest priority is tied high. This configuration sets up priority among the cascaded  $\mu$ PB8214's. The ENLG output will be high for any device that does not have an interrupt pending, thereby allowing a device with lower priority to accept interrupts. The ELR input is basically a chip enable and allows hardware or software to selectively disable/enable individual  $\mu$ PB8214's. A low on the ELR input enables the device.

µPB8214



#### TIMING WAVEFORMS



ITEM	MILLIMETERS	INCHES
A	33 MAX.	1.28
8	2.53	0.1
C	2.54	Q.1
D	0.5 : 0.1	0.02 ± 0.004
E	27.64	1.1
F	1.5	0.056
G	3.2 MIN.	0.125 MIN.
н	0.5 MIN.	0.02 MIN.
1	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
ĸ	15.24	0.6
L	13.2	0.52
M	0.25 ± 0.1	0.01 ± 0.004

9

8214DS-12-80-CAT

NOTES

**NEC Microcomputers, Inc.** 



# 4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER

#### FEATURES • Data Bus Buffer Driver for µCOM-8 Microprocessor Family

- Low Input Load Current 0.25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to  $\mu\,\text{COM-8}$  Microprocessor Family
- Three State Outputs
- Reduces System Package Count
- Available in 16 pin packages: Cerdip and Plastic

## PIN CONFIGURATION

	_			
cs 🗆	1		16	
do <sub>0</sub> [	2	μΡΒ 8216/ 8226	15	DIEN
DВ <sub>0</sub> [	3		14	
D ا <sub>0</sub> ا	4		13	D <sub>DB3</sub>
DO1C	5		12	
□в₁□	6		11	
רים וים	7		10	
GND	8		9	ם_ <sub>2</sub> ים

#### **PIN NAMES**

DB0 DB3	Data Bus Bi Directional
DIO DI3	Data Input
DO0 DO3	Data Output
DIËÑ	Data in Enable Direction Control
C\$	Chip Select

## **µРВ8216/8226**

Microprocessors like the  $\mu$ PD8080A are MOS devices and are generally capable of driving a single TTL load. This also applies to MOS memory devices. This type of drive is sufficient for small systems with a few components, but often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The  $\mu$ PD8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

#### **Bi-Directional Driver**

Each buffered line of the four bit driver consists of two separate buffers. They are three state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this is used to interface to the system side components such as memories, I/O, etc. Its interface is directly TTL compatible and it has high drive (55 mA). For maximum flexibility on the other side of the driver the inputs and outputs are separate. They can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080A Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080A processor is achieved with an adequate amount of noise immunity (650 mV worst case).

#### Control Gating CS, DIEN

The  $\overline{CS}$  input is used for device selection. When  $\overline{CS}$  is "high" the output drivers are all forced to their high-impedance state. When it is "low" the device is selected (enabled) and the data flow direction is determined by the DIEN input.

The DIEN input controls the data flow direction (see Block Diagrams for complete truth table). This directional control is accomplished by forcing one of the pair of buffers to its high impedance state. This allows the other to transmit its data. This is accomplished by a simple two gate circuit.

The  $\mu$ PB8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.



#### FUNCTIONAL DESCRIPTION

#### DIEN <del>CS</del> RESULT 0 0 DI → DB 0 DB → DO 1 0 1 igh Impedance

## µPB8216/8226

ABSOLUTE MAXIMUM	Operating Temperature	$\dots$ 0°C to 70°C
RATINGS*	Storage Temperature (Cerdip)	-65°C to +150°C
	(Plastic)	-65°C to +125°C
	All Output and Supply Voltages	0.5 to +7 Volts
	All Input Voltages	-1.3 to +5.5 Volts
	Output Currents	125 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

#### DC CHARACTERISTICS

$T_a = 0^{\circ}C$ to +70°C, V <sub>CC</sub>	; +5V ·	5%					
	PARAMETER		LIMITS				
PARAMETER			MIN	ТҮР 🕦	MAX	UNIT	TEST.CONDITIONS
Input Load Current DIEN, CS		IF 1			0.5	mA	VF = 0.45
Input Load Current All Other Inputs		IF2			-0.25*	mA	VF = 0.45
Input Leakage Current DIEN, CS		<sup>I</sup> R1			20	μΑ	V <sub>R</sub> = 5.25V
Input Leakage Current DI Inputs		IR2			10	μA	V <sub>R</sub> = 5.25V
Input Forward Voltage Clamp		VC			-1.0	v	IC = −5 mA
Input "Low" Voltage	Input "Low" Voltage				0.95	v	
Input "High" Voltage	Input "High" Voltage		2.0			v	
Output Leakage Current (3-State)	DO DB	10 10			20 100	μA	V <sub>O</sub> = 0.45/5.25V
Power Supply Current	8216	ICC			130	mA	
Tower Supply Current	8226	<sup>I</sup> CC			120	mA	
Output "Low" Voltage		VOL1			0.48	V	DO Outputs IOL = 15 mA DB Outputs IOL = 25 mA
Output "Low" Voltage	8216	VOL2			0.7	V	DB Outputs IOL = 55 mA
Compar Low Vortage	8226	VOL2			0.7	v	DB Outputs IOH = 50 mA
Output "High" Voltage		VOH1	3.65			v	DO Outputs IOH = -1 mA
Output "High" Voltage		VOH2	2.4			v	DB Outputs IOH = -10 mA
Output Short Circuit		los	-15		-65	mA	DO Outputs VO = 0V
Current		los	-30		-120	mΑ	DB Outputs V <sub>CC</sub> = 5.0V

Note: ① Typical values are for  $T_a = 25^{"}C$ ,  $V_{CC} = 5.0V$ .

#### CAPACITANCE ①

DADAMETED	SYMPOL		LIMITS			TEST	
FANAMETEN	STIVIBUL	MIN	TYP	MAX	UNTI	CONDITIONS	
Input Capacitance	CIN			8	pF	VBIAS = 2.5V	
Output Capacitance	COUT1			10 ②	pF	V <sub>CC</sub> = 5V	
Output Capacitance	COUT2			18 ③	pF	$T_a = 25^{\circ}C$ f = 1 MHz	

Notes: ① This parameter is periodically sampled and not 100% tested.

② DO Output.

3 DB Output.

## μPB8216/8226

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V\pm5\%$ 

DADAMETED		01/1001		LIMITS			TERT CONDITIONS
PARAMETER	_	SYMBOL	MIN	TYP ①	MAX	UNIT	TEST CONDITIONS
Input to Output Delay DO Outputs		<sup>t</sup> PD1			25	ns	$C_L = 30 \text{ pF}, \text{ R}_1 = 300\Omega, \text{ R}_2 = 600\Omega $
Input to Output Delay	8216	tPD2			30	ns	CL = 300 pF, R1 = 90Ω,
DB Outputs	8226	tPD2			25	ns	R <sub>2</sub> = 180Ω 4
Output Enable Time	8216	tΕ			65	ns	24
	8226	tE			54	ns	
Output Disable Time		tD			35	ns	3 4
Notes: ① Typical value	s are for	T <sub>a</sub> = 25°C, \	/CC = 5	.0V			· ·v <sub>cc</sub>
② DO Outputs,	CL = 30	pF, R <sub>1</sub> = 30	0/10 K	Ω, R <sub>2</sub> = 60	0/1 KΩ,		Į
DB Outputs,	CL = 30	0 pF, R1 = 9	0/10 KS	2, R <sub>2</sub> = 18	0/ <b>1 K</b> Ω.		·
③ DO Outputs,	CL = 5 I	oF, R <sub>1</sub> = 300	/10 KΩ	, R <sub>2</sub> = 600	/1 KΩ,		
DB Outputs,	CL = 5 p	F, R1 = 90/1	I0 KΩ,	R <sub>2</sub> = 180/1	Ι ΚΩ.		↓ c, k
<ol> <li>Input pulse ar</li> </ol>	mplitude	e: 2.5V					"· [

AC CHARACTERISTICS

Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 10 pF. Speed measurements are made at 1.5 volt levels.



TIMING WAVEFORMS





	Cerdip	
TEM	MILLIMETERS	INCHES
A	19 9 MAX	0 784 MAX 1
8	1.06	0.042
с	2 54	0.10
D	046 0 10	0.018 0.004
E	17.78	0 70
F	15	0 059
G	2 54 MIN	0 10 M/N
н	0.5 MIN	0.019 MIN
1	'4 58 MAX	0 181 MAX
٦.	5 08 MAX	0 20 MAX
к	7 62	0.30
L	64	0 25
м	0 25 0 10	0 0098 0 0039

#### PACKAGE OUTLINE µPB8216C/D µPB8226C/D





	Plastic	
ITEM	MILLIMETERS	INCHES
A	194 MAX	076 MAX
8	0.81	0.03
с	2 54	0 10
D	05	0.02
E	17.78	0 70
F	13	0.051
G	2 54 MIN	0.10 MIN
н	0.5 MIN	0.02 MIN
1	4 05 MAX	0 16 MAX
J	4 55 MAX	0 18 MAX
ĸ	7 62	0 30
L	64	0.25
м	0 25 <sup>0</sup> 10 0 25 0 05	0.01

## **NEC** Microcomputers, Inc.

# CLOCK GENERATOR AND DRIVER FOR 8080A PROCESSORS

DESCRIPTION The µPB8224 is a single chip clock generator and driver for 8080A processors. The clock frequency is determined by a user specified crystal and is capable of meeting the timing requirements of the entire 8080A family of processors. MOS and TTL level clock outputs are generated.

Additional logic circuitry of the  $\mu$ PB8224 provides signals for power-up reset, an advance status strobe and properly synchronizes the ready signal to the processor. This greatly reduces the number of chips needed for 8080A systems.

The  $\mu$ PB8224 is fabricated using NEC's Schottky bipolar process.

#### FEATURES • Crystal Controlled Clocks

- Oscillator Output for External Timing
- MOS Level Clocks for 8080A Processor
- TTL Level Clock for DMA Activities
- Power-up Reset for 8080A Processor
- Ready Synchronization
- Advanced Status Strobe
- Reduces System Package Count
- Available in 16-pin Cerdip and Plastic Packages

#### PIN CONFIGURATION



RESIN	Reset Input
RESET	Reset Output
RDYIN	Ready Input
READY	Ready Output
SYNC	Sync Input
STSTB	Status STB Output
Ø1	Processor
¢2	∫ Clocks
XTAL 1	Crystal
XTAL 2	∮ Connections
	Used With
TANK	Overtone
	Crystal
	Oscillator
OSC	Output
	¢2 CLK
φ <sub>2</sub> (fTL)	(TTL Level)
Vcc	+5V
VDD	+12V
GND	0V

**PIN NAMES** 

#### Clock Generator

The clock generator circuitry consists of a crystal controlled oscillator and a divide-by-nine counter. The crystal frequency is a function of the 8080A processor speed and is basically nine times the processor frequency, i.e.:

Crystal frequency =  $\frac{9}{tCY}$ 

where  $t_{CY}$  is the 8080A processor clock period.

A series resonant fundamental mode crystal is normally used and is connected across input pins XTAL1 and XTAL2. If an overtone mode crystal is used, an additional LC network, AC coupled to ground, must be connected to the TANK input of the  $\mu$ PB8224 as shown in the following figure.



The formula for the LC network is:

LC = 
$$\left(\frac{1}{2\pi F}\right)^2$$

where F is the desired frequency of oscillation.

The output of the oscillator is input to the divide-by-nine counter. It is also buffered and brought out on the OSC pin, allowing this stable, crystal controlled source to be used for derivation of other system timing signals. The divide-by-nine counter generates the two non-overlapping processor clocks,  $\phi_1$  and  $\phi_2$ , which are buffered and at MOS levels, a TTL level  $\phi_2$  and internal timing signals.

The  $\phi_1$  and  $\phi_2$  high level outputs are generated in a 2-5-2 digital pattern, with  $\phi_1$  being high for two oscillator periods,  $\phi_2$  being high for five oscillator periods, and then neither being high for two oscillator periods. The TTL level  $\phi_2, \phi_2$  (TTL), is normally used for DMA activities by gating the external device onto the 8080A bus once a Hold Acknowledge (HLDA) has been issued.

#### Additional Logic

In addition to the clock generator circuitry, the  $\mu$ PB8224 contains additional logic to aid the system designer in the proper timing of several interface signals.

The STSTB signal indicates, at the earliest possible moment, when the status signals output from the 8080A processor are stable on the data bus. STSTB is designed to connect directly to the  $\mu$ PB8228 System Controller and automatically resets the  $\mu$ PB8228 during power-on Reset.

The RESIN input to the µPB8224 is used to automatically generate a RESET signal to the 8080A during power initialization. The slow rise of the power supply voltage in an external RC network is sensed by an internal Schmitt Trigger. The output of the Schmitt Trigger is gated to generate an 8080A compatible RESET. An active low manual switch may also be attached to the RC circuit for manual system reset.

The RDYIN input to the  $\mu$ PB8224 accepts an asynchronous "wait request" and generates a READY output to the 8080A that is fully synchronized to meet the 8080A timing requirements. 566



#### ABSOLUTE MAXIMUM RATINGS\*

Dperating Temperature
Storage Temperature
All Output Voltages (TTL)
All Output Voltages (MOS)
All Input Voltages
Supply Voltage V <sub>CC</sub>
Supply Voltage VDD
Dutput Currents

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> ≈ 25°C

#### DC CHARACTERISTICS

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ 

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Current Loading	١F			-0.25	mA	VF = 0.45V
Input Leakage Current	I <sub>R</sub>			10	μA	V <sub>R</sub> = 5 25V
Input Forward Clamp Voltage	Vc			-1.0	V	I <sub>C</sub> = -5 mA
Input "Low" Voltage	VIL			0.8	v	V <sub>CC</sub> = 5.0V
Input "High" Voltage	VIH	2.6			V	Reset Input
		2.0				All Other Inputs
RESIN Input Hysteresis	VIH-VIL	0.25			v	V <sub>CC</sub> = 5.0V
Output "Low" Voltage	VOL			0.45	v	(φ <sub>1</sub> , φ <sub>2</sub> ), Ready, Reset, STSTB
						IOL = 2 5 mA
				0.45	v	All Other Inputs
						IOL = 15 mA
Output "High" Voltage	∨он					
φ <sub>1</sub> , φ <sub>2</sub>		9.4			v	1 <sub>ОН</sub> = -100 µА
READY, RESET		3.6			v	I <sub>OH</sub> = -100 μA
All Other Outputs		2.4			v	IOH = -1 mA
Output Short Circuit Current	I <sub>SC</sub> Φ	-10		-60	mA	V <sub>O</sub> = 0V
(All Low Voltage Outputs Only)						V <sub>CC</sub> = 5.0V
Power Supply Current	<sup>I</sup> CC			115	mA	
Power Supply Current	<sup>I</sup> DD			15	mA	

Note: (1) Caution,  $\phi_1$  and  $\phi_2$  output drivers do not have short circuit protection  $T_a = 25^{\circ}C$ ; f = 1 MHz;  $V_{CC} = 5V$ ;  $V_{DD} = 12V$ ;  $V_{BIAS} = 2.5V$ 

CAPACITANCE 1

PARAMETER	SYMBOL		LIMI	TS	UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	CIN			8	рF	

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ 

#### AC CHARACTERISTICS

PARAMETER	SYMBOL	LIN	)	UNIT	TEST CONDITIONS	
		MIN	TYP	MAX		
$\phi_1$ Pulse Width	<sup>t</sup> ø1	$\frac{2t_{CY}}{9}$ -20 ns				
$\phi_2$ Pulse Width	<sup>t</sup> φ2	5tCY 9 −35 ns				
$\phi_1$ to $\phi_2$ Delay	tD1	0			ns	
$\phi_2$ to $\phi_1$ Delay	tD2	$\frac{2t_{CY}}{9}$ -14 ns				C <sub>L</sub> = 20 pF to 50 pF
$\phi_1$ to $\phi_2$ Delay	tD3	$\frac{2t_{CY}}{9}$		$\frac{2t_{CY}}{9}$ +20 ns		
$\phi_1$ and $\phi_2$ Rise Time	<sup>t</sup> R			20		
$\phi_1$ and $\phi_2$ Fall Time	tF			20		
$\phi_2$ to $\phi_2$ (TTL) Delay	<sup>t</sup> Dø2	-5		+15	ns	\$\$\phi_2 TTL, CL = 30 pF\$\$\$
						R <sub>1</sub> = 300Ω
						R <sub>2</sub> = 600Ω
d2 to STSTB Delay	1D3S	<u>6tCΥ</u> 9 −30 ns		6tCY 9	ns	
STSTB Pulse Width	tPW	t <u>CY</u> −15 ns				STSTB, CL = 15 pF
RDYIN Setup Time to STSTB	<sup>t</sup> DRS	$50 \text{ ns} - \frac{4t_{CY}}{9}$			ns	R <sub>1</sub> = 2K R <sub>2</sub> = 4K
RDYIN Hold Time After STSB	<sup>t</sup> DRH	$\frac{4t_{CY}}{9}$				
READY or RESET	<sup>t</sup> DR	4tCY 25 pc				Ready and Reset
to ¢₂ Delay		9 -25 115			115	CL = 10 pF
						R <sub>1</sub> = 2K
						R <sub>2</sub> = 4K
Crystal Frequency	fclk		9 tCY		MHz	
Maximum Oscillating	<sup>f</sup> MAX			27	MHz	
Frequency						

Note: (1)  $t_{CY}$  represents the processor clock period

568







TIMING WAVEFORMS

#### CRYSTAL REQUIREMENTS

Tolerance	0.005% at 0°C–70°C
Resonance	Series (Fundamental) (1)
Load Capacitance	
Equivalent Resistance	
Power Dissipation (Min)	

Note: (1) With tank circuit use 3rd overtone mode.

#### PACKAGE OUTLINE μPB8224C





	(PLASTIC)	
ITEM	MILLIMETERS	INCHES
A	19 4 MAX	0 76 MAX
в	0.81	0 03
С	2 54	010
D	05	0 02
E	17 78	0 70
F	13	0.051
G	2 54 MIN	0 10 MIN
н	0.5 MIN	0.02 MIN
1	4 05 MAX	0 16 MAX
J	4 55 MAX	0 18 MAX
к	7 62	0 30
L	64	0 25
vi	0 10 0 25 0 05	0.01

μPB8224D



	2)	ł	D	R	E	с	(	
--	----	---	---	---	---	---	---	--

(OLINDIT)							
ITEM	MILLIMETERS	INCHES					
A	19 9 MAX	0 784 MAX					
В	1 06	0 042					
С	2 54	0 10					
D	046 · 010	0 0 18 · 0 004					
E	17 78	0 70					
F	15	0 059					
G	2.54 MIN	0.10 MIN					
н	0 5 MIN	0.019 MIN					
I	4.58 MAX	0.181 MAX					
J	5.08 MAX	0.20 MAX					
к	7.62	0.30					
L	6.8	0.27					
м	0.25 + 0 10	0.0098 + 0.0039					



## **NEC** Microcomputers, Inc.



## 8080A SYSTEM CONTROLLER AND BUS DRIVER

# **DESCRIPTION** The $\mu$ PB8228/8238 is a single chip controller and bus driver for 8080A based systems. All the required interface signals necessary to connect RAM, ROM and I/O components to a $\mu$ PD8080A are generated.

The  $\mu$ PB8228/8238 provides a bi-directional three-state bus driver for high TTL fan-out and isolation of the processor data bus from the system data bus for increased noise immunity.

The system controller portion of the  $\mu$ PB8228/8238 consists of a status latch for definition of processor machine cycles and a gating array to decode this information for direct interface to system components. The controller can enable gating of a multi-byte interrupt onto the data bus or can automatically insert a RESTART 7 onto the data bus without any additional components.

Two devices are provided: the  $\mu$ PB8228 for small systems without tight write timing constraints and the  $\mu$ PB8238 for larger systems.

#### FEATURES • System Controller for 8080A Systems

- Bi-Directional Data Bus for Processor Isolation
- 3.60V Output High Voltage for Direct Interface to 8080A Processor
- Three State Outputs on System Data Bus
- Enables Use of Multi-Byte Interrupt Instructions
- Generates RST 7 Interrupt Instruction
- μPB8228 for Small Memory Systems
- µPB8238 for Large Memory Systems
- Reduces System Package Count
- Schottky Bipolar Technology

#### PIN CONFIGURATION



NC: No Connection

PIN NAMES					
D7 - D0	Data Bus (Processor Side)				
DB7 - DB0	Data Bus (System Side)				
I/OR	I/O Read				
I/OW	I/O Write				
MEMR	Memory Read				
MEMW	Memory Write				
DBIN	DBIN (From Processor)				
INTA	Interrupt Acknowledge				
HLDA	HLDA (From Processor)				
WR	WR (From Processor)				
BUSEN	Bus Enable Input				
STSTB	Status Strobe (From µPB8224)				
Vcc	+5V				
GND	0 Volts				

## µPB8228/8238

#### **Bi-Directional Bus Driver**

The eight bit, bi-directional bus driver provides buffering between the processor data bus and the system data bus. On the processor side, the  $\mu$ PB8228/8238 exceeds the minimum input voltage requirements (3.0V) of the  $\mu$ PD8080A. On the system side, the driver is capable of adequate drive current (10 mA) for connection of a large number of memory and I/O devices to the bus. Signal flow in the bus driver is controlled by the gating array and its outputs can be forced into a high impedance state by use of the BUSEN input.

#### Status Latch

The Status Latch in the  $\mu$ PB8228/8238 stores the status information placed on the data bus by the 8080A at the beginning of each machine cycle. The information is latched when STSTB goes low and is then decoded by the gating array for the generation of control signals.

#### Gating Array

The Gating Array generates "active low" control signals for direct interfacing to system components by gating the contents of the status latch with control signals from the 8080A.

 $\overline{\text{MEM/R}}$ ,  $\overline{I/\text{OR}}$  and  $\overline{\text{INTA}}$  are generated by gating the DBIN signal from the processor with the contents of the status latch.  $\overline{I/\text{OR}}$  is used to enable an I/O input onto the system data bus.  $\overline{\text{MEM/R}}$  is used to enable a memory input.

INTA is normally used to gate an interrupt instruction onto the system data bus. When used with the  $\mu$ PD8080A processor, the  $\mu$ PB8228/8238 will decode an interrupt acknowledge status word during all three machine cycles for a multi-byte interrupt instruction. For 8080A type processors that do not generate an interrupt acknowledge status word during the second and third machine cycles of a multi-byte interrupt instruction, the  $\mu$ PB8228/8238 will internally generate an INTA pulse for those machine cycles.

The  $\mu$ PB8228/8238 also provides the designer the ability to place a single interrupt instruction onto the bus without adding additional components. By connecting the +12 volt supply to the INTA output (pin 23) of the  $\mu$ PB8228/8238 through a 1 K ohm series resistor, RESTART 7 will be gated onto the processor data bus when DBIN is active during an interrupt acknowledge machine cycle.

 $\overline{\text{MEM/W}}$  and  $\overline{I/OW}$  are generated by gating the  $\overline{\text{WR}}$  signal from the processor with the contents of the status latch.  $\overline{I/OW}$  indicates that an output port write is about to occur.  $\overline{\text{MEM/W}}$  indicates that a memory write will occur.

The data bus output buffers and control signal buffers can be asynchronously forced into a high impedance state by placing a high on the  $\overline{\text{BUSEN}}$  pin of the  $\mu$ PB8228/8238. Normal operation is performed with  $\overline{\text{BUSEN}}$  low.



#### **BLOCK DIAGRAM**

### FUNCTIONAL DESCRIPTION

## μPB8228/8238

ABSOLUTE	Operating Temperature	0°C to +70°C
MAXIMUM RATINGS*	Storage Temperature	-65°C to +150°C
	All Output or Supply Voltages	0.5 to +7 Volts
	All Input Voltages	- 1.5 to 5.5 Volts
	Output Currents	100 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

 $T_a = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 5\%$ 

		LIMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Clamp Voltage, All Inputs	vc			-1.0	v	V <sub>CC</sub> = 4.75V; I <sub>CC</sub> = -5 mA	
Input Load Current, STSTB	۱۴			500	μA		
D <sub>2</sub> and D <sub>6</sub>				750	μA	V <sub>CC</sub> = 5.25V	
D <sub>0</sub> , D <sub>1</sub> , D <sub>4</sub> , D <sub>5</sub> , and D <sub>7</sub>				250	μA	V <sub>F</sub> = 0.45V	
All Other Inputs				250	μA		
Input Leakage Current, STSTB	I <sub>R</sub>			100	μA	N E 25V	
DB <sub>O</sub> through DB7				20	μA	$v_{CC} = 5.25v$	
All Other Inputs				100	μA	vR = 2'04	
Input Threshold Voltage, All Inputs	Vтн	0.8		2.0	v	V <sub>CC</sub> = 5V	
Power Supply Current	'cc			190	mA	V <sub>CC</sub> = 5.25V	
Output Low Voltage, D <sub>0</sub> through D <sub>7</sub>	VOL			0.45	v	V <sub>CC</sub> = 4.75V; I <sub>OL</sub> = 2 mA	
All Other Outputs				0.48	v	I <sub>OL</sub> = 10 mA	
Output High Voltage, D <sub>0</sub> through D <sub>7</sub>	∨он	3.6			v	V <sub>CC</sub> = 4.75V; I <sub>OH</sub> = -10 µA	
All Other Outputs		2.4			v	I <sub>OH</sub> = -1 mA	
Short Circuit Current, All Outputs	los	15		90	mA	V <sub>CC</sub> = 5V	
Off State Output Current,	<sup>1</sup> O (off)			100	μA	V <sub>CC</sub> = 5.25V; V <sub>O</sub> = 5.0V	
All Control Outputs				-100	μA	V <sub>O</sub> = 0.45V	
INTA Current	INT			5	mA	(See Figure below)	



INTA TEST CIRCUIT

#### CAPACITANCE,

T<sub>a</sub> = 25°C

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			12	pF	V <sub>BIAS</sub> = 2.5V,
Output Capacitance Control Signals	солт		× 4	15	ρF	V <sub>CC</sub> = 5.0V,
I/O Capacitance (D or DB)	C1/O			15	pF	f = 1 MHz

NOTE: This parameter is periodically sampled and not 100% tested.

# μ PB8228/8238 <sub>Ta</sub> = 0° C to 70° C, V<sub>CC</sub> = 5V ± 5%

ſ		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Width of Status Strobe	tPW	22			· ns	1. N
Setup Time, Status Inputs DG-D7	tss	8			ns	×
Hold Time, Status Inputs D0-D7	tSH	5			ns	
Delay from STSTB to any Control Signal	<sup>t</sup> DC	20		60	ns	C <sub>L</sub> = 100 pF
Delay from DBIN to Control Outputs	<sup>t</sup> RR			30	ns	C <sub>L</sub> = 100 pF
Delay from DBIN to Enable/ Disable 8080A Bus	<sup>t</sup> RE			45	ns	C <sub>L</sub> = 25 pF
Delay from System Bus to 8080A Bus during Read	<sup>t</sup> RD			30	ns	C <sub>L</sub> = 25 pF
Delay from WR to Control Outputs	twR	5		45	ns	С <sub>L</sub> ≈ 100 рF
Delay to Enable System Bus DB0-DB7 after STSTB	tWE		-	30	ns	C <sub>L</sub> = 100 pF
Delay from 8080A Bus D <sub>0</sub> -D <sub>7</sub> to System Bus DB <sub>0</sub> -DB <sub>7</sub> during Write	twD	5		40	ns	C <sub>L</sub> = 100 pF
Delay from System Bus Enable to System Bus DB <sub>0</sub> -DB7	tΕ			30	ns	C <sub>L</sub> = 100 pF
HLDA to Read Status Outputs	tHD			25	ns	
Setup Time, System Bus Inputs to HLDA	tDS	10			ns	
Hold Time, System Bus Inputs to HLDA	tDH	20			ns	C <sub>L</sub> = 100 pF

## For D<sub>0</sub>-D<sub>7</sub>: $R_1 = 4 K\Omega$ , $R_2 = \infty \Omega$ , C<sub>L</sub> = 25 pF. For all other outputs:

 $R_1 = 500\Omega$ ,  $R_2 = 1 K\Omega$ ,  $C_L = 100 pF$ .

Rı OUTPUT PIN cL 

∆<sup>vcc</sup>





VOLTAGE MEASUREMENT POINTS:  $D_0 \cdot D_7$  (when outputs) Logic "0" = 0.8V, Logic at 1.5V. "1" = 3.0V.

### AC CHARACTERISTICS

TIMING WAVEFORMS
# μPB8228/8238

## STATUS WORD CHART

5	STATUS	INC. INCORNEL	ME. UCTION	MEL REALETCH	STA WRIT	STAL READ	IND. COLUMNITE	OUTREAD	INT. WRITE	INT PLOT AC	Ha. ACK IM. CKNOWLED	1.1.400 (200) (200
		$\bigcirc$	2	3	4	5	6	$\bigcirc$	8	9	$\bigcirc$	
Do	INTA	Ō	0	0	0	0	0	0	1	0	1	1
D <sub>1</sub>	WO	1	1	0	1	0	1	0	1	1	1	
D <sub>2</sub>	STACK	0	0	0	1	1	0	0	0	0	0	
$D_3$	HLTA	0	0	0	0	0	0	0	0	1	1	UPD8080A
D <sub>4</sub>	OUT	0	0	0	0	0	0	1	0	0	0	OUTPUT
$D_5$	M1	1	0	0	0	0	0	0	1	0	1	
$D_6$	INP	0	0	0	0	Û	1	0	0	0	0	
D7	MEMR	1	1	0	1	0	0	0	0	1	0	
24	MEMR	0	0	1	0	1	1	1	1	1	1	
26	MEMW	1	1	0	1	0	1	1	1	1	1	μPB8228/8238
25	I/OR	1	1	1	1	1	0	1	1	1	1	OUTPUT
27	I/OW	1	1	1	1	1	1	0	1	1	1	
23	INTA	1	1	1	1	1	1	1	0	0	1	
\ <sub>PI</sub>	Ŵ	$\mathbf{\mathbf{N}}$			S	GNA	L STA	TUS				
	NO.	•••••		μPE	8228	/8238	CON	FROL	SIGN	ALS		-



PACKAGE OUTLINE µPB8228C µPB8238C

(Plastic)							
ITEM	MILLIMETERS	INCHES					
А	38.0 MAX.	1.496 MAX.					
в	2.49	0.098					
С	2.54	0.10					
D	0 5 ± 0.1	0.02 ± 0.004					
E	33.02	1.3					
F	1.5	0.059					
G	2.54 MIN.	0.10 MIN.					
н	0.5 MIN.	0.02 MIN.					
s I	5.22 MAX.	0.205 MAX.					
J	5.72 MAX.	0.225 MAX.					
к	15.24	0.6					
L	13.2	0.52					
м	0.25 + 0.10	0.01 + 0.004					



μPB8228D μPB8238D

(Ceramic)						
ITEM	MILLIMETERS	INCHES				
А	36.2 MAX.	1.43				
В	1,59 MAX.	0.06				
С	2.54	0.1				
D	0.46 ± 0.05	0.02 ± 0.004				
E	33.02	1.3				
F	1.02	0.04				
G	3.2 MIN.	0.13				
Н	1.0	0.04				
I	3.5	0.14				
J	4.5	0.18				
к	15.24	0.6				
L	14.93	0.59				
м	0.25 ± 0.05	0.01 ± 0.002				

# **NEC** Microcomputers, Inc.



# INPUT/OUTPUT EXPANDER FOR µPD8048/8748/8035

DESCRIPTION The µPD8243 input/output expander is directly compatible with the µPD8048 family of single-chip microcomputers. Using NMOS technology the µPD8243 provides high drive capabilities while requiring only a single +5V supply voltage.

The  $\mu$ PD8243 interfaces to the  $\mu$ PD8048 family through a 4-bit I/O port and offers four 4-bit bi-directional static I/O ports. The ease of expansion allows for multiple  $\mu$ PD8243's to be added using the bus port.

The bi-directional I/O ports of the  $\mu$ PD8243 act as an extension of the I/O capabilities of the  $\mu$ PD8048 microcomputer family. They are accessible with their own ANL, MOV, and ORL instructions.

#### FEATURES

- Four 4-Bit I/O Ports
- Fully Compatible with µPD8048 Microcomputer Family
- High Output Drive
- NMOS Technology
- Single +5V Supply
- Direct Extension of Resident µPD8048 I/O Ports
- Logical AND and OR Directly to Ports
- Compatible with Industry Standard 8243
- Available in a 24-Pin Plastic Package

P50	1	~~~	24	
P40 🗖	2		23	D P51
P41	3		22	D P52
P42	4		21	D P53
P43 🗖	.5		20	P P60
ĈŜ 🗖	6	μPD 9242	19	<b>D</b> P61
PROG	7	8243	18	P62
P23 🗖	8		17	P P63
P22 🗲	9		16	P73
P21	10	1.	15	D P72
P20	11		14	P71
GND	12		13	P 70

## μPD8243

### **General Operation**

The I/O capabilities of the  $\mu$ PD8048/8748/8035 can be enhanced in four 4-bit I/O port increments using one or more  $\mu$ PD8243's. These additional I/O lines are addressed as ports 4-7. The following lists the operations which can be performed on ports 4-7.

- Logical AND Accumulator to Port.
- Logical OR Accumulator to Port.
- Transfer Port to Accumulator.
- Transfer Accumulator to Port.

Port 2 (P<sub>20</sub>-P<sub>23</sub>) forms the 4-bit bus through which the  $\mu$ PD8243 communicates with the host processor. The PROG output from the  $\mu$ PD8048/8748/8035 provides the necessary timing to the  $\mu$ PD8243. There are two 4-bit nibbles involved in each data transfer. The first nibble contains the op-code and port address followed by the second nibble containing the 4-bit data. Multiple  $\mu$ PD8243's can be used for additional I/O. The output lines from the  $\mu$ PD8048/8748/8035 can be used to form the chip selects for the additional  $\mu$ PD8243's.

#### **Power On Initialization**

Applying power to the  $\mu$ PD8243 sets ports 4-7 to the tri-state mode and port 2 to the input mode. The state of the PROG pin at power on may be either high or low. The PROG pin must make a high-to-low transition in order to exit from the power on mode. The power on sequence is initiated any time V<sub>CC</sub> drops below 1V. The table below shows how the 4-bit nibbles on Port 2 correspond to the  $\mu$ PD8243 operations.

Port Address			Op-	Code	
P21	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0.	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

For example an 0010 appearing on P20-P23, respectively, would result in a Write to Port 4.

#### Read Mode

There is one Read mode in the  $\mu$ PD8243. A falling edge on the PROG pin latches the op-code and port address from input Port 2. The port address and Read operation are then decoded causing the appropriate outputs to be tri-stated and the input buffers switched on. The rising edge of PROG terminates the Read operation. The Port (4,5,6, or 7) that was selected by the Port address (P<sub>21</sub>-P<sub>20</sub>) is returned to the tri-state mode, and Port 2 is switched to the input mode.

Generally, in the read mode, a port will be an input and in the write mode it will be an output. If during program operation, the  $\mu$ PD8243's modes are changed, the first read pulse immediately following a write should be ignored. The subsequent read signals are valid. Reading a port will then force that port to a high impedance state.

#### Write Modes

There are three write modes in the  $\mu$ PD8243. The MOVD P<sub>p</sub>,A instruction from the  $\mu$ PD8048/8748/8035 writes the new data directly to the specified port (4,5,6, or 7). The old data previously latched at that port is lost. The ORLD Pp,A instruction performs a logical OR between the new data and the data currently latched at the selected port. The result is then latched at that port. The final write mode uses the ANLD Pp,A instruction. It performs a logical AND between the new data and the data currently latched at that port.

The data remains latched at the selected port following the logical manipulation until new data is written to that port.

# FUNCTIONAL DESCRIPTION

**BLOCK DIAGRAM** 



P	IN	
NO.	SYMBOL	FUNCTION
2-5 1, 21-23 17-20 13-16	P40-P43 P50-P53 P60-P63 P70-P73	The four 4-bit static bi-directional I/O ports. They are programmable into the following modes: input mode (during a Read operation); low impedance latched output mode (after a Write operation); and the tri-state mode (following a Read operation). Data appearing on I/O lines P20-P23 can be written directly. That data can also be logically ANDed or ORed with the previous data on those lines.
6	CS.	Chip Select input (active-low). When the $\mu$ PD8343 is deselected ( $\overline{CS}$ = 1), output or internal status changes are inhibited.
7	PROG	Clock input pin. The control and address informa- tion are present on port lines P20-P23 when PROG makes a high-to-low transition. Data is present on port lines P20-P23 when PROG makes a low-to-high transition.
8-11	P20-P23	P20-P23 form a 4-bit bi-directional port. Refer to PROG function for contents of P20-P23 at the rising and falling edges of PROG. Data from a selected port is present on P20-P23 prior to the rising edge of PROG if during a Read operation.
12	GND	The $\mu$ PD8041/8741 ground potential.
24	Vcc	+5 volt supply.

## μPD8243

Operating Temperature	to +70°C
Storage Temperature (Ceramic Package)	ა +150°C
Storage Temperature (Plastic Package)	ວ +125°C
Voltage on Any Pin	' Volts (1)
Power Dissipation	. 1W

Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 5\%$ 

			LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	v		
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 0.5	v		
Qutput Low Voltage (Ports 4-7)	V <sub>OL1</sub>			0.45	V	IOL = 5 mA ①	
Output Low Voltage (Port 7)	V <sub>OL2</sub>			1	v	I <sub>OL</sub> = 20 mA	
Output Low Voltage (Port 2)	V <sub>OL3</sub>			0.45	v	IOL = 0.6 mA	
Output High Voltage (Ports 4-7)	VOH1	2.4			٧·	IOH = 240 µA	
Output High Voltage (Port 2)	VOH2	2.4			v	IOH = 100 µA	
Sum of All IOL From 16 Outputs	IOL			100	, mA	5 mA Each Pin	
Input Leakage Current (Ports 4-7)	HL1 .	-10		20	μA	VIN = VCC to 0V	
Input Leakage Current (Port 2, CS, PROG)	IL2	-10		10	μA	VIN = VCC to 0V	
V <sub>CC</sub> Supply Current	'cc		10	20	mA		

DC CHARACTERISTICS

ABSOLUTE MAXIMUM

**RATINGS\*** 

Note: 1 Refer to graph of additional sink current drive.

		LIMITS				TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS	
Code Valid Before PROG	tA	100			ns	80 pF Load	
Code Valid After PROG	tB	60			ns	20 pF Load	
Data Valid Before PROG	tc ·	200			ns	80 pF Load	
Data Valid After PROG	tD	20			ns	20 pF Load	
Port 2 Floating After PROG	tн	0		150	ns	20 pF Load	
PROG Negative Pulse Width	tκ	900			ns		
Ports 4-7 Valid After PROG	<sup>t</sup> PO			700	ns	100 pF Load	
Ports 4-7 Valid Before/After PROG	tLP1	100			ns		
Port 2 Valid After PROG	<sup>t</sup> ACC			750	ns	80 pF Load	
CS Valid Before/After PROG	tCS	50			ns		

- 10

1PC

cs

FLOAT

OUTPUT

VALID

DATA

OUTPUT VALID

-tr

FLOAT

PREVIOUS OUTPUT VALID

INPUT VALID

1ACC

tR.

INSTRUCTION

### AC CHARACTERISTICS

TIMING WAVEFORMS

cs

PROG

PORT 2

PORT 2

PORTS 4-7

PORTS 4-7



Note: ① This curve plots the guaranteed worst case current tinking capability of any I/O port line versus the total sink current of all pins. The µPD8243 is capable of sinking 5 mA (for V<sub>OL</sub> = 0.4V) through each of the 16 I/O lines simultaneously. The current sinking curve shows how the individual I/O line drive increases if all the I/O lines are not fully loaded.

## PACKAGE OUTLINES µPD8243C



(PLASTIC)

ITEM	MILLIMETERS	INCHES
A	33 MAX	1.3 MAX
в	2.53	0.1
с	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
ĸ	15.24	0.6
L	13.2	0.52
м	0.25 +0.10 -0.05	0.01 +0.004 -0.0019

# **NEC Microcomputers, Inc.**

# NEC μPD8251 μPD8251A

**PROGRAMMABLE COMMUNICATION INTERFACES** 

- DESCRIPTION The μPD8251 and μPD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the 8080A or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or transmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.
  - FEATURES Asynchronous or Synchronous Operation
    - Asynchronous:
      - Five 8-Bit Characters
      - Clock Rate 1, 16 or 64 x Baud Rate
      - Break Character Generation
      - Select 1, 1-1/2, or 2 Stop Bits
      - False Start Bit Detector
        - Automatic Break Detect and Handling (µPD8251A)
    - Synchronous:
      - Five 8-Bit Characters Internal or External Character Synchronization Automatic Sync Insertion Single or Double Sync Characters
    - Baud Rate (1X Mode) DC to 56K Baud (μPD8251)
      - DC to 64K Baud (µPD8251A)
    - Full Duplex, Double Buffered Transmitter and Receiver
      - Parity, Overrun and Framing Flags
    - Fully Compatible with 8080A/8085/µPD780 (Z80TM)
    - All Inputs and Outputs are TTL Compatible
    - Single +5 Volt Supply, ±10%
    - Separate Device Receive and Transmit TTL Clocks
    - 28 Pin Plastic DIP Package
    - N-Channel MOS Technology

## PIN CONFIGURATION

Do 1 1	$\sim$	2811	D1	0,00	Data Dus to Dits/
°2 🛛 '		- "E	51	C/D	Control or Data is to be Written or Read
D3 🗖 2		27	D <sub>0</sub>	RD	Read Data Command
BYD H3		26 H	Vcc	ŴŔ	Write Data or Control Command
				CS	Chip Enable
GND 🗖 4		25 🗖	R×C	CLK	Clock Pulse (TTL)
		~ h	DTR	RESET	Reset
<sup>04</sup> 4 <sup>3</sup>		2ª H	DIR	TxC	Transmitter Clock (TTL)
D5 🗖 6	uPD	23 🗖	RTS	TxD	Transmitter Data
	9251/	H		RxC	Receiver Clock (TTL)
<sup>06</sup> Ц′	0251/	~ ~ H	DSR	RxD	Receiver Data
D7 🗖 8	8251A	21	RESET	RxRDY	Receiver Ready (has character for 8080)
		F		TxRDY	Transmitter Ready (ready for char. from 8080)
T×C Ц 9		20 H	CLK	DSR	Data Set Ready
	0	19	TxD	DTR	Data Terminal Ready
	-	E	140	SYNDET	Sync Detect
	1	18 🗖	TxE	SYNDET/BD	Sync Detect/Break Detect
	2	h	CTS	RTS	Request to Send Data
	-	· '' 円	SYNDET ("PD9251)	CTS	Clear to Send Data
RD 🗖 1:	3	16 🔲	SYNDET (#FD6251)	TxE	Transmitter Empty
BURDY H.		h	T-POV	Vcc	+5 Volt Supply
THE HE	4		12001	GND	Ground

### PIN NAMES

The  $\mu$ PD8251 and  $\mu$ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the  $\mu$ PD8251 and  $\mu$ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

In the receive mode, the  $\mu$ PD8251 or  $\mu$ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

The  $\mu$ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and  $\mu$ PD780 (Z80<sup>TM</sup>). The additional features and enhancements of the  $\mu$ PD8251A over the  $\mu$ PD8251 are listed below.

- The data paths are double-buffered with separate I/O registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- 2. The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- The Receiver is prevented from starting when in "break" state by a refined Rx initialization. This also prevents a disconnected USART from causing unwanted interrupts.
- When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- 5. The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middle of a word.
- Internal Sync Detect is disabled when External Sync Detect is programmed. An External Sync Detect Status is provided through a flip-flop which clears itself upon a status read.
- 7. The possibility of a false sync detect is minimized by:
  - ensuring that if a double sync character is programmed, the characters be contiguously detected.
  - clearing the Rx register to all Logic 1s (VOH) whenever the Enter Hunt command is issued in Sync mode.
- 8. The  $\overline{RD}$  and  $\overline{WR}$  do not affect the internal operation of the device as long as the  $\mu PD8251A$  is not selected.
- 9. The  $\mu$ PD8251A Status can be read at any time, however, the status update will be inhibited during status read.
- The µPD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K.

C/D	RD	WR	CS		
0	0	1	0	µPD8251/µPD8251A → Data Bus	
0	1	0	0	Data Bus → µPD8251/µPD8251A	
1	0	1	0	Status → Data Bus	
1	1	0	0	Data Bus → Control	
X	X	X	1	Data $P_{\text{un}} \rightarrow 2$ State	
Х	1	1	0		

## BASIC OPERATION

# FUNCTIONAL DESCRIPTION

### μPD8251A FEATURES AND ENHANCEMENTS

TM:Z80 is a registered trademark of Zilog.

## **BLOCK DIAGRAM**



ABSOLUTE MAXIMUM	Operating Temperature	$\dots -0^{\circ}C$ to $+70^{\circ}C$
RATINGS*	Storage Temperature	-65°C to +125°C
	Ali Output Voltages	-0.5 to +7 Volts
	All Input Voltages	-0.5 to +7 Volts
	Supply Voltages	-0.5 to +7 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 10\%$ ; GND = 0V.

		LIMITS						
	[ ]	μPD8251		51	µPD8251A			
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	0.5	0.8	v	
Input High Voltage	VIH	2.0		Vcc	2.0	Vcc	v	
	Ve			0.45		0.45	V	µPD8251: IOL = 1.7 mA
	VOL			0.45		0.45	v	µPD8251A: IOL = 2.2 mA
	Vou	24			24			μPD8251: IOH = -100 μA
	₩ОН	2.4		2.4		Ň	μPD8251A: I <sub>OH</sub> = -400 μA	
Data Bus Leakaon				-50		-10	Α <sub>μ</sub>	VOUT = 0.45V
Coto Dus Leakage				10		10		VOUT = VCC
Input Load Current	ΗL			10		10	μA	At 5.5V
Power Supply Current			45	80		100	-	µPD8251A: All Outputs =
- ower supply current	'cc		45	80			MA	Logic 1

## CAPACITANCE $T_a = 25^{\circ}C; V_{CC} = GND = 0V$

DC CHARACTERISTICS

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			10	pF	fc = 1 MHz
I/O Capacitance	C1/O			20	pF	Unmeasured pins returned to GND

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 10\%$ ; GND = 0V

	T	LIMITS				I Contraction of the second	
		μPt	08251	μPD	8215A		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
		RE	AD				
Address Stable before READ, (CS, C/D)	IAR	50		0		ns	
Address Hold Time for READ, (CS, CD)	18A	5		0		ns	
READ Pulse Width	188	430		250		ns	
Data Delay from READ	TRD		350		200	ns	µPD8251: C1 = 100 pF
							μPD8251A: CL = 150 pF
READ to Data Floating	†DF	25	200	10	100	ns	μPD8251 CL = 100 pF CL = 15 pF
	4	WR	TE				·····
Address Stable before WRITE	tAW	20		0		ns	
Address Hold Time for WRITE	twa	20		0		ns	
WRITE Pulse Width	tww	400		250		ns	
Data Set-Up Time for WRITE	tDW	200		150		ns	
Data Hold Time for WRITE	tWD	40		0		ns	
Recovery Time Between WRITES (2)	tRV	6		6		tov	
		OTHER	IMING				
Clock Period (3)	tcv	0.420	1.35	0.32	1.35		
Clock Pulse Width High	Low	220	0.7104	120	100,90		
Clock Pulse Width Low	tow			90	104.00		
Clock Rise and Fall Time	telte	0	50	5	20	05	
TxD Delay from Falling Edge of TxC	toty		1		1		
Rx Data Set-Up Time to Sampling Pulse	ISR.	2		2			"PD8251: Cu = 100 pE
Rx Data Hold Time to Sampling Pulse	1HR.	2		2			
Transmitter Input Clock Frequency	1 fty						
1X Baud Rate	1	DC	56		64	kHz	
64X Baud Rate			520		310	kHz	
Transinitter Input Clock Pulse Width	1704		520		015	K/12	
1X Baud Rate	. IPW	12		12		<sup>t</sup> CY	
16X and 64X Baud Rate		1		1		1CY	
Transmitter Input Clock Pulse Delay	1 TPD						
16X and 64X Baud Rate		3		15		1CY	
Receiver Input Clock Frequency	fex						
1X Baud Rate		DC	56		64	kHz	
64X Baud Rate			520		310 615	kHz kHz	
Receiver Input Clock Pulse Width	to piar					K112	
1X Baud Rate		12		12		1CY	
16X and 64X Baud Rate		1		1		tCY	
1X Baud Rate	TRPD	15		15			
16X and 64X Baud Rate		3		3		ICY	
TxRDY Delay from Center of Data Bit	tTx.		16		8	1CY	µPD8251. Ci = 50 pF
RxRDY Delay from Center of Data Bit	<sup>t</sup> RX		20		24	4CY	
Internal SYNDET Delay from Center of Data Bit	tis		25		24	ťCΥ	
External SYNDET Set Up Time before Falling Edge of RxC	<sup>t</sup> ES		16		16	۲CY	
TxEMPTY Delay from Center of Data Bit	<sup>t</sup> T×E		16		20	1CY	μPD8251. CL = 50 pF
Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)	twc		16		8	1CY	,
Control to READ Set-Up Time (DSR, CTS)	1CR		16		20	ICY	

Notes: ① AC timings measured at VO<sub>H</sub> = 2.0, VO<sub>L</sub> = 0.8, and with load circuit of Figure 1. ② This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.

(3) The TAC and RAC frequencies have the following limitations with respect to CLK. For 1X Baud Rate,  $f_{TX}$  or  $f_{RX} \le 1/(30 \text{ t}_{CY})$ For 16X and 64X Baud Rate,  $f_{TX}$  or  $f_{RX} \le 1/(30 \text{ t}_{CY})$ 

(4) Reset Pulse Width = 6 tCY minimum."



## AC CHARACTERISTICS

TEST LOAD CIRCUIT



**RECEIVER CLOCK AND DATA** 



WRITE DATA CYCLE (PROCESSOR → USART)



READ DATA CYCLE (PROCESSOR + USART)



TIMING WAVEFORM (CONT.)



NNN

EXIT HUNT MODE SET SYNC DET

WR RD

R× CLOCK

RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes: ① Internal sync, 2 sync characters, 5 bits, with parity. ② External sync, 5 bits, with parity. ານນັ້ນເ

SET SYNDET (STATUS BIT)

ហរីហ

EXIT HUNT MODE

PIN		IN	FUNCTION		
NO.	SYMBOL	NAME	FUNCTION		
1, 2, 27, 28 5 – 8	D <sub>7</sub> – D <sub>0</sub>	Data Bus Buffer	An 8-bit, 3-state bi-directional buffer used to interface the USART to the processor data bus. Data is transmitted or received by the buffer in response to input/output or Read/ Write instructions from the processor. The Data Bus Buffer also transfers Control words, Gommand words, and Status.		
26	V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage	+5 volt supply		
4	GND	Ground	Ground		
	Read/Write	e Control Logic	This logic block accepts inputs from the pro- cessor Control Bus and generates control signals for overall USART operation. The Mode Instruction and Command Instruction registers that store the control formats for device func- tional definition are located in the Read/ Write Control Logic.		
21	RESET	Reset	A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitial- ized with a new set of control words. Minimum RESET pulse width is 6 $t_{CY}$ .		
20	CLK	Clock Pulse	The CLK input provides for internal device tim- ing and is usually connected to the Phase 2 (TTL) output of the $\mu$ PB8224 Clock Generator. External inputs and outputs are not referenced to CLK, but the CLK frequency must be at least 30 times the Receiver or Transmitter clocks in the synchronous mode and 4.5 times for the asynchronous mode.		
10	WR	Write Data	A "zero" on this input instructs the USART to accept the data or control word which the processor is writing out on the data bus.		
13	RD	Read Data	A "zero" on this input instructs the USART to place the data or status information onto the Data Bus for the processor to read.		
12	C/D	Control/Data	The Control/Data input, in conjunction with the WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 = Data; 1 = Control.		
11	<u>CS</u>	Chip Select	A "zero" on this input enables the USART to read from or write to the processor.		
	Mode	m Control	The µPD8251 and µPD8251A have a set of control inputs and outputs which may be used to simplify the interface to a Modem.		
22	DSR	Data Set Ready	The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modem Data Set Ready condition.		
24	DTR	Data Terminal Ready	The Data Terminal Ready output can be con- trolled via the Command word. The DTR output is normally used to drive Modem Data Terminal Ready or Rate Select lines.		
23	RTS	Request to Send	The Request to Send output can be controlled via the Command word. The RTS output is normally used to drive the Modem Request to Send line.		
17	CTS	Clear to Send	A "zero" on the Clear to Send input enables the USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one).		

## PIN IDENTIFICATION

## TRANSMIT BUFFER

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

### PIN IDENTIFICATION (CONT.)

PIN		PIN	FUNCTION		
NO.	SYMBOL	NAME	FUNCTION		
	Transm	it Control Logic	The Transmit Control Logic accepts and outputs all external and internal signals necessary for serial data transmission.		
15	TXRDY	Transmitter Ready	Transmitter Ready signals the processor that the transmitter is ready to accept a data character. TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.		
18	Τ×Ε	Transmitter Empty	The Transmitter Empty output signals the processor that the USART has no further char- acters to transmit. TXE is automatically reset upon receiving a data character from the pro- cessor. In half-duplex, TXE can be used to signal end of a transmission and request the processor to "turn the line around." The TXEn bit in the command instruction does not effect TXE. In the Synchronous mode, a "one" on this out- put indicates that a Sync character or charac- ters are about to be automatically transmitted as "fillers" because the next data character has		
9	TxC	Transmitter Clock	The transmitter Clock controls the serial character transmission rate. In the Asynchronous mode, the $\overline{TxC}$ frequency is a multiple of the actual Baud Rate. Two bits of the Mode Instruction select the multiple to be 1x, 16x, or 64x the Baud Rate. In the Synchronous mode, the $\overline{TxC}$ frequency is automatically selected to equal the actual Baud Rate. Note that for both Synchronous and Asynchronous modes, serial data is shifted out of the USART by the falling edge of $\overline{TxC}$ .		
19	T×D	Transmitter Data	The Transmit Control Logic outputs the composite serial data stream on this pin.		

## μPD8251 AND μPD8251A INTERFACE TO 8080 STANDARD SYSTEM BUS



r

The Receive Buffer accepts serial data input at the RxD pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the  $\mu$ PD8251 and  $\mu$ PD8251A set the extra bits to "zero."

Т

## **RECEIVE BUFFER**

## PIN IDENTIFICATION (CONT.)

		PIN	FUNCTION
NO.	SYMBOL	NAME	
	Receiver C	ontrol Logic	This block manages all activities related to incoming data.
14	. RxRDY	Receiver Ready	The Receiver Ready output indicates that the Receiver Buffer is ready with an "assembled" character for input to the processor. For Polled operation, the processor can check RxRDY using a Status Read or RxRDY can be con- nected to the processor interrupt structure. Note that reading the character to the pro- cessor automatically resets RxRDY.
25	R×C	Receiver Clock	The Receiver Clock determines the rate at which the incoming character is received. In the Asyn- chronous mode, the RxC frequency may be 1.16 or 64 times the actual Baud Rate but in the Syn- chronous mode the RxC frequency must equal the Baud Rate. Two bits in the mode instruction select Asynchronous at 1x, 16x or 64x or Syn- chronous operation at 1x the Baud Rate. Unlike TxC, data is sampled by the $\mu$ PD8251 and $\mu$ PD8251A on the rising edge of RxC.
3	RxD	Receiver Data	A composite serial data stream is received by the Receiver Control Logic on this pin.
16	SYNDET (µPD8251)	Sync Detect	The SYNC Detect pin is only used in the Synchronous mode. The $\mu$ PD8251 may be programmed through the Mode Instruction to operate in either the internal or external Sync mode and SYNDET then functions as an output or input respectively. In the internal Sync mode, the SYNDET output will go to a "one" when the $\mu$ PD8251 has located the SYNC character (bi-sync) operation has been programmed, SYNDET will go to "one" in the middle of the last bit of the second SYNC character. SYNDET is automatically reset to "zero" upon a Status Read or RESET. In the external SYNC Ends of Read or RESET. In the second SYNDET input will cause the $\mu$ PD8251 to start assembling data character on the next falling edge of RxC. The length of the SYNDET input should be at least one RxC $\mu$ PD8251 is in SYNC.
16	SYNDET/BD (µPD8251A)	Sync Detect/ Break Detect	The SYNDET/BD pin is used in both Synchron- ous and Asynchronous modes. When in SYNC mode the features for the SYNDET pin described above apply. When in Asynchron- ous mode, the Break Detect output will go high when an all zero word of the programmed length is received. This word consists of: start bit, data bit, parity bit and one stop bit. Reset only occurs when Rx data returns to a logic one state or upon chip reset. The state of Break Detect can be read as a status bit.

Note: (1) Since the µPD8251 and µPD8251A will frequently be handling both the reception and transmission for a given link, the Receive and Transmit Baud Rates will be same.  $\overline{\text{RxC}}$ and TxC then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator.

If the Baud Rate equals 110 (Async): Examples: RxC or TxC equals 110 Hz (1x) RxC or TxC equals 1.76 KHz (16x) RxC or TxC equals 7.04 KHz (64x)

If the Baud Rate equals 300:

RxC or	TxC equals	300 Hz (1)	k) A or S
RxC or	TxC equals	4800 Hz (*	16x) A only
RxC or	TxC equals	19.2 KHz	(64x) A only

OPERATIONAL DESCRIPTION	A set of control words must be sent to the $\mu$ PD8251 and $\mu$ PD8251A to define the desired mode and communications format. The control words will specify the BAUD rate factor (1x, 16x, 64x), character length (5 to 8), number of STOP bits (1, 1-1/2, 2) Asynchronous or Synchronous mode, SYNDET (IN or OUT), parity, etc.				
	After receiving the control words, the $\mu$ PD8251 and $\mu$ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.				
	Concurrently, the $\mu$ PD8251 and $\mu$ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.				
	<ul> <li>Note: The μPD8251 and μPD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.</li> </ul>				
	The $\mu$ PD8251 and $\mu$ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the $\overline{\text{CTS}}$ (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.				
USART PROGRAMMING	The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A RESET (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ( $C/\overline{D} = 1$ ) followed by a software reset command instruction (40 Hex) can be used to initialize the $\mu$ PD8251 and $\mu$ PD8251A.				
	There are two control word formats:				
	<ol> <li>Mode Instruction</li> <li>Command Instruction</li> </ol>				
MODE INSTRUCTION	This control word specifies the general characteristics of the interface regarding the Synchronous or Asynchronous mode, BAUD rate factor, character length, parity, and number of stop bits. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content.				
COMMAND INSTRUCTION	This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.				



# NOTE (1)

The second SYNC character is skipped if MODE instruction has programmed the µPD8251 and µP08251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the µPD8251 and µPD8251A to ASYNC mode.

The  $\mu$ PD8251 and  $\mu$ PD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components (one asynchronous and the other synchronous) which share the same support circuits and package. Although the format definition can be changed at will or "on the fly", the two modes will be explained separately for clarity.

When a data character is written into the  $\mu$ PD8251 and  $\mu$ PD8251A, the USART automatically adds a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on CTS and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of TxC at TxC, TxC/16 or TxC/64, as defined by the Mode Instruction.

If no data characters have been loaded into the  $\mu$ PD8251 and  $\mu$ PD8251A, or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.

The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the data, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of RxC. If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the  $\mu$ PD8251 and  $\mu$ PD8251A and the RxRDY signal is raised to indicate to the processor that a character, is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.

# MODE INSTRUCTION DEFINITION

### ASYNCHRONOUS TRANSMISSION

## ASYNCHRONOUS RECEIVE



As in Asynchronous transmission, the TxD output remains "high" (marking) until the  $\mu$ PD8251 and  $\mu$ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of TxC and the same rate as TxC.

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the TxC rate or SYNC will be lost. If a data character is not provided by the processor before the  $\mu$ PD8251 and  $\mu$ PD8251A Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the  $\mu$ PD8251 and  $\mu$ PD8251A become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC character from the processor.

In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.

Incoming data on the RxD input is sampled on the rising edge of  $\overline{RxC}$ , and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the  $\mu$ PD8251 and  $\mu$ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.

If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one  $\overline{RxC}$  cycle will synchronize the USART.

Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format.

The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.



### SYNCHRONOUS TRANSMISSION

### SYNCHRONOUS RECEIVE

MODE INSTRUCTION FORMAT SYNCHRONOUS MODE

## TRANSMIT/RECEIVE FORMAT SYNCHRONOUS MODE

PROCESSOR BYTES (5-8 BITS CHAR)



ASSEMBLED SERIAL DATA OUTPUT (TND)



### TRANSMIT FORMAT



Note (1) If character length is defined as 5, 6 or 7 bits, the unused bits are set to "zero.

## After the functional definition of the $\mu$ PD8251 and $\mu$ PD8251A has been specified by COMMAND INSTRUCTION FORMAT

the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode), the USART is ready to receive Command Instructions and begin communication. A Command Instruction is used to control the specific operation of the format selected by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modem Controls are controlled by the Command Instruction.

After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all subsequent "control writes" ( $C/\overline{D} = 1$ ) will load or overwrite the Command Instruction register. A Reset operation (internal via CMD IR or external via the RESET input) will cause the  $\mu$ PD8251 and  $\mu$ PD8251A to interpret the next "control write", which must immediately follow the reset, as a Mode Instruction.

STATUS READ FORMAT It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The  $\mu$ PD8251 and  $\mu$ PD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the  $C/\overline{D}$  input "high" to obtain device Status Information. Many of the bits in the status register are copies of external pins. This dual status arrangement allows the  $\mu$ PD8251 and  $\mu$ PD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the  $\mu$ PD8251 and 28 clock periods in the  $\mu$ PD8251A.

When a parity error is detected, the PE flag is set. It is cleared by setting the PARITY ERROR ER bit in a subsequent Command Instruction, PE being set does not inhibit USART operation.

OVERRUN ERROR

If the processor fails to read a data character before the one following is available, the OE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. Although OE being set does not inhibit USART operation, the previously received character is overwritten and lost.

## FRAMING ERROR (1)

If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.

Note: (1) ASYNC mode only.



## COMMAND INSTRUCTION FORMAT

STATUS READ FORMAT

598

TxRDY status bit = DB Buffer Empty

TxRDY (pin 15) = DB Buffer Empty • CTS • TxEn



## APPLICATION OF THE µPD8251 AND µPD8251A

ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD



#### ASYNCHRONOUS INTERFACE TO TELEPHONE LINES



#### SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE



#### SYNCHRONOUS INTERFACE TO TELEPHONE LINES



PACKAGE OUTLINES μPD8251C μPD8251AC

Plastic

ITEM	MILLIMETERS	INCHES
A	38.0 MAX	1.496 MAX.
в	2.49	0.098
с	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10	0.01 + 0.004



M

μPD8251D μPD8251AD

\_\_\_\_

0.01 ± 0.0019

	Ceramic	
ITEM	MILLIMETERS	INCHES
А	51.5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
C,	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
Е	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
Н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
ĸ	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.

0.25 ± 0.05

# **NEC** Microcomputers, Inc.



# **PROGRAMMABLE INTERVAL TIMER**

DESCRIPTION The NEC  $\mu$ PD8253-5 contains three independent, programmable, multi-modal 16-bit counter/timers. It is designed as a general purpose device, fully compatible with the 8080 family. The  $\mu$ PD8253-5 interfaces directly to the busses of the processor as an array of I/O ports.

The  $\mu$ PD8253-5 can generate accurate time delays under the control of system software. The three independent 16-bit counters can be clocked at rates from DC to 4 MHz. The system software controls the loading and starting of the counters to provide accurate multiple time delays. The counter output flags the processor at the completion of the time-out cycles.

System overhead is greatly improved by relieving the software from the maintenance of timing loops. Some other common uses for the  $\mu$ PD8253-5 in microprocessor based systems are:

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller
- NEC Now Supplies µPD8253-5 to all µPD8253 Requirements

## FEATURES • Three Independent 16-Bit Counters

- Clock Rate: DC to 4 MHz
- Count Binary or BCD
- Single +5 Volt Supply, ±10%
- 24 Dual-In-Line Plastic Package

## PIN CONFIGURATION

1		24	
2		23	
3		22	
4		21	
5		20	□ ^1
6	μPD	19	
7	8253-5	18	CLK 2
8		17	0UT 2
9		16	GATE 2
10		15	
11		14	GATE 1
12		13	
	1 2 3 4 5 6 7 8 9 10 11 12	1 2 3 4 5 6 μPD 7 8253-5 8 9 10 11 12	$\begin{array}{cccccccc} 1 & & 24 \\ 2 & & 23 \\ 3 & & 22 \\ 4 & & 21 \\ 5 & & 20 \\ 6 & \mu PD & 19 \\ 7 & 8253-5 & 18 \\ 8 & & 17 \\ 9 & & 16 \\ 10 & & 15 \\ 11 & & 14 \\ 12 & & 13 \end{array}$

	PIN NAMES						
D <sub>7</sub> -D <sub>0</sub>	Data Bus (8-Bit)						
CLK N	Counter Clock Inputs						
GATE N	Counter Gate Inputs						
OUT N	Counter Outputs						
RD	Read Counter						
WR	Write Command or Data						
<del>cs</del>	Chip Select						
A0, A1	Counter Select						
Vcc	+5 Volts						
GND	Ground						

## μ PD8253-5

#### Data Bus Buffer

The 3-state, 8-bit, bi-directional Data Bus Buffer interfaces the  $\mu$ PD8253-5 to the 8080AF/8085A microprocessor system. It will transmit or receive data in accordance with the INput or OUTput instructions executed by the processor. There are three basic functions of the Data Bus Buffer.

- 1. Program the modes of the  $\mu$ PD8253-5.
- 2. Load the count registers.
- 3. Read the count values.

#### Read/Write Logic

The Read/Write Logic controls the overall operation of the  $\mu$ PD8253-5 and is governed by inputs received from the processor system bus.

#### **Control Word Register**

Two bits from the address bus of the processor,  $A_0$  and  $A_1$ , select the Control Word Register when both are at a logic "1" (active-high logic). When selected, the Control Word Register stores data from the Data Bus Buffer in a register. This data is then used to control:

- 1. The operational MODE of the counters.
- 2. The selection of BCD or Binary counting.
- 3. The loading of the count registers.

#### RD (Read)

This active-low signal instructs the  $\mu$ PD8253-5 to transmit the selected counter value to the processor.

#### WR (Write)

This active-low signal instructs the  $\mu$ PD8253-5 to receive MODE information or counter input data from the processor.

#### A1, A0

The  $A_1$  and  $A_0$  inputs are normally connected to the address bus of the processor. They control the one-of-three counter selection and address the control word register to select one of the six operational MODES.

#### CS (Chip Select)

The  $\mu$ PD8253-5 is enabled when an active-low signal is applied to this input. Reading or writing from this device is inhibited when the chip is disabled. The counter operation, however, is not affected.

#### Counters #0, #1, #2

The three identical, 16-bit down counters are functionally independent allowing for separate MODE configuration and counting operation. They function as Binary or BCD counters with their gate, input and output line configuration determined by the operational MODE data stored in the Control Word Register. The system software overhead time can be reduced by allowing the control word to govern the loading of the count data.

The programmer, with READ operations, has access to each counter's contents. The  $\mu$ PD8253-5 contains the commands and logic to read each counter's contents while still counting without disturbing its operation.

The following is a table showing how the counters are manipulated by the input signals to the Read/Write Logic.

<b>C</b> S	RD	WR	A1	A <sub>0</sub>	FUNCTION
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation, 3-State
1	Х	X	X	X	Disable, 3-State
0	1	1	X	X	No-Operation, 3-State

# FUNCTIONAL DESCRIPTION

## **BLOCK DIAGRAM**



Note: (1) With respect to ground.

 $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{CC} = +5V \pm 10\%$ 

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device realiability.

\*T<sub>a</sub> = 25° C

## DC CHARACTERISTICS

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	
Input High Voltage	VIH	2.0		V <sub>CC</sub> +0.5	V	
Output Low Voltage	VOL			0.45	v	IOL = 2.2 mA
Output High Voltage	∨он	2.4			V	IOH = -400 μA
Input Load Current	կլ			±10	μA	VIN = VCC to 0 V
Output Float Leakage Current	OFL			±10	μA	VOUT = VCC to 0 V
V <sub>CC</sub> Supply Current	1cc			140	mA	

## CAPACITANCE $T_a = 25^{\circ}C; V_{CC} = GND = 0V$

Ì		LIMITS		LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	CIN			10	pF	f <sub>c</sub> = 1 MHz	
Input/Output Capacitance	CI/O			20	pF	Unmeasured pins returned to VSS.	

# μPD8253-5

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; \text{ GND} = 0V$ 

#### 2 LIMITS TEST SYMBOL µPD8253-5 UNIT PARAMETER µPD8253 CONDITIONS MIN TYP MAX MIN TYP MAX READ Address Stable Before READ 50 0 ns tAR Address Hold Time for READ 5 0 ns <sup>t</sup>RA READ Pulse Width 400 ns tRR 250 Data Delay from READ tRD 300 170 ns CL = 150 pF CL = 100 pF READ to Data Floating 25 125 25 100 ns <sup>t</sup>DF WRITE Address Stable Before WRITE 20 0 ns tAW Address Hold Time for WRITE 20 tWA 0 ns WRITE Pulse Width 400 250 ns tww Data Set Up Time for WRITE 200 150 ns tDW Data Hold Time for WRITE 40 0 ns twp Recovery Time Between WRITES tRV 1 1 μs CLOCK AND GATE TIMING **Clock Period** 300 DC 250 DC <sup>t</sup>CLK ns 200 High Pulse Width 160 ns tPWH Low Pulse Width TPWL 100 90 ns Gate Pulse Width High tGW 150 150 ns 100 Gate Set Up Time to Clock 1 tGS 100 ns Gate Hold Time After Clock 1 50 50 tGH ns Low Gate Width 100 100 ns tGL Output Delay from Clock ↓ 300 300 CL = 100 pF ns tOD

300

Notes: (1) AC Timing Measured at  $V_{OH} = 2.2V$ ;  $V_{OL} = 0.8V$ .

Output Delay from Gate

(2) Data for comparison only, NEC supplies µPD8253-5 only.

tODG

TIMING WAVEFORMS



300

ns

CL = 100 pF

**CLOCK AND GATE TIMING** 

## AC CHARACTERISTICS (1)

## PROGRAMMING THE µPD8253-5

The programmer can select any of the six operational MODES for the counters using system software. Individual counter programming is accomplished by loading the CONTROL WORD REGISTER with the appropriate control word data ( $A_0$ ,  $A_1$  = 11).

### CONTROL WORD FORMAT

D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>
SC1	SC0	RL1	R LO	M2	M1	MO	BCD

### SC - Select Counter

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Invalid

#### RL - Read/Load

RL1	R L0	
0	0	Counter Latching Operation
1	0	Read/Load Most Significant Byte Only
0	1	Read/Load Least Significant Byte Only
1	1	Read/Load Least Significant Byte First, Then Most Significant Byte

## BCD

0	Binary Counter, 16-Bits
1	BCD Counter, 4-Decades

#### M-Mode

M2	M1	MO	Ů
0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

## μ PD8253-5

Each of the three counters can be individually programmed with different operating MODES by appropriately formatted Control Words. The following is a summary of the MODE operations.

#### Mode 0: Interrupt on Terminal Count

The initial MODE set operation forces the OUTPUT low. When the specified counter is loaded with the count value, it will begin counting. The OUTPUT will remain low until the terminal count sets it high. It will remain in the high state until the trailing edge of the second  $\overline{WR}$  pulse loads in COUNT data. If data is loaded during the counting process, the first  $\overline{WR}$  stops the count. Counting starts with the new count data triggered by the falling clock edge after the second  $\overline{WR}$ . If a GATE pulse is asserted while counting, the count is terminated for the duration of GATE. The falling edge of CLK following the removal of GATE restarts counting from the terminated point.



#### Mode 1: Programmable One-Shot

The OUTPUT is set low by the falling edge of CLOCK following the trailing edge of GATE. The OUTPUT is set high again at the terminal count. The output pulse is not affected if new count data is loaded while the OUTPUT is low. The new data will be loaded on the rising edge of the next trigger pulse. The assertion of a trigger pulse while OUTPUT is low, resets and retriggers the One-Shot. The OUTPUT will remain low for the full count value after the rising edge of TRIGGER.



#### Mode 2: Rate Generator

The RATE GENERATOR is a variable modulus counter. The OUTPUT goes low for one full CLOCK period as shown in following timing diagram. The count data sets the time between OUTPUT pulses. If the count register is reloaded between output pulses the present period will not be affected. The subsequent period will reflect the new value. The OUTPUT will remain high for the duration of the asserted GATE input. Normal operation resumes on the falling CLOCK edge following the rising edge of GATE.



# Note: 1 All internal counter events occur at the falling edge of the associated clock in all modes of operation.

## OPERATIONAL MODES ①

# μPD8253-5

#### OPERATIONAL MODES () (Cont.)

#### Mode 3: Square Wave Generator

MODE 3 resembles MODE 2 except the OUTPUT will be high for half of the count and low for the other half (for even values of data). For odd values of count data the OUT-PUT will be high one clock cycle longer than when it is low (High Period  $\rightarrow \frac{N+1}{2}$  clock cycles; Low Period  $\rightarrow \frac{N-1}{2}$  clock periods, where N is the decimal value of count data). If the count register is reloaded with a new value during counting, the new value will be reflected immediately after the output transition of the current count.

The OUTPUT will be held in the high state while GATE is asserted. Counting will start from the full count data after the GATE has been removed.



#### Mode 4: Software Triggered Strobe

The OUTPUT goes high when MODE 4 is set, and counting begins after the second byte of data has been loaded. When the terminal count is reached, the OUTPUT will pulse low for one clock period. Changes in count data are reflected in the OUTPUT as soon as the new data has been loaded into the count registers. During the loading of new data, the OUTPUT is held high and counting is inhibited.

The OUTPUT is held high for the duration of GATE. The counters are reset and counting begins from the full data value after GATE is removed.



#### Mode 5: Hardware Triggered Strobe

Loading MODE 5 sets OUTPUT high. Counting begins when count data is loaded and GATE goes high. After terminal count is reached, the OUTPUT will pulse low for one clock period. Subsequent trigger pulses will restart the counting sequence with the OUTPUT pulsing low on terminal count following the last rising ecge of the trigger input (Reference bottom half of timing diagram).







Plastic					
ITEM	MILLIMETERS	INCHES			
A	33 MAX	1.3 MAX			
в	2.53	0.1			
с	2.54	0.1			
D	0.5 ± 0.1	0.02 ± 0.004			
E	27.94	1.1			
F	1.5	0.059			
G	2.54 MIN	0.1 MIN			
н	0.5 MIN	0.02 MIN			
I	5.22 MAX	0.205 MAX			
J	5.72 MAX	0.225 MAX			
к	15.24	0.6			
L	13.2	0.52			
м	0.25 +0.10	0.01 +0.004 -0.0019			

0-15°~

٠ĸ-

8253-5DSREV4-10-80-CAT

# **NEC** Microcomputers, Inc.

# NEC μPD8255 μPD8255A-5

# **PROGRAMMABLE PERIPHERAL INTERFACES**

DESCRIPTION The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are general purpose programmable INPUT/OUTPUT devices designed for use with the 8080A/8085A microprocessors. Twenty-four (24) I/O lines may be programmed in two groups of twelve (group I and group II) and used in three modes of operation. In the Basic mode, (MODE 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In the Strobed mode, (MODE 1), each group may be programmed to have 8 lines of input or output. Three of the remaining four pins in each group are used for handshaking strobes and interrupt control signals. The Bidirectional Bus mode, (MODE 2), uses the 8 lines of Port A for a bidirectional bus, and five lines from Port C for bus control signals. The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are packaged in 40 pin plastic dual-in-line packages.

#### FEATURES • Fully Compatible with the 8080A/8085 Microprocessor Families

- All Inputs and Outputs TTL Compatible
- 24 Programmable I/O Pins
- Direct Bit SET/RESET Eases Control Application Interfaces
- 8-2 mA Darlington Drive Outputs for Printers and Displays ( $\mu$ PD8255)
- 8-4 mA Darlington Drive Outputs for Printers and Displays ( $\mu$ PD8255A-5)
- LSI Drastically Reduces System Package Count
- Standard 40 Pin Dual-In-Line Plastic and Ceramic Packages

PA3	1	$\cup$	40	h	PA₄
	2		39	Б	PAS
PA1 d	3		38	Þ	PAG
	4		37		PA7
RD C	5		36	Ь	WR
cs d	6		35	Ь	RESE
gnd 🗖	7		34	Ь	Do
A1 🖸	8		33	Ь	D1
A0 <b>C</b>	9		32	Þ	D <sub>2</sub>
PC7 🗖	10	μΡD 8255/ 8255A-5	31	Ь	D3
PC6 🗖	11		30	Ь	D4
РС5 🗖	12		29	Þ	D5
PC4	13		28	Þ	D <sub>6</sub>
РС0 🗖	14		27	Þ	D7
PC1 🗖	15		26	Þ	Vcc
PC2	16		25	Þ	PB7
РС3 🗖	17		24	Þ	PB6
РВо 🗖	18		23	Þ	PB5
РВ1 🗖	19		22	Þ	PB4
РВ2 🗖	20		21	Þ	PB3

PIN	NAM	ES
-----	-----	----

D7-D0	Data Bus (Bi-Directional)
RESET	Reset Input
cs	Chip Select
RD	Read Input
WR	Write Input
A0, A1	Port Address
PA7-PA0	Port A (Bit)
PB7-PB0	Port B (Bit)
PC7-PC0	Port C (Bit)
Vcc	+5 Volts
GND	0 Volts

# μPD8255/8255A-5

#### General

The  $\mu$ PD82555 and  $\mu$ PD8255A-5 Programmable Peripheral Interfaces (PPI) are designed for use in 8080A/8085A microprocessor systems. Peripheral equipment can be effectively and efficiently interfaced to the 8080A/8085A data and control busses with the  $\mu$ PD8255 and  $\mu$ PD8255A-5. The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are functionally configured to be programmed by system software to avoid external logic for peripheral interfaces.

#### Data Bus Buffer

The 3-state, bidirectional, eight bit Data Bus Buffer (D<sub>0</sub>-D<sub>7</sub>) of the  $\mu$ PD8255 and  $\mu$ PD8255A-5 can be directly interfaced to the processor's system Data Bus (D<sub>0</sub>-D<sub>7</sub>). The Data Bus Buffer is controlled by execution of IN and OUT instructions by the processor. Control Words and Status information are also transmitted via the Data Bus Buffer.

#### **Read/Write and Control Logic**

This block manages all of the internal and external transfers of Data, Control and Status. Through this block, the processor Address and Control busses can control the peripheral interfaces.

#### Chip Select, CS, pin 6

A Logic Low, V1L, on this input enables the  $\mu PD8255$  and  $\mu PD8255A-5$  for communication with the 8080A/8085A.

#### Read, RD, pin 5

A Logic Low, V<sub>1L</sub>, on this input enables the  $\mu$ PD8255 and  $\mu$ PD8255A-5 to send Data or Status to the processor via the Data Bus Buffer.

#### Write, WR, pin 36

A Logic Low, VIL, on this input enables the Data Bus Buffer to receive Data or Control Words from the processor.

#### Port Select 0, A0, pin 9

#### Port Select 1, A<sub>1</sub>, pin 8

These two inputs are used in conjunction with  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  to control the selection of one of three ports on the Control Word Register. A<sub>0</sub> and A<sub>1</sub> are usually connected to A<sub>0</sub> and A<sub>1</sub> of the processor Address Bus.

#### Reset, pin 35

A Logic High,  $V_{IH}$ , on this input clears the Control Register and sets ports A, B, and C to the input mode. The input latches in ports A, B, and C are not cleared.

#### Group I and Group II Controls

Through an OUT instruction in System Software from the processor, a control word is transmitted to the  $\mu$ PD8255 and  $\mu$ PD8255A-5. Information such as "MODE," "Bit SET," and "Bit RESET" is used to initialize the functional configuration of each I/O port.

Each group (I and II) accepts "commands" from the Read/Write Control Logic and "control words" from the internal data bus and in turn controls its associated I/O ports.

Group I – Port A and upper Port C (PC7-PC4)

Group II - Port B and lower Port C (PC3-PC0)

While the Control Word Register can be written into, the contents cannot be read back to the processor.

#### Ports A, B, and C

The three 8-bit I/O ports (A, B, and C) in the  $\mu$ PD8255 and  $\mu$ PD8255A-5 can all be configured to meet a wide variety of functional requirements through system software. The effectiveness and flexibility of the  $\mu$ PD8255 and  $\mu$ PD8255A-5 is further enhanced by special features unique to each of the ports.

Port A = An 8-bit data output latch/buffer and data input latch.

- Port B = An 8-bit data input/output latch/buffer and an 8-bit data input buffer.
- Port C = An 8-bit output latch/buffer and a data input buffer (input not latched).

Port C may be divided into two independent 4-bit control and status ports for use with Ports A and B.

## FUNCTIONAL DESCRIPTION
#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM **RATINGS\***

Operating Temperature	$. 0^{\circ}$ C to +70 $^{\circ}$ C
Storage Temperature	$-65^{\circ}C$ to $+125^{\circ}C$
All Output Voltages ①	-0.5 to +7 Volts
All Input Voltages ①	-0.5 to +7 Volts
Supply Voltages ①	-0.5 to +7 Volts

Note: 1) With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

# $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; V_{SS} = 0V$

			LIMITS						
		μP	D8255	;	μF	D825	5A 5		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	VSS-0.5		0.8	-0.5		0.8	v	
Input High Voltage	VIH	2		Vcc	2		Vcc	V	
Output Low Voltage	VOL			04			0 4 5	V	(2)
Output High Voltage	VOH	2.4			24			v	(3)
Darlington Drive Current	юн()	1	2	4	-1		-4	mA	VOH - 15V, REXT 750Ω
Power Supply Current	<sup>I</sup> CC		40	120			120	mA	V <sub>CC</sub> - +5V, Output Open
Input Leakage Current	ГЛН			10			10	μA	VIN - VCC
Input Leakage Current	LIL			-10			-10	μA	V <sub>IN</sub> 04V
Output Leakage Current	LOH			10	1		±10	μA	VOUT - VCC; CS - 2 0V
Output Leakage Current	LOL			~10			-10	μA	VOUT - 0 4V, CS 2 0V

Notes: (1) Any set of eight (8) outputs from either Port A, B, or C can source 2 mA into 1 5V for µPD8255, or 4 mA into

For μPD8255 IOL 17 mA
 For μPD8255A-5 IOL - 2.5 mA for DB Port, 1.7 mA for Peripheral Ports

③ For  $\mu$ PD8255: IOH = -100  $\mu$ A for DB Port; 50  $\mu$ s for Peripheral Ports.

For µPD8255A-5: IOH = -400 µA for dB Port; -200 µs for Peripheral Ports.

**CAPACITANCE**  $T_a = 25^{\circ}C; V_{CC} = V_{SS} = 0V$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	рF	f <sub>c</sub> = 1 MHz
I/O Capacitance	C <sub>I/O</sub>			20	рF	Unmeasured pins returned to VSS

<sup>1.5</sup>V for #PD8255A-5

	LIMITS						
		#PD	8255	µPD8:	255A-5	1	тевт
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
		REA	D				
Address Stable Before READ	1AR	50		0	1	ns	
Address Stable After READ	<sup>t</sup> RA	0		0		ns	
READ Pulse Width	<sup>t</sup> RR	405		300	1	ns	
Data Valid From READ	<sup>t</sup> RD		295		200	ns	8255: CL = 100 pF 8255A-5: CL = 150 pF
Data Float After READ	<sup>t</sup> DF	10	150	10	100	ns ns	CL = 100 pF CL = 15 pF
Time Between READS and/or WRITES	tRV	850		850		ns	Q
		WRI	re				•
Address Stable Before WRITE	1AW	20		0		ns	
Address Stable After WRITE	twa	20		20		ns	
WRITE Pulse Width	tww	400		300		ns	
Data Valid To WRITE (L.E.)	tDW	10		100		ns	
Data Valid After WRITE	twD	35		30		ns	
	то	HER T	MING				
WR = 0 To Output	₩B		500		350	ns	8255: CL = 50 pF 8255A-5: CL = 150 pF
Peripheral Data Before RD	<sup>t</sup> IR	0		0		ns	
Peripheral Data After RD	tHR	50		0		ns	
ACK Pulse Width	<sup>t</sup> AK	500		300		ns	
STB Pulse Width	<sup>t</sup> ST	350		500		ns	
Per. Data Before T.E. Of STB	tPS	60		0		ns	
Per. Data After T.E. Of STB	ΦH.	150		180		ns	
ACK = 0 To Output	1AD		400		300	ns	8255: CL = 50 pF 8255A-5: CL = 150 pF
ACK = 0 To Output Float	<sup>1</sup> KD	20	300	20	250	ns	8255 CL = 50 pF CL = 15 pF
WR = 1 To OBF = 0	tWOB		300		650	ns	Ì
ACK - 0 To OBF - 1	1AOB		450		350	ns	
STB - 0 To IBF - 1	tSIB		450		300	ns	8255 Cu # 50 oF
RD = 1 To IBF = 0	<sup>t</sup> RiB	1	360		300	ns	0200. 0L - 00 pF
RD - 0 To INTR - 0	<b>t</b> RIT		450		400	ns	]
STB = 1 To INTR = 1	1SIT		400		300	ns	8255A-5: CL = 150 pF
ACK = 1 To INTR = 1	<sup>t</sup> AIT		400		350	ns	
WR - 0 To INTR - 0	twit		850		850	ns	

AC CHARACTERISTICS

Notes: (1) Period of Reset pulse must be at least 50  $\mu$ s during or after power on. Subsequent Reset pulse can be 500 ns min.



#### **TIMING WAVEFORMS** MODE 0



tSIB

tps

IBF

PERIPHERAL TO µPD8255

AND µPD8255A-5

PERIPHERAL BUS

TIMING WAVEFORMS (CONT.)





tAr

DATA FROM

PD8255 AND #PD8255A-5 ب

TO PERIPHERAL

tp

► †KD

- TRIB

READ DATA FROM

μPD8255 AND μPD8255A-5 ΤΟ μPD8080A

(2) When the  $\mu$ PD8255A-5 is set to Mode 1 or 2,  $\overline{OBF}$  is reset to be high (logic 1).

The $\mu$ PD8255 and $\mu$ PD8255A-5 can be operated in modes (0, 1 or 2) which are selected by appropriate control words and are detailed below.	MODES
<ul> <li>MODE 0 provides for basic Input and Output operations through each of the ports</li> <li>A, B, and C. Output data is latched and input data follows the peripheral. No "hand-shaking" strobes are needed.</li> </ul>	MODE 0
16 different configurations in MODE 0	
Two 8-bit ports and two 4-bit ports	
Inputs are not latched	
Outputs are latched	
MODE 1 provides for Strobed Input and Output operations with data transferred through Port A or B and handshaking through Port C.	MODE 1
Two I/O Groups (I and II)	
Both groups contain an 8-bit data port and a 4-bit control/data port	
Both 8-bit data ports can be either Latched Input or Latched Output	
MODE 2 provides for Strobed bidirectional operation using PA0.7 as the bidirec- tional latched data bus. PC3.7 is used for interrupts and "handshaking" bus flow controls similar to Mode 1. Note that PB0.7 and PC0.2 may be defined as Mode 0 or 1, input or output in conjunction with Port A in Mode 2.	MODE 2
An 8-bit latched bidirectional bus port (PA0.7) and a 5-bit control port (PC3.7)	
Both inputs and outputs are latched	

An additional 8-bit input or output port with a 3-bit control port

ĺ	INPUT OPERATION (READ)								
I	A1	A <sub>0</sub>	RD	WR	ĈŜ				
L	0	0	0	1	0	PORT A DATA BUS			
I	0	1	0	1	0	PORT B			
	1	0	0	1	0	PORT C DATA BUS			

INPUT OPERATION (READ)							
A1	A <sub>0</sub>	RD	WR	ĈŜ			
0	0	0	1	0	PORT A DATA BUS		
0	1	0	1	0	PORT B		
1	0	0	1	0	PORT C		
		OUT	PUT O	PERA	TION (WRITE)		
A1	A <sub>0</sub>	OUT RD	PUT O	PERA	TION (WRITE)		
<b>A1</b> 0	<b>A</b> 0 0	OUT RD	PUT O WR	PERA CS 0	TION (WRITE) DATA BUS — PORT A		
<b>A</b> 1 0 0	<b>A</b> 0 0	OUT RD 1	PUT O WR 0	PERA CS 0 0	TION (WRITE) DATA BUS — PORT A DATA BUS — PORT B		
A1 0 0	<b>A</b> 0 0 1 0	OUT RD 1 1	PUT 0 WR 0 0	PERA CS 0 0 0	TION (WRITE) DATA BUS — PORT A DATA BUS — PORT B DATA BUS — PORT C		

DISABLE FUNCTION							
A1	A <sub>0</sub>	RD	WR	CS			
X	×	Y	x	X 1	DATA BUS		
~		^			HIGH Z STATE		
×	~					0	DATA BUS
×	^	'	1	0	HIGH Z STATE		

NOTES. ① X means "DO NOT CARE."

2 All conditions not listed are illegal and should be avoided.



FORMATS

BASIC OPERATION



PACKAGE OUTLINE μPD8255C μPD8255AC/D-5

Plastic

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 <sup>+0.1</sup> 0.05	0.010 + 0.004 0.002



Ceramic							
ITEM	MILLIMETERS	INCHES					
А	51.5 MAX.	2.03 MAX.					
В	1.62 MAX.	0.06 MAX.					
С	2.54 ± 0.1	0.1 ± 0.004					
D	0.5 ± 0.1	0.02 ± 0.004					
E	48.26 ± 0.1	1.9 ± 0.004					
F	1.02 MIN.	0.04 MIN.					
G	3.2 MIN.	0.13 MIN.					
н	1.0 MIN.	0.04 MIN.					
I	3.5 MAX.	0.14 MAX,					
J	4.5 MAX.	0.18 MAX.					
к	15.24 TYP.	0.6 TYP.					
L	14.93 TYP.	0.59 TYP.					
M	0.25 ± 0.05	0.01 ± 0.0019					

9

## NOTES

۰.

# **NEC Microcomputers, Inc.**



# **PROGRAMMABLE DMA CONTROLLER**

#### DESCRIPTION

ION The μPD8257-5 is a programmable four-channel Direct Memory Access (DMA) controller. It is designed to simplify high speed transfers between peripheral devices and memories. Upon a peripheral request, the μPD8257-5 generates a sequential memory address, thus allowing the peripheral to read or write data directly to or from memory. Peripheral requests are prioritized within the μPD8257-5 so that the system bus may be acquired by the generation of a single HOLD command to the 8080A. DMA cycle counts are maintained for each of the four channels, and a control signal notifies the peripheral when the preprogrammed member of DMA cycles has occurred. Output control signals are also provided which allow simplified sectored data transfers and expansion to other μPD8257-5 devices for systems requiring more than four DMA channels.

- FEATURES NEC Now Supplies µPD8257-5 to µPD8257 Requirements
  - Four Channel DMA Controller
  - Priority DMA Request Logic
  - Channel Inhibit Logic
  - Terminal Count and Modulo 128 Outputs
  - Automatic Load Mode
  - Single TTL Clock
  - Single +5V Supply ±10%
  - Expandable
  - 40 Pin Plastic Dual-In-Line Package

### PIN CONFIGURATION

I/OR		1	$\cup$	40	
I/OW	q	2		39	
MEMR		3		38	
MEMW	D	4		37	
MARK	d	5		36	р тс
READY		6		35	
HLDA		7		34	
ADDSTB		8		33	
AEN		9	μPD	32	
HRQ	d.	10	8257/	31	
cs I		11	8257-5	30	
CLK	d.	12		29	
RESET		13		28	$\mathbf{D} \mathbf{p}_2$
DACK2		4		27	
DACK3		15		26	
DRQ3		6		25	DACK0
DRQ2		7		24	DACK1
DRQ1		8		23	D D <sub>5</sub>
DRQ0		9		22	
GND		20		21	

#### **PIN NAMES** Data Bus D7-D0 A7-A0 Address Bus I/OR I/O Read I/OW I/O Write MEMP Memory Read MEMW Memory Write Clock Input CLK RESET Reset Input READY Ready Hold Request (to 8080A) HRQ HLDA Hold Acknowledge (from 8080A) AEN Address Enable ADSTB Address Strobe TC Terminal Count MARK Modulo 128 Mark DRQ3-DRQ0 DMA Request Input DACK 3-DACK DMA Acknowledge Out cs Chip Select Vcc +5 Volts GND Ground



Operating Temperature	0°C to +70°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin	-0.5 to +7 Volts ①
Power Dissipation	1 Watt

#### ABSOLUTE MAXIMUM RATINGS\*

#### Note: 1 With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 1$	0% GND = 0V
---	-------------

DADAMETED	SYMPOL		LIMIT	S	UNUT	TEST CONDITIONS	
FANAMETER	STWBUL	MIN.	ТҮР.	MAX.		TEST CONDITIONS	
Input Low Voltage	V <sub>IL</sub>	-0.5		0.8	Voits		
Input High Voltage	v <sub>iH</sub>	2.0		V <sub>CC</sub> + 0.5	Volts		
Output Low Voltage	V <sub>OL</sub>			0.45	Volts	l <sub>OL</sub> = 1.7 mA	
Output High Voltage	v <sub>он</sub>	2.4		Vcc	Volts	$I_{OH} = -150 \ \mu A$ for AB, DB and AEN $I_{OH} = -80 \ \mu A$ for others	
HRQ Output High Voltage	∨ <sub>HH</sub>	3.3		v <sub>cc</sub>	Volts	I <sub>OH</sub> = -80 μA	
V <sub>CC</sub> Current Drain	<sup>1</sup> cc			120	mA		
Input Leakage	ι.			10	μA	V <sub>IN</sub> = V <sub>CC</sub>	
Output Leakage During Float	IOFL			10	μA	UDUT <sup>®</sup>	

Note: (1)  $V_{CC} > V_{OUT} > GND + 0.45V$ 

 $T_a = 25^{\circ}C; V_{CC} = GND = 0V$ 

	0/400		LIMITS			TEST CONDITIONS	
PARAMETER	STMBOL	MIN.	TYP.	MAX.			
Input Capacitance	CIN			10	pF	f <sub>c</sub> = 1 MHz	
I/O Capacitance C <sub>I/O</sub>				20	pF	Unmeasured pins returned to GND	

### DC CHARACTERISTICS

CAPACITANCE

### AC CHARACTERISTICS BUS PARAMETERS PERIPHERAL (SLAVE) MODE

$T_a = 0^{\circ}C$ to 70°C; $V_{CC} = 5V \pm 10\%$ ; GND = 0V (1)	
---	--

									TEST	
PARAMETER	SYMBOL	μ	PD825	i7 μF		PD8257-5		UNIT	CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
Adr or CS1 Setup to Rd1	TAR	0			0			ns		
Adr or CSt Hold from Rdt	TRA	0			0			ns		
Data Access from Rdi	TRDE	0		300	0		170	ns	CL = 100 pF	
DB→Float Delay from Rd1	TRDF	20		150	20		100	ns ns	CL = 100 pF	
Rd Width	TRW	250			250			ns		
		w	RITE							
CS; Setup to Wri	TCW	300			300			ns		
CSt Hold from Wrt	тwc	20			20			ns		
Adr Setup to Wri	TAW	20			20			ns		
Adr Hold from Wrt	TWA	0			0			QS		
Data Setup to Wr I	TDW	200			200			ns		
Data Hold from Wrt	TWD	0			0			ns		
Wr Width	Twws	200			200			ns		
		ОТНЕ	RTIM	ING						
Reset Pulse Width	TRSTW	300			300			ns		
Power Supply †(VCC) Setup to Reset	TRSTD	500			500			μs		
Signal Rise Time	Tr			20			20	ns		
Signal Fall Time	Tf			20			20	ns		
Reset to First IOWR	TRSTS	2			2			1CY		

Note: ① All timing measurements are made at the following reference voltages unless specified otherwise. Input "1" at 2.0V, "0" at 0.8V, Output "1" at 2.0V, "0" at 0.8V.

② Data for comparison only.

### **TIMING WAVEFORMS** PERIPHERAL (SLAVE) MODE



#### WRITE TIMING



#### $T_a = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = +5V \pm 10\%$ ; GND = 0V

#### AC CHARACTERISTICS DMA (MASTER) MODE

			LI	MITS			
PARAMETER	SYMBOL	(8) µPD82	257	μPD82	57-5	UNIT	CONDITIONS
		MIN	MAX	MIN	MAX		CONDITIONS
Cycle Time (Period)	TCY	0.320	4	0.250	4	μs	
Clock Active (High)	$T_{\theta}$	120	.8TCY	30	.8TCY	ns	
DRQ↑ Setup to θ↓ (SI, S4)	TQS	120		120			
DRQ+ Hold from HLDA1	тон	0		0			4
HRQ↑ or ↓Delay from ∂↑ (SI, S4) (measured at 2.0V)	Τρα		160		160	ns	1
HRQ↑ or ↓ Delay from ∂↑ (SI, S4) (measured at 3.3V)	TDQ1		250		250	ns	3
HLDA1 or $\downarrow$ Setup to $\theta \downarrow$ (SI, S4)	т <sub>нs</sub>	100		100		ns	
AEN↑ Delay from θ↓ (S1)	TAEL		300		250	ns	1
AEN↓ Delay from θ↑ (SI)	TAET		200		200	ns	1
Adr (AB) (Active) Delay from AEN† (S1)	TAEA	20		20		ns	(4)
Adr (AB) (Active) Delay from 01 (S1)	TFAAB		250		250	ns	2
Adr (AB) (Float) Delay from 0 + (SI)	TAFAB		150		150	ns	2
Adr (AB) (Stable) Delay from θ↑ (S1)	TASM		250		250	ns	2
Adr (AB) (Stable) Hold from 01 (S1)	ТАН	TASM-50		TASM-50			2
Adr (AB) (Valid) Hold from Rdt (S1, SI)	TAHR	60		60		ns	4
Adr (AB) (Valid) Hold from Wrt (S1, SI)	TAHW	300		300		ns	<u>(4)</u>
Adr (DB) (Active) Delay from 01 (S1)	TEADB		300		250	ns	2
Adr (DB) (Float) Delay from 01 (S2)	TAFDB	TSTT+20	250	TSTT+20	170	ns	2
Adr (DB) Setup to Adr Stb1 (S1-S2)	TASS	100		100		ns	(4)
Adr (DB) (Valid) Hold from Adr Stb (S2)	TAHS	50		50		ns	(4)
Adr Stb↑ Delay from θ↑ (S1)	TSTL		200		200	ns	1
Adr Stb↓ Delay from θ↑ (S2)	TSTT		140		140	ns	1
Adr Stb Width (S1-S2)	TSW	TCY-100		TCY-100		ns	4
Rd∔ or Wr (Ext)∔ Delay from Adr Stb∔ (S2)	TASC	70		70		ns	4
Rd↓ or Wr (Ext)↓ Delay from Adr (DB) (Float) (S2)	товс	20		20		ns	4
DACK↑ or ↓Delay from θ↓ (S2, S1) and TC/Mark ↑ Delay from θ↑ (S3) and TC/Mark ↓ Delay from θ↑ (S4)	так		250		250	ns	16
Rd↓ or Wr (Ext)↓ Delay from θ↑ (S2) and Wr↓ Delay from θ↑ (S3)	TDCL		200		200	ns	26
$\overrightarrow{Rd}$ t Delay from $\theta \downarrow$ (S1, SI) and Wrt Delay from $\theta \uparrow$ (S4)	трст		200		200	ns	27
Rd or Wr (Active) from 01 (S1)	TFAC		300		250	ns	2
Rd or Wr (Float) from θ↑ (SI)	TAFC		150		150	ns	2
Rd Width (S2-S1 or SI)	TRWM	2Τ <sub>CY</sub> + Τ <sub>θ</sub> -50		2T <sub>CY</sub> + Τ <sub>θ</sub> -50		ns	4
Wr Width (S3-S4)	TWWM	TCY-50		TCY-50		ns	(4)
Wr (Ext) Width (S2-S4)	TWWME	2TCY-50		2TCY-50		ns	4
READY Set Up Time to #1 (S3, Sw)	TRS	30		30		ns	
READY Hold Time from 01 (S3, Sw)	твн	20		20		ns	

Notes: 1 Load = 1 TTL

2 Load = 1 TTL + 50 pF

(3) Load = 1 TTL + ( $R_L = 3.3K$ ),  $V_{OH} = 3.3V$ 

(4) Tracking Specification

⑤ ∆T<sub>AK</sub> <50 ns</p>

⑥ △T<sub>DGL</sub> <50 ns</p>

⑦ ΔT<sub>DCT</sub> <50 ns</p>

8 Data for comparison only

#### DMA (MASTER) MODE TROL OVERRIDE SEQUENCE • \$2 \$2 CLOC Tas-0 Tev DBOo 2 τ... Tue HLDA TAEL AFN TEAAB ADD0.7 (LOWER ADR) ADD0.7 TEADB TAHS AFDE DATA0.7 DATA0.7 (UPPER ADR) тѕт TASS ADDSTR -TASC DACK0.3 DACK0.3 TEAC **୶**⊧ -тост TOWN ТАНЯ MEMRD/I/O RD MEMBD/I/O BD Трст TARC - T . .... MEMWR/I/O WR www TRS READY -TC/MARK TOMAR

# FUNCTIONAL DESCRIPTION

TIMING WAVEFORMS

The  $\mu$ PD8257-5 is a programmable, Direct Memory Address (DMA) device. When used with an 8212 I/O port device, it provides a complete four-channel DMA controller for use in 8080A/8085A based systems. Once initialized by an 8080A/8085A CPU, the  $\mu$ PD8257-5 will block transfer up to 16,364 bytes of data between memory and a peripheral device without any attention from the CPU, and it will do this on all 4-DMA channels. After receiving a DMA transfer request from a peripheral, the following sequence of events occurs within the  $\mu$ PD8257-5.

- It acquires control of the system bus (placing 8080A/8085A in hold mode).
- Resolves priority conflicts if multiple DMA requests are made.
- A 16-bit memory address word is generated with the aid of an 8212 in the following manner:
  - The  $\mu PD8257{-}5$  outputs the least significant eight bits (A0-A7) which go directly onto the address bus.
    - The  $\mu$ PD8257-5 outputs the most significant eight bits (A8-A15) onto the data bus where they are latched into an 8212 and then sent to the high order bits on the address bus.
- The appropriate memory and I/O read/write control signals are generated allowing the peripheral to receive or deposit a data byte directly from or to the appropriate memory location.

Block transfer of data (e.g., a sector of data on a floppy disk) either to or from a peripheral may be accomplished as long as the peripheral maintains its DMA Request ( $DRQ_n$ ). The  $\mu$ PD8257-5 retains control of the system bus as long as  $DRQ_n$  remains high or until the Terminal Count (TC) is reached. When the Terminal Count occurs, TC goes high, informing the CPU that the operation is complete.

There are three different modes of operation:

- DMA read, which causes data to be transferred from memory to a peripheral;
- DMA write, which causes data to be transferred from a peripheral to memory; and
- DMA verify, which does not actually involve the transfer of data.

The DMA read and write modes are the normal operating conditions for the  $\mu$ PD8257-5; The DMA verify mode responds in the same manner as read/write except no memory or I/O read/write control signals are generated, thus preventing the transfer of data. The peripheral gains control of the system bus and obtains DMA Acknowledgements for its requests, thus allowing it to access each byte of a data block for check purposes or accumulation of a CRC (Cyclic Redundancy Code) checkword. In some applications it is necessary for a block of DMA read or write cycles to be followed by a block of DMA verify cycles to allow the peripheral to verify its newly acquired data.

Internally the µPD8257-5 contains six different states (S0, S1, S2, S3, S4 and SW). The DMA OPERATION duration of each state is determined by the input clock. In the idle state, (S1), no DMA operation is being executed. A DMA cycle is started upon receipt of one or more DMA Requests (DRQ<sub>n</sub>), then the  $\mu$ PD8257-5 enters the S0 state. During state S0 a Hold Request (HRQ) is sent to the 8080A/8085A and the  $\mu$ PD8257-5 waits in S0 until the 8080A/8085A issues a Hold Acknowledge (HLDA) back. During S0, DMA Requests are sampled and DMA priority is resolved (based upon either the fixed or priority scheme). After receipt of HLDA, the DMA Acknowledge line (DACKn) with the highest priority is driven low, selecting that particular peripheral for the DMA cycle. The DMA Request line (DRQn) must remain high until either a DMA Acknowledge (DACK<sub>n</sub>) or both DACK<sub>n</sub> and TC (Terminal Count) occur, indicating the end of a block or sector transfer (burst model).

The DMA cycle consists of four internal states; S1, S2, S3 and S4. If the access time of the memory or I/O device is not fast enough to return a Ready command to the  $\mu$ PD8257-5 after it reaches state S3, then a Wait state is initiated (SW). One or more than one Wait state occurs until a Ready signal is received, and the  $\mu$ PD8257-5 is allowed to go into state S4. Either the extended write option or the DMA Verify mode may eliminate any Wait state.

If the  $\mu$ PD8257-5 should lose control of the system bus (i.e., HLDA goes low) then the current DMA cycle is completed, the device goes into the S1 state, and no more DMA cycles occur until the bus is reacquired. Ready setup time (tRS), write setup, time (t<sub>DW</sub>), read data access time (t<sub>RD</sub>) and HLDA setup time (t<sub>QS</sub>) should all be carefully observed during the handshaking mode between the  $\mu$ PD8257-5 and the 8080A/8085A.

During DMA write cycles, the I/O Read (I/O R) output is generated at the beginning of state S2 and the Memory Write ( $\overline{MEMW}$ ) output is generated at the beginning of S3. During DMA read cycles, the Memory Read (MEMR) output is generated at the beginning of state S2 and the I/O Write  $(\overline{I/O W})$  goes low at the beginning of state S3. No Read or Write control signals are generated during DMA verify cycles.



Notes: (1) HRQ is set if DRQ<sub>n</sub> is active. (2) HRQ is reset if DRQ<sub>n</sub> is not active.

DMA OPERATION STATE DIAGRAM

### TYPICAL µPD8257-5 SYSTEM INTERFACE SCHEMATIC



623



## PACKAGE OUTLINE

μPD8257C μPD8257C-5

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 <sup>+0.1</sup> - 0.05	0.010 + 0.004 - 0.002

# **NEC Microcomputers, Inc.**

# PROGRAMMABLE INTERRUPT CONTROLLER

**DESCRIPTION** The NEC  $\mu$ PD8259-5 is a programmable interrupt controller directly compatible with the 8080A/8085A/ $\mu$ PD780(Z80<sup>TM</sup>). It can service eight levels of interrupts and contains on-chip logic to expand interrupt capabilities up to sixty-four levels with the addition of other  $\mu$ PD8259-5's. The user is offered a selection of priority algorithms to tailor the priority processing to meet his systems requirements. These algorithms can be dynamically modified during operation, expanding the versatility of the micro-processor system.

#### FEATURES • NEC now Supplies µPD8259-5 to µPD8259 Requirements

- Eight Level Priority Controller
- Programmable Base Vector Address
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply ±10% (No Clocks)
- Full Compatibility with 8080A
- µPD8259-5 Compatible with 8085A Speeds
- Available in 28 Pin Plastic and Ceramic Packages



TM: Z80 is a registered trademark of Zilog, Inc.



#### **BLOCK DIAGRAM**

#### ABSOLUTE MAXIMUM RATINGS\*

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### \*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 10\%$ 

			LIMIT	rs		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	v	
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 0.5V	v	
Output Low Voltage	VOL			0.45	v	IOL = 2 mA
Output High Voltage	∨он	2.4			V	<sup>1</sup> OH = -400 μA
Interrupt Output-	VOH-INT	2.4			v	<sup>I</sup> OH = -400 µA
High Voltage		: 3.5			V	<sup>1</sup> OH = -50 µA
Input Leakage Current	IIL (IBo a)	2		-300	μA	V <sub>IN</sub> = 0V
for IR0-7	0-7			10	μA	VIN = VCC
Input Leakage Current for other Inputs	IIL			±10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Leakage Current	ILOL	1		- 10	μA	V <sub>OUT</sub> = 0.45 V
Output Leakage Current	ILOH			10	μA	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>CC</sub> Supply Current	Icc			85	mA	

### DC CHARACTERISTICS

CAPACITANCE  $T_a = 25^{\circ}C; V_{CC} = GND = 0V$ 

				S		TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			10	pF	f <sub>c</sub> = 1 MHz
I/O Capacitance	CI/O			20	pF	Unmeasured Pins Returned to VSS

# AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $+70^{\circ}C$ ; $V_{CC} = +5V \pm 10\%$ ; GND = 0V

		· · · · ·	1.154	ите						
		2 82	259	8259-5			TEST			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS			
		READ	)							
CS/A0 Stable Before RD or INTA	tAR	50		0		ns				
CS/A0 Stable After RD or INTA	<sup>t</sup> RA	50		0		ns				
RD Pulse Width	<sup>t</sup> RR	420		25 <b>0</b>		ns				
Data Valid From RD/INTA	tRD		300		150	ns	0			
Data Float After RD/INTA	<sup>t</sup> DF	20	200	20	100	ns	()			
		WRIT	E							
A <sub>0</sub> Stable Before WR	tAW	50		0		ns				
A0 Stable After WR	twa	20		0		ns				
CS Stable Before WR	tCW	50				ns				
CS Stable After WR	twc	20				ns				
WR Pulse Width	tww	400		250		ns				
Data Valid to WR (T.E.)	tDW	300		150		ns				
Data Valid After WR	two.	40		0		ns				
OTHER										
Width of Interrupt Request Pulse	tiW	100		100		ns				
INT † After IR †	tINT	400		250		ns				
Cascade Line Stable After INTA ↑	tic.	400		300		ns				

Note: (1) For  $\mu$ PD8259: C<sub>L</sub> = 100 pf; for  $\mu$ PD8259-5: C<sub>L</sub> = 150 pf (2) Data for Comparison only

#### INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupt request register and in-service register store the in-coming interrupt request signals appearing on the IR0-7 lines (refer to functional block diagram). The inputs requesting service are stored in the IRR while the interrupts actually being serviced are stored in the ISR.

A positive transition on an IR input sets the corresponding bit in the Interrupt Request Register, and at the same time the INT output of the  $\mu$ PD8259-5 is set high. The IR input line must remain high until the first INTA input has been received. Multiple, nonmasked interrupts occurring simultaneously can be stored in the IRR. The incoming INTA sets the appropriate ISR bit (determined by the programmed interrupt algorithm) and resets the corresponding IRR bit. The ISR bit stays high-active during the interrupt service subroutine until it is reset by the programmed End-of-Interrupt (EOI) command.

#### PRIORITY RESOLVER

The priority resolver decides the priority of the interrupt levels in the IRR. When the highest priority interrupt is determined it is loaded into the appropriate bit of the In-Service register by the first INTA pulse.

#### DATA BUS BUFFER

The 3-state, 8-bit, bi-directional data bus buffer interfaces the  $\mu$ PD8259-5 to the processor's system bus. It buffers the Control Word and Status Data transfers between the  $\mu$ PD8259-5 and the processor bus.

#### **READ/WRITE LOGIC**

The read/write logic accepts processor data and stores it in its Initialization Command Word (ICW) and Operation Command Word (OCW) registers. It also controls the transfer of the Status Data to the processor's data bus.

#### CHIP SELECT (CS)

The  $\mu$ PD8259-5 is enabled when an active-low signal is received at this input. Reading or writing of the  $\mu$ PD8259-5 is inhibited when it is not selected.

#### WRITE (WR)

This active-low signal instructs the  $\mu$ PD8259-5 to receive Command Data from the processor.

#### READ (RD)

When an active-low signal is received on the  $\overline{\text{RD}}$  input, the status of the Interrupt Request Register, In-Service Register, Interrupt Mask Register or binary code of the Interrupt Level is placed on the data bus.

#### INTERRUPT (INT)

The interrupt output from the  $\mu$ PD8259-5 is directly connected to the processor's INT input. The voltage levels of this output are compatible with the 8080/8085 input voltage and timing requirements.

#### **INTERRUPT MASK REGISTER (IMR)**

The interrupt mask register stores the bits for the individual interrupt bits to be masked. The IMR masks the data in the ISR. Lower priority lines are not affected by masking a higher priority line.

#### BASIC FUNCTIONAL DESCRIPTION

#### FUNCTIONAL DESCRIPTION (CONT.)

#### INTERRUPT ACKNOWLEDGE (INTA)

The interrupt acknowledge signal is usually received from the 8228 (system controller for the 8080A). The system controller generates three INTA pulses to signal the 8259-5 to issue a 3-byte CALL instruction onto the data bus.

#### A<sub>0</sub>

A<sub>0</sub> is usually connected to the processor's address bus. Together with WR and RD signals it directs the loading of data into the command register or the reading of status data. The following table illustrates the basic operations performed. Note that it is divided into three functions: Input, Output and Bus Disable distinguished by the RD, WR, and CS inputs.

	μPD8259 BASIC OPERATION											
A <sub>0</sub>	D4	D3	RD	WR	CS	PROCESSOR INPUT OPERATION (READ)						
0			0 0	1	0	IRR, ISR or IR → Data Bus ① IMR → Data Bus						
PROCESSOR OUTPUT OPERATION (WRITE)												
0	0 0 0 1 0 0 Data Bus → OCW2											
0	0	1	1	0	0	Data Bus → OCW3						
0	1	х	1	0	0	Data Bus → ICW1						
1	х	х	1	0	0	Data Bus → OCW1, ICW2, ICW3 ②						
	DISABLE FUNCTION											
X	х	х	1	1	0	Data Bus → 3-State						
X	х	х	х	х	1	Data Bus → 3-State						

- Notes: ① The contents of OCW2 written prior to the READ operation governs the selection of the IRR, ISR or Interrupt Level.
  - The sequencer logic on the µPD8259-5 aligns these commands in the proper order.

#### CASCADE BUFFER/COMPARATOR. (For Use in Multiple µPD8259-5 Array.)

The ID's of all  $\mu$ PD8259-5's are buffered and compared in the cascade buffer/comparator. The master  $\mu$ PD8259-5 will send the ID of the interrupting slave device along the CAS0, 1, 2 lines to all slave devices. The cascade buffer/comparator compares its preprogrammed ID to the CAS0, 1, 2 lines. The next two INTA pulses strobe the preprogrammed, 2 byte CALL routine address onto the data bus from the slave whose ID matches the code on the CAS0, 1, 2 lines.

#### SLAVE PROGRAM (SP). (For Use in Multiple µPD8259 Array.)

The interrupt capability can be expanded to 64 levels by cascading multiple  $\mu$ PD8259-5's in a master-plus-slaves array. The master controls the slaves through the CAS0, 1, 2 lines. The SP input to the device selects the CAS0-2 lines as either outputs (SP=1) for the master or as inputs (SP=0) for the slaves. For one device only the SP must be set to a logic "1" since it is functioning as a master.

μ PD8259-5

#### 



TIMING WAVEFORMS



**READ STATUS/POLL MODE** 



OTHER



Note: IR must stay "high" at least until the leading edge of 1st INTA.

#### INPUT WAVEFORMS FOR AC TESTS



630

#### DETAILED OPERATIONAL DESCRIPTION

The  $\mu$ PD8259-5 derives its versatility from its programmable interrupt modes and its ability to jump to any memory address through programmable CALL instructions. The following sequence demonstrates how the  $\mu$ PD8259-5 interacts with the processor.

- 1. An interrupt or interrupts appearing on IR0.7 sets the corresponding IR bit(s) high. This in turn sets the corresponding IRR bit(s) high.
- 2. Once the IRR bit(s) has been set, the  $\mu$ PD8259-5 will resolve the priorities according to the preprogrammed interrupt algorithm. It then issues an INT signal to the processor.
- 3. The processor group issues an INTA to the  $\mu$ PD8259-5 when it receives the INT.
- 4. The INTA input to the μPD8259-5 from the processor group sets the highest priority ISR bit and resets the corresponding IRR bit. The INTA also signals the μPD8259-5 to issue an 8-bit CALL instruction op-code (11001101) onto its Data bus lines.
- 5. The CALL instruction code instructs the processor group to issue two more INTA pulses to the  $\mu$ PD8259-5.
- 6. The two INTA pulses signal the μPD8259-5 to place its preprogrammed interrupt vector address onto the Data bus. The first INTA releases the low-order 8-bits of the address and the second INTA releases the high-order 8-bits.
- 7. The  $\mu$ PD8259-5's CALL instruction sequence is complete. A preprogrammed EOI (End-of-Interrupt) command is issued to the  $\mu$ PD8259-5 at the end of an interrupt service routine to reset the ISR bit and allow the  $\mu$ PD8259-5 to service the next interrupt.

PROGRAMMING THE Two types of command words are required from the processor to fully define the  $\mu$ PD8259-5 perating modes of the  $\mu$ PD8259-5.

#### 1. Initialization Command Words (ICWs)

Each  $\mu$ PD8259-5 in the interrupt array must be initialized prior to normal operation. The initialization is performed by a 2 or 3-byte sequence clocked by  $\overline{WR}$ pulses. Figure 1 shows this sequence. (Refer to Figure 2 for bit definitions.)



**INITIALIZATION SEQUENCE – FIGURE 1.** 

# μPD8259-5

#### 2. Operation Command Words (OCWs)

The operation command words are used to program the various interrupt algorithms listed below:

- Fully Nested Mode
- Rotating Priority Mode
- Special Mask Mode
- Polled Mode

Once the  $\mu$ PD8259-5 has been initialized, OCWs can be written at any time.

When  $A_0 = 0$  and  $D_4 = 1$  in a command to the  $\mu$ PD8259-5, together with CS = 0, it is recognized as Initialization Command Word 1. This is the start of the initialization sequence and causes the following to occur:

- The Interrupt Request edge-sense circuitry is reset so that an input must make a low-to-high transition to generate its interrupt.
- The initialization sequence clears Interrupt Mask Register to all unmasked and resets the Special Mask Mode and Status Read Flip-Flops.
- IR7 input is set to priority 7.

There are eight equally-spaced base vector addresses in memory for the eight interrupt inputs. The interval between the base vector addresses can be programmed to be either four or eight requiring 32 or 64 bytes in memory, respectively. The following shows how the address format is mapped onto the Data bus.





The  $\mu$ PD8259-5 automatically defines A0.4 with a separate address for each interrupt input. The base vector addresses A15-6 are programmed by ICW1 and ICW2. A5 is either defined by the  $\mu$ PD8259-5 if the address interval is eight or must be user define the interval is 4. The 8-byte CALL interval is consistent with 8080A processor RESTART instruction software. The 4-byte CALL interval can be used for a compact jump table. Refer to Figure 4 for a table of address formats.

The following is an example of an interrupt acknowledge sequence. The  $\mu$ PD8259-5 has been programmed for a CALL address (base vector address) interval of eight (F = 0) and there is an interrupt appearing on IR<sub>4</sub>. The 3-byte sequence is strobed out to the Data bus by three INTA pulses.



#### PROGRAMMING THE µPD8259-5 (CONT.)

#### INITIALIZATION COMMAND WORDS 1 and 2 (ICW1 and ICW2)

#### INITIALIZATION COMMAND WORD 3 (ICW3)

It is only necessary to program ICW3 when there are multiple  $\mu$ PD8259-5's in the interrupt array, i.e., S = 0. There are two types of ICW3s. The first is for programming the master  $\mu$ PD8259-5. The second is for the slaves.

- 1. ICW3-Master  $\mu$ PD8259-5. A "1" is set in Sp.7 for each corresponding slave in the interrupt array. The Sp.7 bits, together with SP = 1, instructs the cascade buffer/ comparator to send the ID of the interrupting slave on the CAS0,1,2 lines.
- ICW3-SLAVE µPD8259-5(s). Bits D7-D3 are "don't care" bits and have no effect on ICW3. The ID of each slave is programmed by bits D0-2 (ID0,1,2). Once the master µPD8259-5 has sent out the first byte of the CALL sequence, the slave device(s) with their SP inputs set to Logic 0, compare their IDs appearing on the CAS0, 1, 2 lines through the cascade buffer/comparator. The slave whose ID matches the CAS0, 1,2 code then issues bytes 2 and 3 of the CALL sequence.

#### OPERATIONAL COMMAND WORDS (OCWs) ②

Once the  $\mu$ PD8259-5 has been programmed with Initialization Command Words, it can now be programmed for the appropriate interrupt algorithm by the Operation Command Words. Interrupt algorithms in the  $\mu$ PD8259-5 can be changed at any time during program operation by issuing another set of Operation Command Words. The following sections describe the various algorithms available and their associated OCWs.

#### INTERRUPT MASKS

The individual Interrupt Request input lines are maskable by setting the corresponding bits in the Interrupt Mask Register to a logic "1" through OCW1. The actual masking is performed upon the contents of the In-Service Register (e.g., if Interrupt Request line 3 is to be masked, then only bit 3 of the IMR is set to logic "1." The IMR in turn acts upon the contents of the ISR to mask bit 3). Once the  $\mu$ PD8259-5 has acknowledged an interrupt, i.e., the  $\mu$ PD8259-5 has sent an INT signal to the processor and the system controller has sent it an INTA signal, the interrupt input, although it is masked, will inhibit lower priority requests from being acknowledged. There are two means of enabling these lower priority interrupt lines. The first is by issuing an End-of-Interrupt (EOI) through Operation Command Word 2 (OCW2), thereby resetting the appropriate ISR bit. The second approach is to select the Special Mask Mode through OCW3. The Special Mask Mode (SMM) and End-of-Interrupt (EOI) will be described in more detail further on.

#### FULLY NESTED MODE

The fully nested mode is the  $\mu$ PD8259-5's basic operating mode. It will operate in this mode after the initialization sequence, requiring no Operation Command Words for formatting. Priorities are set IR<sub>0</sub> through IR<sub>7</sub> with IR<sub>0</sub> the highest priority. After the interrupt has been acknowledged by the processor and system controller, only higher priorities will be serviced. Upon receiving an INTA, the priority resolver determines the priority of the interrupt, the corresponding ISR bit is set, and the vector address is output to the Data bus. The EOI command resets the corresponding ISR bit at the end of its service routine.

Notes: (1) Reference Figure 2 (2) Reference Figure 3

#### ROTATING PRIORITY MODE COMMANDS

The two variations of Rotating Priorities are the Auto Rotate and Specific Rotate modes. These two modes are typically used to service interrupting devices of equivalent priorities.

1. Auto Rotate Mode

Programming the Auto Rotate Mode through OCW2 assigns priorities 0-7 to the interrupt request input lines. Interrupt line IR<sub>0</sub> is set to the highest priority and IR<sub>7</sub> to the lowest. Once an interrupt has been serviced it is automatically assigned the lowest priority. That same input must then wait for the devices ahead of it to be serviced before it can be acknowledged again. The Auto Rotate Mode is selected by programming OCW2 in the following way (refer to Figure 3): set Rotate Priority bit "R" to a logic "1"; program EOI to a logic "1" and SEOI to a logic "0." The EOI and SEOI commands are discussed further on. The following is an example of the Auto Rotate Mode with devices requesting interrupts on lines IR<sub>2</sub> and IR<sub>5</sub>.

Before Interrupts are Serviced:



According to the Priority Status Register,  $\rm IR_2$  has a higher priority than  $\rm IR_5$  and will be serviced first.

After Servicing:



At the completion of IR<sub>2</sub>'s service routine the corresponding In-Service Register bit, IS<sub>2</sub> is reset to "0" by the preprogrammed EOI command. IR<sub>2</sub> is then assigned the lowest priority level in the Priority Status Register. The  $\mu$ PD8259-5 is now ready to service the next highest interrupt, which in this case, is IR<sub>5</sub>.

2. Specific Rotate Mode

The priorities are set by programming the lowest level through OCW2. The  $\mu$ PD8259-5 then automatically assigns the highest priority. If, for example, IR3 is set to the lowest priority (bits L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> form the binary code of the bottom priority level), then IR4 will be set to the highest priority. The Specific Rotate Mode is selected by programming OCW2 in the following manner: set Rotate Priority bit "R" to a logic "1," program EOI to a logic "0," SEOI to a logic "1" and L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> to the lowest priority level. If EOI is set to a logic "1," the ISR bit defined by L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> is reset.

#### OPERATIONAL COMMAND WORDS (CONT.)

#### OPERATIONAL COMMAND WORDS (CONT.)

#### END-OF-INTERRUPT (EOI) AND SPECIFIC END-OF-INTERRUPT (SEOI)

The End-of-Interrupt or Specific End-of-Interrupt command must be issued to reset the appropriate In-Service Register bit before the completion of a service routine. Once the ISR bit has been reset to logic "0," the  $\mu$ PD8259-5 is ready to service the next interrupt

Two types of EOIs are available to clear the appropriate ISR bit depending on the  $\mu$ PD8259-5's operating mode.

1. Non-Specific End-of-Interrupt (EOI)

When operating in interrupt modes where the priority order of the interrupt inputs is preserved (e.g., fully nested mode), the particular ISR bit to be reset at the completion of the service routine can be determined. A non-specific EOI command will automatically reset the highest priority ISR bit of those set. The highest priority ISR bit must necessarily be the interrupt being serviced and must necessarily be the service subroutine returned from.

2. Specific End-of-Interrupt (SEOI)

When operating in interrupt modes where the priority order of the interrupt inputs is not preserved (e.g., rotating priority mode) the last serviced interrupt level may not be known. In these modes a Specific End-of-Interrupt must be issued to clear the ISR bit at the completion of the interrupt service routine. The SEOI is programmed by setting the appropriate bits in OCW3 (Figure 2) to logic "1"s. Both the EOI and SEOI bits of OCW3 must be set to a logic "1" with L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> forming the binary code of the ISR bit to be reset.

#### SPECIAL MASK MODE

Setting up an interrupt mask through the Interrupt Mask Register (refer to Interrupt Mask Register section) by setting the appropriate bits in OCW1 to a logic "1" will inhibit lower priority interrupts from being acknowledged. In applications requiring that the lower priorities be enabled while the IMR is set, the Special Mask Mode can be used. The SMM is programmed in OCW3 by setting the appropriate bits to a logic "1." Once the SMM is set, the  $\mu$ PD8259-5 remains in this mode until it is reset. The Special Mask Mode does not affect the higher priority interrupts.

#### POLLED MODE

In the Poll Mode the processor must be instructed to disable its interrupt input (INT). Interrupt service is initiated through software by a Poll Command. The Poll Mode is programmed by setting the Poll Mode bit in OCW3 (P = 1), during a  $\overline{WR}$  pulse. The following  $\overline{RD}$  pulse is then considered as an interrupt acknowledge. If an interrupt input is present, that  $\overline{RD}$  pulse sets the appropriate ISR bit and reads the interrupt priority level. The Poll Mode is a one-time operation and must be programmed through OCW3 before every read. The word strobed onto the Data bus during Poll Mode is of the form:

D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>
I	х	х	×	Х	W2	W1	Wo

where: I = 1 if there is an interrupt requesting service = 0 if there are no interrupts

> W2.0 forms the binary code of the highest priority level of the interrupts requesting service

The Poll Mode can be used when an interrupt service routine is common to several interrupt inputs. The INTA sequence is no longer required offering a saving in ROM space. The Poll Mode can also be used to expand the number of interrupts beyond 64.

# **μ PD8259-5**

The following major registers' status is available to the processor by appropriately formatting OCW3 and issuing  $\overline{RD}$  command.

#### READING µPD8259-5 STATUS

#### **INTERRUPT REQUEST REGISTER (8-BITS)**

The Interrupt Request Register stores the interrupt levels awaiting acknowledgement. Once it has been acknowledged, the highest priority in-service bit is reset. (Note that the Interrupt Mask Register has no effect on the IRR.) A WR command must be issued with OCW3 prior to issuing the RD command. The bits which determine whether the IRR and ISR are being read from are RIS and ERIS. To read contents of the IRR, ERIS must be logic "1" and RIS a logic "0."

#### **IN-SERVICE REGISTER (8-BITS)**

The In-Service Register stores the priorities of the interrupt levels being serviced. Assertion of an End-of-Interrupt (EOI) updates the ISR to the next priority level. A WR command must be issued with OCW3 prior to issuing the RD command. Both ERIS and RIS should be set to a logic "1."

#### INTERRUPT MASK REGISTER (8-BITS)

The Interrupt Mask Register holds mask data modifying interrupt levels. To read the IMR status a  $\overline{WR}$  pulse preceding the  $\overline{RD}$  is not necessary. The IMR data is available to the data bus when  $\overline{RD}$  is asserted with  $A_0$  at a logic "1."

A single OCW3 is sufficient to enable successive status reads providing it is of the same register. A status read is over-ridden by the Poll Mode where bits P and ERIS of OCW3 are set to a logic "1."

If more than eight interrupt levels are required, multiple  $\mu$ PD8259-5's can be cascaded with one master and up to eight slaves, to accommodate up to 64 levels of interrupt.

As shown in Figure 5, the master device directs the appropriate slave to release its CALL address through its three cascade lines (CAS0,1,2).

The INT output of the slave devices go to the IR inputs of the master device. The master  $\mu$ PD8259-5's INT output is connected to the processor's control bus. When the slave device signals the master that it has acknowledged an interrupt, the master issues an 8080A CALL Op-code at the first INTA pulse. The master then signals that slave device (via CAS0,1,2) to issue the appropriate CALL address during the second and third INTA pulses.

The slave address code is present on cascade lines 0,1,2 (active high logic) from the trailing edge of the first INTA to the trailing edge of the third INTA. Each device in the  $\mu$ PD8259-5 array must be individually initialized and can be programmed in different operating modes. Two End-of-Interrupt commands must be issued for the master and its corresponding slave. An address decoder is used to drive the Chip Select inputs for each  $\mu$ PD8259-5 in the array. The Slave Program (SP) input must be held at a logic """ "0" level for each slave device and held at logic "1" level for the master. The SP input selects the Cascade lines as either inputs (SP = 0) or outputs (SP = 1).

#### CASCADING MULTIPLE µPD8259-5's

# μ PD8259-5



#### INITIALIZATION COMMAND WORD FORMAT

**OPERATION COMMAND** 

WORD FORMAT

9

# **μPD8259-5**

	A <sub>0</sub>	D4	D3				
OCW1	1	x	x		M7-M	0	IMR (Interrupt Mask Register) WR loads IMR data while RD reads status
OCW2	0	0	0	R	SEOI	EOI	
				0	0	0	No Action
				0	0	1	Non-Specific End-of-Interrupt
				0	1	0	No Action
	l			0	1	1	Specific-End-of-Interrupt L <sub>2</sub> , L <sub>1</sub> , L <sub>0</sub> forms binary representation of level to be reset.
				1	0	0	No Action
				1	0	1	Rotate Priority at End-of-Interrupt (Auto Mode)
				1	1	0	Rotate Priority, L_2, L_1, L_0 specifies bottom priority without End-of-Interrupt
				1	1	1	Rotate Priority at End-of-Interrupt (Specific Mode). L <sub>2</sub> , L <sub>1</sub> , L <sub>0</sub> specifies bottom priority, and its In-Service Register bit is reset.
OCW3	0	0	1	E	SMM	SMM	
					0	0	Special Mark not offected
					0	1	
					1	0	Reset Special Mask
	1				1	1	Set Special Mask
	(			E	RIS	RIS	
					0	0	No Action
1					0	1	
					1	0	Read IR Register Status
				1	1	1	Read IS Register Status

#### SUMMARY OF OPERATION COMMAND WORD PROGRAMMING

			INTE		. = 4				INTERVAL = 8							
	D7	D <sub>6</sub>	D5	D4	D3	D <sub>2</sub>	D1	Do	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	Do
IR7	Α7	A6	Α5	1	1	1	0	0	A7	A <sub>6</sub>	1	1	1	0	0	0
IR6	A7	A6	A5	1	1	0	0	0	A7	A <sub>6</sub>	1	1	0	0	0	0
IR5	A7	A <sub>6</sub>	A5	1	0	1	0	0	A7	A <sub>6</sub>	1	0	1	0	0	0
IR4	Α7	A <sub>6</sub>	A5	1	0	0	0	0	A7	A6	1.	0	0	0	0	0
IR <sub>3</sub>	Α7	A6	Α5	0	1	1	0	0	A7	A6	0	1	1	0	0	0
IR <sub>2</sub>	A7	A6	Α5	0	1	0	0	0	A7	A6	0	1	0	0	0	0
IR1	Α7	A <sub>6</sub>	Α5	0	0	1	0	0	A7	A6	0	0	1	0	0	0
IR <sub>0</sub>	A7	A <sub>6</sub>	A5	0	0	0	0	0	A7	A <sub>6</sub>	0	0	0	0	0	0

#### LOWER MEMORY INTERRUPT VECTOR ADDRESS

FIGURE 4

Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all µPD8259-5's.

> a. V S





INSTRUCTION SET

Instruction Number	Mnemonic	Ao	D7	Dő	D5	D4	D3	D <sub>2</sub>	D1	Do	Operation Description
1	ICW1 A	0	A7	A6	Α5	1	0	1	1	0	Byte 1 Initialization, Format = 4, Single
2	ICW1 B	0	Α7	A6	Α5	1	0	1	0	0	Byte 1 Initialization, Format = 4, Not Single
3	ICW1 C	0	Α7	A6	Α5	1	0	0	1	0	Byte 1 Initialization, Format = 8, Single
4	ICW1 D	0	A7	A6	A5	1	0	0	0	0	Byte 1 Initialization, Format = 8, Not Single
5	ICW2	1	A15	A14	A <sub>13</sub>	A12	A11	A10	Ag	A8	Byte 2 Initialization (Address No. 2)
6	ICW3 M	1	\$7	\$ <sub>6</sub>	\$5	S4	S3	s <sub>2</sub>	S <sub>1</sub>	\$ <sub>0</sub>	Byte 2 Initialization – MASTER
7	ICW3 S	1	0	0	0	0	0	\$ <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	Byte 3 Initialization
8	OCW1	1	M7	м6	м5	м4	M3	M2	М1	Mo	Load Mask Register, Read Mask Register
9	OCW2 E	0	0	0	1	0	0	0	0	0	Non-Specific EOI
10	OCW2 SE	0	0	1	1	0	0	L2	L1	L0	Specific EOI, L <sub>2</sub> , L <sub>1</sub> , L <sub>0</sub> Code of IS to be Reset
11	OCW2 RE	0	1	0	1	0	0	0	0	0	Rotate at EOI (Auto Mode)
12	OCW2 RSE	0	1	1	1	0	0	L2	L1	LO	Rotate at EOI (Specific Mode). L2, L1, L0 Code of Line to be Reset and Selected as Bottom Priority.
13	OCW2 RS	0	1	1	0	0	0	L2	L1	LO	L <sub>2</sub> , L <sub>1</sub> , L <sub>0</sub> – Code of Bottom Priority Line.
14	OCW3 P	0	-	.0	0	0	1	1	0	0	Poll Mode
15	OCW3 RIS	0	-	0	0	0	1	0	1	1	Read IS Register
16	OCW3 RR	0	-	0	0	0	1	0	1	0	Read Requests Register
17	OCW3 SM	0	-	1	1	0	1	0	0	0	Set Special Mask Mode
18	OCW3 RSM	0	-	1	0	0	1	0	0	0	Reset Special Mask Mode

Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all μPD8259-5's.



## PACKAGE OUTLINE µPD8259-5C





µPD8259-5D



#### (Ceramic)

the second se		
ITEM	MILLIMETERS	INCHES
Α	36.2 MAX.	1.43 MAX.
8	1.59 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.46 ± 0.01	0.02 ± 0.004
E	33.02 ± 0.1	1.3 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
к	15.24 TYP.	0.6 TYP.
Ļ	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.002

8259DSREV1-10-80-CAT

# **NEC Microcomputers, Inc.**



# **PROGRAMMABLE INTERRUPT CONTROLLER**

DESCRIPTION The NEC μPD8259A is a programmable interrupt controller directly compatible with the 8080A/8085A/8086/8088 microprocessors. It can service eight levels of interrupts and contains on-chip logic to expand interrupt capabilities up to 64 levels with the addition of other μPD8259As. The user is offered a selection of priority algorithms to tailor the priority processing to meet his system requirements. These can be dynamically modified during operation, expanding the versatility of the system. The μPD8259A is completely upward compatible with the μPD8259-5, so software written for the μPD8259-5 will run on the μPD8259A.

FEATURES • Eight Level Priority Controller

- Programmable Base Vector Address
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- Full Compatibility with 8080A/8085A/8086/8088
- Available in 28 Pin Plastic and Ceramic Packages

PIN CONFIGURATION	त्ड 🗹	1	$\neg \neg$	28				
		2		27				
		3 4	d 3	3	26		-	PIN NAMES
				25	<b>1</b> IR7	D7 - D0	Data Bus (Bi-Directional)	
		5			24		RD	Read Input
		6			23		WR	Write Input
				.22	F IRA	A0	Command Select Address	
	<sup>04</sup> Ц	'	μΡΟ 9250A	~~		CAS2 – CASO	Cascade Lines	
	D3 🗖 8	8	6259A	21 🔁 ו			Slave Program Input/	
		9		20	20 1 182	SP/EN	Enable Buffer	
	D1 10				- <sub>10</sub> F		INT	Interrupt Output
	. 1			.5		INTA	Interrupt Acknowledge Input	
	ωЧ	11		18		IR0 - IR7	Interrupt Request Inputs	
		12	12	17		टड	Chip Select	
	CAS1 13 16	3	SP/EN		<b>-</b>			
		14		15				

# μPD8259A



**BLOCK DIAGRAM** 

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

# μPD8259A

## DC CHARACTERISTICS

|--|

			LIMIT	2		7507
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 0.5V	V	
Output Low Voltage	VOL			0.45	V	I <sub>OL</sub> = 2 mA
Output High Voltage	∨он	2.4			V	I <sub>OH</sub> = -400 μA
Interrupt Output-	VOH-INT	2.4			V	<sup>I</sup> OH = -400 µA
High Voltage		3.5			V	<sup>I</sup> OH = -50 μA
Input Leakage Current	IIL (IRo a)			-300	μA	V <sub>IN</sub> = 0V
for IR <sub>0-7</sub>	0.7			10	μA	VIN = VCC
Input Leakage Current for other Inputs	I <sub>IL</sub>			10	μΑ	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Leakage Current	I <sub>LOL</sub>			- 10	μA	V <sub>OUT</sub> = 0.45 V
Output Leakage Current	I <sub>LOH</sub>			10	μA	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>CC</sub> Supply Current	I <sub>CC</sub>			100	mΑ	

## CAPACITANCE $T_a = 25^{\circ}C; V_{CC} = GND = 0V$

			LIMIT	S		TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT		
Input Capacitance	CIN			10	pF	f <sub>c</sub> = 1 MHz	
I/O Capacitance	CI/O			20	pF	Unmeasured Pins Returned to VSS	

AC CHARACTERISTICS  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$  ( $\mu$ PD8259A)

		µPD8259A		µPD8259A-2			TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
AO/CS Setup to RD/INTA↓	<sup>t</sup> AHRL	0		0		ns		
AO/CS Hold after RD/INTA↑	<sup>t</sup> RHAX	0		0		ns		
RD Pulse Width	<sup>t</sup> RLRH	235		160		ns		
AO/CS Setup to WR↓	tAHWL	0		0		ns		
AO/CS Hold after WR1	tWHAX	0		0		ns		
WR Pulse Width	twlwh	290		190		ns		
Data Setup to WR↑	<sup>t</sup> DVWH	240		160		ns		
Data Hold after ₩R↑	twhdx	0		0		ns		
Interrupt Request Width (Low)	<sup>t</sup> JLJH	100		100		ns	1	
Cascade Setup to Second or Third INTA↓ (Slave Only)	tCVIAL	55		40		ns		
End of RD to Next Command	<sup>t</sup> RHRL	160		160		ns		
End of WR to Next Command	TWHRL	190		190		ns		

Note: (1) This is the low time required to clear the input latch in the edge triggered mode.

		µPD8	259A	μP <b>D8</b> :	259A-2		TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
Data Valid from RD/INTA↓	<sup>t</sup> RLDV		200		120	ns	C of Data Bus = 100 pF	
Data Float after RD/INTA↑	<sup>t</sup> RHDZ		100		85	ns	C of Data Bus Max Test C = 100 pF Min Test C = 15 pF	
Interrupt Output Delay	тунін		350		300	ns		
Cascade Valid from First INTA↓ (Master Only)	tia'HCV		565		360	ns	C <sub>INT</sub> - 100 pF	
Enable Active from RD↓ or INTA↓	TRLEL		125		100	ns	CCASCADE = 100 pF	
Enable Inactive from RD1 or INTA1	<sup>t</sup> RHEH		150		150	ns		
Data Valid from Stable Address	<sup>t</sup> AHDV		200		200	ns		
Cascade Valid to Valid Data	tCVDV		300		200	ns		

# μPD8259A

#### INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupt request register and in-service register store the in-coming interrupt request signals appearing on the IR0-7 lines (refer to functional block diagram). The inputs requesting service are stored in the IRR while the interrupts actually being serviced are stored in the ISR.

A positive transition on an IR input sets the corresponding bit in the Interrupt Request Register, and at the same time the INT output of the  $\mu$ PD8259 is set high. The IR input line must remain high until the first INTA input has been received. Multiple, nonmasked interrupts occurring simultaneously can be stored in the IRR. The incoming INTA sets the appropriate ISR bit (determined by the programmed interrupt algorithm) and resets the corresponding IRR bit. The ISR bit stays high-active during the interrupt service subroutine until it is reset by the programmed End-of-Interrupt (EOI) command.

#### PRIORITY RESOLVER

The priority resolver decides the priority of the interrupt levels in the IRR. When the highest priority interrupt is determined it is loaded into the appropriate bit of the In-Service register by the first INTA pulse.

#### DATA BUS BUFFER

The 3-state, 8-bit, bi-directional data bus buffer interfaces the  $\mu$ PD8259 to the processor's system bus. It buffers the Control Word and Status Data transfers between the  $\mu$ PD8259 and the processor bus.

#### **READ/WRITE LOGIC**

The read/write logic accepts processor data and stores it in its Initialization Command Word (ICW) and Operation Command Word (OCW) registers. It also controls the transfer of the Status Data to the processor's data bus.

#### CHIP SELECT (CS)

The  $\mu$ PD8259 is enabled when an active-low signal is received at this input. Reading or writing of the  $\mu$ PD8259 is inhibited when it is not selected.

#### WRITE (WR)

This active-low signal instructs the  $\mu$ PD8259 to receive Command Data from the processor.

#### READ (RD)

When an active low signal is received on the  $\overline{\text{RD}}$  input, the status of the Interrupt Request Register, In-Service Register, Interrupt Mask Register or binary code of the Interrupt Level is placed on the data bus.

#### **INTERRUPT (INT)**

The interrupt output from the  $\mu$ PD8259 is directly connected to the processor's INT input. The voltage levels of this output are compatible with the 8080A/8085A/ 8086/8088.

#### INTERRUPT MASK REGISTER (IMR)

The interrupt mask register stores the bits for the individual interrupt bits to be masked. The IMR masks the data in the ISR. Lower priority lines are not affected by masking a higher priority line.

# FUNCTIONAL DESCRIPTION

#### FUNCTIONAL DESCRIPTION (CONT.)

### INTERRUPT ACKNOWLEDGE (INTA)

INTA pulses cause the  $\mu$ PD8259A to put vectoring information on the bus. The number of pulses depends upon whether the  $\mu$ PD8259A is in  $\mu$ PD8085A mode or 8086/8088 mode.

#### A<sub>0</sub>

A<sub>0</sub> is usually connected to the processor's address bus. Together with  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$  signals it directs the loading of data into the command register or the reading of status data. The following table illustrates the basic operations performed. Note that it is divided into three functions: Input, Output and Bus Disable distinguished by the  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{CS}}$  inputs.

	μPD8259A BASIC OPERATION										
A <sub>0</sub>	D4	D3	RD	WR	CS	PROCESSOR INPUT OPERATION (READ)					
0 1			0 0	1 1	0 0	IRR, ISR or IR → Data Bus ① IMR → Data Bus					
						PROCESSOR OUTPUT OPERATION (WRITE)					
0	0	0	1	0	0	Data Bus → OCW2					
0	0	1	1	0	0	Data Bus → OCW3					
0	1	х	1	0	0	Data Bus → ICW1					
1	х	х	1	Ò	0	Data Bus $\rightarrow$ OCW1, ICW2, ICW3 $\textcircled{O}$					
						DISABLE FUNCTION					
X	х	х	1	1	0	Data Bus → 3-State					
X	х	х	X	х	1	Data Bus → 3-State					

Notes: ① The contents of OCW2 written prior to the READ operation governs the selection of the IRR, ISR or Interrupt Level.

2 The sequencer logic on the  $\mu$ PD8259A aligns these commands in the proper order.

#### CASCADE BUFFER/COMPARATOR. (For Use in Multiple µPD8259 Array.)

The ID's of all  $\mu$ PD8259A's are buffered and compared in the cascade buffer/comparator. The master  $\mu$ PD8259A sends the ID of the interrupting slave device along the CAS0, 1, 2 lines to all slave devices. The cascade buffer/comparator compares its preprogrammed ID to the CAS0, 1, 2 lines. The next two INTA pulses strobe the preprogrammed, 2 byte CALL routine address onto the data bus from the slave whose ID matches the code on the CAS0, 1, 2 lines.

#### SLAVE PROGRAM (SP). (For Use in Multiple µPD8259A Array.)

The interrupt capability can be expanded to 64 levels by cascading multiple  $\mu$ PD8259A's in a master-plus-slaves array. The master controls the slaves through the CASO, 1, 2 lines. The  $\overline{SP}$  input to the device selects the CASO-2 lines as either outputs ( $\overline{SP}$ =1) for the master or as inputs ( $\overline{SP}$ =0) for the slaves. For one device only the  $\overline{SP}$  must be set to a logic "1" since it is functioning as a master.

# μ PD8259A



READ/INTA MODE



646
#### TIMING WAVEFORMS (CONT.)



#### DETAILED OPERATIONAL DESCRIPTION

The sequence used by the  $\mu$ PD8259A to handle an interrupt depends upon whether an 8080A/8085A or 8086/8088 CPU is being used.

The following sequence applies to 8080A/8085A systems:

The  $\mu$ PD8259A derives its versatility from programmable interrupt modes and the ability to jump to any memory address through programmable CALL instructions. The following sequence demonstrates how the  $\mu$ PD8259A interacts with the processor.

- 1. An interrupt or interrupts appearing on IR0.7 sets the corresponding IR bit(s) high. This in turn sets the corresponding IRR bit(s) high.
- Once the IRR bit(s) has been set, the μPD8259A will resolve the priorities according to the preprogrammed interrupt algorithm. It then issues an INT signal to the processor.
- 3. The processor group issues an  $\overline{INTA}$  to the  $\mu$ PD8259A when it receives the INT.
- 4. The INTA input to the μPD8259A from the processor group sets the highest priority ISR bit and resets the corresponding IRR bit. The INTA also signals the μPD8259A to issue an 8-bit CALL instruction op-code (11001101) onto its Data bus lines.
- The CALL instruction code instructs the processor group to issue two more INTA pulses to the μPD8259A.
- 6. The two INTA pulses signal the  $\mu$ PD8259A to place its preprogrammed interrupt vector address onto the Data bus. The first INTA releases the low-order 8-bits of the address and the second INTA releases the high-order 8-bits.
- 7. The  $\mu$ PD8259A's CALL instruction sequence is complete. A preprogrammed EOI (End-of-Interrupt) command is issued to the  $\mu$ PD8259A at the end of an interrupt service routine to reset the ISR bit and allow the  $\mu$ PD8259A to service the next interrupt.

For 8086/8088 systems the first three steps are the same as described above, then the following sequence occurs:

- 4. During the first  $\overline{INTA}$  from the processor, the  $\mu$ PD8259A does not drive the data bus. The highest priority ISR bit is set and the corresponding IRR bit is reset.
- 5. The  $\mu$ PD8259A puts vector onto the data bus on the second  $\overline{INTA}$  pulse from the 8086/8088.
- There is no third INTA pulse in this mode. In the AEOI mode the ISR bit is reset at the end of the second INTA pulse, or it remains set until an EOI command is issued.

#### 8080A/8085A MODE

For these processors, the  $\mu$ PD8259A is controlled by three INTA pulses. The first INTA pulse will cause the  $\mu$ PD8259A to put the CALL op-code onto the data bus. The second and third INTA pulses will cause the upper and lower address of the interrupt vector to be released on the bus.

07 D6 D5 D4 D3 D2

ALL C	ODE	1	1	0	0	1	1 0	1
IR				ir	terval -	: 4		
	D7	D6	D5	D4	D3	D2	D1	DO
7	A7	A6	A5	1	1	1	0	0
6	A7	A6	A5	1	1	0	0	0
5	A7	A6	A5	1	0	1	0	0
4	A7	A6	A5	1	0	0	0	0
3	A7	A6	A5	0	1	1	0	0
2	A7	A6	A5	0	1	0	0	0
1	A7	A6	A5	0	0	1	0	0
0	A7	A6	A5	0	. 0	0	0	0

1

1

D4

A12 A11

Interval = 8 4 D3

1 0 0 0

0 0 0 0

1

D3

D2 D1 D0

0

D2 D1 D0

A10 A9 A8

0

#### INTERRUPT SEQUENCE

FIRST INTA

D1 D0

0 0

0

		-	
SF	CON	DI	NTA
		~ .	

THIRD INTA

In this mode only two INTA pulses are sent to the  $\mu$ PD8259A. After the first INTA pulse, the  $\mu$ PD8259A does not output a CALL but internally sets priority resolution. If it is a master, it sets the cascade lines. The interrupt vector is output to the data bus on the second INTA pulse.

D6

A14 A13

D5

IR

7 A7 A6 1

6 A7 A6 1 1 0 0 0 0

5 A7 A6 1 0 1 0

4 A7 A6 1 0 0 0 0

3 A7 A6 0 1 1 0 0 0

2 A7 A6 0

1 A7 A6 0 0

0 A7 A6 0 0 0 0 0 0

D7

A15

D7 D6 D5 D4

	D7	D <u>6</u>	D5	D4	D3	D2	D1	D0
IR7	T7	т6	T5	T4	Т3	1	1	1
IR6	<b>T</b> 7	Т6	T5	T4	Т3	1	1	0
IR5	T7	Т6	T5	T4	Т3	1	0	1
IR4	T7	Т6	T5	T4	Т3	1	0	0
IR3	T7	Т6	T5	T4	Т3	0	1	1
IR2	T7	Т6	T5	Т4	Т3	0	1	0
IR1	T7	Т6	T5	<b>T</b> 4	Т3	0	0	1
IR0	T7	Т6	T5	T4	Т3	0	0	0

## **µ**PD8259A

#### INITIALIZATION ICW1 AND ICW2 COMMAND WORDS

A5-A15. Page starting address of service routines. In an 8085A system, the 8 request levels generate CALLs to 8 locations equally spaced in memory. These can be programmed to be spaced at intervals of 4 or 8 memory locations, thus the 8 routines occupy a page of 32 or 64 bytes, respectively.

The address format is 2 bytes long (A0-A15). When the routine interval is 4, A0-A4 are automatically inserted by the  $\mu$ PD8259A, while A5-A15 are programmed externally. When the routine interval is 8, A<sub>0</sub>-A<sub>5</sub> are automatically inserted by the  $\mu$ PD8259A, while A6-A15 are programmed externally.

The 8-byte interval maintains compatibility with current software, while the 4-byte interval is best for a compact jump table.

In an MCS-86 system, T7-T3 are inserted in the five most significant bits of the vectoring byte and the  $\mu$ PD8259A sets the three least significant bits according to the interrupt level. A10-A5 are ignored and ADI (Address Interval) has no effect.

- If LTIM = 1, then the  $\mu$ PD8259A operates in the level interrupt mode. I TIM: Edge detect logic on the interrupt inputs is disabled.
- ADI: CALL address interval. ADI = 1 then interval = 4; ADI = 0 then interval = 8.
- Single. Means that this is the only  $\mu$ PD8259A in the system. If SNGL = SNGL: 1 no ICW3 is issued.
- IC4: If this bit is set - ICW4 has to be read. If ICW4 is not needed, set 1C4 = 0.

#### ICW3

This word is read only when there is more than one  $\mu$ PD8259A in the system and cascading is used, in which case SNGL = 0. It will load the 8-bit slave register. The functions of this register are:

- a. In the master mode (either when SP = 1, or in buffered mode when M/S = 1 in ICW4) a "1" is set for each slave in the system. The master then releases byte 1 of the call sequence (for 8085A system) and enables the corresponding slave to release bytes 2 and 3 (for 8086/8088 only byte 2) through the cascade lines.
- b. In the slave mode (either when SP = 0, or if BUF = 1 and M/S = 0 in ICW4) bits 2-0 identify the slave. The slave compares its cascade input with these bits and if they are equal, bytes 2 and 3 of the CALL sequence (or just byte 2 for 8086/8088) are released by it on the Data Bus.

#### ICW4

SFNM:	If SFNM = 1 the special fully nested mode is programmed.
BUF:	If BUF = 1 the buffered mode is programmed. In buffered mode $\overline{SP}/\overline{EN}$ becomes an enable output and the master/slave determination is by M/S.
M/S:	If buffered mode is selected: M/S = 1 means the $\mu$ PD8259A is pro- grammed to be a master, M/S = 0 means the $\mu$ PD8259A is programmed to be a slave. If BUF = 0, M/S has no function.
AEOI:	If AEOI = 1 the automatic end of interrupt mode is programmed.
μPM:	Microprocessor mode: $\mu$ PM = 0 sets the $\mu$ PD8259A for 8085A system

essor mode: µPIVI U sets the  $\mu$ PD8259A for 8085A system operation,  $\mu$ PM = 1 sets the  $\mu$ PD8259A for 8086 system operation.



#### 650

#### OPPERATIONAL COMMAND WORDS (OCW's) ②

Once the  $\mu$ PD8259A has been programmed with Initialization Command Words, it can be programmed for the appropriate interrupt algorithm by the Operation Command Words. Interrupt algorithms in the  $\mu$ PD8259A can be changed at any time during program operation by issuing another set of Operation Command Words. The following sections describe the various algorithms available and their associated OCWs.

#### **INTERRUPT MASKS**

The individual Interrupt Request input lines are maskable by setting the corresponding bits in the Interrupt Mask Register to a logic "1" through OCW1. The actual masking is performed upon the contents of the In-Service Register (e.g., if Interrupt Request line 3 is to be masked, then only bit 3 of the IMR is set to logic "1." The IMR in turn acts upon the contents of the ISR to mask bit 3). Once the  $\mu$ PD8259A has acknowledged an interrupt, i.e., the  $\mu$ PD8259A has sent an INT signal to the processor and the system controller has sent it an INTA signal, the interrupt input, although it is masked, inhibits lower priority requests from being acknowledged. There are two means of enabling these lower priority interrupt lines. The first is by issuing an End-of-Interrupt (EOI) through Operation Command Word 2 (OCW2), thereby resetting the appropriate ISR bit. The second approach is to select the Special Mask Mode through OCW3. The Special Mask Mode (SMM) and End-of-Interrupt (EOI) will be described in more detail further on.

#### FULLY NESTED MODE

The fully nested mode is the  $\mu$ PD8259A's basic operating mode. It will operate in this mode after the initialization sequence, without requiring Operation Command Words for formatting. Priorities are set IR<sub>0</sub> through IR<sub>7</sub>, with IR<sub>0</sub> the highest priority. After the interrupt has been acknowledged by the processor and system controller, only higher priorities will be serviced. Upon receiving an INTA, the priority resolver determines the priority of the interrupt, sets the corresponding IR bit, and outputs the vector address to the Data bus. The EOI command resets the corresponding ISR bits at the end of its service routines.



## μPD8259A

#### **ROTATING PRIORITY MODE COMMANDS**

The two variations of Rotating Priorities are the Auto Rotate and Specific Rotate modes. These two modes are typically used to service interrupting devices of equivalent priorities.

1. Auto Rotate Mode

Programming the Auto Rotate Mode through OCW2 assigns priorities 0-7 to the interrupt request input lines. Interrupt line IR<sub>0</sub> is set to the highest priority and IR<sub>7</sub> to the lowest. Once an interrupt has been serviced it is automatically assigned the lowest priority. That same input must then wait for the devices ahead of it to be serviced before it can be acknowledged again. The Auto Rotate Mode is selected by programming OCW2 in the following way (refer to Figure 3): set Rotate Priority bit "R" to a logic "1"; program EOI to a logic "1" and SEOI to a logic "0." The EOI and SEOI commands are discussed further on. The following is an example of the Auto Rotate Mode with devices requesting interrupts on lines IR<sub>2</sub> and IR<sub>5</sub>.

Before Interrupts are Serviced:



According to the Priority Status Register,  $\rm IR_2$  has a higher priority than  $\rm IR_5$  and will be serviced first.

After Servicing:



At the completion of IR<sub>2</sub>'s service routine the corresponding In-Service Register bit, IS<sub>2</sub> is reset to "0" by the preprogrammed EOI command. IR<sub>2</sub> is then assigned the lowest priority level in the Priority Status Register. The  $\mu$ PD8259A is now ready to service the next highest interrupt, which in this case, is IR<sub>5</sub>.

#### 2. Specific Rotate Mode

The priorities are set by programming the lowest level through OCW2. The  $\mu$ PD8259A then automatically assigns the highest priority. If, for example, IR<sub>3</sub> is set to the lowest priority (bits L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> form the binary code of the bottom priority level), then IR<sub>4</sub> will be set to the highest priority. The Specific Rotate Mode is selected by programming OCW2 in the following manner: set Rotate Priority bit "R" to a logic "1," program EOI to a logic "0," SEOI to a logic "1" and L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> to the lowest priority level. If EOI is set to a logic "1," the ISR bit defined by L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> is reset.

#### OPERATIONAL COMMAND WORDS (CONT.)

#### OPERATIONAL COMMAND WORDS (CONT.)

#### ND END-OF-INTERRUPT (EOI) AND SPECIFIC END-OF-INTERRUPT (SEOI)

The End-of-Interrupt or Specific End-of-Interrupt command must be issued to reset the appropriate In-Service Register bit before the completion of a service routine. Once the ISR bit has been reset to logic "0," the  $\mu$ PD8259A is ready to service the next interrupt.

Two types of EOIs are available to clear the appropriate ISR bit depending on the  $\mu PD8259A's$  operating mode.

1. Non-Specific End-of-Interrupt (EOI)

When operating in interrupt modes where the priority order of the interrupt inputs is preserved (e.g., fully nested mode), the particular ISR bit to be reset at the completion of the service routine can be determined. A non-specific EOI command automatically resets the highest priority ISR bit of those set. The highest priority ISR bit must necessarily be the interrupt being serviced and must necessarily be the service subroutine returned from.

2. Specific End-of-Interrupt (SEOI)

When operating in interrupt modes where the priority order of the interrupt inputs is not preserved (e.g., rotating priority mode) the last serviced interrupt level may not be known. In these modes a Specific End-of-Interrupt must be issued to clear the ISR bit at the completion of the interrupt service routine. The SEOI is programmed by setting the appropriate bits in OCW3 (Figure 2) to logic "1"s. Both the EOI and SEOI bits of OCW3 must be set to a logic "1" with L2, L1, L0 forming the binary code of the ISR bit to be reset.

#### SPECIAL MASK MODE

Setting up an interrupt mask through the Interrupt Mask Register (refer to Interrupt Mask Register section) by setting the appropriate bits in OCW1 to a logic "1" inhibits lower priority interrupts from being acknowledged. In applications requiring that the lower priorities be enabled while the IMR is set, the Special Mask Mode can be used. The SMM is programmed in OCW3 by setting the appropriate bits to a logic "1." Once the SMM is set, the  $\mu$ PD8259A remains in this mode until it is reset. The Special Mask Mode does not affect the higher priority interrupts.

#### POLLED MODE

In Poll Mode the processor must be instructed to disable its interrupt input (INT). Interrupt service is initiated through software by a Poll Command. Poll Mode is programmed by setting the Poll Mode bit in OCW3 (P = 1), during a  $\overline{WR}$  pulse. The following  $\overline{RD}$  pulse is then considered as an interrupt acknowledge. If an interrupt input is present, that  $\overline{RD}$  pulse sets the appropriate ISR bit and reads the interrupt priority level. Poll Mode is a one-time operation and must be programmed through OCW3 before every read. The word strobed onto the Data bus during Poll Mode is of the form:

D7	D6	D5	D4	D3	D2	D1	D0
I	х	х	х	х	W2	W1	Wo

where: I = 1 if there is an interrupt requesting service = 0 if there are no interrupts

W2-0 forms the binary code of the highest priority level of the interrupts requesting service

Poll Mode can be used when an interrupt service routine is common to several interrupt inputs. The INTA sequence is no longer required, thus saving in ROM space. Poll Mode can also be used to expand the number of interrupts beyond 64.



NOTE 1: SLAVE ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT.

#### INITIALIZATION COMMAND WORD FORMAT

#### READING µPD8259 STATUS

The following major registers' status is available to the processor by appropriately formatting OCW3 and issuing RD command.

#### INTERRUPT REQUEST REGISTER (8-BITS)

The Interrupt Request Register stores the interrupt levels awaiting acknowledgement. The highest priority in-service bit is reset once it has been acknowledged. (Note that the Interrupt Mask Register has no effect on the IRR.) A WR command must be issued with OCW3 prior to issuing the RD command. The bits which determine whether the IRR and ISR are being read from are RIS and ERIS. To read contents of the IRR, ERIS must be logic "1" and RIS a logic "0."

#### **IN-SERVICE REGISTER (8-BITS)**

The In-Service Register stores the priorities of the interrupt levels being serviced. Assertion of an End-of-Interrupt (EOI) updates the ISR to the next priority level. A  $\overline{WR}$  command must be issued with OCW3 prior to issuing the  $\overline{RD}$  command. Both ERIS and RIS should be set to a logic "1."

#### **INTERRUPT MASK REGISTER (8-BITS)**

The Interrupt Mask Register holds mask data modifying interrupt levels. To read the IMR status a WR pulse preceding the RD is not necessary. The IMR data is available to the data bus when  $\overline{RD}$  is asserted with An at a logic "1."

A single OCW3 is sufficient to enable successive status reads providing it is of the same register. A status read is over-ridden by the Poll Mode when bits P and ERIS of OCW3 are set to a logic "1."



# **OPERATION COMMAND**

#### SUMMARY OF 8259A INSTRUCTION SET

1      Civit A      0      A </th <th>inst. #</th> <th>Mnem</th> <th>onic</th> <th>A0</th> <th>D7</th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3</th> <th>D2</th> <th>D1</th> <th>DO</th> <th>Ορ</th> <th>peration Description</th> <th>n</th>	inst. #	Mnem	onic	A0	D7	D6	D5	D4	D3	D2	D1	DO	Ορ	peration Description	n
2      CVM      B      0      A7      A6      A5      1      1      1      0      0        3      CVM      0      0      A7      A6      A5      1      0      0      1      0      0      1      0      0      1      0      0      1      0      1      0      0      0      1      0      1      0 <td< td=""><td>1</td><td>ICW1</td><td>A</td><td>0</td><td>A7</td><td>A6</td><td>A5</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>)</td><td></td><td>Format = 4, single, edge triggered</td></td<>	1	ICW1	A	0	A7	A6	A5	1	0	1	1	0	)		Format = 4, single, edge triggered
3      Civit C      0      A7      A8      A5      1      0      0        4      Civit B      0      A7      A8      0      1      0      0        5      Civit B      0      A7      A8      0      1      0      0      0      0        6      Civit B      0      A7      A8      0      1      0	2	ICW1	8	0	A7	<b>A6</b>	A5	1	1	1	1	0	1		Format = 4, single, level triggered
4      ICMI      D      0      A      A      A      0      1      0      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1	3	ICW1	с	0.	A7	<b>A6</b>	<b>A</b> 5	1	0	1	0	0	By	te 1 Initialization	Format = 4, not single, edge triggered
5      ICWI      E      0      A      A      0      0      1      0      1      0        CIVII      G      0      A      A      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1      0      1<	4	ICW1	D	0	A7	A6	A5	1	1	1	0	0	>		Format = 4, not single, level triggered
6      ICW1      F      0      A      A      6      1      1      0      1      0      1	5	ICW1	£	0	A7	A6	0	1	0	0	1	0	No	ICW4 Required	Format = 8, single, edge triggered
7      C(W)      6      A      A      A      0      1      0      1	6	ICW1	F	0	▲7	<b>A6</b>	0	1	1	0	1	0			Format = 8, single, level triggered
6      ICW1      H      0      A	7	ICW1	G	0	▲7	<b>A6</b>	0	1	0	0	0	0	)		Format = 8, not single, edge triggered
9      ICW1      1      0      A7      A6      A5      1      0      1 </td <td>8</td> <td>ICW1</td> <td>н</td> <td>0</td> <td>A7</td> <td><b>A6</b></td> <td>0</td> <td>.1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>,</td> <td></td> <td>Format = 8, not single, level triggered</td>	8	ICW1	н	0	A7	<b>A6</b>	0	.1	1	0	0	0	,		Format = 8, not single, level triggered
10      CW1      J      0      A7      A6      A5      1 </td <td>9</td> <td>ICW1</td> <td>1</td> <td>0</td> <td>A7</td> <td>A6</td> <td>A5</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>``</td> <td></td> <td>Format = 4, single, edge triggered</td>	9	ICW1	1	0	A7	A6	A5	1	0	1	1	1	``		Format = 4, single, edge triggered
I CW1 K    0    A7    A6    A5    1    0    1      I CW1 M    0    A7    A6    A5    1    0    1    1    0    1      I CW1 M    0    A7    A6    0    1    1    1    1    1    1    1      I CW1 M    0    A7    A6    0    1    0    0    1    1    1    1      I CW1 N    0    A7    A6    0    1    0    0    1    1    0    0    1    1    0    0    1    0    0    0    1    0    0    0    1    0    0    0    0    0    1    0	10	ICW1	J	0	A7	<b>A6</b>	<b>A</b> 5	1	1	1	1	1	1		Format = 4, single, level triggered
12    ICW1    L    0    A7    A6    0    1    0    1      13    ICW1    N    0    A7    A6    0    1    1    0    1      14    ICW1    N    0    A7    A6    0    1    1    0    1    1      15    ICW1    P    0    A7    A6    0    1    1    0    0    1    1      16    ICW2    1    A15    A14    A13    A12    A11    A10    A8	11	ICW1	ĸ	0	A7	A6	A5	1	0	1	0	1	By	te 1 Initialization	Format = 4, not single, edge triggered
13    ICW1    M    0    A.T    A6    0    1    1      15    ICW1    0    A.T    A6    0    1    0    1    1      15    ICW1    0    A.T    A6    0    1    0    0    1    1      16    ICW1    0    0    A.T    A6    0    1    0    0    1    1    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0	12	ICW1	L	0	A7	A6	A5	1	1	1	0	1	}		Format = 4, not single, level triggered
14      ICW1      N      0      A      A      6      1      1      0      1      1      0      1      1      0      1      1      0      1      1      0      1      1      0      0      1      1      0      0      1      1      0      0      1      1      0      0      1      1      0      0      1      1      0      0      1      1      0      0      1      1      0      0      1      1      0      0      1      1      0      1      1      0      1      1      0      1      1      0      1 <td>13</td> <td>ICW1</td> <td>M</td> <td>0</td> <td>A7</td> <td>A6</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>ICV</td> <td>W4 Required</td> <td>Format = 8, single, edge triggered</td>	13	ICW1	M	0	A7	A6	0	1	0	0	1	1	ICV	W4 Required	Format = 8, single, edge triggered
15    ICW1 0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0 </td <td>14</td> <td>ICW1</td> <td>N</td> <td>0</td> <td>A7</td> <td>A6</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td></td> <td></td> <td>Format = 8, single, level triggered</td>	14	ICW1	N	0	A7	A6	0	1	1	0	1	1			Format = 8, single, level triggered
10    CMT    P    0    AT	15	ICW1	0	0	A/	A6	0	1	0	0	0	1	/		Format = 8, not single, edge triggered
1/    ICW2    1    A13    A13    A12    A13    A14    A13    A14    A13    A14	10	ICWI	۲	U	A/	AD	0	1				1	_		Format = 8, not single, level triggered
16    ICM3    M    1    5/    35    35    32    51    SU    Byte 3 initialization - size      20    ICM4    A    1    0	1/	ICW2		1	A15	A14	A13	A12	A11	A10	A9	88	By	te 2 initialization	
Invasus	18	ICW3	M	1	5/	56	55	54	53	52	51	50	By	te 3 initialization -	- master
1    IOW4    N    1    0    0    0    0    0    0    1    Non-builfered mode, no AEOI, 8085/8088      21    ICW4    C    1    0    0    0    0    1    Non-builfered mode, no AEOI, 8085/8088      22    ICW4    F    1    0    0    0    0    1    1    Non-builfered mode, no AEOI, 8085/8088      24    ICW4    F    1    0    0    0    0    1    1    Non-builfered mode, no AEOI, 8086/8088      25    ICW4    F    1    0    0    0    1    1    Non-builfered mode, AEOI, 8086/8088      26    ICW4    1    0    0    0    1    1    Non-builfered mode, AEOI, 8086/8088      27    ICW4    1    0    0    0    1    0    Non-builfered mode, AEOI, 8086/8088      28    ICW4    1    0    0    1    0    1    0      29    ICW4    1    0    0    1    1    0    0    0    1    0 <td>20</td> <td>ICW3</td> <td>3</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>52</td> <td>0</td> <td>30 0</td> <td>By</td> <td>te 3 milianzation</td> <td>- Slave</td>	20	ICW3	3		0	0	0	0	0	52	0	30 0	By	te 3 milianzation	- Slave
1    0	20	ICW4	Â	1	0	0	ñ	0	ő	0	0	1	No	n-buffered mode r	DO A FOL 8086/8088
1    1    0    0    0    0    1	22	ICW4	c		õ	õ	õ	ő	ō	õ	1	ò	No	n-buffered mode	AEQL 80/85
ICW4      E      1      0      0      0      1      0      0      No action redundant        25      ICW4      F      1      0      0      0      1      0      1      No action redundant        26      ICW4      F      1      0      0      0      1      1      No action redundant        27      ICW4      F      1      0      0      0      1      1      No action redundant        28      ICW4      J      1      0      0      0      1      0      0      0      1      No action redundant        30      ICW4      J      1      0      0      1      0      0      0      1      0	23	ICW4	D	1	0	ō	ō	ō	0	0	1	1	No	n-buffered mode	A E OL 8086/8088
25    ICW4    F    1    0    0    0    0    1    0    1    Non-buffered mode, AEOI, 8086/8088      26    ICW4    1    0    0    0    0    1    1    1    Non-buffered mode, AEOI, 8086/8088      28    ICW4    1    0    0    0    1    1    0    Non-buffered mode, AEOI, 8086/8088      28    ICW4    1    0    0    0    1    0    0    0    1    Non-buffered mode, AEOI, 8086/8088      28    ICW4    1    0    0    0    1    0    0    0    1    0<	24	ICW4	E	1	0	0	0	Ó	0	1	0	0	No	action redundant	
28    ICW4    G    1    0    0    0    1    1    0      27    ICW4    H    1    0    0    0    1    1    1      28    ICW4    I    1    0    0    0    1    1    1      28    ICW4    I    1    0    0    0    1    1    1      30    ICW4    L    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    0    0    0    0    0    1    0 <t< td=""><td>25</td><td>ICW4</td><td>F</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>No</td><td>n-buffered mode</td><td></td></t<>	25	ICW4	F	1	0	0	0	0	0	1	0	1	No	n-buffered mode	
27    ICW4    I    1    0    0    0    1    1    1    Non-buffered mode, AEOI, 80/85      28    ICW4    I    1    0    0    0    1    0    0    0      30    ICW4    I    0    0    0    1    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    1    0    0    0    0    1    1    0    0    0    0    1    1    0 <t< td=""><td>26</td><td>ICW4</td><td>G</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>No</td><td>n-buffered mode,</td><td>AFOL 80/85</td></t<>	26	ICW4	G	1	0	0	0	0	0	1	1	0	No	n-buffered mode,	AFOL 80/85
28    ICW4    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    1    0    0    0    1    1    0    0    0    1    1    0    0    0    1    1    1    1    0    0    0    1    1    1    1    1    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0    1    1    1    1    1    1    1    0    0    1 <td>27</td> <td>ICW4</td> <td>н</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>No</td> <td>n-buffered mode</td> <td>AFOL 8086/8088</td>	27	ICW4	н	1	0	0	0	0	0	1	1	1	No	n-buffered mode	AFOL 8086/8088
28    iCW4    J    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    0    1    1    0    0    0    0    1    1    0    0    0    0    1    1    0    0    0    0    1    1    1    0    0    0    0    1    1    1    0 <td>28</td> <td>ICW4</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>But</td> <td>ffered mode, slave</td> <td>no AFOL 80/85</td>	28	ICW4	1	1	0	0	0	0	1	0	0	0	But	ffered mode, slave	no AFOL 80/85
30    ICW4    K    1    0    0    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    1    0    0    0    1    1    0    0    0    1    1    0    0    0    0    1    1    1    0    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    1    0    0    1    1    1    0    0    1    1    1    0    1 <td>29</td> <td>ICW4</td> <td>J</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>But</td> <td>ffered mode, slave</td> <td>no AEOI, 8086/8088</td>	29	ICW4	J	1	0	0	0	0	1	0	0	1	But	ffered mode, slave	no AEOI, 8086/8088
31    ICW4    <	30	ICW4	ĸ	1	0	0	0	0	1	0	1	0	But	ffered mode, slave,	, AEOI, 80/85
33    ICW4    N    1    0    0    0    1    1    0    0    0    1    1    0    0    0    1    1    0    0    0    1    1    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    1    1    0    0    0    1    1    1    1    0    0    0    1    1    0    0    1    1    0    0    1    0    0    0    1    0    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1    0 <td>31</td> <td>ICW4</td> <td>L</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>But</td> <td>ffered mode, slave,</td> <td>, AEOI, 8086/8088</td>	31	ICW4	L	1	0	0	0	0	1	0	1	1	But	ffered mode, slave,	, AEOI, 8086/8088
35    ICW4 N    1    1    0    0    0    1    1    1    0      36    ICW4 P    1    0    0    0    1    1    1    1    0      36    ICW4 P    1    0    0    0    1 <td>32</td> <td>ICW4</td> <td>M</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td>0</td> <td>1</td> <td>But</td> <td>ffered mode, maste</td> <td>er, no AEOI, 80/85</td>	32	ICW4	M	1	0	0	0	0			0	1	But	ffered mode, maste	er, no AEOI, 80/85
35    ICW4    P    1    0    0    0    1 <td>34</td> <td>ICW4</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>ō</td> <td>õ</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>Bu</td> <td>ffered mode, maste</td> <td>er, no AEOI, 8086/8088</td>	34	ICW4	0	1	0	0	ō	õ	1	1	1	0	Bu	ffered mode, maste	er, no AEOI, 8086/8088
36    ICW4    NA    1    0    0    1    0    0    0    1      37    ICW4    NB    1    0    0    1    0    0    1    1      38    ICW4    NC    1    0    0    1    0    0    1    1    0    0    1    0    1    0    1    1    0    1    1    0    1    0    1    1    0    0    1    1    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    0    1    1    0    1    1    1    0    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1	35	ICW4	P	1	0	ō	ō	o	1	1	1	1	But	ffered mode, maste	er, AEOI, 80/85
37    ICW4    NB    1    0    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1 <td>36</td> <td>ICW4</td> <td>NA</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Bu</td> <td>ffered mode, maste</td> <td>er AEOI, 8086, 8088</td>	36	ICW4	NA	1	0	0	0	1	0	0	0	0	Bu	ffered mode, maste	er AEOI, 8086, 8088
38    ICW4    NC    1    0    0    1    0    0    1    0      39    ICW4    ND    1    0    0    1    1    1      40    ICW4    NE    1    0    0    1    0    1    1    1      40    ICW4    NE    1    0    0    1    0    1    1    1      41    ICW4    NG    1    0    0    1    1    1    0    1    1    1    0    1    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1    0    1    1    1    0    1    1    1    0    1	37	ICW4	NB	1	0	0	0	1	0	0	0	1	Ful	lly nested mode, 8	085A, non-buffered, no AEOI
39    ICW4    ND    1    0    0    1    1    1    1    1    1    1    1    1    1    0    0    1    1    1    0    0    1    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    0    0    1    1    1    0    1    1    1    0    1 <td>38</td> <td>ICW4</td> <td>NC</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>} ici</td> <td>W4 NB through IC</td> <td>W4 ND are identical to</td>	38	ICW4	NC	1	0	0	0	1	0	0	1	0	} ici	W4 NB through IC	W4 ND are identical to
40    ICW4    NE    1    0    0    1    0    1    0    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    0    1    1    1    0    1    0    1 <td>39</td> <td>ICW4</td> <td>ND</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>) ici</td> <td>W4 B through ICW</td> <td>4 D with the addition of</td>	39	ICW4	ND	1	0	0	0	1	0	0	1	1	) ici	W4 B through ICW	4 D with the addition of
41    ICW4    NF    1    0    0    1    0    1    0    1      42    ICW4    NG    1    0    0    1    1    0      43    ICW4    NH    1    0    0    1    1    1    0      44    ICW4    NI    1    0    0    1    1    1    0      45    ICW4    NK    1    0    0    0    1    1    0    0    1      46    ICW4    NK    1    0    0    1    1    0    1    1    0    1    1      47    ICW4    NL    1    0    0    1    1    1    0    1    1      50    ICW4    NP    1    0    0    1	40	ICW4	NE	1	0	0	0	1	0	1	0	0	∖ <sup>Ful</sup>	lly Nested Mode	
42    ICW4    NG    1    0    0    1    1    0      43    ICW4    NH    1    0    0    1    1    1      44    ICW4    NI    1    0    0    1    1    0    0      45    ICW4    NI    1    0    0    0    1    1    0    0      46    ICW4    NK    1    0    0    0    1    1    0    1    1      47    ICW4    NL    1    0    0    1    1    0    1    1    0    1    1      48    ICW4    NN    1    0    0    1    1    1    0    1      50    ICW4    NP    1    0    0    1    1    1    1    1    1      52    OCW1    1    M7    M6    M5    M4    M3    M2    M1    M0    Load mask register, read mark register      53    OCW2    E	41	ICW4	NF	1	0	0	0	1	0	1	0	1	Fu	lly Nested Mode, 8	30/85, non-buffered, no AEOI
43    ICW4    NH    1    0    0    1    1    1    1      44    ICW4    NI    1    0    0    1    1    0    0    1      45    ICW4    NJ    1    0    0    1    1    0    0    1      46    ICW4    NL    1    0    0    1    1    0    1    1      47    ICW4    NL    1    0    0    1    1    0    1    1      48    ICW4    NN    1    0    0    1    1    1    1    1    1    1      50    ICW4    NO    1    0    0    1    1    1    1    1    1      51    ICW4    NP    1    0    N	42	ICW4	NG	1	0	0	0	1	0	1	1	0			
45    ICW4 NI    1    0    0    1    1    0    0    1      45    ICW4 NJ    1    0    0    0    1    1    0    0    1      46    ICW4 NK    1    0    0    0    1    1    0    1    0    1    0    1    0    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1	43				0	0	0		1	0	0	0			
46    ICW4    NK    1    0    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1 <td>45</td> <td>ICW4</td> <td>NI</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td>1</td> <td>0</td> <td>Ň</td> <td>1</td> <td></td> <td></td> <td></td>	45	ICW4	NI		0	0	0		1	0	Ň	1			
47    ICW4    NL    1    0    0    1    1    0    1 <td>46</td> <td>ICW4</td> <td>NK</td> <td>1</td> <td>õ</td> <td>õ</td> <td>ō</td> <td>1</td> <td>1</td> <td>õ</td> <td>1</td> <td>0</td> <td>L ICV</td> <td>N4 NF through ICW</td> <td>/4 NP are identical to</td>	46	ICW4	NK	1	õ	õ	ō	1	1	õ	1	0	L ICV	N4 NF through ICW	/4 NP are identical to
48    ICW4    NM    1    0    0    1    1    0    0      49    ICW4    NN    1    0    0    1    1    1    0    1      50    ICW4    NO    1    0    0    1    1    1    0    1      50    ICW4    NO    1    0    0    1    1    1    0    1      51    ICW4    NP    1    0    0    0    1    1    1    1    1      52    OCW1    1    M7    M6    M5    M4    M3    M2    M1    M0    Load mask register, read mark register      53    OCW2    E    0    0    1    0    0    0    Non-specific EOI      54    OCW2    RE    0    1    0    0    0    0    Non-specific EOI    Rotate on Non-specific EOI      56    OCW2    RSE    0    1    1    0    0    0    0    Rotate on Specific EOI L0-L2 code of Is FF to be rese	47	ICW4	NL	1	0	0	0	1	1	0	1	1	ICV	V4 F through ICW4	P with the addition of
49    ICW4    NN    1    0    0    0    1    1    1    0    1      50    ICW4    NO    1    0    0    0    1    1    1    0    1      50    ICW4    NO    1    0    0    0    1    1    1    1    0      51    ICW4    NP    1    0    0    0    1    1    1    1    1      52    OCW1    1    M7    M6    M5    M4    M3    M2    M1    M0    Non-specific EOI      53    OCW2    E    0    0    1    1    0    0    0    0    Non-specific EOI      54    OCW2    RE    0    1    1    0    0    0    0    Rote	48	ICW4	NM	1	ō	ò	0	1	1	1	0	0	Ful	lly Nested Mode	
50    ICW4    NO    1    0    0    0    1    1    1    0      51    ICW4    NP    1    0    0    0    1    1    1    1    1      52    OCW1    1    M7    M6    M5    M4    M3    M2    M1    M0    Non-specific EOI      53    OCW2    E    0    0    1    1    0    0    0    Non-specific EOI      54    OCW2    SE    0    1    1    1    0    0    0    Non-specific EOI      55    OCW2    RE    0    1    0    0    0    0    Non-specific EOI      56    OCW2    RSE    0    1    1    0    0    0    0      57    OCW2    R    0    1    0    0    0    0    0    Rotate on Non-Specific EOI    No1-specific EOI      58    OCW2    RS    0    1    1    0    0    0    0    Rotate in Auto EOI (set)	49	ICW4	NN	1	0	0	0	1	1	1	0	1			
51    ICW4    NP    1    0    0    0    1    1    1    1    1      52    OCW1    1    M7    M6    M5    M4    M3    M2    M1    M0    Non-specific EOI      53    OCW2    E    0    0    1    1    0    0    0    Non-specific EOI      54    OCW2    SE    0    0    1    1    0    0    2    Non-specific EOI      55    OCW2    RE    0    1    1    0    0    0    0    Specific EOI, L0-L2 code of IS FF to be reset      56    OCW2    RSE    0    1    1    0    0    0    0    Rotate on Non-Specific EOI      58    OCW2    R    0    1    0    0    0    0    Rotate on Specific EOI (set)      59    OCW2    RS    0    1    1    0    0    0    Rotate in Auto EOI (set)      60    OCW3    P    0    0    0    1    1    1	50	ICW4	NO	1	0	0	0	1	1	1	1	0			
52    OCW1    1    M7    M6    M5    M4    M3    M2    M1    M0    Load mask register, read mark register      53    OCW2    E    0    0    1    0    0    0    0    Non-specific EOI      54    OCW2    SE    0    0    1    1    0    0    Load mask register, read mark register      55    OCW2    RE    0    1    1    0    0    Load mask register, read mark register      56    OCW2    RE    0    1    0    0    L2    L1    L0    Specific EOI    L0-L2 code of IS FF to be reset      57    OCW2    RSE    0    1    1    0    0    L2    L1    L0      58    OCW2    RS    0    1    0    0    0    0    Rotate on Non-Specific EOI    L0-L2 code of line      59    OCW2    RS    0    1    0    0    0    0    Rotate in Auto EOI (clear)      59    OCW3    P    0    0    0    1	51	ICW4	NP	1	0	0	0	1	1	1	1	1	)		
53    OCW2    E    0    0    1    0    0    0    0    0    Non-specific EOI      54    OCW2    SE    0    0    1    1    0    0    L2    L1    L0    Specific EOI      55    OCW2    RE    0    1    1    0    0    L2    L1    L0    Rotate on Non-Specific EOI      56    OCW2    RSE    0    1    1    0    0    L2    L1    L0    Rotate on Non-Specific EOI      57    OCW2    RSE    0    1    1    0    0    L2    L1    L0    Rotate on Specific EOI    L0-L2 code of line      57    OCW2    R    0    1    0    0    0    0    0    Rotate on Specific EOI    L0-L2 code of line      58    OCW2    RS    0    1    0    0    0    0    Rotate in Auto EOI (set)      59    OCW2    RS    0    1    0    0    1    0    Set Priority Command      60    O	52	OCW1		1	M7	M6	М5	M4	М3	M2	M1	M0	, Loa	ad mask register, re	ad mark register
54    OCW2 SE    0    0    1    1    0    0    L2    L1    L0    Specific EOI, L0-L2 code of IS FF to be reset      55    OCW2 RE    0    1    0    0    0    0    0    Rotate on Non-Specific EOI      56    OCW2 RSE    0    1    1    0    0    L2    L1    L0    Rotate on Non-Specific EOI      57    OCW2 R    0    1    0    0    0    0    0    Rotate on Specific EOI L0-L2 code of line      58    OCW2 R    0    1    0    0    0    0    0    Rotate on Specific EOI L0-L2 code of line      59    OCW2 RS    0    1    0    0    0    0    0    Rotate in Auto EOI (set)      60    OCW3 P    0    0    0    1    1    0    0    Set Priority Command      61    OCW3 RIS    0    0    0    1    0    1    1    Poll mode      61    OCW3 RIS    0    0    0    1    0    1    1    Poll m	53	OCW2	E	0	0	0	1	0	0	0	0	0	Nor	n-specific EOI	
55    OCW2    RE    0    1    0    1    0    0    0    0    0    Rotate on Non-Specific EOI      56    OCW2    RSE    0    1    1    1    0    0    L2    L1    L0    Rotate on Non-Specific EOI    L0-L2 code of line      57    OCW2    R    0    1    0    0    0    0    0    Rotate on Specific EOI    L0-L2 code of line      58    OCW2    CR    0    0    0    0    0    0    Rotate in Auto EOI (set)      59    OCW2    RS    0    1    1    0    0    2    L1    L0    Rotate in Auto EOI (clear)      60    OCW3    P    0    0    0    1    1    0    0    2    L1    L0    Set Priority Command      61    OCW3    RIS    0    0    0    1    0    1    1    Poll mode      61    OCW3    RIS    0    0    0    1    0    1    1    Rodate In Auto EOI (cl	54	OCW2	SE	0	0	1	1	0	0	L2	L1	L0	Spe	ecific EOI, L0-L2 c	ode of IS FF to be reset
56      OCW2      RSE      0      1      1      1      0      0      L2      L1      L0      Rotate on Specific EOI L0-L2 code of line        57      OCW2      R      0      1      0      0      0      0      0      Rotate on Specific EOI L0-L2 code of line        58      OCW2      R      0      1      0      0      0      0      Rotate in Auto EOI (set)        59      OCW2      RS      0      1      1      0      0      L2      L1      L0      Rotate in Auto EOI (clear)        60      OCW3      P      0      0      0      1      1      0      0      Set Priority Command        61      OCW3      RIS      0      0      0      1      1      1      Poll mode        61      OCW3      RIS      0      0      0      1      1      1      Rotate in Auto EOI (clear)	55	OCW2	RE	0	1	0	1	0	0	0	0	0	Rot	tate on Non-Specif	ic EOI
57    OCW2 H    0    1    0    0    0    0    0    0    0    0    56      58    OCW2 CR    0    0    0    0    0    0    0    0    7    80    80    1	56	OCW2	RSE	0	1	1	1	0	0	L2	LI	LO	Rot	tate on Specific EC	DI LO-L2 code of line
50    OCW2    RS    0    1    1    0    1    0    0    0    0    1    0    0    0    0    1    1    0    0    0    0    1    1    0    0    0    0    1    1    1    0    0    0    0    1    1    1    0    0    0    0    1    1    1    0    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    1    0    0    0    1    1    0    1    0    1    0    0    1    0    1    0    1    0    0 <td>5/</td> <td>OCW2</td> <td>н СР</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Rot</td> <td>tate in Auto EOI (</td> <td>set)</td>	5/	OCW2	н СР	0	1	0	0	0	0	0	0	0	Rot	tate in Auto EOI (	set)
60      OCW3 P      0      0      0      1      0      0      Set Priority Command        61      OCW3 RIS      0      0      0      1      0      1      Poll mode        61      OCW3 RIS      0      0      0      1      0      1      Read IS register	50 50	00W2	BS	0	1	1	0	0	0 0	12	11	10	Rot	tate in Auto EOI (	clear)
61 OCW3 RIS 0 0 0 0 0 1 0 1 1 Poll mode Read IS register	60	OCW3	P	õ	0	ò	0	0	1	1	0	0	Set	Priority Command	t i i i i i i i i i i i i i i i i i i i
Read IS register	61	OCW3	RIS	ō	0	ō	0	0	1	o	1	1	Pol	l mode	
		-											Rea	ad IS register	

## μPD8259A

#### SUMMARY OF OPERATION COMMAND WORD PROGRAMMING

	Ao	D4	D3				
OCW1	1	×	×		M7-M	0	IMR (Interrupt Mask Register) WR loads IMR data while RD reads status
OCW2	0	0	0	R	SEOI	EOI	
				0	0	0	No Action
				0	0	1	Non-Specific End-of-Interrupt
				0	1	0	No Action
				0	1	1	Specific-End-of-Interrupt $L_2, L_1, L_0$ forms binary representation of level to be reset.
				1	0	0	No Action
				1	0	1	Rotate Priority at End-of-Interrupt (Auto Mode)
				1	1	0	Rotate Priority, L $_2$ , L $_1$ , L $_0$ specifies bottom priority without End-of-Interrupt
				1	1	1	Rotate Priority at End-of-Interrupt (Specific Mode). L <sub>2</sub> , L <sub>1</sub> , L <sub>0</sub> specifies bottom priority, and its In-Service Register bit is reset.
OCW3	0	0	1	ES	мм	SMM	
				0	0	0	Securit Mark and different
				0	0	1	
				1	1	0	Reset Special Mask
				1	1	1	Set Special Mask
				ER	IS	RIS	
				[ 0	כ	0	No Action
				0	0	1	
				1	1	0	Read IR Register Status
				1	1	1	Read IS Register Status

#### LOWER MEMORY INTERRUPT VECTOR ADDRESS

			INT	ERVAL	. = 4						1	NTER	/AL =	8		
	D7	D6	D5	D4	D3	D <sub>2</sub>	D1	Do	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	Do
IR7	Α7	A6	Α5	1	1	1	0	0	Α7	A6	1	1	1	0	0	0
IR6	Α7	A6	A5	1	1	0	0	0	A7	A6	1	1	0	0	0	0
IR <sub>5</sub>	A7	A6	A5	1	0	1	0	0	A7	A6	1	0	1	0	0	0
IR4	Α7	A6	Α5	1	0	0	0	0	A7	A6	1	0	0	0	0	0
IR3	Α7	A6	Α5	0	1	1	0	0	A7	A6	0	1	1	0	0	0
ÍR2	A7	A6	Α5	0	1	0	0	0	A7	A6	0	1	0	0	0	0
IR <sub>1</sub>	Α7	A6	Α5	0	0	1	0	0	A7	A6	0	0	1	0	0	0
IR <sub>0</sub>	A7	A6	A5	0	0	0	0	0	A7	A6	0	0	0	0	0	0

#### FIGURE 4

Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all μPD8259As.



9



PACKAGE OUTLINE µPD8259AC

(Plastic)

ITEM	MILLIMETERS	INCHES
A	38.0 MAX.	1.496 MAX.
B	2.49	0.098
С	2.54	0.10
D	05±0.1	0.02 ± 0.004
E	33.02	1,3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
ť	5.72 MAX.	0.225 MAX.
ĸ	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10	0.01 + 0.004 - 0.002



μΡD8259AD

(Ceramic)

ITEM	MILLIMETERS	INCHES
Α	36.2 MAX.	1.43 MAX.
8	1,59 MAX.	0.06 MAX.
C	2.54 ± 0.1	0.1 ± 0.004
D	0.46 ± 0.01	0.02 ± 0.004
E	33.02 ± 0.1	1.3 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
к	15.24 TYP.	0.6 TYP.
. L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.002

## **NEC Microcomputers, Inc.**



## PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

DESCRIPTION The  $\mu$ PD8279-5 is a programmable keyboard and display Input/Output device. It provides the user with the ability to display data on alphanumeric segment displays or simple indicators. The display RAM can be programmed as 16 x 8 or a dual 16 x 4 and loaded or read by the host processor. The display can be loaded with right or left entry with an auto-increment of the display RAM address.

> The keyboard interface provides a scanned signal to a 64 contact key matrix expandable to 128. General sensors or strobed keys may also be used. Keystrokes are stored in an 8 character FIFO and can be either 2 key lockout or N key rollover. Keyboard entries generate an interrupt to the processor.

#### FEATURES • Programmable by Processor

- 32 HEX or 16 Alphanumeric Displays
- 64 Expandable to 128 Keyboard
- Simultaneous Keyboard and Display
- 8 Character Keyboard FIFO
- 2 Key Lockout or N Key Rollover
- Contact Debounce
- Programmable Scan Timer
- Interrupt on Key Entry
- Single +5 Volt Supply, ±10%
- Fully Compatible with 8080A, 8085A, μPD780 (Z80<sup>™</sup>)
- Available in 40 Pin Plastic Package

#### PIN CONFIGURATION

RL <sub>2</sub>		1	$\cup$	40	Þ	Vcc	
RL3		2		39	Þ	RL1	
CLK		3		38	Þ	RL0	
IRQ		4		37	Ь	CNTL/STB	
RL4		5		36	Ь	SHIFT	
RL5		6		35	Ь	SL3	
RL <sub>6</sub>		7		34	Þ	SL2	
RL7		8		33	Ь	SL1	
RESET		9	μρυ	32		SLO	
RD		10	8279-5	31	Þ		
WR		11		30	Ь	OUT B1	
DB <sub>0</sub>		12		29	Þ	OUT B2	
DB1		13		28	Þ	OUT B3	
DB2		14		27	Þ	OUT An	
DB3		15		26	Þ	OUT A1	
DB4		16		25	Þ	OUT A2	
DB5		17		24	Þ	OUT A3	
DB6		18		23	Þ	BD	
DB7		19		22	Ь	cs	
VSS	q	20		21	þ	A0	

PIN	NA	١VI	E3

DB0-7	Data Bus (Bi-directional)
CLK	Clock Input
RESET	Reset Input
<u>CS</u>	Chip Select
RD	Read Input
WR	Write Input
A <sub>0</sub>	Buffer Address
IRQ	Interrupt Request Output
SL0.3	Scan Lines
RL0-7	Return Lines
SHIFT	Shift Input
CNTL/STB	Control/Strobe Input
OUT A0-3	Display (A) Outputs
OUT 80-3	Display (B) Outputs
BD	Bland Display Output

The  $\mu$ PD8279-5 has two basic functions: 1) to control displays to output and 2) to control a keyboard for input. Its specific purpose is to unburden the host processor from monitoring keys and refreshing displays. The  $\mu$ PD8279-5 is designed to directly interface the microprocessor bus. The microprocessor must program the operating mode to the  $\mu$ PD8279-5, these modes are as follows:

FUNCTIONAL DESCRIPTION

#### **Output Modes**

- 8 or 16 Character Display
- Right or Left Entry

#### Input Modes

- Scanned Keyboard with Encoded 8 x 8 x 4 Key Format or Decoded 4 x 8 x 8 Scan Lines.
- Scanned Sensor Matrix with Encoded 8 x 8 or Decoded 4 x 8 Scan Lines.
- Strobed Input.

#### **BLOCK DIAGRAM**



Dperating Temperature
Storage Temperature
All Output Voltages
All Input Voltages
Supply Voltages
Power Dissipation

#### ABSOLUTE MAXIMUM RATINGS\*

Note: (1) With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$ 

### PIN IDENTIFICATION

•

	PIN		DESCRIPTION		
NO.	SYMBOL	NAME	DESCRIPTION		
1, 2, 5, 6, 7, 8, 38, 39	RL <sub>0-7</sub>	Return Lines	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.		
3	CLK	Clock	Clock from system used to generate internal timing.		
4	IRQ	Interrupt Request	Interrupt Request. In a keyboard mode, the inter- rupt line is high when there is data in the FIFO/ Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.		
9	Reset	Reset Input	A high signal on this pin resets the $\mu$ PD8279-5.		
10	RD	Read Input	Input/Output read and write. These signals enable		
11	WR	Write Input	the data buffers to either send data to the external bus or receive it from the external bus.		
12-19	DB0.7	Data Bus	Bi-Directional data bus. All data and commands between the processor and the $\mu$ PD8279-5 are transmitted on these lines.		
20	V <sub>SS</sub>	Ground Reference	Power Supply Ground		
21	A0	Buffer Address	Buffer Address. A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.		
22	CS	Chip Select	Chip Select. A low on this pin enables the inter- face functions to receive or transmit.		
23	BD	Blank Display Output	Blank Display. This output is used to blank the display during digit switching or by a display blanking command.		
24-27	OUT A <sub>0-3</sub>	Display A Outputs	These two ports are the outputs for the $16 \times 4$ display refresh registers. The data from these out-		
28-31	OUT B <sub>0-3</sub>	Display B Outputs	puts is synchronized to the scan lines (SL <sub>0</sub> -SL <sub>3</sub> ) for multiplexed digit displays. The two 4-bit ports may be blanked independently. These two ports may also be considered as one 8-bit port.		
32-35	SL <sub>0-3</sub>	Scan Lines	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).		
36	Shift	Shift Input	The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.		
37	CNTL/STB	Control/ Strobe Input	For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in Strobed input mode (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.		
40	Vcc	+5V Input	Power Supply Input		

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; V_{SS} = 0V.$ 

DADAMETED	SYMPOL		LIMI	тs	LINIT	TEST
PARAMETER	STINDUL	MIN	ΤΥΡ	MAX	UNIT	CONDITIONS
Input Low Voltage for Shift, Control and Return Lines	VIL1	-0.5		1.4	V	
Input Low Voltage (Others)	VIL2	-0.5		0.8	V	
Input High Voltage for Shift, Control and Return Lines	VIH1	2.2			V	
Input High Voltage (Others)	ViH2	2.0			V	
Output Low Voltage	VOL			0.45	V	IOL = 2.2 mA
Output High Voltage on Interrupt Line	∨он	3.5			V	I <sub>OH</sub> = -400 μA
Input Current on Shift,	IL1			+10	μA	V <sub>IN</sub> = V <sub>CC</sub>
Control and Return Lines				-100	μA	VIN = 0V
Input Leakage Current (Others)	IL2			±10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Float Leakage	OFL			±10	μA	VOUT = VCC to 0V
Power Supply Current	ICC			120	mA	

x							
PADAMETED	SVMPOL		LIMIT	S	LINUT	TEST	
FANAMETEN	STIVIDUL	MIN	ТҮР	MAX	UNIT	CONDITIONS	
Input Capacitance	CIN	5		10	pF	VIN = VCC	
Output Capacitance	COUT	10		20	pF	VOUT = VCC	

### DC CHARACTERISTICS

CAPACITANCE

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

PADAMETED	SVMDO		LIMIT	S		TEST		
FANAMETER	STIVIBUL	MIN	ТҮР	MAX		CONDITIONS		
	REA	٩D						
Address Stable Before READ	tAR	0			ns			
Address Hold Time for READ	<sup>t</sup> RA	0			ns			
READ Pulse Width	tRR	250			ns			
Data Delay from READ	<sup>t</sup> RD			150	ns	CL = 150 pF		
Address to Data Valid	<sup>t</sup> AD			250	ns	CL = 150 pF		
READ to Data Floating	<sup>t</sup> DF	10		100	ns			
Read Cycle Time	<sup>t</sup> RCY	1			μs			
	WRI	TE						
Address Stable Before WRITE	tAW	0			ns			
Address Hold Time for WRITE	tWA	0			ns			
WRITE Pulse Width	tww	250			ns			
Data Set Up Time for WRITE	tDW	150			ns			
Data Hold Time for WRITE	tWD	0			ns			
OTHER								
Clock Pulse Width	t <sub>¢</sub> W	120			ns			
Clock Period	tCY	320			ns			

#### AC CHARACTERISTICS

ENERAL HMING

5.1 ms	Digit-on Time:	480 µs
10.3 ms	Blanking Time:	160 µs
80 µs	Internal Clock Cycle:	10 µs
10.3 ms		
	5.1 ms 10.3 ms 80 μs 10.3 ms	5.1 ms Digit-on Time: 10.3 ms Blanking Time: 80 μs Internal Clock Cycle: 10.3 ms

#### TIMING WAVEFORMS

#### INPUT FOR AC TESTS



READ







CLOCK INPUT



The following is a description of each section of the  $\mu$ PD8279-5. See the block diagram for functional reference.

# OPERATIONAL DESCRIPTION

#### I/O Control and Data Buffers

Communication to and from the  $\mu$ PD8279-5 is performed by selecting  $\overline{CS}$ , A<sub>0</sub>,  $\overline{RD}$  and  $\overline{WR}$ . The type of information written or read by the processor is selected by A<sub>0</sub>. A logic 0 states that information is data while a 1 selects command or status.  $\overline{RD}$  and  $\overline{WR}$  select the direction by which the transfer occurs through the Data Buffers. When the chip is deselected ( $\overline{CS}$  = 1) the bi-directional Data Buffers are in a high impedance state thus enabling the  $\mu$ PD8279-5 to be tied directly to the processor data bus.

#### Timing Registers and Timing Control

The Timing Registers store the display and keyboard modes and other conditions programmed by the processor. The timing control contains the timing counter chain. One counter is a divide by N scaler which may be programmed to match the processor cycle time. The scaler must take a value between 2 and 31 in binary. A value which scales the internal frequency to 100 KHz gives a 5.1 ms scan time and 10.3 ms switch debounce. The other counters divide down to make key, row matrix and display scans.

#### Scan Counter

The scan counter can operate in either the encoded or decoded mode. In the encoded mode, the counter provides a count which must be decoded to provide the scan lines. In the decoded mode, the counter provides a 1 out of 4 decoded scan. In the encoded mode the scan lines are active high and in the decoded mode they are active low.

#### Return Buffers, Keyboard Debounce and Control

The eight return lines are buffered and latched by the return buffers. In the keyboard mode these lines are scanned sampling for key closures in each row. If the debounce circuit senses a closure, about 10 ms are timed out and a check is performed again. If the switch is still pressed, the address of the switch matrix plus the status of shift and control are written into the FIFO. In the scanned sensor mode, the contents of return lines are sent directly to the sensor RAM (FIFO) each key scan. In the strobed mode, the transfer takes place on the rising edge of CNTL/STB.

#### FIFO/Sensor RAM and Status

This section is a dual purpose 8 x 8 RAM. In strobe or keyboard mode it is a FIFO. Each entry is pushed into the FIFO and read in order. Status keeps track of the number of entries in the FIFO. Too many reads or writes to the FIFO will be treated as an error condition. The status logic generates an IRQ whenever the FIFO has an entry. In the sensor mode the memory is a sensor RAM which detects changes in the status of a sensor. If a change occurs, the IRQ is generated until the change is acknowledged.

#### Display Address Registers and Display RAM

The Display Address Register contains the address of the word being read or written by the processor, as well as the word being displayed. This address may be programmed to auto-increment after each read or write. The display RAM may be read by the processor any time after the mode and address is set. Data entry to the display RAM may be set to either right or left entry.

#### COMMAND OPERATION

The commands programmable to the  $\mu$ PD8279-5 via the data bus with  $\overline{CS}$  active (0) and An high are as follows:

	Keyboard/Display Mode Set								
	[	0 0 0 D D K K	к						
	N	ISB	LSB						
Disp	lay Moc	le:							
0	0	8-8-bit character display	— Left entry						
0	11	16-8 bit character display – Left entry							
1	0	8-8 bit character display	— Rightentry						
1	1	16-8 bit character display	y — Right entry						

Note: (1) Power on default condition

Keyboard Mode:

KK	<u>&lt;</u>		
0	0	0	Encoded Scan – 2 Key Lockout
0	0	1	Decoded Scan – 2 Key Lockout
0	1	0	Encoded Scan – N Key Rollover
0	1	1	Decoded Scan – N Key Rollover
1	0	0	Encoded Scan-Sensor Matrix
1	0	1	Decoded Scan-Sensor Matrix
1	1	0	Strobed Input, Encoded Display Scan
1	1	1	Strobed Input, Decoded Display Scan
			Program Clock

0 0 1 P P P P P Where PPPPP is the prescaler value between 2 and 31 this prescaler divides the external clock by PPPPP to develop its internal frequency. After reset, a default value of 31 is generated.



A1 is the auto-increment flag. AAA is the row to be read by the processor. The read command is accomplished with  $(\overline{CS} \cdot RD \cdot \overline{A0})$  by the processor. If A1 is 1, the row select counter will be incremented after each read. Note that auto-incrementing has no effect on the display.

Read Display RAM								
0	1	1	A1	А	А	А	А	A <sub>0</sub> = 0

Where A1 is the auto-increment flag and AAAA is the character which the processor is about to read.

	Wr	ite	Dis	play	/ R/	٩M	
1	0	0	A1	Α	Α	Α	Α

where AAAA is the character the processor is about to write.

**Display Write Inhibit Blanking** 

1	0	1	X	IW	IW	BL	BL
	-			Α	В	A	В

Where IWA and IWB are Inhibit Writing nibble A and B respectively, and BLA, BLB are blanking. When using the display as a dual 4-bit, it is necessary to mask one of the 4-bit halves to eliminate interaction between the two halves. This is accomplished with the IW flags. The BL flags allow the programmer to blank either half of the display independently. To blank a display formatted as a single 8-bit, it is necessary to set both BLA and BLB. Default after a reset is all zeros. All signals are active high (1).

				Clear						
			1	1	0	CD	CD	CD	CF	CA
CD	CD	CD								
1	0	Х	All z	eros						
1	1	0	AB = 2016							
1	1	1	All ones							
0	х	х	Disat	ole cle	ar dis	play				

This command is used to clear the display RAM, the FIFO, or both. The  $C_D$  options allow the user the ability to clear the display RAM to either all zeros or all ones.

COMMAND OPERATION

(CONT.)

## $C_F$ clears the FIFO. $C_A$ clears all.

Clearing the display takes one complete display scan. During this time the processor can't write to the display RAM.

CF will set the FIFO empty flag and reset IRQ. The sensor matrix mode RAM pointer will then be set to row 0.

 $C_A$  is equivalent to  $C_F$  and  $C_D$ . The display is cleared using the display clear code specified and resets the internal timing logic to synchronize it.

Énd	Inte	rrupt	/Error	Mode	Se
		T			

1	1	1	Ε	Х	Х	Х	х

In the sensor matrix mode, this instruction clears IRQ and allows writing into RAM.

In N key rollover, setting the E bit to 1 allows for operating in the special Error mode. See Description of FIFO status.

FIFO Status							
Dυ	S/E	0	U	F	N	N	N

Where: D<sub>U</sub> = Display Unavailable because a clear display or clear all command is in progress.

S/E = Sensor Error flag due to multiple closure of switch matrix.

O = FIFO Overrun since an attempt was made to push too many characters into the FIFO.

- U = FIFO Underrun. An indication that the processor tried to read an empty FIFO.
- F = FIFO Full Flag.
- NNN = The Number of characters presently in the FIFO.

The FIFO Status is Read with A0 high and CS, RD active low.

The Display not available is an indication that the C<sub>D</sub> or C<sub>A</sub> command has not completed its clearing. The S/E flags are used to show an error in multiple closures has occurred. The O or U, overrun or underrun, flags occur when too many characters are written into the FIFO or the processor tries to read an empty FIFO. F is an indication that the FIFO is full and NNN is the number of characters in the FIFO.

#### Data Read

Data can be read during  $A_0 = 0$  and when  $\overline{CS}$ ,  $\overline{RD}$  are active low. The source of the data is determined by the Read Display or Read FIFO commands.

#### Data Write

Data is written to the chip when A0,  $\overline{CS}$ , and  $\overline{WR}$  are active low. Data will be written into the display RAM with its address selected by the latest Read or Write Display command.

#### 666

#### COMMAND OPERATION (CONT.)

#### Data Format

CNTL	SH	SCAN	RET
		I I	

In the Scanned Key mode, the characters in the FIFO correspond to the above format where CNTL and SH are the most significant bits and the SCAN and return lines are the scan and column counters.

RL7	RL6	RL5	RL4	RL3	RL2	RL1	RL0
-----	-----	-----	-----	-----	-----	-----	-----

In the Sensor Matrix mode, the data corresponds directly to the row of the sensor RAM being scanned. Shift and control (SH, CNTL) are not used in this mode.

#### **Control Address Summary**



### NOTES

## **NEC Microcomputers, Inc.**



### **OCTAL LATCH**

DESCRIPTION The μPB8282/8283 are 8-bit latches with tri-state output buffers. The 8282 is noninverting and the 8283 inverts the input data. These devices are ideal for demuxing the address/data buses on the 8085A/8086 microprocessors. The 8282/8283 are fabricated using NEC's Schottky bipolar process.

#### FEATURES

- Supports 8080, 8085A, 8048, 8086 Family Systems
  Transparent During Active Strobe
  - Fully Parallel 8-Bit Data Register and Buffer
- High Output Drive Capability (32 mA) for Driving the System Data Bus
- Tri-State Outputs
- 20-Pin Package



PIN NAMES					
DI0-DI7	DATA IN				
D00D07	DATA OUT				
ŌĒ	OUTPUT ENABLE				
STB	STROBE				

## FUNCTIONAL DESCRIPTION

The  $\mu$ PB8282/8283 are 8-bit latches with tri-state output buffers. Data on the inputs is latched into the data latches on a high to low transition of the STB line. When STB is high, the latches appear transparent. The OE input enables the latched data to be transferred to the output pins. When OE is high, the outputs are put in the tri-state condition. OE will not cause transients to appear on the data outputs.

### μPB8282/8283



COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

PARAMETER	SYMBOL	MIN	МАХ	UNITS	TEST CONDITIONS
Input Clamp Voltage	vc		-1	v	I <sub>C</sub> = –5 mA
Power Supply Current	ICC		160	mA	
Forward Input Current	١F		-0.2	mA	VF = 0.45V
Reverse Input Current	I <sub>R</sub>		50	μA	V <sub>R</sub> = 5.25V
Output Low Voltage	VOL		0.50	Ŵ	I <sub>OL</sub> = 32 mA
Output High Voltage	∨он	2.4		v	IOH = -5 mA
Output Off Current	OFF		±50	μA	VOFF = 0.45 to 5.25V
Input Low Voltage	VIL		0.8	v	V <sub>CC</sub> =5.0V(1)
Input High Voltage	VIН	2.0		v	V <sub>CC</sub> =5.0V①
					F=1 MHz
Input Capacitance	CIN		12	pF	VBIAS=2.5V, VCC=5V
					Ta=25°C

#### Conditions: $V_{CC} = 5V \pm 5\%$ , $T_a = 0^{\circ}C$ to $70^{\circ}C$

Notes: Output Loading  $I_{OL}$  = 32 mA,  $I_{OH}$  = -5 mA,  $C_L$  = 300 pF

#### DC CHARACTERISTICS

#### AC CHARACTERISTICS

### Conditions: $V_{CC} = 5V \pm 5\%$ , $T_a = 0^{\circ}C$ to $70^{\circ}C$

Loading: Outputs  $-I_{OL} = 32 \text{ mA}$ ,  $I_{OH} = -5 \text{ mA}$ ,  $C_L = 300 \text{ pF}$ 

PARAMETER	SYMBOL	M <u>I</u> N	MAX	UNITS
Input to Output Delay —Inverting —Non-Inverting	τινον		25 35	ns ns
STB to Output Delay —Inverting —Non-Inverting	TSHOV		45 55	ns ns
Output Disable Time	TEHOZ		25	ns
Output Enable Time	TELOV	10	50	ns
Input to STB Setup Time	TIVSL	0		ns
Input to STB Hold Time	TSLIX	25		ns
STB High Time	TSHSL	15		ns



## μPB8282/8283



Plastic

ITEM	MILLIMETERS	INCHES
А	23.2 MAX.	0.91 MAX.
В	1,44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
M	0.25	0.01



Cerdip

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
м	0.25	0.01

8284DS-10-80-CAT

## **NEC Microcomputers, Inc.**



## CLOCK GENERATOR AND DRIVER FOR 8086/8088 MICROPROCESSORS

DESCRIPTION The  $\mu$ PB8284 is a clock generator and driver for the 8086 and 8088 microprocessors This bipolar driver provides the microprocessor with a reset signal and also provides properly synchronized READY timing. A TTL clock is also provided for peripheral devices.

- FEATURES Generate System Clock for the 8086 and 8088
  - Frequency Source can be a Crystal or a TTL Signal

18 VCC

17**b** ×1

16**D** ×2

15 TNK

14 EFI

13 F/C

12 OSC 11 RES

10 RESET

- MOS Level Output for the Processor
- TTL Level Output for Peripheral Devices
- Power-Up Reset for the Processor
- READY Synchronization
- +5V Supply
- 18 Pin Package

CYSNC

PCLK

AEN1 3

RDY1

READY 5

RDY2 6

AEN2 7

CLK **[18**] GND

1

2

Δ μPB

8284

#### **PIN CONFIGURATION**

X <sub>1</sub> , X <sub>2</sub>	Crystal Connections
TANK	For Overtone Crystal
F/C	Clock Source Select
EFI	External Clock Input
CSYNC	Clock Synchronization Inpu
RDY1)	Ready Signal from
RDY2∮	MultibusTM* Systems
AEN1	Address Enable Qualifiers
ÁEN2∮	for the two RDY Signals
RES	Reset Input
RESET	Synchronized Reset Output
OSC	Oscillator Output
CLK	MOS Clock for the Processo
PCLK	TTL Clock for Peripherals
READY	Synchronized Beady Output

\*TM - Multibus is a trademark of Intel Corporation.

#### **PIN NAMES**

## μ.PB8284

#### PIN IDENTIFICATION

NO.	SYMBOL	NAME	FUNCTION
1	CSYNC	Clock Synchronization	An active high signal which allows multiple 8284s to be synchronized. When CYSNC is low, the internal counters count and when high the counters are reset. CYSNC should be grounded when the internal oscillator is used.
2	PCLK	Peripheral Clock	A TTL level clock for use with per- ipheral devices. This clock is one- half the frequency of CLK.
3, 7	ĀĒN1, ĀĒN2	Address Enable	This active low signal is used to qualify its respective RDY inputs. If there is only one bus to interface to, AEN inputs are to be grounded.
4, 6	RDY1, RDY2	Bus Ready	This signal is sent to the 8284 from a peripheral device on the bus to indicate that data has been received or data is available to be read.
5	READY	Ready	The READY signal to the micro- processor is synchronized by the RDY inputs to the processor CLK. READY is cleared after the guaran- teed hold time to the processor has been met.
8	CLK	Processor Clock	This is the MOS level clock output of 33% duty cycle to drive the microprocessor and bipolar support devices (8288) connected to the processor. The frequency of CLK is one third of the crystal or EFI frequency.
10	RESET	Reset	This is used to initialize the proces- sor. Its input is derived from an RC connection to a Schmitt trigger input for power up operation.
11	RES	Reset In	This Schmitt trigger input is used to determine the timing of RESET out via an RC circuit.
12	OSC	Oscillator Output	This TTL level clock is the output of the oscillator circuit running at the crystal frequency.
13	F/C	Frequency Crystal Select	$F/\overline{C}$ is a strapping option used to determine where CLK is generated. A low is for the EFI input, and a high is for the crystal.
14	EFI	External Frequency In	A square wave in at three times the CLK output. A TTL level clock to generate CLK.
16, 17	X <sub>1</sub> , X <sub>2</sub>	Crystal In	A crystal is connected to these inputs to generate the processor clock. The crystal chosen is three times the desired CLK output.
15	TNK	Tank	This is used for overtone type crystals. (See diagram below.)
18	VCC	VCC	+5V

### PIN IDENTIFICATION

#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	′C to 70°C
Storage Temperature65°C	to +150°C
All Output and Supply Voltages	5V to +7V
All Input Voltages	√ to +5.5V

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 ${}^{*}T_{a} = 25^{\circ}C$ 

#### DC CHARACTERISTICS

**Conditions:**  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V \pm 10\%$ 

PARAMETER	SYMBOL	MIN	МАХ	UNIT	TEST CONDITIONS
Forward Input Current	١F		-0.5	mA	VF = 0.45V
Reverse Input Current	IR		50	μA	V <sub>R</sub> = 5.25V
Input Forward Clamp Voltage	Vc		- 1.0	٠v	IC = ~ 5 mA
Power Supply Current	ICC		140	mA	
Input Low Voltage	VIL		0.8	V	VCC = 5.0V
Input High Voltage	VIH	2.0		v	V <sub>CC</sub> = 5.0V
Reset Input High Voltage	VIHR	2.6		v	VCC = 5.0V
Output Low Voltage	VOL		0.45	v	5 mA =I <sub>OL</sub>
Output High Voltage CLK	Voн	4		V	-1 mA
Other Outputs		2.4		V	-1 mA) <sup>•</sup> ∪H
<b>RES</b> Input Hysteresis	VIHR VILR	0.25		v	VCC = 5.0V

## μPB8284

The clock generator can provide the system clock from either a crystal or an external TTL source. There is an internal divide by three counter which receives its input from either the crystal or TTL source (EFI Pin) depending on the state of the  $F/\overline{C}$  input strapping. There is also a clear input (C SYNC) which is used for either inhibiting the clock, or synchronizing it with an external event (or perhaps another clock generator chip). Note that if the TTL input is used, the crystal oscillator section can still be used for an independent clock source, using the OSC output.

For driving the MOS output level, there is a 33% duty cycle MOS output (CLK) for the microprocessor, and a TTL output (PCLK) with a 50% duty cycle for use as a peripheral clock signal. This clock is at one half of the processor clock speed.

Reset timing is provided by a Schmitt Trigger input (RES) and a flip-flop to synchronize the reset timing to the falling edge of CLK. Power-on reset is provided by a simple RC circuit on the RES input.

There are two READY inputs, each with its own qualifier ( $\overline{\text{AEN1}}$ ,  $\overline{\text{AEN2}}$ ). The unused  $\overline{\text{AEN}}$  signal should be tied low.

The READY logic in the 8284 synchronizes the RDY1 and RDY2 asynchronous inputs to the processor clock to insure proper set up time, and to guarantee proper hold time before clearing the ready signal.



quencies and allows the third harmonic to oscillate. The external LC network is connected to the TANK input and is AC coupled to ground.

#### TANK INSERT CIRCUIT DIAGRAM

#### FUNCTIONAL DESCRIPTION

#### AC CHARACTERISTICS

### Conditions: $T_a = 0^\circ C$ to $70^\circ C$ ; $V_{CC} = 5V \pm 10\%$

#### TIMING REQUIREMENTS

PARAMETER	SYMBOL	MIN	мах	UNITS	TEST CONDITIONS
External Frequency High Time	TEHEL	20		ns	90%-90% ∨ <sub>IN</sub>
External Frequency Low Time	TELEH	20		ns	10%-10% V <sub>IN</sub>
EFI Period	TELEL	TEHEL + TELEH + $\delta$		ns	1
XTAL Frequency		12	25	MHz	
RDY1, RDY2 Set-Up to CLK	TR1VCL	35		ns	
RDY1, RDY2 Hold to CLK	TCLR1X	0		ns	
AEN1, AEN2 Set-Up to RDY1, RDY2	TA1VR1V	15		ns	
AEN1, AEN2 Hold to CLK	TCLA1X	0		ns	
CSYNC Set-Up to EFI	ТҮНЕН	20		ns	
CSYNC Hold to EFI	TEHYL	20		ns	
CSYNC Width	TYHYL	2 TELEL		ns	
RES Set-Up to CLK	TITHCL	65		ns	2
RES Hold to CLK	TCLI1H	20		ns	(2)

#### TIMING RESPONSES

PARAMETER	SYMBOL	MIN	мах	UNITS	TEST CONDITIONS
CLK Cycle Period	TCLCL	125		ns	
CLK High Time	TCHCL	(1/3 TCLCL) +2.0		ns	Figure 3 and Figure 4
CLK Low Time	TCLCH	(2/3 TCLCL) -15.0		ns	Figure 3 and Figure 4
CLK Rise and Fall Time	TCH1CH2 TCL2CL1		10	ns	1.0V to 3.5V
PCLK High Time	TPHPL	TCLCL -20		ns	
PCLK Low Time	TPLPH	TCLCL -20		ns	
Ready Inactive to CLK (4)	TRYLCL	-8		ns	Figure 5 and Figure 6
Ready Active to CLK 3	TRYHCH	(2/3 TCLCL) -15.0		ns	Figure 5 and Figure 6
CLK To Reset Delay	TCLIL		40	ns	
CLK to PCLK High Delay	TCLPH		22	ns	
CLK to PCLK Low Delay	TCLPL		22	ns	
OSC to CLK High Delay	TOLCH	-5	12	ns	
OSC to CLK Low Delay	TOLCL	2	20	ns	

Notes: (1)  $\delta$  = EFI rise (5 ns max) + EFI fall (5 ns max). (2) Set up and hold only necessary to guarantee recognition at next clock. (3) Applies only to T3 and TW states. (4) Applies only to T2 states.

#### **TIMING WAVEFORMS\***



\*ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.

## μPB8284





(CL INCLUDES PROBE AND JIG CAPACITANCE

## μPB8284



Plastic

ITEM	MILLIMETERS	INCHES	
А	23.2 MAX.	0.91 MAX.	
в	1.44	0.055	
С	2.54	0.1	
D	0.45	0.02	
E	20.32	0.8	
F	1.2	0.06	
G	2.5 MIN.	0.1 MIN.	
н	0.5 MIN.	0.02 MIN.	
1	4.6 MAX.	0.18 MAX.	
J	5.1 MAX.	0.2 MAX.	
к	7.62	0.3	
L	6.7	0.26	
M	0.25	0.01	



Cerdip					
ITEM MILLIMETERS INCHE					
А	23.2 MAX.	0.91 MAX.			
В	1.44	0.055			
С	2.54	0.1			
D	0.45	0.02			
E	20.32	0.8			
F	1.2	0.06			
G	2.5 MIN.	0.1 MIN.			
н	0.5 MIN.	0.02 MIN.			
1	4.6 MAX.	0.18 MAX.			
J	5.1 MAX.	0.2 MAX.			
ĸ	7.62	0.3			
L	6.7	0.26			
M	0.25	0.01			

9

### NOTES

.

## **NEC Microcomputers, Inc.**



## **8-BIT BUS TRANSCEIVER**

DESCRIPTION The 8286 and 8287 are octal bus transceivers used for buffering microprocessor bus lines. Being bi-directional, they are ideal for buffering the data bus lines on 8 or 16 bit microprocessors. Each B output is capable of driving 32 mA low or 5 mA high.

- FEATURES Data Bus Buffer Driver for  $\mu$ COM-8 (8080, 8085A, 780) and  $\mu$ COM-16 (8086) families
  - Low Input Load Current --- 0.2 mA max.
  - High Output Drive Capability for Driving System Data Bus
  - Tri-State Outputs
  - 20 Pin Package with Fully Parallel 8-Bit Transceivers

#### PIN CONFIGURATIONS

······			
A0 <b>D</b> 1	20 🗖 Vcc	A0 🗖 1	20 <b>□</b> ∨cc
A1 C 2	19 🗖 B0	A1 🗖 2	19 BO
A <sub>2</sub> <b>d</b> 3	18 🗖 B1	A2 🗖 3	18 🗖 🗐
A3 <b>□</b> 4	17 B2	A3 🗖 4	17 B2
	16 🗖 <sup>B</sup> 3		
A5 d6 8286	15 B4	A5 C 6 828	15 B4
A6 <b>C</b> 7	14 🗖 <sup>B</sup> 5	A6 🗖 7	14 🗖 B5
A7 🗖 8	13 🗖 <sup>B</sup> 6	A7 🗖 8	13 🗖 🖥
० 🗖 🛛	12 🗖 в <sub>7</sub>	<u>त्</u> वि	12 <b>1</b> 87
ND <b>[</b> 10	יםיי	GND 🗖 10	יקיי

PIN NAMES				
A0-A7	Local Bus Data			
B0-B7	System Bus Data			
OE	Output Enable			
Т	Transmit			

# 9



damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25°C
## DC CHARACTERISTICS

а	= 1	0°	С	to	70°	С,	Vcc	=	5V	±	5%	
---	-----	----	---	----	-----	----	-----	---	----	---	----	--

PARAMETE	R	SYMBOL	MIN	MAX	UNITS	TEST CONDITIONS			
Input Clamp Voltage	vc		-1	v	IC =5 mA				
Power Supply Current	- 8287	ICC		130	mA				
Tower Suppry Current	- 8286	ICC		160	mA				
Forward Input Current		١F		-0.2	mA	V <sub>F</sub> = 0.45V			
Reverse Input Current	IR		50	μA	V <sub>R</sub> = 5.25V				
Output Low Voltage	- B Outputs	Voi		0.5	V	IOL = 32 mA			
Output Low Voltage	<ul> <li>A Outputs</li> </ul>	VOL		0.5	V	l <sub>OL</sub> = 10 mA			
Output High Voltage	- B Outputs	Vou	2.4		V	IOH = -5 mA			
Output riigh voltage	<ul> <li>A Outputs</li> </ul>	∙он	2.4		V	I <sub>OH</sub> = -1 mA			
Output Off Current		OFF		١F		VOFF = 0.45V			
Output Off Current		OFF		IR		VOFF = 5.25V			
Input Low Voltage	- A Side	VIL		0.8	V	V <sub>CC</sub> = 5.0V 1			
	- B Side	VIL		0.9	V	V <sub>CC</sub> = 5.0V 1			
Input High Voltage		Ин	2.0		v	V <sub>CC</sub> = 5.0V 1			
Inpartingit Voltage						F = 1 MHz			
Input Capacitance	– A Side	CIN		16	οF	VBIAS = 2.5V, VCC = 5V			
	– B Side			22		$T_a = 25^{\circ}C$			

Note: (1) B Outputs –  $I_{OL}$  = 32 mA,  $I_{OH}$  = –5 mA,  $C_L$  = 300 pF A Outputs –  $I_{OL}$  = 10 mA,  $I_{OH}$  = –1 mA,  $C_L$  = 100 pF

## CAPACITANCE $T_a = 25^{\circ}C; f = 1 \text{ MHz}$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI		5	8	рF	V1 = 0V
Output Capacitance	CO		8	12	pF	V <sub>O</sub> = 0V

## AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

SYMBOL	PARAMETER	MIN	MAX	UNITS
τινον	Input to Output Delay Inverting Non-Inverting		25 35	ns ns
TEHTV	Transmit/Receive Hold Time	TEHOZ		ns
TTVEL	Transmit/Receive Setup	30		ns
TEHOZ	Output Disable Time		25	ns
TELOV	Output Enable Time	10	50	ns

Notes: See waveforms and test load circuit.

B Outputs -10L = 32 mA, 10H = -5 mA, CL = 300 pFA Outputs  $-I_{OL} = 10 \text{ mA}$ ,  $I_{OH} = -1 \text{ mA}$ ,  $C_L = 100 \text{ pF}$ 

μ PB8286/8287



MOS microprocessors like the 8080/8085A/8086 are generally capable of driving a single TTL load. This also applies to MOS memory devices. While sufficient for minimum type small systems on a single PC board, it is usually necessary to buffer the microprocessor and memory signals when a system is expanded or signals go to other PC boards.

These octal bus transceivers are designed to do the necessary buffering.

#### **Bi-Directional Driver**

Each buffered line of the octal driver consists of two separate tri-state buffers. The B side of the driver is designed to drive 32 mA and interface the system side of the bus to I/O, memory, etc. The A side is connected to the microprocessor.

### Control Gating, OE, T

The  $\overline{OE}$  (output enable) input is an active low signal used to enable the drivers selected by T on to the respective bus.

T is an input control signal used to select the direction of data through the transceivers. When T is high, data is transferred from the A0-A7 inputs to the B0-B7 outputs, and when low, data is transferred from B0-B7 to the A0-A7 outputs.

FUNCTIONAL DISCRIPTION

## **µ РВ8286/8287**



Plastic	

ITEM	MILLIMETERS	INCHES
A	23 2 MAX	0.91 MAX.
В	1 44	0.055
С	2.54	01
D	0 45	0.02
E	20.32	08
F	1.2	0.06
G	2.5 MIN.	0.1 MIN
н	0.5 MIN	0.02 MIN
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX
к	7 6?	03
L	6.7	0 26
M	0.25	0.01



Cerdip

<b></b>	Y	T
ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
ĸ	7.62	0.3
L	6.7	0.26
м	0.25	0.01

8286/8287-DS-10-80-CAT

.

## **NEC Microcomputers, Inc.**



## µPD8086/8088 CPU SYSTEM BUS CONTROLLER

The  $\mu$ PB8288 bus controller is for use in medium to large  $\mu$ PD8086/8088 systems. This DESCRIPTION 20-pin bipolar component provides command and control timing generation, plus bipolar drive capability and optimal system performance. It provides both Multibus<sup>TM</sup> command signals and control outputs for the microprocessor system. There is an option to use the controller with a multi-master system bus and separate I/O bus.

- FEATURES System Controller for µPD8086/8088 Systems
  - Bipolar Drive Capability
  - Provides Advanced Commands
  - Tri-State Output Drivers
  - Can be used with an I/O Bus
  - Enables Interface to One or Two Multi-Master Buses
  - 20-Pin Package

## PIN CONFIGURATION

ЮВ	d	1	~	20	þ	Vcc
CLK	d	2		19	þ	SO
<u>S1</u>	q	3		18		<u>52</u>
DT/R		4		17	Þ	MCE/PDEN
ALE		5	μΡΒ	16	Þ	DEN
AEN		6	8288	15		CEN
MRDC		7		14	þ	INTA
AMWC		8		13	þ	IORC
MWTC		9		12	þ	AIOWC
GND		10		11	b	IOWC

PIN NAMES						
S0-S2	Status Input Pins					
CLK	Clock					
ALE	Address Latch Enable					
DEN	Data Enable					
DT/R	Data Transmit/Receive					
AEN	Address Enable					
CEN	Command Enable					
IOB	I/O Bus Mode					
AIOWC	Advanced I/O Write					
IOWC	I/O Write Command					
IORC	I/O Read Command					
AMWC	Advanced Memory Write					
MWTC	Memory Write Command					
MRDC	Memory Read Command					
INTA	Interrupt Acknowledge					
MCE/PDEN	Master Cascade/Peripheral Data Enable					

## μPB8288

PIN			FUNCTION			
NO.	SYMBOL	NAME				
1 IOB I/O Bus Mode		I/O Bus Mode	Sets mode of $\mu$ PB8288, high for the I/( bus mode and low for the system bus mode.			
2	CLK	Clock	The clock signal from the μPB8284 clock generator synchronizes the generation of command and control signals.			
3, 19, 18	\$ <u>0, \$1, \$2</u>	Status Input Pins	The µPB8288 decodes these status lines from the µPB8086 to generate command and control signals.When not in use,these pins are high.			
4	DT/R	Data Transmit/Receive	This signal is used to control the bus transceivers in a system. A high for writing to I/O or memory and a low for reading data.			
5	ALE	Address Latch Enable	This signal is used for controlling transparent D type latches (µPB8282/ 8283). It will strobe in the address on a high to low transition.			
6	ĀĒN	Address Enable	In the I/O system bus mode, AEN enables the command outputs of the $\mu$ PB8288 105 ns after it becomes active. If AEN is inactive, the command outputs are tri-stated.			
7	MRDC	Memory Read Command	This active low signal is for switch- ing the data from memory to the data bus.			
8	AMWC	Advanced Memory Write Command	This is an advanced write command which occurs early in the machine cycle, with timing the same as the read command.			
9	MWTC	Memory Write Command	This is the memory write command to transfer data bus to memory, but not as early as AMWC. (See timing waveforms.)			
11	TOWC	I/O Write Command	This command is for transferring information to I/O devices.			
12	AIOWC	Advanced I/O Write Command	This write command occurs earlier in the machine cycle than IOWC.			
13	IORC	I/O Read Command	This signal enables the CPU to read data from an I/O device.			
14	INTA	Interrupt Acknowledge	This is to signal an interupt- ing device to put the vector information on the data bus			
15	CEN	Command Enable	This signal enables all command and control outputs. If CEN is low, these outputs are inactive.			
16	DEN	Data Enable	This signal enables the data trans- ceivers onto the bus.			
17	MCE/ PDEN	Master Cascade Enable Peripheral Data Enable	Dual function pin system. MC/E — In the bus mode, this signal is active during an inter- rupt sequence to read the cascade address from the master interrupt controller onto the data bus. PDEN — In the I/O bus mode, it enables the transceivers for the I/O bus just as DEN enables bus transceivers in the system bus mode			

## PIN IDENTIFICATION





## ABSOLUTE MAXIMUM RATINGS\*

OPERATING TEMPERATURE	. $0^{\circ}C$ to $70^{\circ}C$
Storage Temperature	5°C to +150°C
All Output and Supply Voltages <sup>①</sup>	-0.5V to +7V
All Input Voltages <sup>(1)</sup>	1.0V to +5.5V
Power Dissipation	1.5W
All Output and Supply Voltages <sup>①</sup>	-0.5V to +7V 1.0V to +5.5V 1.5W

Note: With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## μPB8288

The three status lines  $(\overline{S0}, \overline{S1}, \overline{S2})$  from the  $\mu$ PD8086 CPU are decoded by the command logic to determine which command is to be issued. The following chart shows the decoding:

FUNCTIONAL DESCRIPTION

<u>s</u> 2	<u>s</u> 1	<u> </u>	μPD8086 State μ	PB8288 Command
0	0	0	Interrupt Acknowledge	INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	TOWC, ATOWC
0	1	1	Halt	None
1	0	0	Code Access	MRDC
1	0	1	Read Memory	MRDC
1	1	0	Write Memory	MWTC, AMWC
1	1	1	Passive	None

There are two ways the command is issued depending on the mode of the  $\mu$ PB8288.

The I/O bus mode is enabled if the IOB pin is pulled high. In this mode, all I/O command lines are always enabled and not dependent upon  $\overline{\text{AEN}}$ . When the processor sends out an I/O command, the  $\mu$ PB8288 activates the command lines using  $\overline{\text{PDEN}}$ and DT/ $\overline{\text{R}}$  to control any bus transceivers.

This mode is advantageous if I/O or peripherals dedicated to one microprocessor are in a multiprocessor system, allowing the  $\mu$ PB8288 to control two external buses. No waiting is required when the CPU needs access to the I/O bus, as an  $\overline{\text{AEN}}$  low signal is needed to gain normal memory access.

If the IOB pin is tied to ground, the  $\mu$ PB82<u>88</u> is in the system bus mode. In this mode, command signals are dependent upon the  $\overline{AEN}$  line. Thus the command lines are activated 105 ns after the  $\overline{AEN}$  line goes low. In this mode, there must be some bus arbitration logic to toggle the  $\overline{AEN}$  line when the bus is free for use. Here, both memory and I/O are shared by more than one processor, over one bus, with both memory and I/O commands waiting for bus arbitration.

Among the command outputs are some advanced write commands which are initiated early in the machine cycle and can be used to prevent the CPU from entering unnecessary wait states.

The INTA signal acts as an I/O read during an interrupt cycle. This is to signal the interrupting device that its interrupt is being acknowledged, and to place the interrupt vector on the data bus.

The control outputs of the  $\mu$ PB8288 are used to control the bus transceivers in a system. DT/R determines the direction of the data transfer, and DEN is used to enable the outputs of the transceiver. In the IOB mode the MCE/PDEN pin acts as a dedicated data enable signal for the I/O bus.

The MCE signal is used in conjunction with an interrupt acknowledge cycle to control the cascade address when more than one interrupt controller (such as a  $\mu$ PD8259A) is used. If there is only one interrupt controller in a system, MCE is not used as the INTA signal gates the interrupt vector onto the processor bus. In multiple interrupt controller systems, MCE is used to gate the  $\mu$ PD8259A's cascade address onto the processors local bus, where ALE strobes it into the address latches. This occurs during the first INTA cycle. During the second INTA cycle the addressed slave  $\mu$ PD8259A gates its interrupt vector onto the processor bus.

The ALE signal occurs during each machine cycle and is used to strobe data into the address latches and to strobe the status ( $\overline{SO}$ ,  $\overline{S1}$ ,  $\overline{S2}$ ) into the  $\mu$ PB8288. ALE also occurs during a halt state to accomplish this.

The CEN (Command Enable) is used to control the command lines. If pulled high the  $\mu$ PB8288 functions normally and if grounded all command lines are inactive.

## DC CHARACTERISTICS $V_{CC} = 5V \pm 10\%$ , T<sub>a</sub> = 0°C to 70°C

PARAMETER	SYMBOL	MIN	МАХ	UNIT	TEST CONDITIONS
Input Clamp Voltage	vc		-1	v	IC = -5 mA
Power Supply Current	lcc		230	mA	
Forward Input Current	١F		-0.7	mA	V <sub>F</sub> = 0.45V
Reverse Input Current	IR		50	μA	V <sub>R</sub> = V <sub>CC</sub>
Output Low Voltage – Command Outputs Control Outputs	VOL		0.5 0.5	> >	l <sub>OL</sub> = 32 mA l <sub>OL</sub> = 16 mA
Output High Voltage – Command Outputs Control Outputs	∨он	2.4 2.4		v v	<sup>I</sup> OH = -5 mA I <sub>OH</sub> = -1 mA
Input Low Voltage	VIL		0.8	v	
Input High Voltage	∨ін	2.0		v	
Output Off Current	IOFF		100	μA	V <sub>OFF</sub> = 0.4 to 5.25V

## AC CHARACTERISTICS $V_{CC} = 5V \pm 10\%$ , $T_a = 0^{\circ} C \text{ to } 70^{\circ} C$

## TIMING REQUIREMENTS

PARAMETER	SYMBOL	MIN	МАХ	UNIT	LOADING
CLK Cycle Period	TCLCL	125		ns	
CLK Low Time	TCLCH	66		ns	
CLK High Time	TCHCL	40		ns	
Status Active Setup Time	тsvсн	65		ns	
Status Active Hold Time	TCHSV	10		ns	
Status Inactive Setup Time	TSHCL	55		ns	
Status Inactive Hold Time	TCLSH	10		ns	

#### TIMING RESPONSES

PARAMETER	SYMBOL	MIN	MAX	UNIT	LOADING
Control Active Delay	TCVNV	5	45	ns	
Control Inactive Delay	TCVNX	10	45	ns	
ALE MCE Active Delay (from CLK)	TCLLH, TCLMCH		15	ns	
ALE MCE Active Delay (from Status)	TSVLH, TSVMCH		15	ns	HEDO .
ALE Inactive Delay	TCHLL		15	ns	TORC
Command Active Delay	TCLML	10	35	ns	
Command Inactive Delay	TCLMH	10	35	ns	
Direction Control Active Delay	TCHDTL		50	ns	
Direction Control Inactive Delay	тснотн		30	ns	
Command Enable Time	TAELCH		40	ns	AMWC
Command Disable Time	TAEHCZ		40	ns	Alowe /
Enable Delay Time	TAELCV	105	275	ns	IOL = 16 mA
AEN to DEN	TAEVNV		20	ns	Other IOH = -1 mA
CEN to DEN, PDEN	TCEVNV		20	ns	( C <sub>L</sub> = 80 pF
CEN to Command	TCELRH		TCLML	ns	

9



### TIMING WAVEFORMS

#### NOTES:

 ADDRESS/DATA BUS IS SHOWN ONLY FOR REFERENCE PURPOSES.
 LEADING EDGE OF ALE AND MCE IS DETERMINED BY THE FALLING EDGE OF CLK OR STATUS GOING ACTIVE, WHICHEVER OCCURS LAST.
 ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS SPECIFIED OTHERWISE.



## DEN, PDEN QUALIFICATION TIMING

## μPB8288







## PACKAGE OUTLINES µPB8288C

µPB8288D

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
м	0.25	0.01





Cerdip

ITEM	MILLIMETERS	INCHES
A	23.2 MAX.	0.91 MAX.
в	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
M	0.25	0.01

## **NEC Microcomputers, Inc.**

## **IEC** μPD8355 μPD8755A

## 16,384 BIT ROM WITH I/O PORTS 16,384 BIT EPROM WITH I/O PORTS\*

DESCRIPTION The  $\mu$ PD8355 and the  $\mu$ PD8755A are  $\mu$ PD8085A Family components. The  $\mu$ PD8355 contains 2048 x 8 bits of mask ROM and the  $\mu$ PD8755A contains 2048 x 8 bits of mask EPROM for program development. Both components also contain two general purpose 8-bit I/O ports. They are housed in 40 pin packages, are designed to directly interface to the  $\mu$ PD8085A, and are pin-for-pin compatible with each other.

- FEATURES 2048 X 8 Bits Mask ROM (µPD8355)
  - 2048 X 8 Bits Mask EPROM (μPD8755A)
  - 2 Programmable I/O Ports
  - Single Power Supplies: +5V
  - Directly Interfaces to the µPD8085A
  - · Pin for Pin Compatible
  - μPD8755A: UV Erasable and Electrically Programmable
  - µPD8335 Available in Plastic Package
  - µPD8755A Available in Ceramic Package

## **PIN CONFIGURATIONS**

	1	$\mathbf{O}$	40		
CE 🗖	2		39	D PB7	
CLK 🗖	3		38	р РВ6	С
RESET	4		37	D PB5	RES
	5		36	р РВ4	v
READY 🗖	6.		35	р РВЗ	REA
10/M 🗖	7		34	р PB2	IC
	8		33	D PB1	ī
RD C	9		32	Р РВО	
	10	μPD	31		Ī
ALE 🗖	11	8355	30	D PA6	Δ
AD0	12		29		A
AD1 🗖	13		28		A
AD <sub>2</sub>	14		27		4
AD3 🗖	15		26		A
AD4 🗖	16		25		A
AD5 🗖	17		24		Δ
AD6	18		23	A10	A
AD7 🗖	19		22	P A9	4
Vss 🗖	20		21		١

NC: Not Connected

$\begin{array}{c c c c c c c c c c c c c c c c c c c $

The  $\mu$ PD8355 and  $\mu$ PD8755A contain 16,384 bits of mask ROM and EPROM respectively, organized as 2048 X 8. The 2048 word memory location may be selected anywhere within the 64K memory space by using the upper 5 bits of address from the  $\mu$ PD8085A as a chip select.

The two general purpose I/O ports may be programmed input or output at any time. Upon power up, they will be reset to the input mode.



Storage Temperature (Ceramic Package).....--65°C to +150°C

(μPD8755A) ..... -10°C to +70°C

(μPD8755A) ..... -0.5 to +7 Volts ①

## FUNCTIONAL DESCRIPTION

## **BLOCK DIAGRAM**

ABSOLUTE	MAXIMUM
RATINGS*	

Note: 1 With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 ${}^{*}T_{a} = 25^{\circ}C$ 

#### $T_a = 0^\circ C$ to +70°C; $V_{CC} = 5V \pm 5\%$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	V <sub>CC</sub> = 5.0V ①
Input High Voltage	VIH	2.0		V <sub>CC</sub> +0.5	v	V <sub>CC</sub> = 5.0V <sup>.</sup> ①
Output Low Voltage	VOL			0.45	v	I <sub>OL</sub> = 2 mA
Output High Voltage	Voн	2.4			V	I <sub>OH</sub> = -400 μA
Input Leakage	IL.			10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Leakage Current	LO			±10	μA	0.45V ≤V <sub>OUT</sub> ≤V <sub>CC</sub>
V <sub>CC</sub> Supply Current	1cc			180	mA	

Note: 1 These conditions apply to  $\mu$ PD8355 only.

## DC CHARACTERISTICS

## PIN IDENTIFICATION

PIN			
NO.	SYMBOL	NAME	FUNCTION
1,2	CE, CE	Chip Enables	Enable Chip activity for memory or I/O
3	CLK	Clock Input	Used to Synchronize Ready
4	Reset	Reset Input	Resets PA and PB to all inputs
5 Û	NC	Not Connected	
5 ②	V <sub>DD</sub>	Programming Voltage	Used as a programming voltage, tied to +5V normally
6	Ready	Ready Output	A tri-state output which is active during data direction register loading
7	10/M	I/O or Memory Indicator	An input signal which is used to indicate I/O or memory activity
8	IOR	I/O Read	I/O Read Strobe In
9	RD	Memory Read	Memory Read Strobe In
10	IOW	I/O Write	I/O Write Strobe In
11	ALE	Address Low Enable	Indicates information on Address/Data lines is valid
12-19	AD0-AD7	Low Address/Data Bus	Multiplexed Low Address and Data Bus
20	VSS	Ground	Ground Reference
21-23	A8-A10	High Address	High Address inputs for ROM reading
24-31	PA0-PA7	Port A	General Purpose I/O Port
32-39	PB0-PB7	Port B	General Purpose I/O Port
40	Vcc	5V Input	Power Supply

Notes: ① μPD8355 ② μPD8755A

I/O PORTS I/O port activity is controlled by performing I/O reads and writes to selected I/O port numbers. Any activity to and from the μPD8355 requires the chip enables to be active. This can be accomplished with no external decoding for multiple devices by utilizing the upper address lines for chip selects. D Port activity is controlled by the following I/O addresses:

AD1	AD <sub>0</sub>	PORT SELECTED	FUNCTION
0	0	A	Read or Write PA
0	1	В	Read or Write PB
1	0	А	Write PA Data Direction
1	1	В	Write PB Data Direction

Since the data direction registers for PA and PB are each 8-bits, any pin on PA or PB may be programmed as input or output (0 = in, 1 = out).

Note: During ALE time the data/address lines are duplicated on A15-A8.

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Cycle Time	tCYC	320			ns	
CLK Pulse Width	т1	80			ns	CLOAD = 150 pF
CLK Pulse Width	т2	120			ns	
CLK Rise and Fall Time	tf, tr			30	ns	
Address to Latch Set Up Time	tAL	50			ns	
Address Hold Time After Latch	tLA	80			ns	
Latch to READ/WRITE Control	<sup>t</sup> LC	100			ns	
Valid Data Out Delay from READ Control	<sup>t</sup> RD			170 ① 150 ②	ns	
Address Stable to Data Out Valid	<sup>t</sup> AD			400	ns	150 pF Load
Latch Enable Width	<sup>t</sup> LL	100			ns	
Data Bus Float After READ	<sup>t</sup> RDF	0		100	ns	
READ/WRITE Control to Latch Enable	<sup>†</sup> CL	20			ns	
READ/WRITE Control Width	tcc	250			ns	
Data In to WRITE Set Up Time	tDW	150			ns	
Data In Hold Time After WRITE	twp	103			ns	
WRITE to Port Output	twp			400	ns	
Port Input Set Up Time	tPR	50			ns	
Port Input Hold Time	tRP	50			ns	
READY HOLD TIME	<sup>t</sup> RYH	0		160 ① 120 ②	ns	
ADDRESS (CE) to READY	TARY			160	ns	
Recovery Time Between Controls	tRV	300			ns	]
Data Out Delay from READ Control	TRDE	10			ns	1

AC CHARACTERISTICS

Notes. 0 μPD8355 3 30 ns for μPD8755A 2 μPD8755A



TIMING WAVEFORMS



WAIT STATE TIMING (READY = 0)



INPUT MODE: I/O PORT



OUTPUT MODE:



EPROM PROGRAMMING µPD8755A

**TIMING WAVEFORMS** 

(CONT.)

Erasure of the  $\mu$ PD8755A occurs when exposed to ultraviolet light sources of wavelengths less than 4000 Å. It is recommended, if the device is exposed to room fluorescent lighting or direct sunlight, that opaque labels be placed over the window to prevent exposure. To erase, expose the device to ultraviolet light at 2537 Å at a minimum of 15 W-sec/cm<sup>2</sup> (intensity X expose time). After erasure, all bits are in the logic 1 state. Logic 0's must be selectively programmed into the desired locations. It is recommended that NEC's PROM programmer be used for this application.



PACKAGE OUTLINE µPD8355C

(PLASTIC)			
ITEM	MILLIMETERS	INCHES	
A	51.5 MAX	2.028 MAX	
В	1.62	0.064	
C	2.54 ± 0.1	0.10 ± 0.004	
D	0.5 ± 0.1	0.019 ± 0.004	
E	48.26	1.9	
F	1.2 MIN	0.047 MiN	
G	2.54 MIN	0.10 MIN	
н	0.5 MIN	0.019 MIN	
I	5.22 MAX	0.206 MAX	
J	5.72 MAX	0.225 MAX	
к	15.24	0.600	
L	13.2	0.520	
м	0.25 <sup>+0.1</sup> -0.05	0.010 + 0.004 - 0.002	



(CERAMIC)			
ITEM	MILLIMETERS	INCHES	
A	51.5 MAX.	2.03 MAX.	
В	1.62 MAX.	0.06 MAX.	
C	2.54 ± 0.1	0.1 ± 0.004	
D	0.5 ± 0.1	0.02 ± 0.004	
E	48.26 ± 0.1	1.9 ± 0.004	
F	1.02 MIN.	0.04 MIN.	
G	3.2 MIN.	0.13 MIN.	
н	1.0 MIN.	0.04 MIN.	
I	3.5 MAX.	0.14 MAX.	
J	4.5 MAX.	0,18 MAX.	
ĸ	15.24 TYP.	0.6 TYP.	
L	14.93 TYP.	0.59 TYP.	
M	0.25 ± 0.05	0.01 ± 0.0019	

# **BOARD PRODUCTS** 10



# NEC Microcomputers, Inc.

## **BP-0200**

## **16K CMOS RAM Board**

## **STANDARD FEATURES**

- 16K Bytes of Read/Write Memory Utilizing the NEC µPD444/6514 CMOS RAM for Both 8-Bit Byte and 16-Bit Data Words
- Minimum of 7 Days (168 Hrs.) of Continuous Battery Back-Up
- On-Board Batteries and Battery Charger with Short Circuit and Overcharge Protection
- Test Points Provided for Battery Status
- Provision for A/C Low Line Input
- Memory Inhibit Allows Paging of 2 or More Boards to the Same Address Block
- Memory Deselect in 2K Byte Blocks
- Supports Both 16-Bit and 20-Bit Addressing

## DESCRIPTION

The BP-0200 interfaces directly to any Multibus<sup>TM</sup> system. The board contains 16K bytes of read/write memory utilizing NEC Microcomputers, Inc.'s  $\mu$ PD444/6514 CMOS RAM memory components.

The BP-0200 contains jumpers to allow the user to locate memory anywhere in a one megabyte field along any 16K boundary starting at  $00000_H$ , (i.e.,  $04000_H$ ,  $08000_H$ ,  $0C000_H$ , etc.). The board contains a memory inhibit function which allows 2 or more of the CMOS RAM boards to be used in a paging technique. Memory, for systems flexibility, can be deselected by jumpers in 2K byte blocks.

The BP-0200 operates as a slave to the processor but contains its own power source in case of power failure. The BP-0200 NiCd batteries supply a minimum of 7 days of battery back-up, when the batteries are fully charged. The on-board batteries can be disconnected and power fail sense circuits disabled for battery changing or for storage.

The BP-0200 has an input port which can test the status of Memory Inhibit, Battery Level, Power Fail Sense, and Power Fail Memory Inhibit. The BP-0200 Output port can control Memory Inhibit of the 16K RAM and can reset Power Fail Sense.

If AC power fails or drops below 103/203 VAC, the system power supply should raise AC Power Low (ACLO) to initiate an orderly power-down sequence. The processor is immediately interrupted so that it may store machine status. Approximately 3.8 milliseconds after the Power Fail Interrupt, all further access is denied to the BP-0200 RAM until system power is restored.

The BP-0200 is a powerful memory expansion module that allows the user the highest degree of confidence in maintaining critical data during power outages or shortages.



## **BP-0200**

## SPECIFICATIONS

#### Word Size

• 8 or 16 bit data bus Software controlled

#### **Memory Size**

- 16K bytes (8K words)
- NEC μPD444/6514

#### Memory Addressing

• 20 bit addressing capability

### Address Selection

Jumper selectable along 16K boundaries starting at 00000<sub>H</sub> (00000<sub>H</sub>, 04000, 08000... FC000)

#### Memory Response Time

- Read Access: 450 ns Max.
- Read Cycle: 600 ns Max.

#### **Bus Compatibility**

- Interface: TTL compatible
- P<sub>1</sub>: 86 pin, double-sided, 0.156 inch centers.
- P<sub>2</sub>: 60 pin, double-sided, 0.100 inch centers.

#### **Physical Characteristics**

- Width: 12.00 in. (30.48 cm)
- Height: 6.75 in. (17.15 cm)
- Thickness: 0.50 in. (1.27 cm)
- Weight: 376,00 grams

#### Power Requirements (Operational)

- V<sub>CC</sub> = +5V ± 5%
- ICC = 0.9A Typ, 1.2A Max.

## **Battery Power Requirements**

- V<sub>BAT</sub> = 3.6 V (Nominal)
- I<sub>BAT</sub> = 200 μA Max.

#### **Battery Characteristics**

- Type: AAA-size NiCd (3 pcs.)
- Capacity: 180 mA hours
- Voltage: 3.6V nominal

#### **Battery Charge Time**

 14 hours for full charge (180 mA hours), full overcharge and short circuit protection.

#### **Data Retention**

 168 hours following removal of +5V bus power.

### Environmental Requirements

- Operating Temp.: 32° to 131°F (0° to 55°C)
- Relative Humidity: to 90% without condensation.

## Applicable Literature

• BP-0200 User's Manual



BP-0200-12-80-CAT

## **BLOCK DIAGRAM**

## **NEC Microcomputers, Inc.**

## **BP-0220**

# **CMOS RAM/EPROM Board**

## STANDARD FEATURES

- I6K Bytes of Read/Write Memory utilizing NEC μPD444/6514 CMOS RAM for Both 8-Bit Byte and 16-Bit Data Words.
- □ Sockets (8) for either industry standard 2716's or 2732's.
- EPROM address decoding via Bipolar fusable link PROMs.
- Provision for A/C low line input and 5 volt power fail detect.
- On Board batteries and battery charger with short circuit and overcharge protection for CMOS and back-up.
- Memory inhibit allows paging of 2 or more boards to the same address block.
- Supports 16 bit and 20 bit addressing.

## DESCRIPTION

The BP-0220 is a member of the NEC Microcomputers family of Multibus<sup>TM</sup> boards. The BP-0220 interfaces directly to any Multibus system to expand RAM/ROM memory capacity.

The BP-0220 contains 16K bytes of static Read/Write memory utilizing NEC Microcomputers µPD444/6514 CMOS RAM memory devices, and in addition, contains sockets for either 8-2716 or 8-2732 industry standard EPROMS (user supplied). The BP-0220 memory may be located, through jumper selection, anywhere in a onemegabyte field beginning on any 16K address boundary. Memory address decoding is accomplished by 2-µPB403/ 74S287 Fuseable Link PROMs. The user has the option of selecting from NEC's four choices of preprogrammed PROMS or creating address decoding patterns on a pair of supplied blank PROMS. The EPROM may be addressed at the same memory location as the CMOS RAM, allowing shadowing techniques to be used. Shadowing allows the user to utilize the EPROMs for initial program start without committing valuable memory space.

The BP-0220 operates as a slave to the processor, but contains its own power source for the CMOS RAM in case of power failure. The power source is provided by three NiCd batteries mounted on the board, which provide a minimum of seven days of battery back-up at full charge. The onboard batteries can be disconnected and power fail sense circuits disabled for battery changing or storage.

The BP-0220 has an on-board status port which the CPU may read for the condition of Memory Inhibit, Battery Voltage Level, Power Fail Sense, and Power Fail Memory Inhibit. The CPU may also write into a status port to control Memory Inhibit of the RAM/EPROM or reset the power fail sense latch. Test points are provided at the edge of the BP-0220 to allow easy monitoring of battery voltage levels.

The BP-0220 16K CMOS RAM/EPROM board provides the maximum in systems memory flexibility and capability by providing both RAM and EPROM on one board. This configuration enables the user to have the highest degree of confidence in maintaining critical data during power outages or shortages.



## **BP-0220**

#### SPECIFICATIONS

#### Word Size

 8 or 16 bit data bus Software controlled

#### Memory Capacity

- RAM 16K Bytes (8K words)
- ROM Using eight μPD2716 or μPD2316E 16K Bytes
- (8K words)
   ROM Using eight μPD2732 or μPD2332 32K Bytes (16K words)

#### Memory Addressing

BLOCK DIAGRAM

16 and 20 bit addressing capability

#### Address Selection

 Via 2 μPB403 Fusable Link PROMs (256 x 4) or 2 SN74S287

#### Memory Response Time

- RAM Response Time Read Access: 450 ns Max. Read Cycle: 600 ns Max.
   ROM Response Time:
- μPD2716

   Read Access:
   700 ns Max.

   Read Cycle:
   850 ns Max.

   μPD2316E
   Read Access:

   Read Access:
   700 ns Max.

   μPD2312
   Read Access:

   Read Cycle:
   850 ns Max.

   μPD2322
   Read Access:

   Read Access:
   700 ns Max.

   Read Access:
   700 ns Max.

#### Note: The 150 ns difference between Read Access and Read Cycle times are due to bus timing requirements for command set up and hold times. Memory Access is defined from Address True to Data Valid. Memory Response is defined as Memory Read/Write to Data Valid.

#### **Bus Compatibility**

- Interface: Multibus compatible
- P<sub>1</sub>: 86 pin, double-sided, 0.156 inch
- centers. • P<sub>2</sub>: 60 pin, double-sided, 0.100 inch centers.

#### **Physical Characteristics**

- Width: 12.00 in. (30.48 cm)
- Height: 6.75 in. (17.15 cm)
- Thickness: 0.50 in. (1.27 cm)
- Weight: 376.00 grams

## Power Requirements (Operational)

- V<sub>CC</sub> = +5V ± 5%
   I<sub>CC</sub> = 1.0 A Typ, 1.3A Max.
- 166 110 A 170, 110A Mai

#### Battery Power Requirements • V<sub>BAT</sub> = 3.6V (Nominal)

- i<sub>BAT</sub> = 200 μA Max.
  - BAL 200 MA Max.

#### **Battery Characteristics**

- Type: AAA-size NiCd (3 pcs.)
- Capacity: 180 mA hours
- Voltage: 3.6V nominal

## Battery Charge Time

 14 hours for full charge (180 mA hours), full overcharge and short circuit protection.

#### Data Retention

 168 hours following removal of +5V bus power.

#### **Environmental Requirements**

- Operating Temp.: 32° to 131° F (0° to 55°C)
- Relative Humidity: to 90% without condensation.

## Applicable Literature

BP-0220 User's Manual



## **NEC Microcomputers, Inc.**

## **BP-0575**

## Five-Channel Serial Communication Controller

## STANDARD FEATURES

- Five Individually Configurable, Asynchronous Communication Channels
- Full Multibus<sup>TM</sup> Compatibility
- RS232C or Optically Isolated 20 mA Current Loop Capability
- Jumper-Selectable Baud Rate
- Jumper-Selectable I/O Address
- EIA Modem Control Support
- Field-Proven NEC µPD8251A USARTs

## INTRODUCTION

The BP-0575, another member of the NEC Microcomputer family of Multibus<sup>TM</sup>-compatible board products, is a versatile 5-channel asynchronous serial communications controller with both EIA RS232 and optically isolated current loop interface\_capabilities. The board is designed to be plugged into any standard Multibus<sup>TM</sup> backplane and to operate with 8 or 16-bit microprocessors.

The board accepts data from the host processor in parallel data format and transmits serially to terminals, modems, or printers. The BP-0575 accepts serial data over its duplex channels and transfers it to the host processor in parallel format. Also processor-to-processor, bi-directional, serial communication can be implemented between systems equipped with BP-0575's.

The major functional element in the BP-0575 is the NEC  $\mu$ PD8251A Programmable Communications Interface Chip. NEC manufactures and is the leading world-wide supplier of this industry standard component. One NEC  $\mu$ PD8251A

per channel and associated circuitry provide support for the EIA standard modem control signals request to send (RTS), data terminal ready (DTR), clear to send (CTS), and data set ready (DSR). Each channel has jumper-selectable receive/transmit baud rates from 75-19,2000 on the EIA interface and up to 2400 baud on the current loop interface.

A jumper-selectable on-board interrupt scheme gives the user the option of logically ORing together any or all transmit and receive interrupt lines for the five ports to decrease the number of bus interrupts used by the BP-0575.

The BP-0575 can be addressed in any 16-byte block beginning on any 16-byte boundary within the 256 byte I/O page. The board may be accessed through 12 jumperselectable I/O ports within the 16-byte I/O block, and the user may address the five serial I/O channels and the two interrupt status registers in any order or priority within the addressed block.

This unique combination of features and flexibility makes the BP-0575 the logical choice in a wide range of Multibus<sup>TM</sup> applications.



707

## **BP-0575**

## SPECIFICATIONS

### **Bus Compatibility**

- Interface: TTL-compatible.
- P1:86 pin, double-sided, 0.156 inch centers.
- P2: Not Used

#### Physical Characteristics

- Width: 12.00 in. (30.48 cm)
- Height: 6.75 in. (17.15 cm)
- Thickness: 0.50 in. (1.27 cm)
- Weight: 398.00 grams

## Power Requirements (Operational)

- VCC = +5V ± 5%
- ICC = 0.9A Typ, 1.2A Max.

#### Voltage

- VCC = +5V
- V<sub>DD</sub> = +12V
- VAA = -12V
- IT = 1.9A Max.

#### **Environmental Requirements**

- Operating Temp.: 0° to 55°C
- Relative Humidity: to 90% without condensation.

#### Interfaces - RS232C

- EIA standard RS232C signals provided and supported
  - Carrier Detect
  - Clear to Send
  - Data Set Ready
  - Data Terminal Ready
  - Request to Send
  - Receive Data
  - Transmit Data

#### **Applicable Literature**

BP-0575 User's Manual

## BLOCK DIAGRAM



# NEC Microcomputers, Inc.

## **BP-2190**

## **Floppy Disk Controller/RAM**

## **STANDARD FEATURES**

The BP-2190 is a complete floppy disk controller with on-board RAM and the following features:

- Occupies a single card slot
- Handles up to four double-sided standard 8" or three mini 5%" floppy disk drives
- Drives may be a mixture of single- or doubledensity types (software programmable)
- IBM compatible soft-sector recording format in both single- and double-density modes
- Performs fifteen different READ, SCAN, WRITE, FORMAT, SEEK, SENSE and SPECIFY commands with minimal processor overhead
- 48K x 8 of on-board, automatically refreshed dynamic RAM

- Dual-ported memory allows direct DMA data transfers to/from disk without processor intervention
- On-board priority logic arbitrates simultaneous memory accesses by disk, system bus or refresh logic

## DESCRIPTION

The NEC Microcomputers BP-2190 Floppy Disk Controller/RAM is a dual-purpose board. It combines a floppy disk controller (FDC) capable of controlling up to four 8" standard or three 5%" mini-floppy disk drives with up to 48 kilobytes of dual-ported RAM. Dual-porting makes the RAM available both to the disk for DMA data transfers and to the host processor for data storage and program execution. The BP-2190 can be paired with any compatible single-board computer to make a very powerful two-board, floppy disk based computer system.



## BP-2190

With on-board RAM and all necessary Direct Memory Access Control (DMAC) logic, the BP-2190 is a complete interface between the drives and any Multibus<sup>TM</sup> single-board computer system. It provides a powerful facility for the control of disk data transfers, and many of its features have been included specifically to minimize processor overhead. All disk data transfers are under control of the FDC ( $\mu$ PD765) and DMAC ( $\mu$ PD8257) and are independent of the processor. Once a disk transfer has been requested by the processor, the FDC and DMAC work together to obtain the proper data and transfer it to/from the on-board memory through one of its dual ports. When the transfer is complete, the FDC notifies the processor by generating an interrupt.

A single READ or WRITE command allows the transfer of a single sector, multiple sectors, an entire track or even an entire cylinder's worth of data (one track on both sides of the diskette). READ and WRITE operations may be performed on normal and/or deleted data fields.

Execution of a FORMAT A TRACK command allows an entire track to be formatted in one diskette revolution. The FDC supplies all information for formatting in either single- or double-density, except for 4 bytes in each ID field. The DMA controller fetches these 4 bytes/sector, thus allowing the user to have non-sequential numbered sectors. SEEK and RECALIBRATE operations can occur on up to four drives simultaneously.

Between FDC commands from the processor, the BP-2190 automatically polls all drive Ready lines; if one changes state (usually due to a door opening or closing), the BP-2190 notifies the processor via an interrupt. This allows the processor to keep track of which drives are on-line or off-line.

In addition to programmable selection of operating mode, key time intervals are selectable under software control. Head load time (2 to 254 ms), head unload time (16 to 240 ms) and stepping rate (1 to 16 ms) are programmable. For mini-floppies these times are automatically doubled. Either singledensity (FM) or double-density (MFM), singlesided or double-sided reading/writing can be selected under software control.

An on-board crystal-controlled oscillator is the master clock for all board timing requirements.

The data recovery circuit, which separates raw data into Data Window and RD Data signals, is capable of handling wide peak shift variations. Precompensation circuitry is also employed during doubledensity recording in order to improve performance.

## OPTIONS

The BP-2190's powerful jumper option structure accommodates most floppy disk drives on the market. Along with the standard features, the BP-2190's on-board jumpers allow selection of:

- Standard or Mini-Floppy Drives
- Internal or External Clock
- Generate/Receive/Ignore Bus Clock
- Memory Bank Base Addresses
- FDC I/O Port Base Address
- Memory Protect/Disable
- Interrupt Line (1 of 9)
- Reset at Power-Up, by Software Command or External Switch Closure
- XACK/ and/or AACK/ Acknowledgements

In addition, four radial HEAD LOAD signals are provided, as are four general-purpose software controlled output lines useful for controlling minifloppy motors, Drive-In-Use lights, door locks, etc.

## **ON-BOARD MEMORY**

The on-board memory is implemented with NEC  $\mu$ PD416 dynamic RAMs. Its dual-port architecture allows either disk data transfers to take place under DMA control, or for the host processor to have access to the memory. All disk data transfers occur between the drive and the on-board RAM.

Each of the three memory banks of 16K are base address selectable at 0000H, 4000H, 8000H or C000H. Facilities are provided to deselect the entire memory either under hardware or software control. This feature is especially useful when system initialization ROMs are required to have the same base address as used by RAM.

RAM refresh logic is provided, as well as priority circuits which arbitrate simultaneous disk, bus and/ or refresh memory access requests.

## SOFTWARE DISK DRIVERS

A complete set of I/O Driver routines is supplied with the BP-2190 board. A complete, heavily commented source listing is provided in 8080 assembly language so that the user can easily understand and modify, if necessary, the software to fit his particular application.

TM: Multibus is a trademark of Intel Corporation



Included in the software routines are READ, WRITE, FORMAT, SEEK, RECALIBRATE and DRIVE STATUS commands. These commands allow multiple sector READs and WRITEs to occur under DMA control. Drive-related parameters such as head load time, head unload time, stepping rate, drive number, etc., are set up or controlled via a convenient I/O parameter block.

These software driver programs allow a first-time user of floppy disk systems to get his BP-2190 board "on the air" in minimum time. The serious OEM may wish to modify or to totally revamp the supplied software, and the accompanying documentation makes this task easy to do.

## PROGRAMMING

Eight I/O Ports (relocatable via jumpers) are required to program the BP-2190. While most of the instructions are very simple single-byte transfers, the DMA controller ( $\mu$ PD8257) and the FDC Controller ( $\mu$ PD765) require multi-byte transfers from the processor. These bytes may be supplied in an asynchronous manner. However, once the request for the disk transfer has been made, the operations of loading the head, finding the proper sector and transferring it to the on-board RAM occur automatically with no processor intervention. After the disk transfer has been completed, an interrupt is generated and the processor must read out the results of the disk transfer. This read-out is typically a multi-byte transfer.

## OPERATION

Most floppy disk controller operations are performed in three stages: the Command Phase, the Execution Phase and the Result Phase. Each command is initiated by a multi-byte transfer from the processor, after which the BP-2190 executes the command in true asynchronous fashion. It signals completion of the command via an interrupt to the processor, which then reads the information presented in the FDC's Result Status registers.

As an example, the reading of a sector on one of four drives into a specific block of on-board RAM would involve the following:

PHASE	PROCESSOR READ/WRITE	FUNCTION OF INSTRUCTION(S)
	w	Specify memory starting address and block length to DMA.
Command	w	Specify a Sector Read, select drive
	w	Specify (current) track, head, sector number and bytes/sector
	w	Declare track's final sector number and gap length
Execution	_	Head is loaded, specified sector is located, data is recovered, reassembled and written into specified memory block – all with no further intervention by processor. Completion is sig- naled by an interrupt.
Result	R	Read status registers to deter- mine success of execution phase, source of error if execution failed.
	R	Read post-execution track, head and sector numbers.

10

## **BP-2190**

## FDC STATUS REGISTERS

The FDC on the BP-2190 contains five status registers which supply the processor with extensive information about disk transfers. One of these, the Main Status Register, may be read by the processor at any time. It indicates whether any of the FDDs are in Seek Mode (FDD0, 1, 2 or 3 Busy), whether the FDC has a Read/Write operation in process (FDC Busy), and whether the FDC is ready to transfer commands from or results to the processor.

The other four status registers are only available after an FDC operation has been completed. Three of these are presented after each Read or Write operation and supply detailed information on how the data transfer progressed. The fourth indicates the condition of the FDD itself.

### COMMAND SUMMARY

#### Memory

- Memory Read (processor reads a single byte of data from memory)
- Memory Write (processor writes a single byte of data into memory)

### Disk

- Read Data
- Write Data
- Read Deleted Data
- Read Track Read ID
- Write Deleted Data Format Track
- Scan Equal

Scan High or Equal

Scan Low or Equal

- Seek
- Recalibrate
- Sense Interrupt Status
- Sense Drive Status
- Specify (Head Load and Unload Times, Step Rates)
- Set/Reset Auxiliary Outputs (e.g., Motor On/Off)

## 1/0

- DMA Data Channel External Control
  - DMA RAM Refresh FDC Status
    - FDC Data
- Channel DMA Mode

## MULTIBUS<sup>TM</sup> COMPATIBILITY

The BP-2190 is fully compatible with all mechanical and electrical requirements of Intel iSBC<sup>TM</sup> and National BLC Multibus<sup>TM</sup> systems. It will also operate as a loworder 8-bit slave on the expanded Multibus<sup>TM</sup> (such as required by the 16-bit Intel iSBC<sup>TM</sup> 86/12). The BP-2190 conforms to all Multibus<sup>TM</sup> voltage level, current level and timing requirements, and is ready to plug in and run as supplied.

TM: iSBC is a trademark of Intel Corporation

## SPECIFICATIONS

### Media

- Flexible diskette, 8" standard or 51/4" mini
- One or two surfaces per diskette
- 77 tracks per surface (8"), 35 tracks per surface (514")
- 128/256/512/1024/2048/4096 bytes per sector singledensity
- 256/512/1024/2048/4096/8192 bytes per sector double-density

Transfer Rate: Rates are in kilobits per second

	DIAMETER			
DENSITY	5¼	8		
Single	125	250		
Double	250	500		

### Physical Characteristics

- Mounting occupies one chassis or card cage slot
- Height 6.75 in (171.5 mm)
- Width 12.00 (304.8 mm)
- Depth 0.5 in (12.7 mm)

### **DC Power Requirements**

- +12V ± 5%: 150 mA
- +5V ± 5%; 1.3 Amps
- -5V ± 5%; 6 mA

### Environment

- Operating: 0°C to 50°C
- Non-operating: -55°C to +85°C
- Humidity up to 90% RH, non-condensing
- **Documentation Supplied**
- UM-2190 Users' Manual

## DRIVES

The BP-2190 directly interfaces with the following drives. Other types may require modification or additional interface circuitry and/or software.

MANU- FACTURER	8" FLOPPY DRIVES	5.25" MINI- FLOPPY DRIVES
BASF	-	6106,6108
Caldisk	143M	-
Memorex	550/552	-
MFE	500/700 Series	
Micropolis	-	1015-1,2,4;1016-2,4;
Persci	70,270,288	-
Pertec	FD5×4,FD650	FD200,FD250
Qume	Datatrak-8	
Siemens	FDD 200-8,100-8	FD200-5, FD100-5
Shugart Assoc.	SA800,850	SA400,SA450





### NEC Quality Assurance Procedures

One of the important factors contributing to the final quality of our memory and microcomputer components is the attention given to the parts during the manufacturing process. All Production Operations in NEC follow the procedures of MIL Standard 883A. Of particular importance to the reliability program are three areas that demonstrate NEC's commitment to the production of components of the highest quality.

I. Burn-In – All memory and microcomputer products are dynamically burned in at an ambient temperature sufficient to bring the junction to a temperature of 150°C. The duration of the burn-in is periodically adjusted to reflect the production history and experience of NEC with each product. 100% of all NEC memory and microcomputer products receive an operational burn-in stress.

II. Electrical Test - Memory and microcomputer testing at NEC is not considered a statistical game where the device is subjected to a series of pseudo random address and data patterns. Not only is this unnecessarily time consuming, but it does not effectively eliminate weak or defective parts. NEC's test procedures are based on the internal physical and electrical organization of each device and are designed to provide the maximum electrical margin for solid board operation. For further information on NEC's testing procedures see your local NEC representative.

III. After completion of all 100% test operations, production lots are held in storage until completion of two groups of extended sample testing: an operating life test and a series of environmental tests. Upon successful completion of these tests, the parts are released from storage and sent to final Q.A. testing.

## NEC Microcomputers, Inc. NEC

173 Worcester Street Wellesley, Massachusetts 02181 Tel: 617-237-1910 TWX 710-383-1745

NEC REGIONAL SALES OFFICES:

EASTERN REGION 275 Broadhollow Road, Route 110 Melville, NY 11747 TEL: 516-293-5660 TWX: 510-224-6090

MIDWESTERN REGION 5105 Tollview Drive, Suite 190 Rolling Meadows, IL 60008 TEL: 312-577-9090 TWX: 910-233-4332

NORTHEASTERN REGION 21-G Olympia Avenue Woburn, MA 01801 TEL: 617-935-6339 TWX: 710-348-6515

NORTHWESTERN REGION 20480 Pacifica Drive, Suite E Cupertino, CA 95014 TEL: 408-446-0650

OHIO VALLEY REGION 19675 West Ten Mile Road Southfield, MI 48075 TEL: 313-352-3770

SOUTHWESTERN REGION 1940 West Orangewood Avenue, Suite 205 Orange, CA 92668 TEL: 714-937-5244 TWX: 910-593-1629 FAX: 714-639-1100

SOUTH CENTRAL REGION 16475 Dallas Parkway, Suite 290 Dallas, TX 75248 TEL: 214-931-0641

SOUTHEASTERN REGION Vantage Point Office Center, Suite 209 4699 North Federal Highway Pompano Beach, FL 33064 TEL: 205-785-8250