# **NEC Microcomputers, Inc.**



# NEC

# **NEC Microcomputers, Inc.**

# **CONTENTS**

Numerical Index
 Memories

Index Selection Guide

Alternate Source Guide

- 3. Random Access Memories (RAMs)
  Dynamic NMOS
  Static NMOS
  CMOS
- 4. Read Only Memories (ROMs)
  Erasable/Reprogrammable
  Mask Programmable
- 5. Microcomputers
  Index
  Selection Guide
  Alternate Source Guide
- 6. μCOM-4 Microcomputers μCOM-42 μCOM-43/44/45 μCOM-46
- 7. μCOM-8 Microcomputers
  Processors
  Single Chip Microcomputers
  Peripherals
  Microcomputer on a Board
- 8. Reference Section
  Representatives and Distributors
  ROM Ordering Procedure
  Quality Assurance Chart

1

2

3

4

5

6

7

8



## **NUMERICAL INDEX**

PRODUCT	PAGE		AGE
$\mu$ PD371		μ. 5250 .	111
μ <b>PD372</b>		μ <b>PD2716</b>	99
μPD379		$\mu$ PD4104 · · · · · · · · · · · · · · · · · · ·	61
μ <b>PD410</b>		<b>μPD5101L</b>	73
μ <b>PD411</b>	-	μPD8021 · · · · · · · · · · · · · · · · · · ·	
μPD411A	17	μPD8035	225
μPD416	25	$\mu$ PD8039 · · · · · · · · · · · · · · · · · · ·	237
μ <b>PD421</b>		μ <b>PD8041</b>	217
μPD443/6508	69	μ <b>PD8048</b>	225
μPD444/6514	78	μ <b>PD8049</b>	237
μPD445L	79	μPD8080AF	183
μPD454	. , 85	μPD8085A	197
μPD458	91	μPD8155	289
μ <b>PD546</b>	139	μPD8156	289
μ <b>PD547</b>	141	μ <b>PB8212</b>	297
μPD547L	143	μ <b>PB8214</b>	303
μ <b>PD548</b>	127	μ <b>PB8216</b>	309
μ <b>PD550</b>	145	μ <b>PB8224</b>	313
μPD551	163	μ <b>PB8226</b> · · · · · · · · · · · · · · · · · · ·	309
μ <b>PD552</b>	147	μ <b>PB8228</b> · · · · · · · · · · · · · · · · · · ·	319
μPD553	149	μ <b>PB8238</b> · · · · · · · · · · · · · · · · · · ·	319
μ <b>PD</b> 554	151	μPD8243	325
μPD555	129	μPD8251 · · · · · · · · · · · · · · · · · · ·	331
μPD556	159	μPD8251A	331
μPD650	· · 153	μPD8253 · · · · · · · · · · · · · · · · · · ·	349
μPD651	155	μPD8255 · · · · · · · · · · · · · · · · · ·	357
μPD652	157	μPD8255A-5 · · · · · · · · · · · · · · · · · · ·	357
μPD <b>765</b>	· · 271	μ <b>PD8257</b> · · · · · · · · · · · · · · · · · · ·	365
μPD780	167	μPD8259 · · · · · · · · · · · · · · · · · · ·	373
μPD2101AL	35	μPD8279-5 · · · · · · · · · · · · · · · · · · ·	389
μPD2102AL	41	μPD8355 · · · · · · · · · · · · · · · · · ·	399
μPD2111AL	45	μPD8741 · · · · · · · · · · · · · · · · · · ·	217
μ <b>PD2114L</b>	55	μPD8748 · · · · · · · · · · · · · · · · · · ·	225
μPD2147	60	μPD8755A · · · · · · · · · · · · · · · · · ·	399
μPD2316E	103	TK-80A	405
μ <b>PD2332</b>	107		,

## **MEMORY INDEX**

## **RANDOM ACCESS MEMORIES**

Dynamic NMOS RAMs	PAG
μPD411	. (
μPD411A	. 17
μPD416 · · · · · · · · · · · · · · · · · · ·	. 25
Static NMOS RAMs	
$\mu$ PD2101AL	. 35
μPD2101AL	. 41
μPD2112AL	
μΡD410	
μPD2114L	
μPD2147	
μPD4104	
μPD421 · · · · · · · · · · · · · · · · · · ·	. 67
CMOS RAMs	. 73 . 78
READ ONLY MEMORIES	
Erasable/Reprogrammable ROMs	
μΡD454	85
μPD458	
μPD2716	99
m	
Mask Programmable ROMs	
μPD2316E	103
μPD2332	
WDD3364	



24

28

D

D

## **MEMORY SELECTION GUIDE**

DEVICE	SIZE	TECHNOLOGY	ACCESS	CYCLE	SUPPLY	PACKAG	E	
DEVICE	3125	TECHNOLOGY	TIME	CTOLE	VOLTAGES	MATERIAL	PINS	
DYNAMIC RANDOM ACCESS MEMORIES								
μPD411	4K x 1 TS	NMOS	150 ns	380 ns	+12, +5, -5	D	22	
μPD411-4	4K x 1 TS	NMOS	135 ns	320 ns	+15, +5, -5	D	22	
$\mu$ PD411A	4K x 1 TS	NMOS	200 ns	400 ns	+12, +5, -5	С	22	
μPD416	16K x 1 TS	NMOS	120 ns	375 ns	+12, +5, -5	C/D	16	
STATIC RAN	T				<del>_</del>	<b>-</b>		
μPD443/6508	1K x 1 TS	CMOS	200 ns	200 ns	+5	C/D	16	
μPD444/6514	1K x 4 TS	CMOS	300 ns	300 ns	+5	С	18	
μPD445L	1K x 4 TS	CMOS	450 ns	450 ns	+5	C	20	
μPD5101L	256 x 4 TS	CMOS	450 ns	450 ns	+5	C	22	
μPD410	4K x 1 TS	NMOS	80 ns	220 ns	+12, +5, -5	C/D	22 18	
μPD4104 μPD2114L	4K x 1 TS 1K x 4 TS	NMOS NMOS	85 ns 200 ns	180 ns 300 ns	+5 +5	D C	18	
μPD2114L μPD2147	4K x 1 TS	NMOS	55 ns	55 ns	+5	D	18	
μPD421 (F)	1K x 8 TS	NMOS	85 ns	85 ns	+5	D	22	
MASK PROGRAMMED READ ONLY MEMORIES								
μ <b>PD2316E</b>	2K x 8 TS	NMOS	450 ns	450 ns	+5.	C/D	24	
$\mu$ PD2332	4K x 8 TS	NMOS	450 ns	450 ns	+5	C/D	24	
μPD2364	8K x 8 TS	NMOS	450 ns	450 ns	+5	C/D	24	
FIELD PROG	RAMMABLE I	READ ONLY MEN	MORIES					
μPD2716 (F)	2K x 8 TS	NMOS	450 ns	450 ns	+5	D	24	

800 ns

450 ns

800 ns

450 ns

+12, +5\*

+12, +5\*

Notes: (F) - Future Product

μPD454

μPD458

Read Mode

C - Plastic Package

D - Hermetic Package

256 x 8 TS

1K x 8 TS

NMOS

NMOS

## **MEMORY ALTERNATE SOURCE GUIDE**

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
AMD	AM2101	256 x 4 SRAM	μPD2101AL
	AM2101	1024 x 1 SRAM	μPD2102AL
	AM2111	256 x 4 SRAM	μPD2111AL
•	AM9060	4096 x 1 DRAM	μPD411/μPD411A
	AM9101	256 x 4 SRAM	μPD2101AL
	AM9102	1024 x 1 SRAM	μPD2102AL
	AM9107	4096 x 1 DRAM	μPD411/μPD411A
•	AM9111	256 x 4 SRAM	μPD2111AL
	AM9216	2048 x 8 ROM	μPD2316E
ЕМ&М ЅЕМІ	4200	4096 x 1 SRAM	μPD410
	4300	4096 x 1 SRAM	μ <b>PD410</b>
	4402	4096 x 1 SRAM	μPD410
· · · · · · · · · · · · · · · · · · ·	8108	1024 x 8 SRAM	μ <b>PD421</b>
FAIRCHILD	2101L	256 x 4 SRAM	μPD2101AL
	2102	1024 x 1 SRAM	μPD2102AL
	3538	256 x 4 SRAM	μPD2101AL
	F16K	16384 x 1 DRAM	μPD416
FUJITSU	MB2114	1024 x 4 SRAM	μPD2114L
1001130	MB8101	256 x 4 SRAM	μPD2101AL
	MB8107	4096 x 1 DRAM	μPD411/μPD411A
3	MB8111	256 x 4 SRAM	μPD2111AL
	MB8116	16384 x 1 DRAM	μPD416
HARRIS	HM6501	256 x 4 SRAM	μPD5101L
IAIIIIO	HM6508	1024 x 1 SRAM	μPD443/6508
	HM6514	1024 x 4 SRAM	μPD444/6514
NTERSIL	2616	2048 x 8 ROM	μPD2316E
NIENSIL	IM6508A	1024 x 1 SRAM	μPD443/6508
	7101	256 x 4 SRAM	μPD2101AL
	7111	256 x 4 SRAM	μPD2111AL
,	7114	1024 x 4 SRAM	μPD2114L
	7116	16384 x 1 DRAM	μPD416
	7280/A	4096 x 1 DRAM	μPD411/μPD411A
*	IM7552	512 x 1 SRAM	μPD2102AL
INTEL	2101	256 x 4 SRAM	μPD2101AL
NIEL	2102	1024 x 1 SRAM	μPD2102AL
1	2107	4096 x 1 DRAM	μPD411/μPD411A
	2111	256 x 4 SRAM	μPD2111AL
	2114	1024 x 4 SRAM	μPD2114L
	2117	16384 x 1 DRAM	μPD416
	2147	4096 x 1 SRAM	μPD2147
	2316E	2048 x 8 ROM	μPD2316E
	2716	2048 × 8 EPROM	μPD2716
	5101	256 x 4 SRAM	μPD5101L
	, ,,,,	1	
*	8101A	1 256 x 4 SRAM	$\mu$ PD2101AL
	8101A 8102A	256 x 4 SRAM 1024 x 1 SRAM	μPD2101AL μPD2102AL



# MEMORY ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
MOSTEK	MK32000	4096 x 8 ROM	μPD2332
	MK34000	2048 x 8 ROM	μPD2316E
	MK36000	8192 x 8 ROM	μPD2364
	MK4102	1024 x 1 SRAM	μPD2102AL
,	MK4104	4096 x 1 SRAM	μPD4104
<u> </u>	MK4116	16384 x 1 DRAM	μPD416
MOTOROLA	MCM2102	1024 x 1 SRAM	μPD2102AL
	MCM2111	256 x 4 SRAM	μPD2111AL
	MCM6616	16384 x 1 DRAM	μPD416
	MCM68111	256 x 4 SRAM	μPD2111AL
	MCM68317	2048 x 8 ROM	μPD2316E
NATIONAL	MM2101	256 x 4 SRAM	μPD2101AL
	MM2102A	1024 x 1 SRAM	μPD2102AL
	MM2111	256 x 4 SRAM	μPD2111AL
	MM5280A	4096 x 1 DRAM	μPD411/μPD411A
	MM5281	4096 x 1 DRAM	μPD411/μPD411A
	MM74C920	256 x 4 SRAM	μPD5101L
SIGNETICS	2101	256 x 4 SRAM	μ <b>P</b> D2101AL
	2102	1024 x 1 SRAM	μPD2102AL
	2111	256 x 4 SRAM	μPD2111AL
	2316	2048 x 8 ROM	μPD2316E
	2601	256 x 4 SRAM	μPD2101AL
	2611	256 x 4 SRAM	μPD2111AL
	2680	4096 x 1 DRAM	μPD411/μPD411A
T.I.	TMS2101	256 x 4 SRAM	μPD2101AL
	TMS2102	1024 × 1 SRAM	μPD2102AL
	TMS4033	1024 x 1 SRAM	μPD2102AL
	TMS4034	1024 x 1 SRAM	μPD2102AL
	TMS4039	256 x 4 SRAM	μPD2101AL
	TMS4042	256 x 4 SRAM	μPD2111AL
	TMS4044	1024 × 4 SRAM	μPD2114L
	TMS4060	4096 x 1 DRAM	μPD411/μPD411A
	TMS4116	16384 x 1 DRAM	μPD416
	TMS4732	4096 x 8 ROM	μPD2332

# **NEC Microcomputers, Inc.**

NEC μPD411-Ε μPD411-1 μPD411-2 μPD411-3 μPD411-4

#### FULLY DECODED RANDOM ACCESS MEMORY

#### DESCRIPTION

The µPD411 Family consists of six 4096 words by 1 bit dynamic N-channel MOS RAMs. They are designed for memory applications where very low cost and large bit storage are important design objectives. The µPD411 Family is designed using dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is a non-destructive. Refreshing is easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic high on a logic low.

#### **FEATURES**

All of these products are guaranteed for operation over the 0 to  $70^{\circ}$  C temperature range.

Important features of the  $\mu$ PD411 family are:

- Low Standby Power
- 4096 words x 1 bit Organization
- A single low-capacitance high level clock input with solid ±1 volt margins.
- Inactive Power/0.3 mW (Typ.)
- Power Supply: +12, +5, -5V
- Easy System Interface
- TTL Compatible (Except CE)
- Address Registers on the Chip
- Simple Memory Expansion by Chip Select
- Three State Output and TTL Compatible
- 22 pin Ceramic Dual-in-Line Package
- Replacement for INTEL'S 2107B, TI'S 4060 and Equivalent Devices.
- 4 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE	REFRESH TIME
μPD411-E	350 ns	800 ns	960 ns	1 ms
μPD411	300 ns	470 ns	650 ns	2 ms
μPD411-1	250 ns	470 ns	640 ns	2 ms
μPD411-2	200 ns	400 ns	520 ns	2 ms
μPD411-3	150 ns	380 ns	470 ns	2 ms
μPD411-4	135 ns	320 ns	320 ns	2 ms

#### PIN CONFIGURATION

∨вв 🗖 1		22 V <sub>SS</sub>
A9 🗖 2		21 🗖 A <sub>8</sub>
A10 🗖 3		20 🗖 A <sub>7</sub>
A11 🗖 👍		19 A <sub>6</sub>
CS □ 5	μPD	18 🗖 V <sub>DD</sub>
	411	17 CE:, 5
DOUT □ 7	*	16 🗆 NC
A0 🗖 8		15 A <sub>5</sub>
A1 🗖 🥺		14 🗖 A4
A <sub>2</sub> 🗖 10		13 🗖 A <sub>3</sub>
V <sub>CC</sub> □ 11		12 WE

### PIN NAMES

A <sub>0</sub> - A <sub>11</sub>	Address Inputs
A <sub>0</sub> - A <sub>5</sub>	Refresh Addresses
CE	Chip Enable
CS	Chip Select
DIN	Data Input
DOUT	Data Output
WE	Write Enable
V <sub>DD</sub>	Power (+12V)
VCC	Power (+5V)
VSS	Ground
V <sub>BB</sub>	Power
NC .	No Connection

## **∠** PD411

#### CE Chip Enable

A single external clock input is required. All read, write, refresh and read-modify-write operations take place when chip enable input is high. When the chip enable is low, the memory is in the low power standby mode. No read/write operations can take place because the chip is automatically precharging.

#### **CS Chip Select**

The chip select terminal affects the data in, data out and read/write inputs. The data input and data output terminals are enabled when chip select is low. The chip select input must be low on or before the rising edge of the chip enable and can be driven from standard TTL circuits. A register for the chip select input is provided on the chip to reduce overhead and simplify system design.

#### WE Write Enable

The read or write mode is selected through the write enable input. A logic high on the  $\overline{\text{WE}}$  input selects the read mode and a logic low selects the write mode. The  $\overline{\text{WE}}$  terminal can be driven from standard TTL circuits. The data input is disabled when the read mode is selected.

#### A<sub>0</sub>-A<sub>11</sub> Addresses

All addresses must be stable on or before the rising edge of the chip enable pulse. All address inputs can be driven from standard TTL circuits. Address registers are provided on the chip to reduce overhead and simplify system design.

#### **DIN Data Input**

Data is written during a write or read-modify-write cycle while the chip enable is high. The data in terminal can be driven from standard TTL circuits. There is no register on the data in terminal.

#### DOUT Data Output


The three state output buffer provides direct TTL compatibility with a fan-out of two TTL gates. The output is in the high-impedance (floating) state when the chip enable is low or when the Chip Select input is high. Data output is inverted from data in.

#### Refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs  $A_0$  through  $A_5$  or by addressing every row within any  $2^*$ -millisecond period. Addressing any row refreshes all 64 bits in that row.

The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, the chip select must be high.

\* $\mu$ PD411-E = 1 millisecond refresh period.



FUNCTIONAL DESCRIPTION

**BLOCK DIAGRAM** 

# ABSOLUTE MAXIMUM RATINGS\*

# μPD411 FAMILY (EXCEPT 411-4)

μPD411-4	
110°C +- 155°C	

Operating Temperature	0°C to +70°C +	10°C to +55°C
Storage Temperature	55°C to +150°C5	5°C to +150°C
All Output Voltages	0.3 to +20 Volts0.3 to	+25 Volts ①
All Input Voltages	0.3 to +20 Volts0.3 to	+25 Volts <sup>,</sup> ①
Supply Voltage V <sub>DD</sub>	0.3 to +20 Volts0.3 to	+25; Volts ①
Supply Voltage VCC	0.3 to +20 Volts0.3 to	+25 Volts ①
Power Dissipation	1 OW	1 5W

Note: 1 Relative to VBB

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

#### DC CHARACTERISTICS

$$\begin{split} T_{a} = 0^{o}\text{C to } 70^{\circ}\text{C}, V_{DD} = +12\text{V } \cdot 5\%, V_{CC} = +5\text{V } \cdot 5\%, V_{BB} = -5\text{V } \cdot 5\%, V_{SS} = 0\text{V}, \\ \text{Except } V_{DD} = +15\text{V } \cdot 5\% \text{ for } 411\text{-}4. \end{split}$$

040445750	SYMBOL	LIMITS				TEGT COMPLETIONS	
PARAMETER	STWIBUL	MIN	түр ①	MAX	UNIT	TEST CONDITIONS	
Input Load Current	Ē	7	0 01	10	μΑ	VIN = VIL MIN to VIH MAX	
CE Input Load Current	ILC .		0.01	10	μ̈́A	VIN = VILC MIN to VIHC MAX	
Output Leakage Current for High Impedance State	1LO		0.01	10	μΑ	CE = V <sub>ILC</sub> or $\overline{\text{CS}}$ = V <sub>IH</sub> V <sub>0</sub> = 0V to 5.25V	
V <sub>DD</sub> Supply Current during CE off	DD OFF		20	200	μА	CE = 1.0V to 0.6V	
V <sub>DD</sub> Supply Current during CE on	OD ON,		35"	60*	mA	CE = V <sub>IHC</sub> , T <sub>a</sub> = 25 °C	
Average V <sub>DD</sub> Current μPD411-E μPD4111 μPD411-1 μPD411-2 μPD411-3 μPD411-4	IDD AV IDD AV IDD AV IDD AV IDD AV IDD AV		29 37 37 37 41 55	60 60 60 60 65	mA mA mA mA mA	$\begin{split} T_a &= 25 \text{ C} \\ \text{Cycle Time * 800 ns} \\ \text{Cycle Time * 470 ns} \\ \text{Cycle Time * 470 ns} \\ \text{Cycle Time * 400 ns} \\ \text{Cycle Time * 400 ns} \\ \text{Cycle Time * 380 ns} \\ \text{Cycle Time * 320 ns} \end{split}$	
VBB Supply Current ②	I <sub>BB</sub>		5	100	μА		
V <sub>CC</sub> Supply Current during CE off ③	ICC OFF		0.01	10	μА	CE = VILC or $\overline{CS}$ = VIH	
Input Low Voltage	VIL	1.0		0.6	v		
Input High Voltage	VIH	2.4 ④		V <sub>CC</sub> +1	V		
CE Input Low Voltage	VILC	-1.0		0.6	· v	•	
CE Input High Voltage	VIHC	V <sub>DD</sub> -1	V <sub>DD</sub>	V <sub>DD</sub> +1	v		
Output Low Voltage	V <sub>OL</sub>	0		0.40	v	I <sub>OL</sub> = 3.2 mA	
Output High Voltage	V <sub>OH</sub> .	2.4		VCC	v	I <sub>OH</sub> = -2.0 mA	

Notes: 1 Typical values are for T<sub>a</sub> = 25°C and nominal power supply voltages.

The IBB current is the sum of all leakage currents.

③ During CE on V<sub>CC</sub> supply current is dependent on output loading. V<sub>CC</sub> is connected to output buffer only.

- 4 3.5V for μPD411-E
- ⑤ 65 mA for μPD411-3
- 80 mA for μPD411-4 ⑥ 41 mA for μPD411-3 55 mA for μPD411-4

#### CAPACITANCE

## $T_a = 0^\circ - 70^\circ C$

$T_a = 0^\circ - 70^\circ C$						
DADAMETED	0.44001		LIMIT	s	UNIT	TEST CONDITIONS
PARAMETER	SYMBOL	MIN	TYP	MAX		
Address Capacitance, CS	C <sub>AD</sub>		4	6	pF	VIN = VSS
CE Capacitance	CCE		18	27	рF	VIN = VSS
Data Output Capacitance	COUT		5	7	pF	VOUT = 0V
DIN and WE Capacitance	CIN		8	10	pF	VIN = VSS

#### **READ CYCLE**

 $T_{a} = 0^{\circ} C \text{ to } 70^{\circ} C, V_{DD} = 12V \pm 5\%, V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V, \text{ unless otherwise noted, } Except V_{DD} = +15V \pm 5\% \text{ for } 411-4$ 

		LIMITS										,	] [	
PARAMETER	SYMBOL	μPD411-E		μPD411		μPD411-1		μPD411-2		μPD411-3		μPD411-4		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Time Between Refresh	tREF		,1		2		2		2		. 2		2	ms
Address to CE Set Up Time	tAC	0		0		0		0		0		0		ns
Address Hold Time	<sup>t</sup> AH	150		150		150		150		150		100		ns
CE Off Time	tCC	380		130		170		130		130		80		ns
CE Transition Time	tŢ	0	40	0	40	0	40	0	40	0	40	0	· 40	ns
CE Off to Output High Impedance State	tCF	0	130	0	130	0	130	0	130	Ó	130	. 0	130	ns
Cycle Time	tCY	800		470		470		400		380		320		ns
CE on Time	<sup>t</sup> CE	380	3000	300	3000	260	3000	230	3000	210	3000	200	3000	ns
CE Output Delay	. tco		330		280		230		180		130		115	ns
Access Time	tACC		350		300		250		200		150		135	ns
CE to WE	tWL	40		40		40		40		40		40		ns
WE to CE on	tWC	0		0		0		0		0		0		ns

#### WRITE CYCLE

 $T_a = 0^{\circ} C \text{ to } 70^{\circ} C, V_{DD} = 12V \pm 5\%, V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V, \text{ unless otherwise noted, Except } V_{DD} = +15V \pm 5\% \text{ for } 411.4$ 


			LIMITS											П
PARAMETER	SYMBOL	μPD411-E		μPD411		μPD411-1		μPD411-2		μPD411-3		μPD	411-4	UNIT
		MIN	MAX	MIŅ	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	· tcy	800		470		470		400		380		320		ns
Time Between Refresh	tREF		1		2		2		2		2		2	ms
Address to CE Set Up Time	tAC	0		0		0		0		0		0		ns
Address Hold Time	tAH	150		150		150		150		150		100		ns
CE Off Time	tcc	380		130		170		130		130		80		ns
CE Transition Time	tΤ	0	40	0	40	0	40	0	40	0	40	0	40	· ns
CE Off to Output High Impedance State	<sup>t</sup> CF	0	130	0	130	0	130	0	130	0	130	0	130	ns
CE on Time	tCE	380	3000	300	3000	260	3000	230	3000	210	3000	200	3000	ns
WE to CE off	tW	200		180		180		150		150		65		ns
CE to WE	tcw	380		300		260		230		210		200		ns
D <sub>IN</sub> to WE Set Up 1	<sup>t</sup> DW	0		0		0		0		0		0		ns
D <sub>IN</sub> Hold Time	<sup>t</sup> DH	40		40		40		40		40		40		ns
WE Pulse Width	twp	200		180		180		150		100		65		ns

Note: 1) If  $\overline{\text{WE}}$  is low before CE goes high then D<sub>1N</sub> must be valid when CE goes high.

#### **READ-MODIFY-WRITE CYCLE**

 $T_a$  = 0°C to 70°C,  $V_{DD}$  = 12V ± 5%,  $V_{CC}$  = 5V ± 5%,  $V_{BB}$  = -5V ± 5%,  $V_{SS}$  = 0V, unless otherwise noted, Except  $V_{DD}$  = +15V ± 5% for 411-4


		L	LIMITS											] ]
PARAMETER	SYMBOL	μPD411-E		μPD411		μPD411-1		μPD411-2		μPD411-3		μPD	411-4	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Read-Modify-Write (RMW) Cycle Time	<sup>t</sup> RWC	960		650		640		520		470		320		ns
Time Between Refresh	<sup>t</sup> REF		1		2		2		2		2		2	ms
Address to CE Set Up Time	tAC	0		0		0		0		0		0		ns
Address Hold Time	<sup>t</sup> AH	150		150		150		150		150		100		ns
CE Off Time	tCC	380		130		170		130		130		80		ns
CE Transition Time	tŢ	0	40	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	tCF	0	130	0	130	0	130	0	130	0	130	0	130	ns
CE Width During RMW	tCRW	540	3000	480	3000	430	3000	350	3000	300	3000	200	3000	ns
WE to CE on	tWC	0		0		0		0		0		0		ns
WE to CE off	tw	200		180		180		150		150		65		ns
WE Pulse Width	twp	200		180		180		150		100		65		ns
D <sub>IN</sub> to WE Set Up	tDW	0		0		0		0		0		0		ns
D <sub>IN</sub> Hold Time	tDH.	40		40		40	1	40		40	1	40		ns
CE to Output Display	tco		330		280		230		180		130		115	ns
Access Time	tACC		350		300		250		200		150		135	ns



- Notes: 1 For refresh cycle row and colur stable for entire tAH period.
  - VDD -2V is the reference level for measuring timing of CE.
     VSS +2V is the reference level for measuring timing of CE.

  - VIHMIN is the reference level for measuring timing of the addresses, CS, WE and DIN.
  - ⑤ VILMAX is the WE and DIN.
  - ⑥ V<sub>SS</sub> +2.0V is the reference level for measuring timing of D<sub>OUT</sub>.
  - To VSS +0.8V is the reference level for measuring timing of DOUT


#### WRITE CYCLE




- Notes  $\bigcirc$   $\stackrel{\frown}{V}_{DD}$  -2V is the reference level for measuring timing of CE  $\bigcirc$  V<sub>SS</sub> +2V is the reference level for measuring timing of CE.

  - 3 VI<sub>I-MIN</sub> is the reference level for measuring timing of the addresses, CS, WE and D<sub>IN</sub>.
  - VILMAX is the reference level for measuring timing of the addresses, CS, WE and D'IN.

#### **READ-MODIFY-WRITE CYCLE**



Note: 1)  $\overline{\text{WE}}$  must be at VIH until end of tCO.



TYPICAL OPERATING CHARACTERISTICS (Except 411-4)

Power consumption =  $V_{DD} \times I_{DDAV} + V_{BB} \times I_{BB}$ .


POWER CONSUMPTION

Typical power dissiption for each product is shown below.


	mW (TYP.)	CONDITIONS
μPD411-È	350	Ta = 25° C, t <sub>cy</sub> = 800ns, t <sub>CE</sub> = 380ns
μPD411	450	Ta = 25° C, t <sub>cy</sub> = 470ns, t <sub>CE</sub> = 300ns
μPD411-1	450	Ta = 25° C, t <sub>CY</sub> = 470ns, t <sub>CE</sub> = 260ns
μPD411-2	450	Ta = 25° C, t <sub>cy</sub> = 400ns, t <sub>CE</sub> = 230ns
μPD411-3	550	Ta = 25° C, t <sub>cy</sub> = 380ns, t <sub>CE</sub> = 210ns
μPD411-4	660	Ta = 25° C, t <sub>cy</sub> = 320ns, t <sub>CE</sub> = 200ns

See above curves for power dissipation versus cycle time.

### **CURRENT WAVEFORMS**



# PACKAGE OUTLINE $\mu PD411D$



ITEM	MILLIMETERS	INCHES
Α	27.43 MAX	1,079 MAX
В	1,27 MAX	0.05 MAX
С	2.54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E	25.4 ± 0.3	1.0
F	1.5 ± 0.2	0.059
G	3.5 ± 0.3	0.138
Н	3.7 ± 0.3	0,145
I	4.2 MAX	0.165 MAX
J	5.08 MAX	0,200 MAX
K	10.16 ± 0.15	0.400
L	9.1 ± 0.2	0.358
М	0.25 ± 0.05	0.009



# **NEC Microcomputers, Inc.**

**NEC** μPD411A-E μPD411A μPD411A-1 μPD411A-2

#### **4096 BIT DYNAMIC RAMS**

#### **DESCRIPTION**

The  $\mu$ PD411A Family consists of four 4096 words by 1 bit dynamic N-channel MOS RAMs. They are designed for memory applications where very low cost and large bit storage are important design objectives. The  $\mu$ PD411A Family is designed using dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic high or a logic low.

#### **FEATURES**

- Low Standby Power
- 4096 words x 1 bit Organization
- A single low-capacitance high level clock input with solid ±1 volt margins.
- Inactive Power 0.7 mW (Typ.)
- Power Supply +12, +5, -5V
- Easy System Interface
- TTL Compatible (Except CE)
- Address Registers on the Chip
- · Simple Memory Expansion by Chip Select
- Three State Output and TTL Compatible
- 22 pin Plastic or Cerdip Dual-in-Line Package
- Replacement for INTEL's 2107B, TI's 4060 and Equivalent Devices.
- 4 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE	REFRESH TIME
μPD411A-E	350 ns	800 ns	960 ns	1 ms
μPD411A	300 ns	470 ns	650 ns	2 ms
μPD411A-1	250 ns	430 ns	600 ns	2 ms
μPD411A-2	200 ns	. 400 ns	520 ns	2 ms

#### PIN CONFIGURATION

∨вв□	1		22	Jvss
A9 🗖	2		21	<b>A</b> 8
A10 🗖	3	μPD 411A	20	<b>□</b> A <sub>7</sub>
A11 🗖	4		19	□ <sub>A6</sub>
cs 🗖	5		18	
DIN	6		17	CE
DOUT C	7		16	<b>D</b> NC
. Ao □	8		15	□ <sub>A5</sub>
A1 🗖	9		14	
A2 🗖	10		13	<b>□</b> A <sub>3</sub>
Vcc □	11		12	WE

#### PIN NAMES

A <sub>0</sub> - A <sub>11</sub>	Address Inputs
A <sub>0</sub> - A <sub>5</sub>	Refresh Addresses
CE	Chip Enable
CS	Chip Select
DIN	Data Input
DOUT	Data Output
WE	Write Enable
V <sub>DD</sub>	Power (+12V)
VCC	Power (+5V)
VSS	Ground
VBB	(Powe5V)
NC	No Connection

### **μPD411A**

#### **CE Chip Enable**

#### **FUNCTIONAL DESCRIPTION**

A single external clock input is required. All read, write, refresh and read-modify-write operations take place when chip enable input is high. When the chip enable is low, the memory is in the low power standby mode. No read/write operations can take place because the chip is automatically precharging.

#### CS Chip Select

The chip select terminal affects the data in, data out and read/write inputs. The data input and data output terminals are enabled when chip select is low. The chip select input must be low on or before the rising edge of the chip enable and can be driven from standard TTL circuits. A register for the chip select input is provided on the chip to reduce overhead and simplify system design.

#### WE Write Enable

The read or write mode is selected through the write enable input. A logic high on the WE input selects the read mode and a logic low selects the write mode. The WE terminal can be driven from standard TTL circuits. The data input is disabled when the read mode is selected.

#### A<sub>0</sub>-A<sub>11</sub> Addresses

All addresses must be stable on or before the rising edge of the chip enable pulse. All address inputs can be driven from standard TTL circuits. Address registers are provided on the chip to reduce overhead and simplify system design.

#### **DIN Data Input**

Data is written during a write or read-modify-write cycle while the chip enable is high. The data in terminal can be driven from standard TTL circuits, There is no register on the data in terminal.

#### **DOLLT Data Output**


The three state output buffer provides direct TTL compatibility with a fan-out of two TTL gates. The output is in the high-impedance (floating) state when the chip enable is low or when the Chip Select input is high. Data output is inverted from data in.

#### Refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs A<sub>0</sub> through A<sub>5</sub> or by addressing every row within any 2\*-millisecond period. Addressing any row refreshes all 64 bits in that row.

The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, the chip select must be high.

\*µPD411A-E = 1 millisecond refresh period.



#### **ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature	0°C to +70°	С
Storage Temperature		
Output Voltage ①	+20 to -0.3 Vol	ts
All Input Voltages ①	+20 to -0.3 Vol	ts
Supply Voltage VDD ①	+20 to -0.3 Vol	ts
Supply Voltage V <sub>CC</sub> ①	+20 to -0.3 Vol	ts
Supply Voltage VSS (1)	+20 to -0.3 Vol	ts
Power Dissipation		W

Note: 1 Relative to VBB.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC CHARACTERISTICS

 $T_a = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = +12 V \pm 10\%$ ,  $V_{CC} = +5 V \pm 10\%$ ,  $V_{BB} = -5 V \pm 10\%$ ,  $V_{SS} = 0 V$ 

			LIMITS			
PARAMETER	SYMBOL	MIN.	TYP. ①	MAX.	UNIT	TEST CONDITIONS
Input Load Current	ILI		0.01	10	μΑ	VIN = VIL MIN to VIH MAX
CE Input Load Current	ILC		0.01	10	μΑ	VIN = VILC MIN to VIHC MAX
Output Leakage Current for High Impedance State	ILO"		0.01	±10	μΑ	CE = V <sub>ILC</sub> or $\overline{CS}$ = V <sub>IH</sub> V <sub>0</sub> = 0V to 5.25V
V <sub>DD</sub> Supply Current during CE off	IDD OFF	*,	50	200	μΑ	CE = -1.0V to 0.6V
V <sub>DD</sub> Supply Current during CE on	IDD ON		35	50	mA	CE = V <sub>IHC</sub> , T <sub>a</sub> = 25°C
Average V <sub>DD</sub> Current μPD411A-E μPD411A μPD411A-1 μPD411A-2	IDD AV IDD AV IDD AV IDD AV		25 38 38 38	40 55 55 55	mA mA mA	T <sub>a</sub> = 25°C  Cycle Time = 800 ns  Cycle Time = 470 ns  Cycle Time = 430 ns  Cycle Time = 400 ns
V <sub>BB</sub> Supply Current ②	I <sub>BB</sub>		5	100	μΑ	,
VCC Supply Current during CE off ③	ICC OFF		0.01	10	μΑ	CE = V <sub>ILC</sub> or $\overline{CS}$ = V <sub>IH</sub>
Input Low Voltage	VIL	-1.0		0.6	٧	
Input High Voltage	VIH	2.4		V <sub>CC</sub> + 1	٧	
CE Input Low Voltage	VILC	-1.0		0.6	٧	
CE Input High Voltage	VIHC	V <sub>DD</sub> - 1	V <sub>DD</sub>	V <sub>DD</sub> + 1	.V	
Output Low Voltage	VOL	0		0.40	٧	I <sub>OL</sub> = 3.2 mA
Output High Voltage	Voн	2.4		V <sub>CC</sub>	٧	I <sub>OH</sub> = -2.0 mA

Notes: ① Typical values are for  $T_a = 25^{\circ}C$  and nominal power supply voltages.

② The IBB current is the sum of all leakage currents.

③ During CE on VCC supply current is dependent on output loading.

**CAPACITANCE**  $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ 

			-		-			
	```		LIMITS	3		TEST		
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS		
Address Capacitance	C <sub>AD</sub>			6	рF	VIN = VSS		
CS Capacitance	CCS			6	pF	VIN = VSS		
D <sub>IN</sub> Capacitance	CIN			6	pF	VIN = VSS		
DOUT Capacitance	COUT			7	pF	Vout = Vss		
WE Capacitance	CWE			7	pF	VIN = VSS		
CE Capacitance	C <sub>CE1</sub>			27	pF	VIN = VSS		
	C <sub>CE2</sub>			22	рF	VIN = VDD		

 $T_a = 25^{\circ} C$ 

#### READ CYCLE

 $T_a = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = 12 V \pm 10\%$ ,  $V_{CC} = 5 V \pm 10\%$ ,  $V_{BB} = -5 V \pm 10\%$ ,  $V_{SS} = 0 V$ , unless otherwise noted.

		μPD4	111A-E	μPD	411A	μPD4	11A-1	μPD4	11A-2		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Time Between Refresh	tREF		1		2		2		2	ms	
Address to CE Set Up Time	tAC	0		0		0		0		ns	
Address Hold Time	tAH	150		150		150		150		ns	
CE Off Time	tCC	380		130		130		130		ns	t <sub>T</sub> = t <sub>r</sub> = t <sub>f</sub> = 20 ns
CE Transition Time	tŢ	0	40	0	40	0	40	0	40	ns	C <sub>L</sub> = 50 pF
CE Off to Output High Impedance State	tCF.	0	130	0	130	0	130	0	130	ns	Load = 1TTL Gate
Cycle Time	tCY	800		470		430		400		ns	V <sub>ref</sub> = 2.0 or 0.8 Volts
CE on Time	tCE	380	3000	300	3000	260	3000	230	3000	ns	
CE Output Delay	tCO		330		280		230		180	ns	
Access Time	tACC		350		300		250		200	ns	
CE to WE	tWL	40		40		40		40		ns	
WE to CE on	tWC	0		0		0		0		ns	

#### WRITE CYCLE

 $T_a = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{DD} = 12 V \pm 10\%$ ,  $V_{CC} = 5 V \pm 10\%$ ,  $V_{BB} = -5 V \pm 10\%$ ,  $V_{SS} = 0 V$ , unless otherwise noted.

		LIMITS											
		μPD4	11A-E	μPD	411A	μPD4	11A-1	μPD4	11A-2				
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS		
Cycle Time	tCY	800		470		430		400		ns			
Time Between Refresh	tREF		1		2		2.		2	ms			
Address to CE Set Up Time	tAC	0		0		0		0		ns			
Address Hold Time	tAH	150		150		150		150		ns			
CE Off Time	tCC	380		130		130		130		ns			
CE Transition Time	tŢ	0	40	0	40	0	40	0	40	uz.	t <del>T</del> - t <sub>r</sub> = t <sub>f</sub> = 20 ns		
CE Off to Output High Impedance State	tCF	0	130	0	130	0	130	0	130	ns	C <sub>L</sub> = 50 pF		
CE on Time	tCE	380	3000	300	3000	260	3000	230	3000	ns	Load = ITTL Gate		
WE to CE off	tw	200		180		180		150		ns	V <sub>ref</sub> = 2.0 or 0.8 Volts		
CE to WE	· tcw	380		300		260		230		ns			
DIN to WE Set Up ①	(DW	0		0		0		0		ns			
D <sub>IN</sub> Hold Time	tDH	40		40		40		40		ns			
WE Pulse Width	tWP	200		180		180		150		ns			

Note: 1 If WE is low before CE goes high then DIN must be valid when CE goes high.


#### READ-MODIFY-WRITE CYCLE

 $T_a = 0^{\circ}C \text{ to } 70^{\circ}C, V_{DD} = 12V \pm 10\%, V_{CC} = 5V \pm 10\%, V_{BB} = 5V \pm 10\%, V_{SS} = 0V, unless otherwise noted.$ 


		LIMITS											
		μPD4	11A-E	μPD	411A	μPD4	11A-1	μPD4	111A-2				
PARAMETER	SYMBOL	MIN	MAX	. MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS		
Read-Modify-Write (RMW) Cycle Time	†RWC	960		650		600		520		ns			
Time Between Refresh	tREF		1		2		2		2	ms			
Address to CE Set Up Time	tAC	0		0		0		0		ns			
Address Hold Time	tAH.	150 ′		150		150		150		ns			
CE Off Time	tCC	380		130		130		130		nŝ			
CE Transition Time	t <sub>T</sub>	0	40	0	40	0	40	0	40	ns	tT = tr = tf = 20 ns		
CE Off to Output High Impedance State	<sup>1</sup> CF	0	130	0	130	0	130	0	130	ns	C <sub>L</sub> = 50 pF		
CE Width During RMW	tCRW	540	3000	480	3000	430	3000	350	3000	ns	Load = 1TTL Gate		
WE to CE on	tWC	0		0		0		0		ns	V <sub>ref</sub> = 2.0 or 0.8 Volts		
WE to CE off	tw	200		180		180		150		ns			
WE Pulse Width	tWP	200		180		180		150		ns			
DIN to WE Set Up	tDW	0		0		0		0		ns			
DIN Hold Time	tDH.	40		40		40		40		ns			
CE to Output Delay	tco		330		280		230		180	ns			
Access Time	tACC		350		300		250		200	ns			

#### TIMING WAVEFORMS


#### READ AND REFRESH CYCLE (1)



#### WRITE CYCLE




#### **READ-MODIFY-WRITE CYCLE**



- Notes:
- To refresh cycle row and column addresses must be stable tAC and remain stable for entire tAH period.
- $\bigcirc$  V<sub>DD</sub> 2V is the reference level for measuring timing of CE.
- $\textcircled{4} \qquad \ \, \underbrace{V_{IHMIN}}_{CS,\ WE\ and\ D_{IN}}$  is the reference level for measuring timing of the addresses,
- (§)  $V_{ILMAX}$  is the reference level for measuring timing of the addresses,  $\overline{CS}$ ,  $\overline{WE}$  and  $D_{IN}$ .
- 6 VSS + 2.0V is the reference level for measuring timing of  $\overline{DOUT}$ .
- $\bigcirc$  VSS + 0.8V is the reference level for measuring timing of  $\overline{D_{OUT}}$ .
- 8 WE must be at VIH until end of tco.

## **μ**PD411A



TYPICAL OPERATING CHARACTERISTICS


Power consumption =  $V_{DD} \times I_{DDAV} + V_{BB} \times I_{BB}$ 

POWER CONSUMPTION

Typical power dissipation for each product is shown below.


	mW (TYP.)	CONDITIONS
μPD411A-E	300 mW	$T_a = 25^{\circ}C$ , $t_{CY} = 800$ ns, $t_{CE} = 380$ ns
μPD4.11A	460 mW	$T_{\hat{a}} = 25^{\circ}\text{C}$ , $t_{\text{Cy}} = 470 \text{ ns}$ , $t_{\text{CE}} = 300 \text{ ns}$
μPD411A-1	460 mW	$T_a = 25^{\circ}C$ , $t_{Cy} = 430$ ns, $t_{CE} = 260$ ns
μPD411A-2	460 mW	$T_a = 25^{\circ}C$ , $t_{Cy} = 400$ ns, $t_{CE} = 230$ ns


See curve above for power dissipation versus cycle time.



## **μ** PD411A


# PACKAGE OUTLINE μPD411AC/D






μ**PD411AC** (Plastic)

ITEM	MILLIMETERS	INCHES
Α.	28.0 Max.	1.10 Max.
В	1.4 Max.	0.025 Max.
С	2,54	0.10
D	0.50	0.02
E	25.4	1.00
·F··	1.40	0.055
G	2.54 Min.	0.10 Min.
Н	0.5 Min.	0.02 Min.
I	4.7 Max.	0.18 Max.
7	5.2 Max.	0.20 Max.
K	10.16	0.40
L	8.5	0.33
М	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.002





μPD411AD (Cerdip)

ITEM	MILLIMETERS	INCHES
A	27.43 Max.	1.079 Max.
В	1.27 Max.	0.05 Max.
С	2.54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E	25.4 ± 0.3	1.0
F	1.5 ± 0.2	0.059
G	3.5 ± 0.3	0.138
H ,	3.7 ± 0.3	0.145
I	4.2 Max.	0.165 Max.
J	5.08 Max.	0.200 Max.
K	10.16 ± 0.15	0.400
L	9.1 ± 0.2	0.358
M	0.25 ± 0.05	0.009

# **NEC Microcomputers, Inc.**

NEC μ PD416 μ PD416-1 μ PD416-2 μ PD416-3 μ PD416-5

### 16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

#### DESCRIPTION

The NEC  $\mu$ PD416 is a 16384 words by 1 bit Dynamic MOS RAM. It is designed for memory applications where very low cost and large bit storage are important design objectives.

The µPD416 is fabricated using a double-poly-layer N channel silicon gate process which affords high storage cell density and high performance. The use of dynamic circuitry throughout, including the sense amplifiers, assures minimal power dissipation.

Multiplexed address inputs permit the µPD416 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is available in either ceramic or plastic. Noncritical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

#### **FEATURES**

- 16384 Words x 1 Bit Organization
- High Memory Density 16 Pin Ceramic and Plastic Packages
- Multiplexed Address Inputs
- Standard Power Supplies +12V, -5V, +5V
- Low Power Dissipation; 462 mW Active (MAX), 20 mW Standby (MAX)
- Output Data Controlled by CAS and Unlatched at End of Cycle
- Read-Modify-Write, RAS-only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Capacitance
- 128 Refresh Cycles
- 5 Performance Ranges:


	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD416	300 ns	510 ns	575 ns
μPD416-1	250 ns	410 ns	465 ns
μPD416-2	200 ns	375 ns	375 ns
μPD416-3	150 ns	375 ns	375 ns
μPD416-5	120 ns	320 ns	320 ns

#### PIN CONFIGURATION

$v_{BB}$	d	-1	~	16	þ	$v_{SS}$
DIN	Ц	2		15	Þ	CAS
WRITE	d	3	٠, ٠	14	Þ	DOUT
RAS	þ	4	μPD	13	Þ	A <sub>6</sub>
A <sub>0</sub>	d	5	416	12	Þ	A <sub>3</sub>
$A_2$	þ	6		11	Þ	A4
A <sub>1</sub>	d	7		10	þ	A <sub>5</sub>
V <sub>DD</sub> .	þ	8		9	þ	$v_{CC}$

A <sub>0</sub> -A <sub>6</sub>	Address Inputs
CAS	Column Address Strobe
D <sub>IN</sub>	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write
V <sub>BB</sub>	Power (-5V)
Vcc	Power (+5V)
V <sub>DD</sub>	Power (+12V)
VSS	Ground
	· · · · · · · · · · · · · · · · · · ·





ABSOLUTE MAXIMUM RATINGS\*

Notes: ① Relative to VBB ② Relative to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a$  = 0°C to 70°C,  $V_{DD}$  = +12V ± 10%,  $V_{BB}$  = -5V ± 10%,  $V_{CC}$  = +5V ± 10%,  $V_{SS}$  = 0V

PARAMETER	SYMBOL		LIMITS	UNIT	TEST	
FANAMETER	STWIDOL	MIN	TYP	MAX	ONT!	CONDITIONS
Input Capacitance (A <sub>0</sub> -A <sub>6</sub> ), D <sub>IN</sub>	c <sub>I1</sub>		4	5	рF	
Input Capacitance RAS, CAS, WRITE	C <sub>I2</sub>		8	10	pF	
Output Capacitance (DOUT)	C <sub>0</sub>		5	7	рF	

CAPACITANCE


#### DC CHARACTERISTICS

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C(1)$ ,  $V_{DD} = +12V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ 

ra 0 0	to +70°C(1), V <sub>D</sub>	) - 112 <b>v</b> :			10%, VB	B 24	I
PA	RAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Supply		V <sub>DD</sub>	10.8	12.0	13.2	V	2
Supply		VCC	4.5	5.0	5.5	v	2 3
Supply		V <sub>SS</sub>	0	0	0	V	2
Supply		V <sub>BB</sub>	- 4.5	-5.0	-5.5	V	2
Input H	igh (Logic 1) , RAS, CAS,	VIHC	2.7	0.0	7.0	V	2
Voltage	igh (Logic 1) , all inputs RAS, CAS	ViH	2.4		7.0	V	2
	ow (Logic 0) , all inputs	VIL	- 1.0		. 0.8	V	2
Operation	ng V <sub>DD</sub> Current	I <sub>DD1</sub>			35	mA	RAS, CAS cycling; tRC = tRC Min. (4)
	V <sub>DD</sub> Current	I <sub>DD2</sub>			1.5	mA	RAS = V <sub>IHC</sub> , D <sub>OUT</sub> = High Impedance
V <sub>DD</sub>	All Speeds except µPD416-5	I <sub>DD3</sub>			25	mA.	RAS cycling, CAS = V <sub>IHC</sub> ; t <sub>RC</sub> = 375 ns 4
Current	μPD416-5	IDD3			27	mΑ	
Page Mo Current	ode V <sub>DD</sub>	I <sub>DD4</sub>	,		27	mA	RAS = V <sub>IL</sub> , CAS cycling; tp <sub>C</sub> = 225 ns 4
Operatir Current		I <sub>CC1</sub>				μА	RAS, CAS cycling, t <sub>RC</sub> = 375 ns (5)
Standby	V <sub>CC</sub> Current	ICC2	- 10		10	μA	RAS = V <sub>IHC</sub> , D <sub>OUT</sub> = High Impedance
Refresh	V <sub>CC</sub> Current	I <sub>CC3</sub>	-10		10	μА	RAS cycling, CAS = V <sub>1HC</sub> , t <sub>RC</sub> = 375 ns
Page Mo Current		ICC4				μΑ	RAS - V <sub>IL</sub> , CAS cycling, tp <sub>C</sub> 225 ns (5)
Operatir Current	ng V <sub>BB</sub>	I <sub>BB1</sub>			200	μА	RAS, CAS cycling, tRC 375 ns
Standby Current		IBB2			100	μА	RAS = V <sub>IHC</sub> , DOUT = High Impedance
Refresh Current		I <sub>BB3</sub>			200	μΑ	RAS cycling, CAS = V <sub>IHC</sub> , t <sub>RC</sub> = 375 ns
Page Mo Current	ode V <sub>BB</sub>	I <sub>BB4</sub>			200	μΑ	RAS = V <sub>IL</sub> , CAS cycling; tpC = 225 ns
Input Lo		<sup>1</sup> I(L)	-10		10	μА	$V_{BB} = -5V, 0V \le V_{IN} \le +7V,$ all other pins not under test = 0V
Output	Leakage	<sup>1</sup> O(L)	-10		. 10	μА	$D_{OUT}$ is disabled, $0V \le V_{OUT} \le +5.5V$
Output (Logic 1	High Voltage )	Voн	2.4			V	I <sub>OUT</sub> = -5 mA ③
Output (Logic C	Low Voltage	VOL			0.4	٧	I <sub>OUT</sub> = 4.2 mA

<sup>Notes: ① T<sub>a</sub> is specified here for operation at frequencies to t<sub>RC</sub> > t<sub>RC</sub> (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met. See Figure 1 for derating curve.

② All voltages referenced to VSS.
③ Output voltage will swing from VSS to V<sub>CC</sub> when activated with no current loading. For purposes of maintaining data in standby mode, V<sub>CC</sub> may be reduced to VSS without affecting refresh operations or data retention. However, the V<sub>OH</sub> (min) specification is not guaranteed in this mode.
④ IDD1, IDD3, and IDD4 depend on cycle rate. See Figures 2, 3 and 4 for IDD limits at other cycle rates.
⑤ I<sub>CC1</sub> and I<sub>CC2</sub> depend upon output loading. During readout of high level data V<sub>CC</sub> is connected through a low impedance (13512 typ) to data out. At all other times I<sub>CC</sub> consists of leakage currents only.</sup> 



#### FIGURE 1

Maximum ambient temperature versus cycle rate for extended frequency operation.  $T_a$  (max) for operation at cycling rates greater than 2.66 MHz ( $t_{\rm CYC} < 375\,{\rm ns}$ ) is determined by  $T_a$  (max) [°C] = 70 – 9.0 x (cycle rate [MHz] –2.66). For  $\mu{\rm PD416-5}$ , it is  $T_a$  (max) [°C] = 70 – 9.0 (cycle rate [MHz] – 3.125).




FIGURE 2

Maximum I<sub>DD1</sub> versus cycle rate for device operation at extended frequencies.




FIGURE 3

Maximum I<sub>DD3</sub> versus cycle rate for device operation at extended frequencies.

FIGURE 4

Maximum I<sub>DD4</sub> versus cycle rate for device operation in page mode.

#### AC CHARACTERISTICS

 $T_{a}$  = 0°C to +70°C,  $V_{DD}$  = +12V ± 10%,  $V_{CC}$  = +5V ± 10%,  $V_{BB}$  = -5V ± 10%,  $V_{SS}$  = 0V

							MITS						
			D416		0416-1		416-2		D416-3		416-5		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Random read or write cycle time	<sup>t</sup> RC	510		410		375		375		320		ns	3
Read-write cycle time	†RWC	575		465		375		375		320		ns	3
Page mode cycle time	tPC	330		275		225		170		160		ns	
Access time from RAS	TRAC		300		250		200		150		120	ns	46
Access time from CAS	tCAC		200		165		135		100		80	ns	5 6
Output buffer turn-off delay	<sup>t</sup> OFF	0	80	0	60	0	50	0	40	0	35	ns	9
Transition time (rise and fall)	tŢ	3	50	3	50	3	50	3	35	3	35	ns	2
RAS precharge time	tRP	200		150		120		100		100		ns	
RAS pulse width	†RAS	300	10,000	250	10,000	200	32,000	150	32,000	120	10,000	ns	
RAS hold time	tRSH	200		165	-	135		100		80		ns	
CAS pulse width	tCAS	200	10,000	165	10,000	135	10,000	100	10,000	80	10,000	ns	
RAS to CAS delay	tRCD	40	100	35	85	25	65	20	50	15	40	ns	8
CAS to RAS precharge time	tCRP	-20		-20		-20		-20		. 0		ns	
Row address set-up time	tASR	0		0		0		0		0		ns	
Row address hold time	tRAH	40		35		25		20		15		ns	
Column address set-up time	<sup>†</sup> ASC	-10	S. 1	-10		-10		-10		-10		ns	
Column address hold time	<sup>t</sup> CAH	90		75		55		45		40		ns 1	ы
Column address hold time referenced to RAS	tAR	190		160		120		95		80		ns	
Read command set-up time	tRCS	0		0		0		0		0		ns	
Read command hold time	<sup>t</sup> RCH	. 0		0		0		. 0		0		ns	
Write command hold time	†WCH	90		75		55		45		40		ns	
Write command hold time referenced to RAS	twcr	190		160		120		95		80		ns	
Write command pulse width	twp	90		75		. 55		45		40		ns	d -
Write command to RAS lead time	tRWL	120		100		80		60		60		ns	PART.
Write command to CAS lead time	tCWL	120		100		80		60		60		ns	
Data-in set-up time	<sup>t</sup> DS	0		0		0		0		0		ns	9
Data-in hold time	tDH	90		75		55		45		40		ns	9
Data-in hold time referenced-to RAS	<sup>†</sup> DHR	190		160		120		95		80		ns	
CAS precharge time (for page mode cycle only)	tCP	120		100		80		60		60		ns	
Refresh period	†REF		2		2		2	L	2		2	ms	
WRITE command set-up time	twcs	-20		-20		-20		-20		0		ns	10
CAS to WRITE delay	tCWD	140		125		95		70		80		ns	10
RAS to WRITE delay	tRWD	240		200		160		120		120		ns .	10

- AC measurements assume t<sub>T</sub> = 5 ns.

  V<sub>IHC</sub> (min) or V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.

  V<sub>IHC</sub> (min) or V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>. ③ The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>a</sub> ≤ 70°C)
- in a specifications for tag (mini) and tag (mini) are used only to indicate cycle time at which proper operation over the run temperature range to C × 1<sub>3</sub> × 70 is assured.

   Assumes that tagc < tagco tagco (max). If tagc is greater than the maximim recommended value shown in this table, tagc will increase by the amount that tagc exceeds the values shown.

- exceeds the values shown.


  Showmes that tRCD > tRCD (max).

  Measured with a load equivalent to 2 TTL loads and 100 pF

  Tops: (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


  Operation within the tRCD (max) limit ensures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.

  These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- thyCs, CVMD and tRWD are not restrictive operating parameters. They are included in the data sheet as lectrical characteristics only. If thyCs > thyCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) > tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.




# TIMING WAVEFORMS (CONT.)


#### "RAS-ONLY" REFRESH CYCLE



## PAGE MODE READ CYCLE



#### PAGE MODE WRITE CYCLE



The 14 address bits required to decode 1 of 16,384 bit locations are multiplexed onto the 7 address pins and then latched on the chip with the use of the Row Address Strobe ( $\overline{RAS}$ ), and the Column Address Strobe ( $\overline{CAS}$ ). The 7 bit row address is first applied and  $\overline{RAS}$  is then brought low. After the  $\overline{RAS}$  hold time has elapsed, the 7 bit column address is applied and  $\overline{CAS}$  is brought low. Since the column address is not needed internally until a time of  $t_{CRD}$  MAX after the row address, this multiplexing operation imposes no penalty on access time as long as  $\overline{CAS}$  is applied no later than  $t_{CRD}$  MAX. If this time is exceeded, access time will be defined from  $\overline{CAS}$  instead of  $\overline{RAS}$ .

**ADDRESSING** 

For a write operation, the input data is latched on the chip by the negative going edge of  $\overline{WRITE}$  or  $\overline{CAS}$ , whichever occurs later. If  $\overline{WRITE}$  is active before  $\overline{CAS}$ , this is an "early WRITE" cycle and data out will remain in the high impedance state throughout the cycle. For a READ, WRITE, OR READ-MODIFY-WRITE cycle, the data output will contain the data in the selected cell after the access time. Data out will assume the high impedance state anytime that  $\overline{CAS}$  goes high.

DATA I/O

The page mode feature allows the  $\mu PD416$  to be read or written at multiple column addresses for the same row address. This is accomplished by maintaining a low on  $\overline{RAS}$  and strobing the new column addresses with  $\overline{CAS}$ . This eliminates the setup and hold times for the row address resulting in faster operation.

PAGE MODE

Refresh of the memory matrix is accomplished by performing a memory cycle at each of the 128 row addresses every 2 milliseconds or less. Because data out is not latched, "RAS only" cycles can be used for simple refreshing operation.

REFRESH


Either  $\overline{RAS}$  and/or  $\overline{CAS}$  can be decoded for chip select function. Unselected chip outputs will remain in the high impedance state.

CHIP SELECTION

In order to assure long term reliability,  $V_{\mbox{\footnotesize{BB}}}$  should be applied first during power up and removed last during power down.

POWER SEQUENCING


# PACKAGE OUTLINE μPD416C/D



,μPD416C

(Plastic
----------

ITEM	MILLIMETERS	INCHES 0.76 MAX.		
Α	19.4 MAX.			
В	0.81	0.03		
С	2.54	0.10		
D	0.5	0.02		
E	17.78	0.70		
F	1.3	0.051		
G	2.54 MIN.	0.10 MIN.		
Н	0.5 MIN.	0.02 MIN.		
I	4.05 MAX.	0.16 MAX.		
J	4.55 MAX.	0.18 MAX.		
К	7.62	0.30		
L	6.4	0.25		
М	0.25 +0.10 -0.05	0.01		



μPD416D

(Ceramic)

ITEM	MILLIMETERS	INCHES	
Α	20.5 MAX. *	0.81 MAX.	
В	1.36	0.05	
С	2.54	0.10	
D	0.5	0.02	
E	17.78	0.70	
F	1.3	0.051	
G	3.5 MIN.	0.14 MIN.	
н	0.5 MIN∠	0.02 MIN.	
I	4.6 MAX.	0.18 MAX.	
J	5.1 MAX.	0.20 MAX.	
K	7.6	0.30	
L	7.3	0.29	
М	0.27	0.01	



# **NEC Microcomputers, Inc.**

**NEC** μ PD2101AL μ PD2101AL-2 μ PD2010AL-4

# 1024 BIT (256 X 4) STATIC MOS RAM WITH SEPARATE I/O

#### DESCRIPTION

The  $\mu$ PD2101AL is a 256 word by 4 bit static random access memory requiring no clocks or refreshing. It features high speed, low cost, and simplicity of interfacing.

It is directly TTL compatible in all respects; inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bidirectional logic in a common I/O system. Output data is the same polarity as input data, and readout is non-destructive.


The  $\mu$ PD2101AL family of devices offers access times from 450 ns to 250 ns with a typical standby mode power dissipation of only 36 mW.

The use of NEC's N-channel silicon gate MOS process, with its excellent protection from contamination, permits the use of a low cost 22 pin plastic package in providing a high performance, high reliability MOS circuit at a most cost effective price level. The  $\mu$ PD2101AL is pin-compatible with the  $\mu$ PD5101 CMOS static RAM.

#### FEATURES

- 256 x 4 Organizations to Meet Needs for Small System Memories
- Access Time − 250 to 450 nsec max
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input
- Low Standby Power 36 mW typ.
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Operating Power
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems

#### PIN CONFIGURATION




PIN NAMES						
DI1-DI4	DATA INPUT	CE <sub>2</sub>	CHIP ENABLE 2			
A <sub>0</sub> -A <sub>7</sub>	ADDRESS INPUTS	OD	OUTPUT DISABLE			
R/W	READ/WRITE INPUT	DO1-DO4	DATA OUTPUT			
CE <sub>1</sub>	CHIP ENABLE 1	VCC	POWER (+5V)			

#### OPERATION MODES

OI ENATION MODES					
				OUTPUT	
CE <sub>1</sub>	CE <sub>2</sub>	OD	CHIP	MODE	
0	- 1	0	Selected	Data Out	
0	1	1		High .	
Others		No-Selected	Impedance		

## μPD2101AL

**BLOCK DIAGRAM** 



ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C, V}_{CC} = +5 \text{V } \pm 5\%$ 

- 0	·					
			LIMITS			
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input High Voltage	VIH	+2.0		Vcc	N	
Input Low Voltage	VIL	-0.5		+0.8	V	
Output High Voltage	Voн	+2.4			V	I <sub>OH</sub> = -100 μA
Output Low Voltage	VOL			+0.4	٧	I <sub>OL</sub> = +2.1 mA
Input Leakage Current High	LIH			+10	μΑ	VI = VCC
Input Leakage Current Low	LIL			-10	μΑ	V <sub>I</sub> = 0V
Output Leakage Current High	ILOH			+10	μΑ	$V_0 = +2.4V \text{ to } V_{CC}$ $\overline{CE}_1 = +2.0V$
Output Leakage Current Low	LOL			-10	μА	$V_0 = +0.4V$ $\overline{CE}_1 = +2.0V$
Power Supply Current	lcc1			+60	mA	$V_1 = +5.25$ $V_1 = 0$ $V_2 = 0$ $V_3 = 0$ $V_4 = 0$ $V_4 = 0$ $V_4 = 0$ $V_4 = 0$ $V_5 = 0$ $V_7 = 0$
Power Supply Current	ICC2			+70	mA	$V_1 = +5.25V$ $I_0 = 0 \text{ mA}$ $T_2 = -10^{\circ}\text{C to } +70^{\circ}\text{C}$

#### DC CHARACTERISTICS

 $<sup>*</sup>T_a = 25^{\circ}C$ 

#### **READ CYCLE**

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}, V_{CC} = +5 \text{V} \pm 5\%$ 

					L	IMITS	·				
PARAMETER	SYMBOL	2	101AL	-4	2	101Al	_	2	101AL	2	UNIT
PARAMETER	STIVIBUL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	ONT
Read Cycle Time	<sup>t</sup> RC	450			350		+ %	250	17		ns
Access Time.	t <sub>A</sub>			450			350			250	ns
Chip Enable to Output	tCO			180		1	150			130	ns
Output Disable to Output	tOD		. :	150			130			120	ns
Data Output to High Z State	tDF*	0		130	0	7 21 41	115	0		100	ns
Previous Read Data Valid After Change of Address	<sup>‡</sup> OH	40			40			40			ns

<sup>\*</sup>tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.

 $T_a = -10^{\circ}$ C to +70°C,  $V_{CC} = +5V \pm 5\%$  WRITE CYCLE

			LIMITS								
PARAMETER	SYMBOL	2	101AL	-4	2	101AI		2	101 A L	-2	UNIT
FANAMETEN	STWIBUL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	0
Write Cycle Time	tWC	450			350			250			ns
Write Delay	tAW	20	.,		20			20			ns
Chip Enable to Write	tcw	180			150			130		-	ns
Data Setup Time	tDW	180			150			130			ns
Data Hold Time	<sup>t</sup> DH	0			0			. 0			ns
Write Pulse Width	tWP	160			130			120			ns
Write Recovery	tWR	0			0			0			ns
Output Disable Setup	tDS	20			20			10			ns

Note: OD is a logical 1 for common I/O and "don't care" for separate I/O operation.

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}$ 

# STANDBY CHARACTERISTICS

DADAMETED	CYMPOL		LIMITS			TEOT CONDUCTIONS
PARAMETER	SYMBOL	MIN.	TYP.D	MAX.	UNIT	TEST CONDITIONS
V <sub>CC</sub> in Standby	V <sub>PD</sub>	1.5			V	
CE <sub>1</sub> Bias in Standby	V <sub>CES</sub>	2.0			V	2.0V ≤ V <sub>PD</sub> ≤ 5.25V
		VPD			V	1.5V ≤ V <sub>PD</sub> < 2.0V
Standby Current Drain	I <sub>PD1</sub>		24	36	mA	All Inputs = V <sub>PD1</sub> = 1.5V
Standby Current Drain	I <sub>PD2</sub>		30	45	mA	All Inputs = $V_{PD2} = 2.0V$
Chip Deselect to Standby Time	tCP	0			ns	
Standby Recovery Time	t <sub>R</sub>	t <sub>RC</sub> ®			ns	

Notes: ① Typical values are for  $T_a = 25^{\circ}$  C and nominal supply voltage.

② tR = tRC (Read Cycle Time).


#### **CAPACITANCE**

PARAMETER	SYMBOL		LIMITS	3	UNIT.	TEST CONDITIONS		
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CINITY Contract	1E31 CONDITIONS		
Input Capacitance	CIN			8	pf	V <sub>1</sub> = 0V		
Output Capacitance	COUT			12	pf	V <sub>O</sub> = 0V		

## μ PD2101AL

#### **READ CYCLE**


#### TIMING WAVEFORMS




Notes: (1) OD sho

- OD should be tied low for separate I/O operation.
- (2) R/W is high for read operation.

#### WRITE CYCLE




Note: OD is a logical 1 for common I/O and "don't care" for separate I/O operation.




STANDBY WAVEFORMS


Input Pulse Levels	+0.8V to +2.0V	AC CONDITIONS OF TEST
Input Pulse Rise and Fall Times	20 ns	
Timing Measurement Reference Level	1.5V	
Output Load		

# TYPICAL OPERATING CHARACTERISTICS





## PACKAGE OUTLINE μPD2101ALC



ITEM	MILLIMETERS	INCHES
A	28.0 MAX.	1.10 MAX.
В	1.4 MAX	0.025
С	2.54	0.10
D	0.50	0.02
E	25.4	1.00
F	1.40	0.055
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.7 MAX.	0.18 MAX.
J	5.2 MAX.	0.20 MAX.
К	10.16	0.40
L	8:5	0.33
м	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.002



# 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

#### DESCRIPTION

The µPD2102AL is a 1024 words by one bit static Random Access Memory requiring no clocks or refreshing. A family of devices with maximum access times ranging from 250 ns to 450 ns meet the requirements of microcomputer memory applications where speed, low cost and easy interfacing are prime design objectives.


All  $\mu$ PD2102AL inputs and outputs are TTL compatible. A single chip-enable ( $\overline{\text{CE}}$ ) pin is provided for selection of an individual device in systems with OR-tied outputs. Output data is the same polarity as input data and is nondestructively read out. Only a single +5 volt supply is required. In standby mode, with the supply lowered to 1.5 volts, power dissipation is reduced to 42 mW max.

The µPD2102AL family is fabricated using NEC's N-channel MOS silicon gate process, providing excellent contamination protection. This process permits the use of a low cost plastic package (16 pin) and enables high performance, highly reliable MOS circuits to be produced.

#### **FEATURES**

- Access Time μPD2102AL-2 250 ns Max μPD2102AL – 350 ns Max μPD2102AL-4 – 450 ns Max
- Single +5 Volts Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Low Power Typically 150 mW
- Low Standby Power 42 mW max
- Three-State Output OR-TIE Capability
- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs have Protection against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration


#### PIN CONFIGURATION



#### PIN NAMES

A <sub>0</sub> – A <sub>9</sub>	Address Inputs
R/W	Read/Write
CE	Chip Enable
Vcc	Power (+5V)

## **µ** PD2102AL



**BLOCK DIAGRAM** 

 Operating Temperature
 .-10°C to 70°C
 AB

 Storage Temperature
 -65°C to +125°C
 RA

 Voltage On Any Pin
 -0.5 to +7 Volts ①

ABSOLUTE MAXIMUM RATINGS\*

Note: 1 With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

 $T_a = 25^{\circ}C$ 

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}$ ;  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

DC CHARACTERISTICS

			LIMITS			
PARAMETER	SYMBOL	MIN	түр①	MAX	UNIT	TEST CONDITIONS
Input Leakage Current	1LI			±10	μА	V <sub>IN</sub> = 0 to 5.25V
I/O Leakage Current	ILOH			+5	μΑ	CE = 2.0V, V <sub>OUT</sub> =
						+2.4V to V <sub>CC</sub>
I/O Leakage Current	ILOL			-10	μΑ	CE = 2.0V, V <sub>OUT</sub> = 0.4V
Power Supply	I <sub>CC1</sub>		30	70	mA	All Inputs = 5.25V, Data Out
Current						Open
Input "Low" Voltage	VIL	-0.5		+0.8	V	
Input "High" Voltage	VIH	20		Vcc	٧	74
Output "Low"	VOL			+0.4	٧.	I <sub>OL</sub> = 2.1 mA
Voltage						
Output "High"	Voн	2.4			V	I <sub>OH</sub> = -100 μA

Note: 1 Typical values are for T<sub>a</sub> = 25°C and nominal supply voltage

 $T_a = 25^{\circ}C$ ; f = 1 MHz

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		3	5	pf	V <sub>1N</sub> = 0V
Output Capacitance	COUT		7	10	pf	V <sub>OUT</sub> = 0V

CAPACITANCE

 $T_a = -10^{\circ} C$  to  $\pm 70^{\circ} C$ ;  $V_{CC} = \pm 5V \pm 5\%$  unless otherwise noted


				LI	итѕ						
PARAMETER	SYMBOL	2102	AL-4	210	2AL	2102	2AL-2	UNIT	TEST CONDITIONS		
		MIN	MAX	MIN	MAX	MIN	MAX				
Read Cycle	tRC	450		350		250		ns			
Access Time	t <sub>A</sub>		450		350		250	ns	$t_T = t_f = 100 \text{ ns}$ $C_L = 100 \text{ pF}$ Load = 1 TTL Gate $V_{ref} = 2.0 \text{ or } 0.8V$		
Chip Enable to Output Time	tCO		230		180		130	ns			
Previous Read Data Valid in Respect to Address	<sup>t</sup> OH1	40		40		40		ns			
Previous Read Data Valid in Respect to Chip Enable	<sup>t</sup> OH2	0		0		0		ns			

#### WRITE CYCLE

 $T_a = -10^{\circ} C$  to +70° C;  $V_{CC} = +5V + 5\%$  unless otherwise noted

,				LII	MITS						
PARAMETER	SYMBOL	2102	2AL-4	210	2AL	2102	2AL-2	UNIT	TEST CONDITIONS		
		MIN	MAX	MIN	MAX	MIN	MAX				
Write Cycle	tWC	450		350		250		ns	$t_T = t_f = t_f = 100 \text{ ns}$ $C_L = 100 \text{ pF}$ $Load = 1 \text{ TTL Gate}$ $V_{ref} = 2.0 \text{ or } 0.8 \text{ V}$		
Address to Write Setup Time	tAW	20		20		20		ns			
Write Pulse Width	tWP _	300		250		180		ns			
Write Recovery Time	twR	0		. 0		0		ns			
Data Setup Time	tDW	300		250		180		ns			
Data Hold Time	tDH t	0		0		0		ns			
Chip Enable to Write Setup Time	tCW	300		250	`	180		ns			

#### **TIMING WAVEFORMS**




# STANDBY CHARACTERISTICS

T<sub>a</sub> 0 to +70 0


		. 1	IMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS		
V <sub>CC</sub> in Standby	VPD	15			V			
CE Bias in Standby	VCES	20			٧	+2 0V VPD +5 25V		
		VPD			V	+1.5V VPD +2.0V		
Standby Current Drain	IPD1		14	28	mA	All Inputs, VpD1 +1.5		
Standby Current Drain	IPD2		18	38	mA	All Inputs, VpD2 - +2.0V		
Chip Deselect to Standby	†CP	0			ns			
Time				ĺ				
Standby Recovery Time	t <sub>B</sub>	IRC ①			ns			

1 tRC Read Cycle Time




STANDBY MODE TIMING WAVEFORM

POWER SUPPLY CURRENT VS




POWER SUPPLY CURRENT VS SUPPLY VOLTAGE




TYPICAL CHARACTERISTICS


**OUTPUT SOURCE CURRENT VS OUTPUT VOLTAGE** 




**OUTPUT SINK CURRENT VS** 



PACKAGE OUTLINE μPD2102ALC





ITEM ·	MILLIMETERS	INCHES
А	19 4 MAX	0 76 MAX
В	0.81	0 03
С	2 54	0 10
D	0.5	0 02
Е	17 78	0.70
F	1.3	0 051
G	2 54 MIN .	0 10 MIN
н	0.5 MIN	0 02 MIN
1	4 05 MAX	0.16 MAX
J	4 55 MAX	0 18 MAX
К	7 62	0 30
L	64	0 25
M	0 25 0 05	001

**NEC** μ PD2111AL μ PD2111AL-2 μ PD2111AL-4

# 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

#### DESCRIPTION

The µPD2111AL is a 256 words by 4 bits static random access memory fabricated with N-channel MOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.


It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable  $(\overline{CE})$  leads allow easy selection of an individual package when outputs are OR-tied.

All members in the  $\mu$ PD2111AL family feature a low standby power mode with the supply voltage being reduced to +1.5V.

#### **FEATURES**

- 256 Words x 4 Bits Organization
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Access Time 250 ns to 450 ns max.
- Simple Memory Expansion Chip Enable Inputs
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs have Protection Against Static Charge
- Low Cost Packaging 18 Pin Plastic Dual-In-Line Configuration
- Three-State Output OR-Tie Capability
- Low Standby Power

#### PIN CONFIGURATION




#### PIN NAMES

Ag - A7	Address Inputs
ÓD	Output Disable
R/W	Read/Write Input
CE <sub>1</sub>	Chip Enable 1
CE <sub>2</sub>	Chip Enable 2
1/01 - 1/04	Data Input/Output

#### **OPERATION MODES**

.CE <sub>1</sub>	CE <sub>2</sub>	OD	Chip Output Status					
0	1	0	Selected	Data Output				
0	1	1	Selected	High Z				
	Others		Unselected	State				



**BLOCK DIAGRAM** 

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SYMBOL

2111AL-4

2111AL

2111AL-2

I<sub>CC2</sub>

LIMITS

MIN TYP MAX

60

65

mΑ

mΑ

TEST CONDITIONS

 $V_1 = +5.25V$ 

 $I_0 = 0 \text{ mA}$  $T_a = -10 \text{ to } +70^{\circ}\text{C}$ 

 $T_a = 25^{\circ}C$ 

 $T_a = -10 \text{ to } +70^{\circ}\text{ C}; V_{CC} = +5\text{V} \pm 5\%$ 

PARAMETER

Innut High Voltage

Power Supply Current


Input High Voltage	input High Voltage		+2.0	v CC	V	
Input Low Voltage	Input Low Voltage		-0.5	+0.8	٧.	
Output High Voltage	2111AL-4	Voн	+2.4		٧	I <sub>OH</sub> = -150 μA
	2111AL		+2.4		٧	I <sub>OH</sub> = -200 μA
	2111AL-2		,			
Output Low Voltage		VOL		+0,4	V	I <sub>OL</sub> = +2.1 mA
Input Leakage Current	High	LIH		+10	μΑ	V <sub>I</sub> = V <sub>CC</sub>
Input Leakage Current Low		ILIL		-10	μΑ	VI = OV
Output Leakage Curre	nt High	<sup>I</sup> LOH		+5	μA	V <sub>O</sub> = +2.4V to V <sub>CC</sub>
			ĺ			CE = +2.0V
Output Leakage Curre	nt Low	LOL		-10	μΑ	V <sub>O</sub> = +0.4V
						CE = +2.0V
Power Supply Current	2111AL-4	I <sub>CC1</sub>		50	mA	V <sub>I</sub> = +5.25V
	2111AL	, .		55	mA	I <sub>O</sub> = 0 mA
	2111AL-2					Ta = +25° C


DC CHARACTERISTICS

## CAPACITANCE T<sub>a</sub> = 25°C; f = 1 MHz

PARAMETER	CVMPOL	SYMBOL LIF		S	UNIT	TEST CONDITIONS	
FARAWEIER	STIVIBUL	MIN	TYP	MAX	CIVIT	TEST CONDITIONS	
Input Capacitance	CIN			8	pf	V <sub>I</sub> = 0V	
Output Capacitance	COUT			12	pf	V <sub>O</sub> = 0V	

#### PACKAGE OUTLINE μPD2111ALC





ITEM	MILLIMETERS	INCHES
А	22.5 MAX.	0.89
В	1.09	0.04
С	2.54	0.10
D	0.50 ± 0.10	0.02
E	20.32	0.80
F	1.2 MIN.	0.05
G	2.54 MIN.	0.10 MIN.
Н	0.5 MIN.	0.02 MIN.
1	4.05 MAX.	0.16 MAX.
J	4.55 MAX.	0.18 MAX.
К	7.62	0.30
L	6.4	0.25
М	0.25 <sup>+0.10</sup> -0.05	0.01



NEC μ PD410 μ PD410-1 μ PD410-2 μ PD410-3 μ PD410-5

# 4096 BIT HIGH SPEED STATIC MOS RANDOM ACCESS MEMORY

#### DESCRIPTION

The  $\mu PD410$  is a very high speed 4K bit static random access memory. It is organized as 4096 words by 1 bit per word and fabricated using N channel silicon gate MOS technology.

All signals to the device are TTL compatible except for Chip Enable which is standard +12 Volt MOS level.

Circuit operation starts with the rising edge of CE. Data is latched and valid until falling edge of CE. Address and Chip Select signals are latched on-chip to simplify system timing requirements.


#### **FEATURES**

- 4096 Words x 1 Bit Organization
- Fully Decoded
- TTL Compatible (except CE)
- High Speed-Access Time: 80 ns max.
- Cycle Time: 220 ns min.
- Static Operation No Refresh Required
- Standby Power: 75 mW max.
- Active Power: 470 mW typ.
- Supply Voltages: VDD = +12V, VCC = +5V, VBB = -5V
- · Address Registers on the Chip
- Three State Output
- Standard 22 Pin Ceramic Dual-in-Line Package
- Pin Compatible with μPD411 and Other 4K Dynamic RAMs

#### PIN CONFIGURATION

∨вв 🗖	1		22	Jvss
A9 🗖	2		21	A <sub>8</sub>
A10 🗖	3		20	□ A7
A <sub>1,1</sub>	4	,	19	□ <sub>46</sub>
cs 🗖	5	μPD	18	□ v <sub>DD</sub>
DIN	6	410	17	CE
DOUT	7	· .	16	(NC)
Ao <b>□</b>	8		15	
A1 🗖	9		14	
A2 🗖	10		13	<b>□</b> A <sub>3</sub>
Vcc □	11		12	WE

Rev/2



All Input Voltages -0.3 to +20 Volts Supply Voltage VCC . . . . . . . . . . . . . . . . . -0.3 to +20 Volts ① Supply Voltage VSS ..... -0.3 to +20 Volts<sup>1</sup> 

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^{*}T_{a}$  = 25°C  $T_{a}$  = 0°C to 70°C;  $V_{DD}$  = 12V ± 5%;  $V_{CC}$  = 5V ± 5%;  $V_{BB}$  = -5V ± 5%;  $V_{SS}$  = 0V

			LIN	NITS		TEST
PARAME	TER	SYMBOL.	MIN	MAX	UNIT	CONDITIONS
Input Leakage	Current	ILI		10	μА	V <sub>IN</sub> = V <sub>IL</sub> MIN to V <sub>IH</sub> MAX
CE Input Leaks	ge Current	ILC		10	μА	VIN = VILCMIN to
Output Leakage	e Current	<sup>I</sup> LO		10 ·	μА	$\frac{CE}{CS} = V_{IL}C \text{ or}$ $\frac{CS}{CS} = V_{IH}$ $V_{O} = 0V \text{ to } 5.25V$
V <sub>DD</sub> Supply Co during CE off	urrent	IDDOFF		200	μΑ	CE = -1.0V to 0.6V
V <sub>DD</sub> Supply Co during CE on	urrent	IDDON		20	mÀ	CE = VIHC
Average V <sub>DD</sub>	μPD410	IDDAV		24	mA	
Current	μPD410-1	IDDAV		32	.mA	
	μPD410-2	IDDAV		45	mΑ	Minimum Cycle Time
	μPD410-3	IDDAV		45	mA	
	μPD410-5	IDDAV		45	mA	
V <sub>BB</sub> Supply Cu	irrent	IBB		100	μΑ	
V <sub>CC</sub> Supply Cu during CE off	irrent	CCOFF		15	mA	CE = VILC or CS = VIH
Average V <sub>CC</sub> C	urrent	ICCAV		21	mA	DOUT = No load
Input Low Vol	tage	VIL	-1.0	0.6	٧	
Input High Vol	tage	VIH	2.4	V <sub>CC</sub> +1	V	
CE Input Low	Voltage	VILC	-1.0	0.6	V	
CE Input High	Voltage	VIHC	V <sub>DD</sub> -1	V <sub>DD</sub> +1	V	
Output Low Vo	oltäge	VOL	0	0.4	· V	I <sub>OL</sub> = 3.2 mA
Output High Vo	oltage	·Voн	2.4	VCC	V	I <sub>OH</sub> = 2.0 mA

 $T_a = 0^{\circ} C$  to  $70^{\circ} C$ ;  $V_{DD} = 12 V \pm 5\%$ ;  $V_{CC} = 5 V \pm 5\%$ ;  $V_{BB} = -5 V \pm 5\%$ ;  $V_{SS} = 0 V$ 

	0)/44501		LIMIT	S		TEST				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS				
Address Capacitance	CAD		4	6	pF	VIN = VSS				
CS Capacitance	CCS		4	6	pF	VIN = VSS				
DIN Capacitance	CIN		8	10	pF∖	VIN = VSS				
DOUT Capacitance	COUT		5	- 7	pF	Vout = Vss				
WE Capacitance	CWE		8	10	pf	VIN = VSS				
CE Capacitance	CCE		18	27	pf	VIN = VSS				

#### **BLOCK DIAGRAM** efficiel (active) to

ABSOLUTE MAXIMUM **RATINGS\*** 

138, 10, 10

80 0


DC CHARACTERISTICS

CAPACITANCE


## AC CHARACTERISTICS

			LIMITS							1			
5		-	10	4	10-1	4	10-2	4	10-3	4	10-5		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
				REA	O, WRITI	AND	READ-	ODIF	WRITE				
Address to CE Set Up Time	<sup>1</sup> AC	0		. 0		0		0	. 4	0		ns	
Address Hold Time	¹AH ·	90		70		50		50		50	,	ns	
CE Off Time	tcc	190		140		90		90		, 90		nŝ	
CE Transition Time	tT '	0	40	0	40	0	40	.0	40	0	40	ńs	
CE off to Output High Impedance State	<sup>t</sup> CF	0	90	0	90	0	90	0	90		90	ns	
, and		L				RE	AD		L	<u></u>			
Cycle Time	· ¹CY	440		330		220-		220	-:	220	- 2	ns	
CE on Time	†CE	230	2000	170	2000	110	2000	110	2000	110	2000	ns	t <sub>T</sub> - 10 ns
CE Output Delay	tco		190		140		90		80		70	ns	Load = 50 pF + ITT Ref = 2.0 or 0.8V
Access Time	<sup>†</sup> ACC		200		150		100	,	90		80	ns	tACC = tAC
CE to WE	.tWL	20		20		20		20		20		ns*	
WE to CE on	†WC	. 0		- 0		0		0 '	47	0		ns	
						· WR	ITE	-					<del></del>
Cycle Time	tcy	440		330		220		220		220		ns	t <sub>T</sub> = 10 ns
CE on Time	CE	230	2000	170.	2000	110	2000	110	2000	110	2000	ns	<u> </u>
WE to CE off	tw	130		100		70		70	1 7	70		ns	
CE to WE	tcw	130		100		70		70		70		ns	
D <sub>IN</sub> to WE Set Up	tDW	0		0		0		,0	1	0		ns .	
D <sub>IN</sub> Hold Time	tDH.	60		40		20		20		20		ns.	
WE Pulse Width	₩P	130		100		70		70		70		ns	
					REA	D-MOD	IFY-WF	ITE					
Read-Modify- Write (RMW) Cycle Time	<sup>t</sup> RWC	560		420		280		280		280		ns	t <sub>T</sub> 10 ns
CE Width During RMW	tCRW	350	2000	260	2000	170	2000	170	2000	170	2000	ns	
WE to CE on	tWC	0		0		0		0		0		ns	
WE to CE off	tw	130		100		70		70		70		nis	
WE Pulse Width	tWP	130		100		70		70		70		ns	
D <sub>IN</sub> to WE Set Up	tDW.	0		0		0		. 0		0		ns	
D <sub>IN</sub> Hold Time	†DH	. 60	•	40		20		20		20		ns :	
CE to Output Delay	. tco		190		140	:	90		80	:	70	ns	Load = 50 pF + ITT Ref = 2.0 or 0.8V
Access Time	†ACC		200		150		100		90		80		tACC = tAC + tCO + tT

## PACKAGE OUTLINE μPD410D



ITEM	MILLIMETERS	INCHES
Α	27.43 Max.	1.079 Max.
В	1.27 Max.	0.05 Max.
C	2.54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E	25,4 ± 0,3	1.0
F	1.5 ± 0.2	0.059
, G	3.5 ± 0.3	0.138
Н	3.7 ± 0.3	0.145
I .	4.2 Max.	0.165 Max.
J	5.08 Max.	0,200 Max.
K	10,16 ± 0.15	0.400
L	9.1 ± 0.2	0.358
М	0.25 ± 0.05	0.009



#### **READ-MODIFY-WRITE CYCLE**


HIGH -

IMPEDANCE

DIN

DOUT

DIN CAN CHANGE



DIN STABLE

UNDEFINED

DIN CAN CHANGE

- HIGH-

IMPEDANCE

VIL Vон

VOL

- VSS + 2V is the reference level for measuring timing of CE.
- VIHMIN is the reference level for measuring timing of the addresses,
- VILMAX is the reference level for measuring timing of the addresses, CS, WE and DIN.
- (5) VSS + 2.0V is the reference level for measuring timing of DOUT.
- VSS + 0.8V is the reference level for measuring timing of DOUT.
- WE must be at VIH until end of tCO.

#### TIMING WAVEFORMS

NEC μPD2114L μPD2114L-1 μPD2114L-2 μPD2114L-3 μPD2114L-5

## 4096 BIT (1024 $\times$ 4 BITS) STATIC RAM

#### DESCRIPTION

The NEC µPD2114L is a 4096 bit static Random Access Memory organized as 1024 words by 4 bits using N-channel Silicon-gate MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding, and therefore requires no clocks or refreshing to operate and simplify system design. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.


The  $\mu$ PD2114L is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The  $\mu$ PD2114L is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select ( $\overline{CS}$ ) lead allows easy selection of an individual package when outputs are OR-Tied.

#### **FEATURES**

- Access Time: Selection from 150-450 ns
- Single +5 Volt Supply
- Directly TTL Compatible All Inputs and Outputs
- Completely Static No Clock or Timing Strobe Required
- Low Operating Power Typically 0.06 mW/Bit.
- Identical Cycle and Access Times
- Common Data Input and Output using Three-State Output
- High Density 18-pin Plastic and Ceramic Packages
- Replacement for 2114L and Equivalent Devices

#### PIN CONFIGURATION




#### PIN NAMES

A <sub>0</sub> -A <sub>9</sub>	Address Inputs
WE	Write Enable
cs .	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground







 Operating Temperature
 ... - 10°C to +80°C
 ABSOLUTE MAXIMUM

 Storage Temperature
 ... - 65°C to +150°C
 RATINGS\*

 Voltage on any Pin
 ... - 0.5 to +7 Volts ①

Note: 1 With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

 $T_a = 25^{\circ}C$ : f = 1.0 MHz

		L	IMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input/Output Capacitance	C <sub>I/O</sub>			12	pf	V <sub>1/O</sub> = 0V
Input Capacitance	CIN			5	pf	VIN = 0V

 $T_a = 0^{\circ} C$  to  $70^{\circ} C$ ;  $V_{CC} = +5V \pm 10\%$  unless otherwise noted.

,			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current (All Input Pins)	LI			10	μА	V <sub>IN</sub> = 0 to 5.5V
I/O Leakage Current	LO			10	μΑ	$\overline{\text{CS}} = 2\text{V}, \text{V}_{1/O} = 0.4\text{V to V}_{CC}$
Power Supply Current	<sup>1</sup> CC1			65	mA	$V_{IN} = 5.5V$ , $I_{I/O} = 0$ mA, $T_a = 25^{\circ}$ C
Power Supply Current	l <sub>CC2</sub>			70	mA	$V_{IN} = 5.5V, I_{I/O} = 0 \text{ mA},$ $T_a = 0^{\circ} \text{ C}$
Input Low Voltage	VIL	-0.5		0.8	V	, 1
Input High Voltage	V <sub>IH</sub>	2.0		6.0	V	
Output Low Current	loL	3.2			mA	V <sub>OL</sub> = 0.4V
Output High Current	'он			-1.0	mA	V <sub>OH</sub> = 2.4V, V <sub>CC</sub> = 4.75V
Carrent						V <sub>OH</sub> = 2.2V, V <sub>CC</sub> = 4.5V

CAPACITANCE


DC CHARACTERISTICS

#### AC CHARACTERISTICS

 $T_a = 0^{\circ}$ ,C to +70°C;  $V_{CC} = +5V \pm 10\%$ , unless otherwise noted.

											.15- 17		***
			LIMITS CONTROL OF THE PROPERTY										
PARAMETER	SYMBOL	21	14L	211	14L-1	211	4L-2	211	4L-3	211	4L-5	UNIT	TEST
. :	1	MIN	MAX	MIN	MAX	MIN	MÁX	MIN	MAX	MIN	MAX		50.15.15.15
: ;	- 1	z. ,				READ	CYCLE					;	
Read Cycle Time	<sup>†</sup> RC <sup>-1</sup>	450		300	,	250	· 6-	200		150		ns	$t_T = t_r = t_f = 10 \text{ ns}$
Access Time	t <sub>A</sub>	1	450		300		250		200		150	ņs -	CL = 100 pF
Chip Selection to Output Valid	tco	*	120		100		80		70		60	nş.	Load = 1 TTL gate
Chip Selection to Output Active	tcx	20		20		20		20	,	20 _		ns	Input Levels = 0.8
Output 3-State from Deselection	το <u>τ</u> ο		100		80		70		60		50	ns	V <sub>ref</sub> = 1.5V
Output Hold from Address Change	toha .	50		50		50		50		50		ns	* .
·		v				RITE	CYCLE				,		
Write Cycle Time	tWC	450	1	300		250		200		150		ns	$t_T = t_f = t_f = 10 \text{ ns}$
Write Time	tW	200		150		120		120		80		ns	C <sub>L</sub> = 100 pF
Write Release Time	<sup>t</sup> WR	0		0		0		. 0		0		ns	Load = 1 TTL gate
Output 3-State from Write	toTW		100		80		70		60	čit.	50	ns	Input Levels = 0.8 and 2.0V
Data to Write Time Overlap	<sup>t</sup> DŴ	200		150		120		120		80		ns	V <sub>ref</sub> = 1.5V
Data Hold from Write Time	<sup>†</sup> DH	, 0		0		٠,		0		0		ns	
Addréss to Write Setup Time	tAW	, 0		0		. 0		0		0		ns	


#### **TIMING WAVEFORMS**





Notes: ① WE is high for Read Cycle


②  $t_W$  is measured from the latter of  $\overline{CS}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high.


# TYPICAL OPERATING CHARACTERISTICS
















## 3


# PACKAGE OUTLINES $\mu PD2114LC/D$






#### μPD2114LC (Plastic)

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
, E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
Н	0.5 MIN.	0.02 MIN.
I ·	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
. K	7.62	0.3
L	6.7	0.26
M	0.25	0.01





## μPD2114LD (Cerdip)

ITEM	MILLIMETERS	INCHES
Á	23.2 MAX.	0.91 MAX.
В	1,44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
Н	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
K	7.62	0.3
L	6.7	0.26
M	0.25	0.01



μPD2147 μPD2147-2 μPD2147-3



#### 4096 X 1 BIT STATIC RAM

#### DESCRIPTION

The µPD2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1 bit using a high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with nonclocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.

 $\overline{\text{CS}}$  controls the power-down feature. In less than a cycle time after  $\overline{\text{CS}}$  goes high — deselecting the  $\mu\text{PD}2147$  — the part automatically reduces its power requirements and remains in this low power standby mode as long as  $\overline{\text{CS}}$  remains high. This device feature results in system power savings as great as 85 percent in larger systems, where the majority of devices are deselected.

The  $\mu$ PD2147 is placed in an 18-pin package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.

#### **FEATURES**

- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power-Down
- Directly TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output
- Available in Standard 18-Pin Ceramic Package
- Three Performance Ranges:

	ACCESS TIME	ACTIVE CURRENT	STANDBY CURRENT
μPD2147	85 ns	160 mA	20 mA
μPD2147-2	70 ns	160 mA	20 mA
μPD2147-3	55 ns	180 mA	30 mA

#### PIN CONFIGURATION

	- 2			
A0 ☐	- 1	~	18	□ vcc"
A1 [	2		17	A6 .
A2 🗖	3		16	-A7
A3 [	4		15	A8
A4 🗆	5	μPD 2147	14	A9
A5 🗆	6		13	A10
Роит	7		12	A11
WE	8		11	DIN
GND	9		10	☐ CS

	THE NAMES						
	A <sub>0</sub> -A <sub>11</sub>	Address Inputs					
	WE	Write Enable					
	cs	Chip Select					
•	D <sub>IN</sub> .	Data Input					
	DOUT	Data Output					
	Vcc	Power (+5V)					
	GND	Ground					

TRUTH TABLE

CS	WE	MODE	OUTPUT	POWER
Τ	х	Not Selected	High Z	Standby
L	L	Write	High Z	Active
Г	Н	Read	DOUT	Active

νΕς μΡD4104-30 μΡD4104-32 μΡD4104-33 μΡD4104-35 μΡD4104-36

## 4096 x 1 STATIC NMOS RAM

#### DESCRIPTION


The  $\mu$ PD4104 is a high performance 4K static RAM. Organized as 4096 x 1, it uses a combination of static storage cells with dynamic input/output circuitry to achieve high speed and low power in the same device. Utilizing NMOS technology, the  $\mu$ PD4104 is fully TTL compatible and operates with a single +5V  $\pm$  10% supply.

#### **FEATURES**

- Fast Access Time 85 ns (μPD4104-36)
- Very Low Stand-By Power 28 mW Max.
- Low VCC Data Retention Mode to +3 Volts
- Single +5V ± 10% Supply
- Fully TTL Compatible
- Available in 18 Pin Plastic and Ceramic Dual-in-Line Packages
- 5 Performance Ranges:


	9.4		SUPPLY	CURRENT
	ACCESS TIME	R/W CYCLE	ACTIVE	STANDBY .
μPD4104-30	300 ns	460 ns	21 mA	5 mA
μPD4104-32	200 ns	310 ns	21 mA	5 mA
μPD4104-33	150 ns	260 ns	40 m A	· 5 mA
μPD4104-35	120 ns	230 ns	40 mA	5 mA
μPD4104-36	85 ns	180 ns	40 mA	5 mA

#### PIN CONFIGURATION



#### PIN NAMES

A <sub>0</sub> -A <sub>11</sub>	Address Inputs
CE	Chip Enable
DIN	Data Input
DOUT	Data Output
VSS	Ground
Vcc	Power (+5V)
WE	Write Enable



 Operating Temperature
 0°C to +70°C ABSOLUTE MAXIMUM

 Storage Temperature (Plastic Package)
 -55°C to +125°C RATINGS\*

 (Ceramic Package)
 -65°C to +150°C

 Voltage on Any Pin
 -1 to +7 Volts ①

 Power Dissipation
 1 Watt

 Short Circuit Output Current
 50 mA

Note: 1 With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%$ 

			L	IMITS			TEST
PAF	AMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Supply Voltage		Vcc	4.5	5.0	5.5	٧	All Voltages
Supply Voltage		VSS	0	0	0	٧	Referenced
Logic "1" Voltage All Inputs		. V <sub>IH</sub>	2.2		7.0	· V	to V <sub>SS</sub>
Logic "O" Voltage A	II Inputs	· VIL	-1.0		0,8	V	
Average V <sub>CC</sub> Power	4104-30, 4104-32	ICC1			21	mA	
Supply Current	4104-33, 4104-35, 4104-36	lcc1			40	mA	2
Standby V <sub>CC</sub> Power	Supply Current	lcc2			5	mA	3
Input Leakage Curre	ent (Any Input)	liL	-10		10	μΑ	4
Output Leakage Cur	rent	IOL	-10		10	μА	3 5
Output Logic "1" Voltage I <sub>OUT</sub> = -500 μA		Vон	2.4			V	
Output Logic "0" V	oltage I <sub>OUT</sub> = 5 m A	VOL			0.4	V	

DC	CHA	RAC	TER	IST	ICS	$\bigcirc$
----	-----	-----	-----	-----	-----	------------

			LIMITS			,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		4	6	pF	7
Output Capacitance	COUT		6	7	pF	The state of the

CAPACITANCE ①

Notes: 1 All voltages referenced to VSS.

② I<sub>CC1</sub> is related to precharge and cycle times. Guaranteed maximum values for I<sub>CC1</sub> may be calculated by:

 $I_{CC1}$  [ma] =  $(5t_p + 13 (t_C - t_p) + 3420) \div t_C$ 

where  $t_{\rm p}$  and  $t_{\rm C}$  are expressed in nanoseconds. Equation is referenced to the -3 device, other devices derate to the same curve.

- 3 Output is disabled (open circuit), CE is at logic 1.
- 4) All device pins at 0 volts except pin under test at 0 < V  $_{IN} \le$  5.5 volts.
- $\bigcirc$  0.V  $\leq$  V<sub>OUT</sub>  $\leq$  +5.5V.
- 6 During power up,  $\overleftarrow{\mathsf{CE}}$  and  $\overleftarrow{\mathsf{WE}}$  must be at  $\mathsf{V}_{\mathsf{IH}}$  for minimum of 2 ms after  $\mathsf{V}_{\mathsf{CC}}$  reaches 4.5V, before a valid memory cycle can be accomplished
- $\bigcirc$  Effective capacitance calculated from the equation C =  $1\frac{\Delta t}{\Delta V}$  with  $\Delta V$  equal to 3V and  $V_{CC}$  nominal.

### AC CHARACTERISTICS 2 7

T<sub>a</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 10% ①

		LIMITS											
		41	04-30	30 4104-32		410	04-33	410	14-35	410	4:36		TEST.
PARAMETER	SYMBOL.	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read or Write Cycle Time	tC	460	,	310		260		230		180		ns	8
Random Access	†AC		300		200		150		120		85	ns	3),
Chip Enable Pulse Width	tCE .	300	10,000	200	10,000	150	10,000	120	10,000	. 85	10,000	ns	
Chip Enable Precharge Time	tp	150		100		100		. 100		85		` ns	
Address Hold Time	tAH as	16,5		110		95		75	,i.v	60		ns	
Address Set-Up Time	tAS:	0		0		0		0	14	0		ns	
Output Buffer, Turn-Off Delay	tOFF.	0	75	0	50							ns	9
Read Command Set-Up Time	tRS	0	a."	0		0	. ,	0		0		ns	4
Write Enable Set-Up Time	tws	- 20		· 20		0		0		. 0		ns	4
Data Input Hold Time Referenced to WE	t <sub>DIH</sub>	25		25		20		20	4	20		ns	
Write Enabled Pulse Width	tww	90		60		55		50		45		ns	-
Modify Time	tMOD	. 0	10,000	0	10,000	. 0	10,000	. 0	10,000	0	10,000	ns	. ⑤
WE to CE Precharge Lead Time	tWPL	105	,	70		65		60	1.	55		ns	6
Data Input Set-Up Time	t <sub>DS</sub>	0		0		0		0	7.1	0		ns	
Write Enable Hold Time	twn	225	1	150		115		. 90		65		ns	,
Transition Time	t <sub>T</sub> :	5.	50	5	50	5	50	5	50	5	50	ns	
Read-Modify-Write Cycle Time	. tRMW	565		380		325		290	-	235		ns	10

- Notes: 1 All voltages referenced to VSS.
  - ② During power up, CE and WE must be at V<sub>IH</sub> for minimum of 2 ms after V<sub>CC</sub> reaches 4.5V, before a valid memory cycle can be accomplished.
  - Measured with load circuit equivalent to 2 TTL loads and CL = 100 pF.
  - If WE follows CE by more than tws then data out may not remain open circuited.
  - Determined by user. Total cycle time cannot exceed tog
    max.
- 6 Data in set-up time is referenced to the later of the two falling clock edges CE or WE.
- $(\overline{)}$  AC measurements assume  $t_T$  = 5 ns. Timing points are taken as V<sub>IL</sub> = 0.8V and V<sub>IH</sub> = 2.2V on the inputs and V<sub>OL</sub> = 0.4V and V<sub>OH</sub> = 2.4V on the output waveform.
- (8)  $t_C = t_{CE} + t_P + 2 t_T$ .
- The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within topp.
- 10 tRMW = tAC + tWPL + tP + 3 tT + tMOD.

# STANDBY CHARACTERISTICS


T<sub>a</sub> = 0°C to +70°C

PARAMETER	1	LIMITS										] '' :	1
	i	4104 30		4104-32		4104-33		4104-35		4104-36		1	TEST
	SYMBOL	MIN	MAX	UNIT	CONDITIONS								
V <sub>CC</sub> In Standby	VPD.	3.0		3.0		3.0		3.0		30		V	3
Standby Current	IPD		3.3		3.3		3:3		3.3		3.3	mA	0
Power Supply Fall Time	TF	100		100		100		100		100		μs	
Power Supply Rise Time	T <sub>R</sub>	100		100		100	1.7	100		100		μs	
Chip Enable Pulse CE Width	TCE	300		. 200	7	150		120		85 -		μѕ	
Chip Enable Precharge To Power Down Time	TPPD	150	,4	100		100		100		85		ns	·
"I" Level CE Min Level	VIH	2.2		2.2		2.2		2.2		2.2		V	
Standby Recovery Time	TRC	500		500		500		500		500		µs.	


Note 1 Maximum value for IPD is guaranteed at VPD minimum value (=3V).

#### TIMING WAVEFORMS

#### POWER DOWN




## μ PD4104




# TIMING WAVEFORMS (CONT.)

#### WRITE CYCLE



#### **READ-MODIFY-WRITE CYCLE**



# OPERATIONAL DESCRIPTION

#### **READ CYCLE**

The selection of one of the possible 4096 bits is made by virtue of the 12 address bits presented at the inputs. These are latched into the chip by the negative going edge of chip enable ( $\overline{\text{CE}}$ ). If the write enable ( $\overline{\text{WE}}$ ) input is held at a high level ( $\overline{\text{VIH}}$ ) while the  $\overline{\text{CE}}$  input is clocked to a low level ( $\overline{\text{VIL}}$ ), a read operation will be performed. At the access time (tAC), valid data will appear at the output. Since the output is unlatched by a positive transition of  $\overline{\text{CE}}$ , it will be in the high impedance state from the previous cycle until the access time. It will go to the high impedance state again at the end of the current cycle when  $\overline{\text{CE}}$  goes high.

The address lines may be set up for the next cycle any time after the address hold time has been satisfied for the current cycle.

#### WRITE CYCLE

Data to be written into a selected cell is latched into the chip by the later negative transition of  $\overline{CE}$  or  $\overline{WE}$ . If  $\overline{WE}$  is brought low before  $\overline{CE}$ , the cycle is an "Early Write" cycle, and data will be latched by  $\overline{CE}$ . If  $\overline{CE}$  is brought low before  $\overline{WE}$ , as in a Read-Modify-Write cycle, then data will be latched by  $\overline{WE}$ .

If the cycle is an "Early Write" cycle, the output will remain in the high impedance state. For a Read-Modify-Write cycle; the output will be active for the Modify and Write portions of the memory cycle until  $\overline{CE}$  goes high. If  $\overline{WE}$  is brought low after  $\overline{CE}$  but before the access time, the state of the output will be undefined. The desired data will be written into the cell if data-in is valid on the leading edge of  $\overline{WE}$ , tolh is satisfied and  $\overline{WE}$  occurs prior to  $\overline{CE}$  going high by at least the minimum lead time (twpl).


#### **READ-MODIFY-WRITE**


Read and Write cycles can be combined to allow reading of a selected location and then modifying that data within the same memory cycle. Data is read at the access time and modified during a period defined by the user. New data is written between  $\overline{WE}$  low and the positive transition of  $\overline{CE}$ . Data out will remain valid until the rising edge of  $\overline{CE}$ . A minimum R-M-W cycle time can be calculated by  $t_{RMW} = t_{AC} + t_{MOD} + t_{WPL} + t_{P} + 3$  tT; where  $t_{RMW}$  is the cycle time,  $t_{AC}$  is the access time,  $t_{MOD}$  is the user defined modify time,  $t_{WPL}$  is the  $\overline{WE}$  to  $\overline{CE}$  lead time, tp is the  $\overline{CE}$  high time, and  $t_{T}$  is one transition time.

#### POWER DOWN MODE

In power down, data may be retained indefinitely by maintaining V<sub>CC</sub> at +3V. However, prior to V<sub>CC</sub> going below V<sub>CC</sub> minimum ( $\leq$ 4.5V)  $\overline{\text{CE}}$  must be taken high (V<sub>IH</sub> = 2.2V) and held for a minimum time period tppD and maintained at V<sub>IH</sub> for the entire standby period. After power is returned to V<sub>CC</sub> min or above,  $\overline{\text{CE}}$  must be held high for a minimum of t<sub>RC</sub> in order that the device may operate properly. See power down waveforms herein. Any active cycle in progress prior to power down must be completed so that t<sub>CE</sub> min is not violated.

## μPD4104







PACKAGE OUTLINES  $\mu PD4104C/D$ 

Plastic

ITEM	MILLIMETERS	INCHES
А	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
- G	2.5 MIN.	0.1 MIN.
Н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
K	7.62	0.3
L	6.7	0.26
М	0.25	0.01





Cerdip

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX.
В	1.44	0.055
. C	2.54	0.1
. D	0.45	0.02
. E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
K	7.62	0.3
L	6.7	0.26
M	0.25	0.01



#### **8K BIT STATIC RAM**

#### DESCRIPTION

The NEC  $\mu$ PD421 is a very high speed 8192 bit static Random Access Memory organized as 1024 words by 8 bits. Features include a power down mode controlled by the chip select input for an 80 percent power saving.


#### **FEATURES**

- 1024 X 8-Bit Organization
- Very Fast Access Time: 85/100/150/200 ns
- Single +5V Power Supply
- Low Power Standby Mode
- N-Channel Silicon Gate Process
- Fully TTL Compatible
- Six-Device Static Cell
- Three State Common I/O
- Compatible with 8108 and Equivalent Devices
- Available in a 22-Pin Dual-in-Line Package

#### PIN CONFIGURATION

A6 🗆	1	~ <u> </u>	. 22	⊒ Vcc
A5 🗆	2 .		21	] A7
A4 □	3		20	□ A8
A3 🗆	4		19	] A9
A2 🗆	5		18	□ cs
A1 🗆	6	μPD <b>421</b>	17	] WE
A0 □	7		16	] 1/08
1/01 🗆	8		15	] 1/07
I/O <sub>2</sub> [	9		14	J I/O6
1/03 🗆	10		13	] 1/05
GND□	11		12	] 1/04





## **1024 BIT CMOS RANDOM ACCESS MEMORY**

#### DESCRIPTION


The μPD443/6508 is a high speed, low power, silicon gate CMOS 1024 bit static RAM organized as 1024 words by 1 bit. In all static states this RAM exhibits the microwatt power requirements typical of CMOS.

Inputs and three state output are TTL compatible. The basic part operates at 4 to 7 volts with a +5V,  $25^{\circ}$ C access time of 200 ns and supply current of 100  $\mu$ A. Data retention is guaranteed to 3V on all parts.

#### **FEATURES**


- Low Power Operation
- Excellent Speed Operation
- TTL Compatible on Inputs and Outputs
  - Static Operation
- On-Chip Address Register
- Replacement for IM 6508 and Equivalent Devices
- Available in Standard 16 Pin Ceramic Package

#### PIN CONFIGURATION



#### PININAMES

A0-A9	Address Input						
CS	Chip Select						
WĒ	Write Enable						
VCC .	Power (+5V)						
DI	Data Input						
.DO	Data Output						



#### **BLOCK DIAGRAM**

 Operating Temperature
 0°C to +70°C

 Storage Temperature
 -65°C to +150°C

 Input Voltages
 -0.5 to V<sub>CC</sub> +0.5 Volts

 Output Voltages
 -0.5 to V<sub>CC</sub> +0.5 Volts

 Supply Voltage
 +8 Volts

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent, damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Logical "1" Input Voltage	VIH	V <sub>CC</sub> -2.0			V	
Logical "0" Input Voltage	VIL			0.8	V	
Input Leakage	liL .	-1.0		1.0	μΑ	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Logical "1" Output Voltage	V <sub>OH2</sub>	V <sub>CC</sub> -0.01			V	I <sub>OUT</sub> = 0
Logical "1" Output Voltage	∨он1	2.4			٧	I <sub>OH</sub> = -0.2 mA
Logical "0" Output Voltage	V <sub>OL2</sub>			GND+0.01	V	IOUT = 0
Logical "0" Output Voltage	VOL1			0.45	V	IOL = 2.0 mA
Output Leakage	lo	-1.0		1.0	μΑ	0V ≤ V <sub>0</sub> ≤ V <sub>CC</sub>
Supply Current	Icc		1.0	100	μА	V <sub>IN</sub> = V <sub>CC</sub>

#### DC CHARACTERISTICS

			LIMITS	s		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Capacitance	CIN		5.0	7.0	pF		
Output Capacitance	COUT		6.0	10.0	рF		


CAPACITANCE

#### **AC CHARACTERISTICS**


,			LIM	ITS				
		μPD443/6508-1		μPD443/6508			TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
Access Time From CS	†AC		250		300	ns		
Output Enable Time	<sup>t</sup> EN		180		180	ns		
Output Disable Time	<sup>t</sup> DIS		180		180	ns		
CS Pulse Width (Positive)	tCS	150		165		ns	t <sub>r</sub> = t <sub>f</sub> = 20 ns	
CS Pulse Width (Negative)	tCS	250		300		ns	V <sub>ref</sub> = 50%	
Write Pulse Width (Negative)	tWP	165		165		ns	Load = 1 TTL Gate	
Address Set Up Time	tADDS	7		7		ns	0 50 5	
Address Hold Time	tADDH	90	,	90		ns	C <sub>L</sub> = 50 pF	
Data Set Up Time	<sup>t</sup> DS	165		165	4,	ns		

#### **TIMING WAVEFORMS**

Data Hold time



Note: ① The  $\mu$ PD443/6508 output is active when CS is low.




**Notes:** ① The  $\mu$ PD443/6508 performs a write operation when CS = WE = 0.


2 The write operation is terminated on the positive edge from CS.

## **μPD443/6508**

# OUTPUT ENABLE CS tDIS tDIS tEN OUTPUT ACTIVE HIGH Z ACTIVE

Note:  $\iint \mu PD443/6508$  output is high impedance when CS = 1 or  $\overline{WE}$  = 0.





PACKAGE OUTLINE  $\mu$ PD443/6508D

ITEM	MILLIMETERS	INCHES
Α	19.9 MAX ·	0.784 MAX
В	1.06	0.042
С	2.54	0.10
D	0.46 ± 0.10	0.018 ± 0.004
E	17,78	0.70
F	1.5	0.059
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	4.58 MAX	0.181 MAX
J	5.08 MAX	0.20 MAX
К	7.62	0.30
L	6.4	0.25
M	0.25 <sup>+ 0.10</sup> - 0.05	0.0098 <sup>+ 0.0039</sup> - 0.0019

## 1024 BIT (256x4) STATIC CMOS RAM

#### **DESCRIPTION**

The µPD5101L and µPD5101L-1 are very low power 1024 bit (256 words by 4 bits) static CMOS Random Access Memories. They meet the low power requirements of battery operated systems and can be used to ensure non-volatility of data in systems using battery backup power.

All inputs and outputs of the  $\mu$ PD5101L and  $\mu$ PD5101L-1 are TTL compatible. Two chip enables  $(\overline{CE}_1, CE_2)$  are provided, with the devices being selected when  $\overline{CE}_1$  is low and CE2 is high. The devices can be placed in standby mode, drawing 10  $\mu$ A maximum, by driving  $\overline{CE}_1$  high and inhibiting all address and control line transitions. The standby mode can also be selected unconditionally by driving CE2 low.


The  $\mu$ PD5101L and  $\mu$ PD5101L-1 have separate input and output lines. They can be used in common I/O bus systems through the use of the OD (Output Disable) pin and OR-tying the input/output pins. Output data is the same polarity as input data and is nondestructively read out. Read mode is selected by placing a high on the R/W pin. Either device is guaranteed to retain data with the power supply voltage as low as 2.0 volts. Normal operation requires a single +5 volt supply.

The µPD5101L and µPD5101L-1 are fabricated using NEC's silicon gate complementary MOS (CMOS) process.

#### **FEATURES**

- Directly TTL Compatible All Inputs and Outputs
- Three-State Output
- Access Time 650 ns (μPD5101L); 450 ns (μPD5101L-1)
- Single +5V Power Supply
- CE<sub>2</sub> Controls Unconditional Standby Mode
- · Available in a 22-pin Dual-in-Line Package


#### PIN CONFIGURATION



#### PIN NAMES

DI <sub>1</sub> DI <sub>4</sub>	Data Input
A <sub>0</sub> A <sub>7</sub>	Address Inputs
R/W ·	Read/Write Input
CE <sub>1</sub> , CE <sub>2</sub>	Chip Enables
OD	Output Disable
DO <sub>1</sub> – DO <sub>4</sub>	Data Output
VCC	Power (+5V)
DO <sub>1</sub> – DO <sub>4</sub>	Data Output

## μPD5101L



**BLOCK DIAGRAM** 

 $0^{\circ}$ C to  $+70^{\circ}$ C Storage Temperature ..... -40°C to +125°C Voltage On Any Pin With Respect to Ground . . . . . . -0.3 Volts to V<sub>CC</sub> +0.3 Volts 

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25°C

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = +5V \pm 5\%$ , unless otherwise specified.

		LIMITS		S		
PARAMETER	SYMBOL	MIN	түр 🛈	MAX	UNIT	TEST CONDITIONS
Input High Leakage	LIH ②		,	. 1	μА	V <sub>IN</sub> = V <sub>CC</sub>
Input Low Leakage	LIL@			-1	μΑ	V <sub>IN</sub> = 0V
Output High Leakage	¹LOH②			1	μΑ	$\overline{CE}_1$ = 2.2V, $V_{OUT}$ = $V_{CC}$
Output Low Leakage	ILOL ②			-1	μΑ	CE <sub>1</sub> = 2.2V, V <sub>OUT</sub> = 0.0V
Operating Current	I <sub>CC1</sub>			22	mA	V <sub>IN</sub> = V <sub>CC</sub> Except CE <sub>1</sub> ≤0.65V, Outputs Open
Operating Current	I <sub>CC2</sub>			27	įmΑ	V <sub>IN</sub> = 2.2V Except CE <sub>1</sub> ≤0.65V, Outputs Open
Standby Current	lccl@			10	μА	V <sub>IN</sub> = 0 to 5.25V CE <sub>2</sub> ≤ 0.2V
Input Low Voltage	VIL	-0.3		0.65	, A	
Input High Voltage	VIH	2.2		Vcc	V	,
Output Low Voltage	VOL			0.4	٧	I <sub>OL</sub> = 2.0 mA
Output High Voltage	V <sub>OH1</sub>	2.4			٧	I <sub>OH</sub> = -1.0 mA
Output High Voltage	V <sub>OH2</sub>	3.5			٧	ΙΟΗ = -100 μΑ

Notes: 1 Typical values at  $T_a = 25^{\circ}$ C and nominal supply voltage.

② Current through all inputs and outputs included in ICCL.

·		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance (All Input Pins)	CIN		4	8	pF	. V <sub>IN</sub> 0V
Output Capacitance	COUT		8	12	pF	V <sub>OUT</sub> 0V

ABSOLUTE MAXIMUM

**RATINGS\*** 

DC CHARACTERISTICS

**CAPACITANCE** 

 $T_a$  = 0° C to 70° C;  $V_{CC}$  = 5V±5%, unless otherwise specified

		LIMITS							Ì
PARAMETER	SYMBOL		5101L	-		5101L-	1	UNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
Read Cycle	tRC	650			450	٠.		ns	Input pulse amplitude: 0.65 to 2.2 Volts
Access Time	t <sub>A</sub>			650			450	·ns	Input rise and fall
Chip Enable (CE <sub>1</sub> ) to Output	tCO1			600			400	ns	times: 20 ns
Chip Enable (CE <sub>2</sub> ) to Output	tCO2			700			500	ns	Timing measurement reference level:
Output Disable to Output	, tOD			350			250	ns	1.5 Volt Output load: ITTL
Data Output to High Z State	<sup>t</sup> DF	0		150	,O		130	ns	Gate and C <sub>L</sub> = 100 pF
Previous Read Data Valid with Respect to Address Change	<sup>t</sup> OH1	. 0			0			ns	
Previous Read Data Valid with Respect to Chip Enable	<sup>t</sup> OH2	0			0			ns	

 $T_a = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5V\pm5\%$ , unless otherwise specified


				LIN	IITS	12.5			
PARAMETER	SYMBOL		5101L			5101L	1	ÚNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
Write Cycle	tWC	650			450		,	ns	Input pulse amplitude:
Write Delay	.taw	150			130			ns	0.65 to 2.2 Volts
Chip Enable (CE <sub>1</sub> ) to Write	t <sub>CW1</sub>	550			350			ns -	Input rise and fall times: 20 ns
Chip Enable (CE <sub>2</sub> ) to Write	tCW2	550		. 5	350			ns	Timing measurement reference level:
Data Setup	tDW	400			250			ns	1.5 Volt
Data Hold	tDH	100			50		1.	ns	Output load: ITTL
Write Pulse	tWP	400			250			ns	Gate and C <sub>1</sub> =
Write Recovery	twR	50			50			ns	100 pF
Output Disable Setup	<sup>t</sup> DS	150			130		,	18 (	

### LOW VCC DATA RETENTION T<sub>a</sub> = 0°C to 70°C CHARACTERISTICS


		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
V <sub>CC</sub> for Data Retention	VCCDR	+2.0			V	CE <sub>2</sub> ≤ +0.2V
Data Retention Current	ICCDR			+10	μΑ	V <sub>CCDR</sub> = +2.0V CE <sub>2</sub> ≤ +0.2V
Chip Deselect Setup Time	<sup>†</sup> CDR	0	1.		ns	
Chip Deselect Hold Time	tR .,	tRC①			ns	

Note: 1  $t_{RC}$  = Read Cycle Time

### 33 S 324 **READ CYCLE**



### TIMING WAVEFORMS




Notes:

Typical values are for T<sub>a</sub> = 25°C and nominal supply voltage.

OD may be tied low for separate I/O operation.


During the write cycle, OD is "high" for common I/O and

During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.




LOW  $V_{CC}$  DATA RETENTION

## TYPICAL OPERATING CHARACTERISTICS



## PACKAGE OUTLINE μPD5101LC



ITEM	MILLIMETERS	INCHES
А	28.0 Max.	1,10 Max.
В	1.4 Max.	0.025 Max.
С	2.54	0.10
D	0.50 0.10	0.02 · 0.004
E	25.4	1.0
F	1.40	0.055
G	2.54 Min.	0.10 Min.
н	0.5 Min.	0.02 Min.
ī	4.7 Max.	0.18 Max.
J	5.2 Max.	0.20 Max.
K	10.16	0.40
L	8.5	0.33
М	0.25 <sup>+0.10</sup> 0.05	0.01 +0.004 0.002

## **NEC Microcomputers, Inc.**



### 1K X 4 BIT STATIC CMOS RAM


### DESCRIPTION

The NEC  $\mu$ PD444/6514 is a 4096 bit Random Access Memory fabricated using the NEC CMOS process. This yields devices with low operating power and standby currents of exceptionally low magnitude. These characteristics make the  $\mu$ PD444/6514 ideal for applications requiring battery backup. In addition, the compatibility of the  $\mu$ PD444/6514 with 2114-type devices affords the designer a higher degree of flexibility.

### **FEATURES**

- Low Power Operation
- Excellent Speed Operation (300 ns access time)
- TTL Compatible on Inputs and Outputs
- Completely Static Operation
- Single +5V Supply
- Common Data Input and Output Using Three-State Outputs
- The Basic Part Operates at +4V to +7V
- Data Retention is Guaranteed to +2V on All Parts
- Replacement for 2114 and Equivalent Devices

### PIN CONFIGURATION



## **NEC Microcomputers, Inc.**



### **FULLY DECODED 4096 STATIC CMOS RAM**

### DESCRIPTION

The  $\mu$ PD445L is a very low power 4,096 bit (1024 words by 4 bits) static RAM fabricated with NEC's complementary MOS (CMOS) process. It has two chip enable inputs ( $\overline{\text{CE}}_1$ , CE2). Minimum standby current is drawn when  $\overline{\text{CE}}_1$  is at a high level, while inhibiting all address and control line transitions or, unconditionally when CE2 is at a low level. This device ideally meets the low power requirements of battery operated systems and battery back-up systems for non-volatility of data.

The µPD445L uses fully static circuitry requiring no clocking. Output data is read out non-destructively by placing a high on the R/W pin and has the same polarity as input data. All inputs and outputs are directly TTL compatible. The device has common input/output data busses and an OD (Output Disable) pin for use in common I/O bus systems.

The  $\mu PD445L$  is guaranteed to retain data with the power supply voltage as low as 2.0 volts.

### **FEATURES**

- Single +5V Power Supply
- Ideal for Battery Operation
- · Low Standby Power for Data Retention
- Simple Memory Expansion Chip Enable Inputs
- Access Time 650 ns Max. (μPD445L)
   450 ns Max. (μPD445L-1)
- Directly TTL Compatible All Inputs and Outputs
- Common Data Input and Output
- Static CMOS No Clocks Refreshing Required
- 20 Pin Dual-In-Line Plastic Package

### PIN CONFIGURATION


A3 🗖	1.		20	D ∨cc
A2 🗆	2		19	A4
A1 🗆	3		18	□ R/W
A0 🗖	4		17	CE <sub>1</sub>
A5 🗖	5	$\mu$ PD	16	00
A6 🗆	6	445L	15	CE <sub>2</sub>
A7 🗆	7		14	<b>A</b> 8
GND	8		13	□ A9
1/01	9		12	1/04
1/02	10		11	☐ I/O <sub>3</sub>
				j

### PIN NAMES

A <sub>0</sub> -A <sub>9</sub>	Address Input
OD	Output Disable
R/W	Read/Write
CE <sub>1</sub>	Chip Enable 1
CE <sub>2</sub>	Chip Enable 2
1/01-1/04	Data Input/Output
V <sub>CC</sub>	Power Supply
GND	Ground

### **OPERATION MODES**

CE <sub>1</sub>	CE <sub>2</sub>	OD,	Chip	Output Mode			
0	1	0	Selected	Data Out			
0	1	1	Selected	High Impadance			
(	Others		Non-Selected	High Impedance			



 Operating Temperature
 -10°C to +70°C

 Storage Temperature
 -40°C to +125°C

 All Output Voltages
 -0.3 to V<sub>CC</sub> +0.3 Volts

 All Input Voltages
 -0.3 to V<sub>CC</sub> +0.3 Volts

 Supply Voltage V<sub>CC</sub>
 -0.3 to +7 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = -10 \text{ to } +70^{\circ}\text{C}; +5\text{V} \pm 10\%$ 

		l	LIMITS			TEST
PARAMETER	SYMBOL	. MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	V <sub>IH</sub>	+2.2		Vcc	٧	
Input Low Voltage	VIL	-0.3		+ 0.65	V	
Output High Voltage	Vон1	+2.4			V	I <sub>OH</sub> = -1.0 mA I <sub>OH</sub> = -100 μA
Output Low Voltage	V <sub>OH2</sub>	+3.5	-	+ 0.4	V	I <sub>OL</sub> = +2.0 mA
Input/Leakage Current High	LIH			+ 1.0	μА	VI = VCC
Input Leakage Current Low	<sup>I</sup> LIL			- 1.0	μА	V <sub>I</sub> = 0V
Output Leakage Current High	lloh			+ 1.0	μА	$\frac{V_O}{CE_1} = V_{CC}$
Output Leakage Current Low	LOL			1.0	μА	$\frac{V_O}{CE_1} = 0V,$
Supply Current	ICC1		12	25	mA	Outputs Open $ \frac{V_{\parallel}}{CE_{\parallel}} = V_{CC} \text{ except} $ $ \frac{V_{\parallel}}{CE_{\parallel}} \leq 0.65V $
Supply Current	ICC2		16	30	mA	Outputs Open $V_{\parallel} = 2.2V \text{ except}$ $\overline{CE}_{\parallel} \leq 0.65V$
Standby Current	ICCL			40	μА	V <sub>1</sub> = 0 to 5.25V Except CE <sub>2</sub> ≤ 0.2V

ABSOLUTE MAXIMUM RATINGS\*

DC CHARACTERISTICS

### **AC CHARACTERISTICS**

 $T_{a} = -10^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5 V \pm 10\%$ 

			LIN	IITS	7		
and the second		445L 445L-1			TEST		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read Cycle Time	<sup>t</sup> RC	650		450	. 3	ns	,
Access Time	tA		650		450	ns	Input Voltage Levels
Chip Enable (CE <sub>1</sub> ) to Output	<sup>t</sup> CO1		600	,	400	ns	V = +0.65 to +2.2V
Chip Enable (CE <sub>2</sub> ) to Output	tCO2		700		500	ns	Input Rise Time 20 ns
Output Enable to Output	<sup>t</sup> OD		350		250	ns	Input Fall Time 20 ns
Output Disable (OD) to Floating	<sup>t</sup> DF	0	150	0	130	ns	Timing Measurement Reference Level =
Data Output Hold Time	<sup>‡</sup> OH1	0		0	,	ns	+1.5V Output Load
Chip Disable to Floating	<sup>†</sup> OH2	0		0		ns	1 TTL + 100 pF
Address Rise and Fall Time	t <sub>r</sub> t <sub>f</sub>		300	,	300	ns	For Address change during Chip Enabled

### WRITE CYCLE

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 10\%$ 

,			LIN	IITS			
* ' , '		44	5L	445	L-1	1	TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Write Cycle Time	tWC	650		450		ns	
Address Setup Time	<sup>t</sup> AW	150		130		ns	Input Voltage Levels  V <sub>I</sub> = +0.65 to +2.2V
Chip Enable (CE <sub>1</sub> ) to Write End	<sup>t</sup> CW1	550		350		., ns	Input Rise Time
Chip Enable (CE <sub>2</sub> ) to Write End	<sup>t</sup> CW2	550	.7	350		ns	Input Fall Time 20 ns
Data Setup Time	tDW	400		250		ns	
Data Hold Time	<sup>t</sup> DH	100		50		ns	Timing Measurement
Write Pulse Width	tWP	400		250		ns ·-	Reference Level =
Address Hold Time	<sup>t</sup> WR	50		50		ns	+1.5V
Output Disable Setup Time	tDS	150	. ,	130		ns	·
Address Rise and Fall Time	t <sub>r</sub>		300		300	ns	For Address change during Chip Enabled


### $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}$

## LOW VCC DATA RETENTION


Secretary of the secretary of the		L	IMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
V <sub>CC</sub> for Data Retention	VCCDR	+2.0	. 'V		V	CE <sub>2</sub> ≤ +0.2V	
Data Retention Current	CCDR			40	μА	V <sub>CCDR</sub> = +2.0V CE <sub>2</sub> ≤ +0.2V	
Chip Deselect Setup Time	tCDR	0			ns		
Chip Deselect Hold Time	tŔ	t <sub>RC</sub>			ns		

Note: 1 t<sub>RC</sub> = Read Cycle Time


### READ CYCLE



### WRITE CYCLE




## LOW VCC DATA RETENTION



Note 1 Apply less than VCCDR to all inputs for data retention mode.

 $T_a = 25^{\circ}C; f = 1 MHz$ 

CAPACITANCE			LIMITS			TEST	
	PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
	Input Capacitance	CI		5	8	pF	V <sub>I</sub> = 0V
	Output Capacitance	СО		8 12		pF	VO = 0V



ITEM	MILLIMETERS	INCHES
Α	27.00	1.07
В	2.07	0.08
С	2.54	0.10
D	0.50	0.02
E	22.86	0.90
F	1.20	0.05
G	2.54 MIN	0.10 MIN
Н	0.50 MIN	0.02 MIN
1	4.58 MAX	0.18
J	5.08 MAX	0.20
К	10,16	0.40
L	8.60	0.39
М	0.25 <sup>+0.10</sup> -0.05	0.01 +0.004 -0.002



## **NEC Microcomputers, Inc.**



# FULLY DECODED 2048 BIT ELECTRICALLY ERASABLE AND PROGRAMMABLE READ ONLY MEMORY

### DESCRIPTION


The  $\mu$ PD454 EEPROM, a 256 Words x 8 Bits Read Only Memory, is designed for rapid development of microcomputer systems. The ability to electrically program, erase, and reprogram the  $\mu$ PD454 provides a fast and convenient means of debugging both hardware and software designs.

The  $\mu$ PD454 is pin for pin compatible with NEC's  $\mu$ PD464 mask programmed ROM.


### **FEATURES**

- Electrically Erasable and Programmable
- Fully Decoded, 256 Words x 8 Bits Organization
- Access Time 800 ns Max
- Low Power: 245 mW (Typ.) in Read Operation
   670 mW (Typ.) in Programming Operation
- Fast Programming and Erasure Speed
- Low Power for Programming and Erasure
- · Static, No Clock Required
- Input/Output TTL Compatible for Read and Programming Operation
- Three-State Output, OR-Tie Capability
- N-Channel MOS Fabrication
- Two Power Supplies, +12V and +5V for Read Operation
  - 24 Pin Ceramic DIP

### PIN CONFIGURATION



**BLOCK DIAGRAM** 



Operating Temperature ...... -10°C to +70°C ABSOLUTE MAXIMUM All Input Voltages .....-0.3 to +11 Volts ① Supply Voltage VDD .....-0.3 to +15 Volts<sup>①</sup> Supply Voltage PG . . . . . . . . . . . . . . . . -0.3 to +30 Volts ① ② Supply Voltage VCL ..... -0.3 to +43 Volts ① ② Notes:

① Relative to V<sub>BB</sub>. 2 Data in the memory cell is not guaranteed to be preserved.

Specifies ratings which will not cause permanent damage to the device.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

PARAMETER	SYMBOL		LIMITS			TEST CONDITIONS
PARAMETER	SAMBOL	MIN	TYP	MAX	UNII	TEST CONDITIONS
Input Capacitance	CIN			10	pF	f = 1 MHz
Output Capacitance	COUT			15	pF	f = 1 MHz

**CAPACITANCE** 

**RATINGS\*** 


### PIN DEFINITION

		PIN	
NO.	SYMBOL	NAME	FUNCTION
1	CS	CHIP SELECT	Chip selection, active low
2-9	A0-A7	ADDRESS BUS	Memory address
10	$P_{G}$	+26V (TYP) Power Supply	Power supply for programming operation
11	VCL	+36V (TYP) Power Supply	Power supply for erasing operations
12	V <sub>BB</sub>	Substrate Power Supply	Power supply
13	VSS	GROUND	Ground Reference
14	V <sub>DD</sub> ·	+12V Power Supply	Power supply for read operations
15	VcG	-44 to +30 Power Supply	Power supply for control of programming and erasure operations
16-23	D7-D0	Data Input/Output	Data In for programming operations.  Data Output for read operations.
24	√cc	+5V Power Supply	Power supply for read operations

### SUPPLY VOLTAGES


Typical values. Unit - Voltage

ybrcar varioes. Offit - Voltage.										
PIN	V <sub>DD</sub> (14)	V <sub>CC</sub> (24)	V <sub>BB</sub> (14)	P <sub>G</sub> (10)	V <sub>CL</sub> (11)	V <sub>CG</sub> (15)	V <sub>SS</sub> (13)			
Read	+12	+5	0	0	0	0	0			
Program	0	0	2	+26	ō.	+26	0			
Erase	0	0	5	0	+36	40	Open			
Verify "0"	+12	+5 .		0	0	+3	. 0			
Verify "1"	+12	+5		0	0	-3	0			



- Notes: \* = Either High or Low Level, or
  - $\begin{array}{ll} \begin{array}{ll} \begin{array}{ll} \begin{array}{ll} R_{CG} \text{ and } R_{CL} \text{ are Protection Resistors} \\ R_{CG} = 10 \text{ k}\Omega : 10\%, 1/4W \\ R_{CL} = 200\Omega : 10\%, 10W \\ \end{array} \\ \begin{array}{ll} \begin{array}{ll} R_{CG} \text{ may be left connected in Read Mode} \end{array}$
- 2 R<sub>CG</sub> may be left connected in Read M

### PACKAGE OUTLINE μPD454D



ITEM	MILLIMETERS	INCHES		
Ä	32.5 MAX	1.28 MAX		
В	2.28	0.09		
C ·	2.54	0.1		
D.	0.5 ± 0.1	0.02 ± 0.004		
Е	27.94	1.1		
F	1.20 MIN	0.047 MIN		
, G	3.2 MIN	0.126 MIN		
e ÎĤ≎.	1.0 MIN	0.04 MIN		
1-	4.2 MAX	0.165 MAX		
J	5.2 MAX	0.205 MAX		
К	15.24	0.6		
L	13.9	0.55		
, M .	0.30 ± 0.1	0.012 ± 0.004		

## μ PD454

 $T_a$  = -10 to +70°C,  $V_{DD}$  = +12V ± 5%,  $V_{CC}$  = +5V ± 5%,  $V_{BB}$  =  $V_{G}$  =  $V_{CL}$  =  $V_{CG}$  =  $V_{SS}$  = 0V


PARAMETER	SYMBOL		LIMITS		UNIT	TEST
FANAMETER	3 TIVIBUL	MIN	TYP	MAX	ONT	CONDITIONS
Input High Voltage	YIH	3.0		Vcc	V	
Input Low Voltage	VIL	0		0.7	V	
Output High Voltage	Vон	3.5			V	I <sub>OH</sub> = -2.0 mA
Output Low Voltage	VOL			0.5	V	I <sub>OL</sub> = 1.7 mA
Input Leakage Current High	<sup>1</sup> LIH			±10 <u>.</u>	μΑ	V <sub>I</sub> = +3.0V
Input Leakage Current Low	LIL			-10	μΑ	V <sub>1</sub> = +0.7V
Output Leakage Current High	ILOH	-	,	+100	μΑ .	<del>CS</del> = "1" V <sub>O</sub> = 3.5V
Output Leakage Current Low	LOL			-10	μΑ	<del>CS</del> = "1" V <sub>O</sub> = 0.4V
V <sub>DD</sub> Supply Current	IDD	-	20		mA	
V <sub>CC</sub> Supply Current	lcc			0.3	mA	with no load

# READ OPERATION DC CHARACTERISTICS

 $T_a = -10 \text{ to } +70^{\circ}\text{C}, \ V_{DD} = +12\text{V} \pm 5\%, \ V_{CC} = +5\text{V} \pm 5\%, \ V_{BB} = P_G = V_{CL} = V_{CG} = V_{SS} = 0\text{V}$ 

DADAMETED	SYMBOL		LIMITS			TEST
PARAMETÈR	STIVIBUL	MIN	TYP	MAX	UNIT.	CONDITIONS
Access Time	†ACC			800	ns	
CS to Output On Delay	<sup>t</sup> CD(on)			200	ns	1 TTL + 100 pF
CS to Output Off Delay	<sup>t</sup> CD(off)	0		200	ns	
Output Hold Time	<sup>t</sup> OH	0		÷	, ņs	

AC CHARACTERISTICS



### **PROGRAMMING OPERATION**

Before the µPD454 is programmed the device must be erased. All bit locations must contain a zero (0). The µPD454 programming procedure is word by word one word at a time.


DC CHARACTERISTICS T<sub>a</sub> = 25°C ± 2°C, V<sub>DD</sub> = V<sub>CC</sub> = V<sub>SS</sub> = V<sub>CL</sub> = 0V.  $\overline{\text{CS}}$  = Either HIGH or LOW level.

DADAMETER	avano.		LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	3.0		Vcc	>	
Input Low Voltage	VIL	0	, -	0.7	V .	
Supply Voltage	V <sub>BB</sub>	-1.9	-2.0	-2.1	٧.	
Supply Voltage	P <sub>G</sub> .	25	26	27	٧	
Supply Voltage	V <sub>CG</sub>	25	26	27	٧	through R <sub>CG</sub>
Supply Current (V <sub>BB</sub> )	<sup>1</sup> ВВ		-8		mA	
Supply Current (P <sub>G</sub> )	<sup>I</sup> G		+ 25		mA	1.
Supply Current (V <sub>CG</sub> )	l <sub>CG</sub>			+10	μΑ	,

### AC CHARACTERISTICS

 $T_a = 25^{\circ} \text{C} \pm 2^{\circ} \text{C}$ ,  $V_{DD} = V_{CC} = V_{SS} = V_{CL} = 0V$ .  $\overline{CS} = \text{Either HIGH or LOW level}$ .

PARAMETER	SYMBOL	LIMITS			UNIT	TEST
PANAMETER	STIMBUL	MIN	TYP	MAX	CIVIT	CONDITIONS
Address Setup Time	<sup>t</sup> ASW	10			μs	
Address Hold Time	<sup>t</sup> AHW	10			μs	
Write Data Width	tww	20		100	ms	per one word
V <sub>BB</sub> Setup Time	T <sub>BS</sub>	1.0			μs	-
V <sub>BB</sub> Hold Time	T <sub>BH</sub>	1.0			μs	,
P <sub>G</sub> , V <sub>CG</sub> Setup Time	T <sub>PS</sub>	.10		1	μs	,



### **μ** PD454

 $T_a = 25^{\circ}C \pm 2^{\circ}C$ ,  $V_{DD} = V_{CC} = P_G = 0V$ ,  $V_{SS} = 0V$  $\overline{CS}$ , A<sub>0</sub> – A<sub>7</sub> and D<sub>0</sub> – D<sub>7</sub> = Either HIGH or LOW level, or non-connected

## **ERASURE OPERATION\***


DC CHARACTERISTICS

PARAMETER	SYMBOL		LIMITS		UNIT	TEST
PARAMETER	STIVIBUL	MIN	TYP	MAX	ONT	CONDITIONS
Supply Voltage	V <sub>BB</sub>	-4.75	-5.0	- 5.25	V	
Supply Voltage	<sup>∨</sup> CL	+35	+36	+37	V	through R <sub>CL</sub>
Supply Voltage	V <sub>CG</sub>	- 39	-40	-41	V	through R <sub>CG</sub>
Supply Current (V <sub>BB</sub> )	ВВ	,		-235	_ mA	Initial peak current. See
Supply Current (V <sub>CL</sub> )	<sup>I</sup> CL			-235	mA	timing chart.
Supply Current (V <sub>CG</sub> )	<sup>I</sup> CG			-20	μΑ	

 $T_a$  = 25°C ± 2°C,  $V_{DD}$  =  $V_{CC}$  =  $P_G$  = 0V,  $V_{SS}$  = 0V  $\overline{CS}$ ,  $A_0$  –  $A_7$  and  $D_0$  –  $D_7$  = Either HIGH or LOW level, or non-connected

PARAMETER	SYMBOL	LIMITS	UNIT	TEST		
PARAMETER	STIVIBUL	MIN	TYP -	MAX	UNIT	CONDITIONS
Clear Time	T <sub>CL</sub>			60	sec	
V <sub>BB</sub> Setup Time	T <sub>BS</sub>	0			μs	
V <sub>BB</sub> Hold Time	T <sub>BH</sub>	0			μs	
V <sub>CG</sub> Setup Time	TCS	1.0			μs	
V <sub>CG</sub> Hold Time	T <sub>CH</sub>	1.0			μs	

AC CHARACTERISTICS



<sup>\*</sup>Erasure operation clears all 2048 bits to Logic "0" simultaneously.

## **NEC Microcomputers, Inc.**



# FULLY DECODED 8192 BIT ELECTRICALLY ERASABLE AND PROGRAMMABLE READ ONLY MEMORY

### DESCRIPTION


The  $\mu$ PD458 is an Electrically Erasable and Reprogrammable Read Only Memory (EEPROM), organized as 1024 words by 8 bits.

The µPD458 is fabricated with N-channel MOS technology and is packaged in a 28 pin ceramic DIP.


### FEATURES

- Electrically Erasable and Reprogrammable
- Fully Decoded, 1024 Words x 8 Bits Organization
- Access Time 450 ns max.
- Fast Programming and Erasure Speed
- Simple Worst-case Verification of Programmed Data and Erasure
- Static, No Clock Required
- Input/Output TTL Compatible for Read and Programming Operation
- Three-State Output, OR-Tie Capability
- N-Channel MOS
- Two Power Supplies, +12V and +5V for Read
- 28 Pin Ceramic DIP

### PIN CONFIGURATION



NC: No Connection



**BLOCK DIAGRAM** 

Operating Temperature
Storage Temperature
All Output Voltages
All Input Voltages
Supply Voltage VDD0.3 to +15 Volts (1)
Supply Voltage VCC
Supply Voltage VBB
Supply Voltage PG
Supply Voltage VCL
Supply Voltage VCG

ABSOLUTE MAXIMUM RATINGS\*

Notes: 1 Relative to V<sub>BB</sub>.

② Data in the memory cell is not guaranteed to be preserved. Specifies ratings which will not cause permanent damage to the device.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$T_a = 25^{\circ}C$$


### **CAPACITANCE**

DARMETER	SYMBOL	- migt	LIMITS	11. 7.7	LINIT	TEST CONDITIONS
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	pF	f = 1 MHz
Output Capacitance	COUT	100		15	pF.	f = 1 MHz

### SUPPLY VOLTAGES

Typical values. Unit - Voltage.

PIN	V <sub>DD</sub> (23)	V <sub>CC</sub> (28)	V <sub>BB</sub> (14)	P <sub>G</sub> (15)	V <sub>CL</sub> (16)	V <sub>CG</sub> (13)	V <sub>SS</sub> (12)
Read	+12	+5	0	0	0	0	0.
Program	0	0	-2	+26	0	+26	0
Erase	0	0.	5	0	+36	-40	0 or Open
Verify "0"	+12	+5		0	· 0	: +3	0
Verify "1"	+12	+5		0	o		0



Notes:

- \* = Either High or Low Level, or Open.
- 1 R<sub>CG</sub> and R<sub>CL</sub> are Protection Resistors R<sub>CG</sub> = 10 k $\Omega$  ± 10%, 1/4W R<sub>CL</sub> = 200 $\Omega$  ± 10%, 10W
- 2 RCG may be left connected in Read Mode.

### PIN IDENTIFICATION

	PIN .	INPUT/					
NO.	SYMBOL	OUTPUT	FUNCTION				
1 — 8, 26, 27	A <sub>0</sub> – A <sub>9</sub>	Input	Address Input				
-24	CS ,	Input	Chip Select Input (Active Low)				
9 – 11,	0 0-	Output	Data Out for Read Operation				
<sup>3</sup> 17.− 21	0 <sub>1</sub> – 0 <sub>8</sub>	Input	Data Input for Programming Operation				
15	PG	Power Supply	Power Supply for Programming Operation				
16	V <sub>CL</sub>	Power Supply	Power Supply for Erasure Operation				
13	V <sub>CG</sub>	Power Supply	Power Supply for Control Gate for Programming and Erasure Operation				
14	V <sub>BB</sub>	<sup>a</sup> Power Supply	Power Supply for Substrate Bias				
23	v <sub>DD</sub>	Power Supply	+12V Power Supply for Read Operation				
28	v <sub>cc</sub>	Power Supply	+5V Power Supply for Read Operation				
12	$V_{SS}$	GND	Ground Reference				

## $\mu$ PD458

 $T_a$  = -10 to +70°C,  $V_{DD}$  = +12V ± 5%,  $V_{CC}$  = +5V ± 5%,  $V_{BB}$  =  $P_G$  =  $V_{CL}$  =  $V_{CG}$  =  $V_{SS}$  = 0V

BB G CL	• 00 • 33					
PARAMETER	SYMBOL		LIMITS		UNIT	TEST
FARAMETER	STWIDGE	MIN	TYP	MAX	CIVIT	CONDITIONS
Input High Voltage	V <sub>IH</sub>	3.0		VCC	V	
Input Low Voltage	VIL	0		0.7	V	A STATE OF THE STA
Output High Voltage	VOH	3.5			V	I <sub>OH</sub> = -2.0 mA
Output Low Voltage	VOL	*.		0.5	V	IOL = 1.7 mA
Input Leakage Current High	LIH		,	+10	μΑ	V <sub>I</sub> = +3.0V
Input Leakage Current Low	. LIL			-10	μΑ	V <sub>I</sub> = +0.7V
Output Leakage Current High	LOH		. ,	+20	μΑ	<del>CS</del> = "1" V <sub>O</sub> = 3.5V
Output Leakage Current Low	ILOL			-10	μA	<del>CS</del> = "1" V <sub>O</sub> = 0.4V
V <sub>DD</sub> Supply Current	lDD		55	80	mA	
V <sub>CC</sub> Supply Current	<sup>1</sup> cc		20	30	mA	with no load

# READ OPERATION DC CHARACTERISTICS

$$\begin{split} &T_a = -10 \text{ to } +70^{\circ}\text{C}, \ V_{DD} = +12\text{V} \pm 5\%, \ V_{CC} = +5\text{V} \pm 5\%, \\ &V_{BB} = P_G = V_{CL} = V_{CG} = V_{SS} = 0\text{V} \end{split}$$

	SYMBOL		LIMITS	3	LINIT	TEST
PARAMETER	STIVIBUL	MIN	TYP	MAX	UNIT	CONDITIONS
Access Time	tACC			450	ns -	
CS to Output On Delay	<sup>t</sup> CD(on)			200	ns	1 TTL + 100 pF
CS to Output Off Delay	<sup>t</sup> CD(off)	. 0		200	ns	·
Output Hold Time	<sup>t</sup> OH	0			ns	

AC CHARACTERISTICS

A<sub>0</sub> - A<sub>9</sub>

| 3.0V | 0.7V | 0

### **PROGRAMMING OPERATION**

Programming is performed word by word and one word at a time. Address and an 8 bit programming word for that address should be input at the same time. High level data "1" given through one of Data Input terminals  $(O_1-O_8)$  writes a high level data "1" into the memory cell specified with the address input and its bit position.

After erasure, all memory cells of the  $\mu$ PD458 contain cleared data "0". By this programming operation, only the memory cells which contain data "0" are programmed to high level data "1" by high level input. Thus before normal programming operation, the  $\mu$ PD458 should undergo erasure operation to clear all bits to "0".

DC CHARACTERISTICS


 $T_a = 25^{\circ}C \pm 2^{\circ}C$ ,  $V_{DD} = V_{CC} = V_{SS} = V_{CL} = 0V$ .  $\overline{CS} = Either HIGH or LOW level.$ 

PARAMETER	0)/04001		LIMITS	3		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	3.0		5.25	٧	
Input Low Voltage	VIL	0		0.7	V	
Supply Voltage	V <sub>BB</sub>	-1.9	-2.0	- 2.1	V	
Supply Voltage	P <sub>G</sub>	25	26	27	V	
Supply Voltage	V <sub>CG</sub>	25	26	27	V	through R <sub>CG</sub>
Supply Current (V <sub>BB</sub> )	1 <sub>BB</sub>		-8	- 15	mA ·	
Supply Current (P <sub>G</sub> )	l <sub>G</sub>		+30	+50	mA	,
Supply Current (V <sub>CG</sub> )	ICG		-	+20	μΑ	

### AC CHARACTERISTICS

 $T_a = 25^{\circ} C \pm 2^{\circ} C$ ,  $V_{DD} = V_{CC} = V_{SS} = V_{CL} = 0V$ .  $\overline{CS} = Either HIGH or LOW level.$ 

PARAMETER	CVMDOL		LIMITS			TEST
PARAMETER	SYMBOL	MIN	ΤΫ́P	MAX	UNIT	CONDITIONS
Address Setup Time	<sup>t</sup> ASW	10			μs	
Address Hold Time	<sup>t</sup> AHW	10			μs	
Write Data Width	tww	40		100	ms	per one word
V <sub>BB</sub> Setup Time	T <sub>BS</sub>	1.0			μs	,
V <sub>BB</sub> Hold Time	T <sub>BH</sub> .	1.0			μs	
P <sub>G</sub> , V <sub>CG</sub> Setup Time	T <sub>PS</sub>	10			μs	·



## **μ** PD458

 $T_a$  = 25°C  $\pm$  2°C,  $V_{DD}$  =  $V_{CC}$  =  $P_G$  = 0V,  $V_{SS}$  = 0V or Open  $\overline{\text{CS}}$ ,  $A_0$  –  $A_9$  and  $0_1$  –  $0_8$  = Either HIGH or LOW level, or non-connected


ERASURE OPERA	ATION*
DC CHADACTED	POLICE

PARAMETER	SYMBOL		LIMITS	-9	UNIT	TEST
PARAMETER	STIVIBUL	MIN	TYP	MAX	ONT	CONDITIONS
Supply Voltage	V <sub>BB</sub>	-4.75	- 5.0	-5.25	<b>∧</b>	
Supply Voltage	V <sub>CL</sub>	+35	+36	+37	V	through R <sub>CL</sub>
Supply Voltage	V <sub>CG</sub>	-39	-40	-41	٧	through R <sub>CG</sub>
Supply Current (V <sub>BB</sub> )	I <sub>BB</sub>			-240	, mA	Initial peak current. See
Supply Current (V <sub>CL</sub> )	<sup>I</sup> CL			+240	mA	timing chart.
Supply Current (V <sub>CG</sub> )	<sup>I</sup> CG			-20	μΑ	·

 $T_a$  = 25°C ± 2°C,  $V_{DD}$  =  $V_{CC}$  =  $P_G$  = 0V,  $V_{SS}$  = 0V or Open  $\overline{CS}$ ,  $A_0$  –  $A_9$  and 0.1 – 0.8 = Either HIGH or LOW level, or non-connected

DAD 4445750	CYMPOL		LIMITS			TEST
PARAMETER	SYMBOL	MIN.	TYP	MAX	UNIT	CONDITIONS
Clear Time	T <sub>CL</sub>		60		sec	
V <sub>BB</sub> Setup Time	T <sub>BS</sub>	0			μs	
V <sub>BB</sub> Hold Time	T <sub>BH</sub>	0			μs	,
V <sub>CG</sub> Setup Time	T <sub>CS</sub>	1.0			μs	
V <sub>CG</sub> Hold Time	T <sub>CH</sub>	1.0			μs	

AC CHARACTERISTICS



<sup>\*</sup>Erasure operation clears all 8192 bits to Logic "0" simultaneously.

### **APPENDIX** PROM PROGRAMMER DESIGN

To insure integrity and retention of data programmed in the  $\mu$ PD458. the following requirements are specified for the uPD458 supply voltage and current levels. The PROM PROGRAMMER should be designed such that voltages provided to the PROM socket be within the range specified on any occasion including power on/off to the programmer, power on/off to the  $\mu$ PD458, and in READ, WRITE or ERASE operation. Surge or noise voltages beyond the specified range are to be avoided.

Setting V<sub>DD</sub> = +12V  $\pm$  5%, V<sub>CC</sub> = +5V  $\pm$  5% and V<sub>CG</sub> = +3V  $\pm$  0.1V after erasure and comparing data read from the µPD458 with zero effectively tests for proper erasure.


Setting V<sub>DD</sub>= +12V  $\pm$  5%, V<sub>CC</sub> = +5V  $\pm$  5% and V<sub>CG</sub> = -3V  $\pm$  0.1V after programming and comparing data read from the  $\mu PD458$  with the desired data coupled with erase verification, provides a simple test of worst-case temperature and long-term data retention.

Under normal Read Mode conditions, V  $_{CG}$  should either be grounded directly or held at 0V  $\pm$  0.1V through R  $_{CG}.$  R  $_{CG}$  is required when any non-zero voltage is applied to VCG.

		LIMITS ②									
		READ		PROGRAM		OGRAM ERASE					TEST
SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	CONDITIONS
V <sub>DD</sub>	+11.4	+12	+12.6	-0.3	0	, +0.3	-0.3	. 0	+0.3	V	
VCC	+4.75	+5	+5.25	-0.3	0	+0.3	-0.3	0	+0.3	٧	
V <sub>,</sub> CG	-0.1	0	+0.1	+25	+26	+27	-39	-40	-41	V	
. V <sub>BB</sub>	-0.1	0	+0.1	-1.9	-2	-2.1	-4.75	-5	-5.25	٧	
PG	-0.3	0	+0.3	+25	+26	+27	-0.3	0	+0.3	٧	
VCL	-0.1	0	+0.1	-0.1	0	+0.1	+35	+36	+37	V	
Icc .		+20	+30			-0.2			-0.2	mA	1
IDD		+55	+80			-0.2			-0.2	mA	0
Icg			+10	<i>'</i>		+20			-20	μА	0 0 0
I <sub>BB</sub>			-0.2		-8	-15			-240	mA	1)
IPG			-0.2		+30	+50			-0.2	mA	1)
ICL			-0.5			-10			+240	mA	1


- (1) At typical supply voltage
- (2) All voltages relative to VSS = 0V.

### PACKAGE OUTLINE μPD458D



ITEM	MILLIMETERS	INCHES
Α	36:0 MAX.	1,41 MAX.
В	1.5 MAX.	0.059 MAX
С	2.54	0.1
D	0.50 ± 0.1	0.02 ± 0 004
E	33.0	1.299
F	1.27	0.05
G	3.2 MIN,	0.126 MIN
Н	1.0 MIN	0.04 MIN
1	3.3 MAX.	0.13 MAX.
J	5.2 MAX.	0.20 MAX.
Κ.	15.3	0.60
L	13.9	0.55
М	0.30 ± 0.1	0.012 ± 0.004

### μ PD458



## **NEC Microcomputers, Inc.**





## **16K ULTRAVIOLET ERASABLE PROM**

### DESCRIPTION

The  $\mu PD2716$  is a 16,384-bit Ultraviolet Erasable and Electrically Programmable Read Only Memory. Organized as 2048 words x 8 bits, it operates from a single +5 volt powe supply, making it ideal for microprocessor applications. It is pin-for-pin compatible with the  $\mu PD2316E$ , allowing economical changeover to a masked ROM for production quantities.

The µPD2716 features fast, simple, one pulse programming, controlled by TTL level signals. Total programming time for all 16,384 bits is only 100 seconds.

### **FEATURES**

- Access Time 450 ns Max
- 2048 Words x 8 Bits Organization
- Single +5V Supply
- Pin Compatible with μPD2316E Masked ROM
- Fast Programming
- TTL Level Controls for Reading and Programming
- Available in a 24 Pin Ceramic Package

### PIN CONFIGURATION


A7 🗆	1		24	þ∨cc
A6 □	2		23	<b>□</b> A8
A <sub>5</sub> [	3		22	<b>□</b> A9
A4 □	4		21	□ V <sub>PP</sub>
A3 🗆	5		20	D OE
A <sub>2</sub> $\Box$	6	$\mu$ PD	19	A10
A1 [	7	2716	18	CE
A <sub>0</sub>	8		17	07
∞□	9		16	<b>□</b> 06
01 🗆	10	•	15	05
02 🗆	11		14	04
GND 🗖	12		13	□ 03

### **PIN NAMES**

A()-A9	Addresses
CE/PGM	Chip, Enable/Program
ŌĒ	Output Enable
00-07	Outputa

MODE SELECTION									
MODE	CE/PGM	ŌĒ	Vpp	Vcc	OUTPUTS				
Read	VIL	VIL	+5	+5	DOUT				
Standby	· ViH	Don't Care	+5	+5	High Z				
Program	Pulsed VIL to VIH	ViH	+25	+5	DIN				
Program Verify	VIL	VIL	+25	+5	DOUT,				
Program Inhibit	VIL	ViH	+25	+5	High Z				

### μPD2716



**BLOCK DIAGRAM** 

 Operating Temperature
 -10°C to +80°C

 Storage Temperature
 -65°C to +125°C

 All Input Voltages
 +6 to -0.3 Volts ①

 All Output Voltages
 +6 to -0.3 Volts ①

 Supply Current Vpp
 +26.5 to -0.3 Volts ②

ABSOLUTE MAXIMUM RATINGS\*

Notes: 1 With Respect to Ground.

(2) With Respect to Ground During Program.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = 25^{\circ}C$ ; f = 1 MHz

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN		4	6	pF	V <sub>IN</sub> = 0V
Output Capacitance	COUT		8	12	pF	VOUT = 0V

Note: 1) This parameter is only sampled and is not 100% tested.

The recommended erasure procedure is to illuminate the window with a ultraviolet lamp which has a wavelength of 2537 angstroms (Å). The distance should be one inch from the window to the lamp. Erasure time will be from 19 to 45 minutes depending on the type of ultraviolet lamp. The amount of time required can be expressed as the total amount of ultraviolet energy incident to the window, expressed in watt-seconds per square centimeter. The  $\mu$ PD2716 requires an integrated dosage (ultraviolet intensity x exposure time) of 15 watt-seconds/cm². This erase energy includes sufficient guard-band to ensure complete erasure of all bits.

CAPACITANCE ①

**ERASURE OPERATION** 

### **READ OPERATION**

### DC CHARACTERISTICS

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V \pm 5\%; \bigcirc \bigcirc ; V_{PP} = V_{CC} \pm 0.6V \bigcirc \bigcirc$ 

			LIMITS	3		TEST
PARAMETER	SYMBOL	MIN	түр④	MAX	UNIT	CONDITIONS
Input Load Current	ILI			10	μΑ	V <sub>IN</sub> = 5.25V
Output Leakage Current	ILO			10	μΑ	V <sub>OUT</sub> ≈ 5.25V
Vpp Current	IPP12			12	mA	Vpp = 5.85V
VCC Current (Standby)	ICC1 2		10	25	mA	CE = VIH, OE = VIL
VCC Current (Active)	ICC2		57	100	mA	CE = CE = VIL
Input Low Voltage	VIL,	-0.1		0.8	. V	
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 1	. V	
Output Low Voltage	VOL			0.45	V	IOL = 2.1 mA
Output High Voltage	Vон	2.2			V	I <sub>OH</sub> = -400 μA

### **AC CHARACTERISTICS**

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = 5V \pm 5\% \text{ } \bigcirc \text{ } \bigcirc; V_{PP} = V_{CC} \pm 0.6V \text{ } \bigcirc$ 

		LIMITS			тезт ⑥	
PARAMETER	SYMBOL	MIN	TYP (4)	MAX	UNIT	CONDITIONS
Address to Output Delay	†ACC			450	ns	CE = OE = VIL
CE to Output Delay	†CE			450	ns	ŌĒ = VIL
Output Enable to Output Delay	†OE			140	. ns	CE = VIL
Output Enable High to Output Float	<sup>t</sup> DF	0		100	ns	CE = VIL
Address to Output Hold	<sup>t</sup> DH	0		, , , , , ,	ns	CE = OE = VIL


Notes: 1 VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

- $\ensuremath{\mathfrak{D}}$  Vpp may be connected directly to VCC except during programming. The supply current would then be the sum of ICC and Ipp1.
- 3 The tolerance of 0.6V allows the use of a driver circuit for switching the VPP supply pin from VCC in read to 25V for programming.
- 4 Typical values are for  $T_a = 25^{\circ}C$  and nominal supply voltages.
- (5) This parameter is only sampled and is not 100% tested.

Input Rise and Fall Times: ≤20 ns Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Level:

Inputs: 1V and 2V Outputs: 0.8V and 2V

### TIMING WAVEFORMS ①



Notes:  $\bigcirc \bigcirc \overline{\mathsf{OE}}$  may be delayed up to  $\mathsf{t}_{\mathsf{ACC}} - \mathsf{t}_{\mathsf{OE}}$  after the falling edge of  $\overline{\mathsf{CE}}$  without impact on  $\mathsf{t}_{\mathsf{ACC}}$ .

(2) tDF is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.

### μPD2716

Initially, and after each erasure, all bits of the µPD2716 are in the "1" state. Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The  $\mu$ PD2716 is programmed by applying a 50 ms, TTL programming pulse to the  $\overline{\text{CE}}/\text{PGM}$  pin with the  $\overline{\text{CE}}$  input high and the Vpp supply at 2SV  $\pm$  1V. Any location may be programmed at any time — either individually, sequentially, or randomly. The programming time for a single bit is only 50 ms and for all bits is approximately 100 seconds for the  $\mu$ PD2716.

CAUTION: The VCC and Vpp supplied must be sequenced on and off such that VCC is applied simultaneously or before Vpp and removed simultaneously or after Vpp to prevent damage to the  $\mu$ PD2716. The maximum allowable voltage during programming which may be applied to the Vpp with respect to ground is +26V. Care must be taken when switching the Vpp supply to prevent overshoot exceeding the 26V maximum specification. For convenience in programming, the  $\mu$ PD2716 may be verified with the Vpp supply at 25V  $\pm$  1V. During normal read operation, however, Vpp must be at VCC.

Ta 25°C + 5 C; VCC - 5V + 5% 2; VPP = 25V ± 1V 2 3

			LIMIT	rs		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Current (for Any Input)	<sup>1</sup> LI			10	μΑ	V <sub>IN</sub> = 5.25V/0.45	
Vpp Supply Current	IPP1			12	mA	CE/PGM = VIL	
Vpp Supply Current During Programming Pulse	IPP2			30	mA	CE/PGM = VIH	
VCC Supply Current	Icc			100	mA		
Input Low Level	VIL	0.1		0.8	٧		
Input High Level	VIH	2.0		V <sub>CC</sub> + 1	٧		

 $T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = 5V \pm 5\% ②; V_{PP} = 25V \pm 1V ② ③$ 

		LIMITS		IMITS		TEST _
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	
Address Setup Time	tAS	2			μs	
OE Setup Time	tOES	2			μs	
Data Setup Time	tDS	2			μs	
Address Hold Time	<sup>t</sup> AH	2			μs.	
OE Hold Time	tOEH	2			μs	
Data Hold Time	tDH	2			μs	
Output Enable to Output Float Delay	†DF	0		120	ns	CE/PGM = VIL
Output Enable to Output Delay	tOE			120	ns	CE/PGM = VIL
Program Pulse Width	tPW	45	50	55	ms	
Program Pulse Rise Time	†PRT	5			ns	
Program Pulse Fall Time	1PF T	5			ns	


**Notes:** ① NEC Microcomputer's standard product warranty applies only to devices programmed to specifications described herein.

- VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp. The µPD2716 must not be inserted into or removed from a board with Vpp at 25 ± 1V to prevent damage to the device.
- 3 The maximum allowable voltage which may be applied to the Vpp pin during programming is +26V. Care must be taken when switching the Vpp supply to prevent overshoot exceeding this 26V maximum specification.
- AC Test Conditions:

 VCC
 .5V ± 5%
 Input Pulse Levels
 0.8V to 2.2V

 Vpp
 .25V ± 1V
 Input Timing Reference Level
 ..1 V and 2V

 Input Rise and Fall Times (10% to 90%)
 ..20 ns
 Output Timing Reference Level
 ..0.8V and 2V



## PROGRAMMING OPERATION

DC CHARACTERISTICS ①

AC CHARACTERISTICS ①

TIMING WAVEFORM

SP2716-9-78-GY-CAT

## **NEC Microcomputers, Inc.**



## FULLY DECODED 16,384 BIT MASK PROGRAMMABLE READ ONLY MEMORY

### DESCRIPTION


The NEC  $\mu$ PD2316E is a high speed 16,384 bit mask programmable Read Only Memory organized as 2048 words by 8 bits. The  $\mu$ PD2316E is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL compatible. The device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and desired chip select code is fixed during the masking process.

### **FEATURES**


- Access Time 450 ns Max
- 2048 Words x 8 Bits Organization
- Single +5V ±10% Power Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- On-Chip Address Fully Decoded
  - All Inputs Protected Against Static Charge
- Direct Replacement for 2316E
- Available in 24-pin plastic or ceramic packages

### PIN CONFIGURATION



### PIN NAMES

$A_0 - A_{10}$	Address Inputs
D <sub>1</sub> – D <sub>8</sub>	Data Outputs
$cs_1 - cs_3$	Programmable Chip Select Inputs



**BLOCK DIAGRAM** 

ABSOLUTE MAXIMUM RATINGS\*

Note: 1 With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = -10^{\circ}$ C to  $+70^{\circ}$ C;  $V_{CC} = +5 \pm 5\%$  unless otherwise noted.

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP ①	MAX	UNIT	TEST CONDITIONS
Input Load Current	1 <sub>L1</sub>			+10	μА	V <sub>IN</sub> = V <sub>CC</sub>
(All Input Pins)				-10	μА	V <sub>IN</sub> = 0V
Output Leakage Current	ILOH			+10	μА	Chip Deselected, V <sub>0</sub> = V <sub>CC</sub>
Output Leakage Current	ILOL			-20	μА	Chip Deselected, V <sub>0</sub> = 0V
Power Supply Current	Icc	1.	70	120	mA	
Input "Low" Voltage	VIL	-0.5		0.8	V	
Input "High" Voltage	VIH	+2.4		V <sub>CC</sub> + 1.0V	V	
Output "Low" Voltage	VOL			0.4	V	I <sub>OL</sub> = 2.1 mA
Output "High" Voltage	Voн	+2.4			V	I <sub>OH</sub> = -400 μA

Note: (1) Typical values for  $T_a = 25^{\circ}$  C and nominal supply voltage.


DC CHARACTERISTICS

CAPACITANCE  $T_a = 25^{\circ}C$ ; f = 1 MHz


		LIMITS				*
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN	24	5	10	pf	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	СОИТ		10	15	pf	All Pins Except Pin Under Test Tied to AC Ground

AC CHARACTERISTICS  $T_a = -10^{\circ} C$  to  $+70^{\circ} C$ ;  $V_{CC} = +5 V \pm 5\%$  unless otherwise specified.

Ī			LIMITS				
L	PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
-[	Address to Output Delay Time	t <sub>A</sub>			450	ns	$t_T = t_r = t_f = 20 \text{ ns}$ $V_{ref in} = 1V, 2.2V$
	Chip Select to Output Enable Delay Time	tCO			120	ns	V <sub>ref out</sub> = 0.8V, 2V
	Chip Deselect to Output Data Float Delay	tDF	10		100	ns	Output LOAD = 1 TTL GATE
	Time .			ŀ			C <sub>L</sub> = 100 pf




## μPD2316E



PACKAGE OUTLINE  $\mu PD2316EC/D$ 

μPD2316EC (Plastic)

ITEM	MILLIMETERS	INCHES
Α	33 MAX	1.3 MAX
В	2.53	0.1
C ·	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
· E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
Н	0.5 MIN	0.02 MIN
ı	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
М	0.25 +0.10 -0.05	0.01 +0.004 -0.0019



### μPD2316ED (Ceramic)

ITEM	MILLIMETERS	INCHES
Α	32.5 MAX	1.28 MAX
В	2.28	0.09
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.20 MIN	0.047 MIN
G	3.2 MIN	0.126 MIN
Н	1.0 MIN	0.04 MIN
1	4.2 MAX	0.165 MAX
J	5.2 MAX	0.205 MAX
К	15.24	0.6
L	13.9	0.55
М	0.30 ± 0.1	0.012 ± 0.004

# FULLY DECODED 32,768 BIT MASK PROGRAMMABLE READ ONLY MEMORY

### DESCRIPTION


The NEC  $\mu$ PD2332 is a Fully Decoded 32,768 Bit Mask Programmable Read-Only Memory organized as 4,096 Words by 8 Bits. The  $\mu$ PD2332 has two chip select inputs and the combination of "High"/"Low" levels of these inputs is mask-programmable.

The µPD2332 is fabricated with sophisticated N-channel MOS technology and features high speed and TTL compatibility for simple interface with bipolar circuits.

### **FEATURES**

- 4096 Words x 8 Bits Organization
- Directly TTL Compatible All Inputs and Outputs
- Fully Static (No Clock or Refresh Required)
- Single +5V Power Supply
- High Speed Access Time 450 ns Max.
- Three-State Output OR-Tie Capability
- Two Programmable Chip Select Inputs for Easy Memory Expansion
- N-Channel MOS Technology
- Pin Compatible with TI TMS4732
- 24 Pin Plastic or Ceramic Dual-in-Line Package

### PIN CONFIGURATION




### PIN NAMES

A <sub>0</sub> - A <sub>11</sub>	Address Inputs
01-08	Data Outputs
$CS_1 - CS_2$	Programmable Chip Select Inputs

When ordering the  $\mu PD2332$ , specify a chip select combination of  $CS_1$  and  $CS_2$  from the following.

	cs <sub>2</sub>	cs <sub>1</sub>
	0	0
,	0	1
	1	0
	1	. 1



ABSOLUTE MAXIMUM RATINGS\*

Note: (1) With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

 $T_a$  = -10°C to +70°C;  $V_{CC}$  = +5V ± 5% unless otherwise specified

			LIMITS				
PARAMETER	SYMBOL	MIN.	TYP.①	MAX.	UNIT	TEST CONDITIONS	
Input Load Current (All Input Pins)	1 <sub>LI</sub>			10	μΑ	J.	
Output Leakage Current	<sup>I</sup> LOH			+10	μΑ	CS = 2.2V (Deselected) V <sub>OUT</sub> = V <sub>CC</sub>	
Output Leakage Current	ILOL			-10	μΑ	CS = 2.2V (Deselected) V <sub>OUT</sub> = OV	
Power Supply Current	<sup>I</sup> cc		55	110	mA	All inputs 5.25V Data Out Open	
Input "Low" Voltage	VIL	-0.5		0.8	٧		
Input "High" Voltage	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 1.0V	٧		
Output "Low" Voltage	VOL			0.45	٧	I <sub>OL</sub> = 2.0 mA	
Output "High" Voltage	V <sub>OH</sub>	2.2			٧	I <sub>OH</sub> = -100 μA	

Note: ① Typical Values for  $T_a = 25^{\circ}C$  and nominal supply voltages.

 $T_2 = 25^{\circ}C$ ; f = 1 MHz

		LIMITS				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	c <sub>IN</sub>			10	pF	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	C <sub>OUT</sub>			15	pF	All Pins Except Pin Under Test Tied to AC Ground

 $T_a = -10^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{CC} = +5 V \pm 5\%$  unless otherwise specified.


			LIMITS			
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Address to Output Delay Time	<sup>t</sup> A			450	ns	t <sub>T</sub> = t <sub>r</sub> = t <sub>f</sub> = 20 ns
Chip Select to Output Enable Delay Time	t <sub>CO</sub>			150	ns	C <sub>L</sub> = 100 pF
Chip Deselect to Output Data Float Delay Time	t <sub>DF</sub>	0		150	" ns	Load = ITTL gate
Output Hold Time	<sup>t</sup> OH	20			ns	V <sub>IN</sub> = 0.8 to 2V
						V <sub>ref</sub> Input = 1.5V
						V <sub>ref</sub> Output = 0.45/2.2V

DC CHARACTERISTICS

CAPACITANCE

AC CHARACTERISTICS


### TIMING WAVEFORMS



## PACKAGE OUTLINE $\mu$ PD2332C/D

### μPD2332C (Plastic)

	Jul 2 20020 (110010)						
ITEM	MILLIMETERS	INCHES					
А	33 MAX	1.3 MAX					
В	2.53	0.1					
С	2.54	0.1					
D	0.5 ± 0.1	0.02 ± 0.004					
E	27.94	1.1					
F	1.5	0.059					
G	2.54 MIN	0.1 MIN					
н	0.5 MIN	0.02 MIN					
1	5.22 MAX	0.205 MAX					
J	5.72 MAX	0.225 MAX					
К	15.24	0.6					
L	13.2	0.52					
М	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.0019					



### μPD2332D (Ceramic)

ITEM	MILLIMETERS	INCHES
А	32.5 MAX	1.28 MAX
В	2.28	0.09
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
É	27.94	1.1
F	1.20 MIN	0.047 MIN
G.	3.2 MIN	0.126 MIN
н	1.0 MIN	0.04 MIN
1	4.2 MAX	0.165 MAX
J	5.2 MAX	0.205 MAX
К	15.24	0.6
L	13.9	0.55
м	0.30 ± 0.1	0.012 ± 0.004

## **NEC Microcomputers, Inc.**



# FULLY DECODED 65,536 BIT MASK PROGRAMMABLE READ ONLY MEMORY

#### DESCRIPTION

The NEC  $\mu$ PD2364 is a high speed 65,536 bit mask programmable Read Only Memory organized as 8,192 words by 8 bits. The  $\mu$ PD2364 is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The chip select input is programmable. Any of active high or low level chip select input can be defined and desired chip select code is fixed during the masking process.


#### **FEATURES**

- 8,192 Words x 8 Bits Organization
- Directly TTL Compatible All Inputs and Outputs
- Single +5V Power Supply
- High Speed Access Time 450 ns Max.
- Three-State Output OR-Tie Capability
- One Programmable Chip Select Input for Easy Memory Expansion
- On-Chip Address Fully Decoded
- All Inputs Protected Against Static Charge
- Pin Compatible with MK36000
- Available in 24 Pin Ceramic or Plastic Dual-in-Line Package

#### PIN CONFIGURATION

A7 ☐	1	~	24	þ	Vcc
- A6 □	2		23	Ь	Α8
A5 🗆	3		22	$\vdash$	A9
A4 🗆	4		21	Þ	A <sub>12</sub>
A3 🗆	5		20	$\vdash$	cs
A2 [	6	$\mu$ PD	19	Ь	A <sub>10</sub>
A1 🗆	7	2364	18	Ь	A <sub>11</sub>
A <sub>0</sub> □	8		17	Ь	08
01 🗆	9		16	Ь	07
02 □	10		15	Ь	06
03	11		14		05
GND 🗔	12		13	Ь	04
				,	

	PIN NAMES
A <sub>0</sub> - A <sub>12</sub>	Address Inputs
01 – 08	Data Outputs
CS	Programmable Chip Select Input



-10°C to +70°C ABSOLUTE MAXIMUM -65°C to +150°C RATINGS\*

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = -10^{\circ}$  C to  $+70^{\circ}$  C,  $V_{CC} = +5V \pm 10\%$ , unless otherwise specified.

		Ĺ	LIMIT	s		;
PARAMETER	SYMBOL	MIN	TYP①	MAX	UNIT	TEST CONDITIONS
Input Load Current	le e			+10	μА	V <sub>IN</sub> = V <sub>CC</sub>
(All Input Pins)	IEI			-10	μА	V <sub>IN</sub> = 0V
Output Leakage Current	<sup> </sup> LOH			+10	μА	Chip Deselected, V <sub>0</sub> = V <sub>CC</sub>
Output Leakage Current	ILOL			-10	μА	Chip Deselected, V <sub>0.</sub> = 0V
Power Supply Current	1cc		80	140	mA	
Input "Low" Voltage	VIL	-0.5		0.8	V	
Input "High" Voltage	VIH	2.0		V <sub>CC</sub> + 1.0V	V	
Output "Low" Voltage	VOL			0.45	V	I <sub>OL</sub> = 2.1 mA
Output "High" Voltage	∨он	2.2			V	I <sub>OH</sub> = -400 μA

Note: (1) Typical Values for  $T_a = 25^{\circ}$ C and nominal supply voltages.

DC CHARACTERISTICS

### CAPACITANCE T<sub>a</sub> = 25°C; f = 1 MHz


			LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	CIN			10	pF	All Pins Except Pin Under Test Tied to AC Ground	
Output Capacitance	COUT		,	15	pF	All Pins Except Pin Under Test Tied to AC Ground	

#### AC CHARACTERISTICS


 $T_a = -10^{\circ}$  C to +70° C,  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.

			LIMITS			T
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Address to Output Delay Time	t <sub>A</sub>			450	ns	$t_{T} = t_{r} = t_{f} = 20 \text{ ns}$
Chip Select to Output Enable Delay Time	tco	:		150	ns	C <sub>L</sub> = 100 pF
Chip Deselect to Output Data Float Delay Time	<sup>t</sup> DF	, 0		150	ns	Load = ITTL gate
Output Hold Time	tон	20			ns	V <sub>IN</sub> = 0.8 to 2V V <sub>ref</sub> Input = 1.5V V <sub>ref</sub> Output = 0.8 to 2.0V

#### TIMING WAVEFORMS




## μPD2364



# PACKAGE OUTLINE μPD2364C/D

#### Plastic

ITEM	MILLIMETERS	INCHES
A	33 MAX	1.3 MAX
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1,5	0.059
G	2.54 MIN	0.1 MIN
Н	0.5 MIN	0.02 MIN
1	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
М	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> -0.0019



#### Ceramic

ITEM	MILLIMETERS	INCHES
Α	30.78 Max	1.21 Max
В	1.42	0.06
С	2.54	0.10
D	0.46 ± 0.8	0.018 ± 0.03
Ε	27.94	1.10
F	1.02	0.04
G	3.2 Min	0.13 Min
Н	1.02	0.04
1	3.23	0.13
J	4.25 Max	0.17 Max
K	15.24	0.60
L	14.93	0.59
М	0.25 ± 0.05	0.010 ± 0.002

# NOTES

•

#### MICROCOMPUTER INDEX

and the second of the second of the second		1			
μCOM-4			· ·	PAC	3 E
μCOM-42				12	23
μPD548					27
μPD555 · · ·					29
μCOM-43/44/45 · · · · ·					33
μPD546 · · · · · ·					39
μPD547				14	4 1
<b>,</b> =					43
μPD547L					45 45
μPD550 · · · · · · · · · · · · · · · · · ·			1		47
μPD552 · · · · · · · ·					
μPD554 · · · · · · ·					51
μPD650 · · · · · · ·					53
$\mu$ PD651					55
μPD652 · · · · · ·					57
μPD556					59
μ <b>COM-46</b>					63
μPD551				16	63
•					
			1		
μCOM-8					
Processors			* *.	. "	
μPD780 · · · · · ·				16	37
μPD8080AF				18	33
μPD8085A · · · · ·					<b>3</b> 7
		*			
Single Chip Microcompu	ters				
μPD8021				21	
μPD8041/8741 ·			,	21	
μPD8048/8748/80	35			22	25
					37
				*	
Peripherals					_
μPD371 · · · · · · ·					
μPD372					
$\mu$ PD379 $\dots$ $\dots$	<			26	
μPD765 · · · · · ·				27	11
μPD8155/8156 ·				28	39
μPB8212 · · · · ·	·			29	<b>9</b> 7
					)3
μPB8216/8226				30	)9
μPD8251/8251A ·					
					-
μΡD8253	· · · · · · · ·				
μPD8255/8255A-5			• • • • • • • •	3!	
μPD8257 · · · · ·	• • • • • • • •	• • • • • • • • • • • • • • • • • • • •		36	
μPD8279-5 · · · · ·					
μPD8355/8755A -				39	99
Microcomputer on a Bo	ard				<b>^</b> E



### $\mu$ COM-4 MICROCOMPUTER SELECTION GUIDE

DEVICE	PRODUCT	ROM	RAM	I/O	TECHNOLOGY	ОИТРИТ	SUPPLY VOLTAGES	PINS
μPD548	μCOM-42 CPU	1920 x 10	96 x 4	35	PMOS	-35V, O.D.	-10	. 42
μPD546	μCOM-43 CPU	2000 x 8	96 x 4	35	PMOS	–10V; O.D.	-10	42
μPD553	μCOM-43H CPU	2000 x 8	96 x 4	35	PMOS	–35V, O.D.	-10	42
μPD650	μCOM-43C CPU	2000 x 8	96 x 4	35	CMOS	push-pull	+5	42
μPD547	μCOM-44 CPU	1000 x 8	64 x 4	35	PMOS	–10V, O.D.	-10	42
μPD547L	μCOM-44L CPU	1000 x 8	64 x 4	35	PMOS	–10V, O.D.	-8	42
μPD552	μCOM-44H CPU	1000 x 8	64 x 4	35	PMOS	-35V, O.D.	-10	42
μPD651	μCOM-44C CPU	1000 x 8	64 x 4	35	CMOS	push-pull	+5	42
μPD550	μCOM-45 CPU	640 x 8	32 x 4	21	PMOS	-35V, O.D.	-10	28
μPD554	μCOM-45 CPU	1:000 x 8	32 x 4	21	PMOS	-35V, O.D.	-10	28
μPD652	μCOM-45C CPU	1000 x 8	32 x 4	21	CMOS	push-pull	+5	28
μPD551	$\mu$ COM-46 CPU with A/D	1.000 x 8	64 x 4	28	PMOS	-10V, O.D.	-10	40
μPD555	μCOM-42 EVACHIP	. –	96 x 4	35	PMOS	-10V, O.D.	-10	64
μPD556	μCOM-43 EVACHIP	-	96 x 4	35	PMOS	-10V, O.D.	-10	64

Notes: O.D. = Open Drain

H = High Negative Voltage Outputs

C = CMOS

L = Low Power

## $\mu$ COM-8 MICROCOMPUTER SELECTION GUIDE

#### *MICROPROCESSORS*

DEVICE	PRODUCT	SIZE	TECHNOLOGY	OUTPUT	CYCLE	SUPPLY VOLTAGES	PINS
μPD780	Microprocessor	8-bit	NMOS	3-State	2.5 MHz	+5	40
μPD780-1	Microprocessor	8-bit	NMOS	3-State	4.0 MHz	+5	40
μPD8085A	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+5	40
μPD8080AF	Microprocessor	8-bit	NMOS	3-State	2.0 MHz	+12 ± 5	40
μPD8080AF-2	Microprocessor	8-bit	NMOS	3-State	2.5 MHz	+12 ± 5	40
μPD8080AF-1	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+12 ± 5	40

#### SINGLE CHIP MICROCOMPUTERS

DEVICE	PRODUCT	ROM	RAM	1/0	TECHNOLOGY	SIZE	ОИТРИТ	CYCLE	SUPPLY VOLTAGES	PINS
μPD8021	Microcomputer	1024 × 8	64 × 8	21	NMOS	8-bit	3-State	3 MHz	+5	28
μPD8035	Microcomputer	External	64 x 8	27	NMOS	8-bit	3-State	6 MHz	+5	40
μPD8039	Microcomputer	External	128 × 8	27	NMOS	8-bit	3-State	6 MHz	+5	40
μPD8041	Microcomputer	1024 x 8	64 × 8	18	NMOS	8-bit	3-State	6 MHz	+5	40
μPD8048	Microcomputer	1024 × 8	64 x 8	27	NMOS	8-bit	3-State	6 MHz	+5	40
μPD8049	Microcomputer	2048 × 8	128 x 8	27	NMOS	8-bit	3-State	6 MHz	+5	40
μPD8741	Microcomputer	1024 x 8 (UV)	64 x 8	18	NMOS	8-bit	3-State	6 MHz	+5	40
μPD8748	Microcomputer	1024 x 8 (UV)	64 x 8	27	NMOS	8-bit	3-State	6 MHz	+5	40

## $\mu$ COM-8 MICROCOMPUTER SELECTION GUIDE

#### SYSTEM SUPPORT

DEVICE	PRODUCT	SIZE	TECHNOLOGY	ОПТРИТ	CYCLE	SUPPLY VOLTAGES	PINS
μPD371	Tape Cassette Controller	8-bit	NMOS	3-State	2 MHz	+12 ± 5	42
μPD372	Floppy Disk Controller	8-bit	NMOS	3-State	2 MHz	+12 ± 5	42
μPD379	Synchronous Receiver/ Transmitter	8-bit	NMOS	3-State	800K baud	+12 ± 5	42
μPD765	Double Sided/Double Density Floppy Disk Controller	8-bit	NMOS	3-State	8 MHz	+5,	40
μPD8155	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	<b>-</b>	+5	40
μPD8156	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State		+5	40
μPB8212	I/O Port	8-bit	Bipolar	3-State	-	+5	24
μPD8214	Priority Interrupt Controller	3-bit	Bipolar	Open Collector	3 MHz	+5	24
μPB8216	Bus Driver Non-Inverting	4-bit	Bipolar	3-State	- ,	+5	16
μPB8224	Clock Generator Driver	2 phase	Bipolar	High Level	3 MHz	+12 ± 5	16
μPB8226	Bus Driver Inverting	4-bit	Bipolar	3-State		+5	16
μPB8228	System Controller	8-bit	Bipolar	3-State	`	+5	28
μPB8238	System Controller	8-bit	Bipolar	3-State	·	+5	28
μPD8243	I/O Expander	4 x 4 bits	NMOS	3-State	. <u>.</u>	+5	24
μPD8251	Programmable Communications Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-56K baud	+5	28
μPD8251A	Programmable Communications Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-64K baud	+5	28
μPD8253	Programmable Timer	8-bit	NMOS	3-State	3.3 MHz	+5	24
μPD8253-5	Programmable Timer	8-bit	NMOS	3-State	3.3 MHz	+5	24
μPD8255	Peripheral Interface	8-bit	NMOS	3-State	-	+5	40
μPD8255A-5	Peripheral Interface	8-bit	NMOS	3-State		+5	40
μPD8257	Programmable DMA Controller	8-bit	NMOS	3-State	3 MHz	+5	40
μPD8257-5	Programmable DMA Controller	8-bit	NMOS	3-State	3 MHz	+5	40
μPD <b>82</b> 59	Programmable Interrupt Controller	8-bit	NMOS	3-State	<del>-</del> .	+5	28
μPD8259-5	Programmable Interrupt Controller	8-bit	NMOS	3-State	-	+5	28
μPD8279-5	Programmable Keyboard/ Display Interface	8-bit	NMOS	3-State	· <del>-</del>	+5	40
μPD8355	2048 x 8 ROM with I/O Ports	8-bit	NMOS .	3-State	· <b>-</b>	+5	40
μPD8755A	2048 x 8 EPROM with I/O Ports	8-bit	NMOS	3-State		+5	40



## $\mu$ COM-8 MICROCOMPUTER SELECTION GUIDE

#### **MEMORY SUPPORT**

DEVICE	PRODUCT	SIZE	TECHNOLOGY	OUTPUT	ACCESS TIME	SUPPLY VOLTAGES	PINS
μPD2316E	Mask ROM	2048 x 8	NMOS	3-State	450 ns	+5	24
μPD2332	Mask ROM	4096 x 8	NMOS	3-State	450 ns	+5	24
μPD2364	Mask ROM	8192 x 8	NMOS	3-State	450 ns	+5	24
μPD454	Electrically Erasable Programmable ROM	256 x 8	NMOS	3-State	800 ns	+12 + 5*	24
μPD458	Electrically Erasable Programmable ROM	1024 x 8	NMOS	3-State	450 ns	+12 + 5*	28
μPD2716	UV Erasable Programmable ROM	2048 x 8	NMOS	3-State	450 ns	+5	24
μPD411	Dynamic RAM	4096 x 1	NMOS	3-State	150-350 ns	+12 ± 5	22
μPD411A	Dynamic RAM	4096 x 1	NMOS	3-State	200-350 ns	+12 ± 5	22
μPD416	Dynamic RAM	16384 x 1	NMOS	3-State	120-350 ns	+12 ± 5	16
μPD2101AL	Static RAM	256 x 4	NMOS	3-State	250-450 ns	+5	22
μPD2102AL	Static RAM	1024 x 1	NMOS	3-State	250-450 ns	+5	16
μPD2111AL	Static RAM	256 x 4	NMOS	3-State	250-450 ns	+5	18
μPD2114L	Static RAM	1024 x 4	NMOS	3-State	200-450 ns	+5	18
μPD4104	Static RAM	4096 x 1	NMOS	3-State	85-300 ns	+5	18
μPD421	Static RAM	1024 × 8	NMOS	3-State	85-100 ns	+5	22
μPD443/6508	Static RAM	1024 x 1	CMOS	3-State	200 ns	+5	16
μPD5101L	Static RAM	256 x 4	CMOS	3-State	450-800 ns	+5	22
μPD444/6514	Static RAM	1024 x 4	CMOS	3-State	300 ns	+5	18
μPD445L	Static RAM	1024 x 4	смоѕ	3-State	450-650 ns	+5	20

Note: \* - Read Mode

## MICROCOMPUTER ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
AMD	AM8080A/9080A	Microprocessor (2.0 MHz)	μPD8080AF
	AM8080A-2/9080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	AM8080A-1/9080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
*	AM8085A	Microprocessor (3.0 MHz)	μPD8085A
e de la companya de l	AM8155	Programmable Peripheral Interface with 256 x 8 RAM	μPD8155
	AM8156	Programmable Peripheral Interface with 256 x 8 RAM	μPD8156
***	AM8212	I/O Port (8-Bit)	μPB8212
	AM8214	Priority Interrupt Controller	μPB8214
	AM8216	Bus Driver, Inverting	μPB8216
	AM8224	Clock Generator/Driver	μPB8224
* 4	AM8226	Bus Driver, Non-Inverting	μPB8226
	AM8228	System Controller	μ <b>PB8228</b>
,	AM8238	System Controller	μPB <b>82</b> 38
	AM8251	Programmable Communications Interface	μPD8251
	AM8255	Programmable Peripheral Interface	μPD8255
	AM8257	Programmable DMA Controller	μPD8257
	AM8355	Programmable Peripheral Interface	μPD8355
		with 2048 x 8 ROM	
	AM8048	Single Chip Microcomputer	μPD8048
INTEL	8080A	Microprocessor (2.0 MHz)	μ <b>PD8080A</b> F
	8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
2, 1	8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	8021	Microcomputer with ROM	μ <b>PD8021</b>
	8035	Microprocessor	μPD8035
	8039	Microprocessor	μPD8039
	8041	Programmable Peripheral Controller with ROM	μPD8041
	8048	Microcomputer with ROM	μ <b>PD8048</b>
	I .		
	8049	Microcomputer with ROM	μ <b>PD8049</b>
	8049 8085	Microcomputer with ROM Microprocessor	μPD8049 μPD8085A
		· ·	•
	8085	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface	μPD8085A
	8085 8155 8156	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface with 256 x 8 RAM	μPD8085A μPD8155 μPD8156
	8085 8155 8156 8212	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface with 256 x 8 RAM I/O Port (8-Bit)	μPD8085A μPD8155 μPD8156 μPB8212
	8085 8155 8156 8212 8214	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface with 256 x 8 RAM I/O Port (8-Bit) Priority Interrupt Controller	μPD8085A μPD8155 μPD8156 μPB8212 μPB8214
	8085 8155 8156 8212 8214 8216	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface with 256 x 8 RAM I/O Port (8-Bit) Priority Interrupt Controller Bus Driver, Non-Inverting	μPD8085A μPD8155 μPD8156 μPB8212 μPB8214 μPB8216
	8085 8155 8156 8212 8214 8216 8224	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface with 256 x 8 RAM I/O Port (8-Bit) Priority Interrupt Controller Bus Driver, Non-Inverting Clock Generator/Driver	μPD8085A μPD8155 μPD8156 μPB8212 μPB8214 μPB8216 μPB8224
	8085 8155 8156 8212 8214 8216 8224 8226	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface with 256 x 8 RAM I/O Port (8-Bit) Priority Interrupt Controller Bus Driver, Non-Inverting Clock Generator/Driver Bus Driver, Inverting	μPD8085A μPD8155 μPD8156 μPB8212 μPB8214 μPB8216 μPB8224 μPB8226
	8085 8155 8156 8212 8214 8216 8224	Microprocessor Programmable Peripheral Interface with 256 x 8 RAM Programmable Peripheral Interface with 256 x 8 RAM I/O Port (8-Bit) Priority Interrupt Controller Bus Driver, Non-Inverting Clock Generator/Driver	μPD8085A μPD8155 μPD8156 μPB8212 μPB8214 μPB8216 μPB8224



## MICROCOMPUTER ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT
INTEL (CONT.)	8251	Programmable Communications Interface (Async/Sync)	μPD8251
	8251A	Programmable Communications Interface (Async/Sync)	μPD8251A
	8253	Programmable Timer	˙ μPD8253
	8253-5	Programmable Timer	μPD8253-5
	8255	Programmable Peripheral Interface	μPD8255
	8255A	Programmable Peripheral Interface	μPD8255A-5
	8255A-5	Programmable Peripheral Interface	μPD8255A-5
	8257	Programmable DMA Controller	μPD8257
	8257-5	Programmable DMA Controller	μPD8257-5
	8259	Programmable Interrupt Controller	μPD8259
	8259-5	Programmable Interrupt Controller	μPD8259-5
	8279-5	Programmable Keyboard/Display Interface	μPD8279-5
	8355	Programmable Peripheral Interface with 2048 x 8 ROM	μ <b>PD83</b> 55
	8741	Programmable Peripheral Controller with EPROM	μPD8741
	8748	Microcomputer with EPROM	μPD8748
	8755A	Programmable Peripheral Interface with 2K x 8 EPROM	μPD8755A
NATIONAL	INS8080A	Microprocessor (2.0 MHz)	μPD8080AF
	INS8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	INS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
4	8212	I/O Port (8-Bit)	μPB8212
	8214	Priority Interrupt Controller	μPB8214
	8216	Bus Driver, Non-Inverting	μPB8216
	8224	Clock Generator/Driver	μPB8224
	8226	Bus Driver, Inverting	μPB8226
	8228	System Controller	μPB8228
	8238	System Controller	μPB8238
	INS8251	Programmable Communications Interface	μPD8251
	INS8253	Programmable Timer	μPD8253
	INS8255	Programmable Peripheral Interface	μPD8255
	INS8257	Programmable DMA Controller	μPD8257
	INS8259	Programmable Interrupt Controller	μPD8259
T.1.	TMS8080A	Microprocessor (2.0 MHz)	μPD8080AF
	TMS8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	TMS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	SN74S412	I/O Port (8-Bit)	μ <b>PB8212</b>
	1	1	
	SN74LS424	Clock Generator/Driver	μPB8224
	SN74LS424 SN74S428	Clock Generator/Driver System Controller	μΡΒ8224 μΡΒ8228

### $\mu$ COM-42 4-BIT SINGLE CHIP MICROCOMPUTER

#### **DESCRIPTION**

The  $\mu$ COM-42 (Part No.  $\mu$ PD548) is a single chip microcomputer that is ideally suited for Electronic Cash Register (ECR), Point of Sale (POS) and Electronic Scale applications.

Containing a 4-bit Parallel ALU, ROM for program storage and RAM for data storage, the  $\mu$ COM-42 provides an economical and simple solution to many Vending/Calculating requirements.

Because of its extensive instruction set and five input/output ports, the  $\mu$ COM-42 is capable of controlling an 8 x 4 keyboard, an 8 digit display and low cost ECR-type printers.

Finally, the on-chip RAM space can be augmented by an external CMOS RAM for applications requiring low power data retention.


#### **FEATURES**

- Stand Alone 4-bit Microcomputer
- All 72 Instructions are Single Byte
- 10 μsec Instruction Cycle
- 1920 x 10-Bit Program Memory (ROM)
- 96 x 4-Bit Data Memory (RAM)
- 4-Level Stack
- 2 Interrupt Request Lines
- I/O Compatible with TTL
- 10 Discrete Output Ports (F<sub>0</sub>-F<sub>9</sub>)
- Two 8-Bit Output Ports (Un-U7, Rn-R7)
- One 4-Bit Input Port (K<sub>0</sub>-K<sub>3</sub>)
- One 4-Bit Input/Output Port (S<sub>0</sub>-S<sub>3</sub>)
- One Single Bit Testable Input Port (K4)
- Single Phase TTL Level Clock (200 KHz Max.)
- Single Supply, -10V PMOS Technology
  42 Pin Plastic Dual-in-Line Package

#### PIN CONFIGURATION

$\mathbf{C}$	42 🗖 φ
	F . 00',
	40 <b>□</b> K4
	39 🗖 R 🤊
	38 □ R <sub>6</sub>
	-
	37 <b>日</b> R5
	36 <b>□</b> R4
	35 🗖 Ŕ3
	34 <b>E</b> R <sub>2</sub>
$\mu$ PD	33 🏳 R 1
	32 🗖 Ro
548	31 🗖 U7
	<u> </u>
	30 🗖 ∪6
	29 🔲 U <sub>5</sub>
	28 U4
	_ ~
	E 26 □ U2
	25 🗖 U 1
	24 🗖 U0
	23 <b>F</b> 9
	22 🗖 F8
	μPD 548

,	PIN NAMES				
RES	Reset				
К <sub>0</sub> –К <sub>3</sub>	Input Port K				
TEST	Input for Testing (Normally V <sub>GG</sub> )				
\$ <sub>0</sub> -\$ <sub>3</sub>	Input/Output Port S				
IA, IB	Interrupt Input Ports				
F <sub>0</sub> -F <sub>9</sub>	Output Port F				
U <sub>0</sub> -U <sub>7</sub>	Output Port U				
R <sub>0</sub> -R <sub>7</sub>	Output Port R				
K4	Input Port for Condition Test				
ø .	Clock Input				



BLOCK DIAGRAM

#### **Program Counter**

The 11-bit program counter is composed of two sections, a 4-bit page register and a 7-bit polynomial counter. The page register selects one page out of 15, each consisting of 128 words addressed by the 7-bit polynomial counter. The contents of the page register are independent of the operation of the polynomial counter, so that it is not affected by polynomial counter overflow.

#### Stack Register


In order to store the program counter contents upon an interrupt or subroutine call, four 11-bit stack registers are provided to enable a combination of subroutine calls and interrupt nesting to four levels. The stack register is a LIFO (Last in, First-Out) type.

#### ROM (Read Only Memory)

The on-chip ROM consists of 1,920 words of ten bits each and is divided into 15 pages. A page is selected by the page register, the upper four bits of the program counter. Each page consists of 128 words addressed by the polynomial counter, the lower seven bits of the program counter.

#### RAM (Data Memory)

The data memory is a  $96 \times 4$ -bit RAM addressed by a 7-bit data pointer (DP). The RAM is divided into six rows of 16 4-bit columns each. The 7-bit data pointer consists of an upper 3-bit register (DPH) which selects the row address and a lower 4-bit register (DPL) which selects the column address.



**FUNCTIONAL DESCRIPTION** 

## FUNCTIONAL DESCRIPTION (CONT.)

#### Internal Registers

The Accumulator (ACC) is connected with the ALU and the carry flip-flop (C) and is able to perform either binary or decimal arithmetic by testing the decimal addition flip-flop (DAF) and the decimal subtraction flip-flop (DSF). Constants are loaded into the ACC as immediate data from ROM and variable data are loaded from or exchanged with RAM. The ACC is also connected with the temporary register (TR), the parallel I/O port S and the parallel input port K. The TR is an auxiliary register used for temporary storage of 4-bit data. The Q register is an 8-bit serial-in/parallel-out shift register designed for display digit strobing and generation of printer hammer triggers.

#### I/O Ports

The R port is an 8-bit parallel port that may be loaded from the Q register for digit strobing or loaded with the 4-bit TR and the 4-bit DPL for external RAM addressing. The U port is an 8-bit parallel port that is loaded with immediate data. It is usually used for outputting segment information for display and digit information for key scanning. The K port is a 4-bit input port that is usually used for key scan input. The K4 port is a single bit port that is testable by software. The S port is a 4-bit parallel I/O port that is typically used as the data bus to external RAM. The F port consists of ten discrete output lines that can be individually set or reset under program control.

#### Interrupt Ports

Two interrupt input lines, IA and IB, are available to accept an interrupt request when interrupts are enabled. IA has a higher priority level than IB. Thus when concurrent interrupts occur on both IA and IB only the IA interrupt is accepted and both are disabled. But a single IB interrupt disables only the IB interrupt and leaves IA enabled.

#### **INSTRUCTION SET**

The  $\mu$ COM-42 has a powerful 72, 10-bit word, instruction set. All instructions are single words. There are a number of multi-function instructions which reduce the number of program steps. In addition, automatic data pointer modification, single word subroutine calls and N-way branch capability all help improve operation speed and reduce ROM requirements. The  $\mu$ COM-42 instruction set is summarized below.

MNEMONIC	CYCLES	DESCRIPTION	CONDITIONS FOR SKIP
CMA	1	ACC · (ACC)	
CIA	1	A <sub>CC</sub> · (A <sub>CC</sub> ) + 1	
INA	1/2	Acc · (Acc) + 1	. Carry = 1
DEA	1/2	ACC · (ACC) - 1	Borrow / 1
RFC .	1	C · 0	
SFC	1	C · 1	
DSM	1	Decimal Subtract Mode .	
DAM	1	Decimal Add Mode	
AD	1/2	ACC · (ACC) + [DP]	Carry - 1
ADC	1	. ACC, C - (ACC) + [DP] + (C)	
ADI	1/2	ACC (ACC) + I3 I2 I1 I0	Carry - 1
LM	1	A <sub>CC</sub> · [DP] DP <sub>H</sub> · (DP <sub>H</sub> ) ∀ M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	
XM	1	(A <sub>CC</sub> ) ·· [DP] DP <sub>H</sub> · (DP <sub>H</sub> ) ∀ M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	
XMI	1/2 .	$(A_{CC}) \cdot \cdot \lfloor DP \rfloor$ $DP_H \cdot (DP_H) \lor M_2 M_1 M_0$ $DP_L \cdot (DP_L) + 1$	(DP <sub>L</sub> ) = 8 or (DP <sub>L</sub> ) = 0
XMD	1/2	$(A_{CC}) \leftrightarrow [DP], DP_H \cdot (DP_H)$ $M_2M_1M_0, DP_L \cdot (DP_L) - 1$	(DP <sub>L</sub> ) = F or (DP <sub>L</sub> ) - 7
LI	1	Acc · 13 12 11 10	
LDI	1	DP · I <sub>6</sub> -I <sub>0</sub>	
IND	1/2	DPL (DPL) + 1	(DP <sub>L</sub> ) = 8 or (DP <sub>L</sub> ) = 0
DED	1/2	DPL (DPL) - 1	(DP <sub>L</sub> ) = F or (DP <sub>L</sub> ) - 7
XDP	1	(DP) · · (DP')	
ZAG	1	000DPL (DP)	

## μCOM-42

**INSTRUCTION SET** 

MNEMONIC	CYCLES	DESCRIPTION	CONDITIONS FOR SKIP
XTA ,	1	(A <sub>CC</sub> ) ↔ (TR)	
LTI	1	TR ← I3 I2 I1 I0	
Q\$1	-1	$Q_{n+1} \leftarrow Q_{n}, Q_0 \leftarrow 1$	
QS0	1	$Q_{n+1} \leftarrow Q_n, Q_0 \leftarrow 0$	
SB .	1	[DP, B <sub>1</sub> , B <sub>0</sub> ] ← 1	
RB	1	[DP, B <sub>1</sub> , B <sub>0</sub> ] ← 0	
SBT	1/2	Skip if [DP, B <sub>1</sub> , B <sub>0</sub> ] = 1	B <sub>1</sub> B <sub>0</sub> = 1
SC	1/2	Skip if (C) = 1	(C) = 1
SEM	1/2	Skip if (A <sub>CC</sub> ) = [DP]	(A <sub>CC</sub> ) = [DP]
SEI	1/2	Skip if (A CC) = 13 12 11 10	(A <sub>CC</sub> ) = I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>
SK4	1/2	Skip if K <sub>4</sub> = 1	K4 = 1
JPT	1	PC ← (TR), P <sub>6</sub> –0	
JPA	1	PC <sub>6-4</sub> ← P <sub>6-4</sub> PC <sub>3-0</sub> ← P <sub>3-0</sub> V (A <sub>CC</sub> )	
JCP	1	PC <sub>6-0</sub> ← P <sub>6-0</sub>	
CAL	1	[STACK] ← (PC) PC ← 1000 P6 P5 P4 P3 P2 P1 P0	
RT	1	PC ← [STACK]	
RTS	2	PC ← [STACK] PC ← (PC) + 1	
EIA .	1	Enable IA port	
DIA	1	Disable IA port	
EIB	1	Enable IB port	
DIB	1	Disable IB port	
OIU	1	U <sub>7-0</sub> ← I <sub>7-0</sub> R <sub>7-0</sub> ← (Q <sub>7-0</sub> )	
ERO	1	Enable R port	
DRO	1	Disable R port	
0QR	1	R ← (Q)	Tana Tana Tana
OTR	1	$R_{7-4} \leftarrow (TR), R_{3-0} \leftarrow (DP_L)$	
SFS	1	S ← (ACC)	
RFS	1	S port Input Mode	
IS	1	A <sub>CC</sub> ← S	
IK	1	Acc - K	
RF1	1	F <sub>1</sub> ← 0	
SF 1	1	F <sub>1</sub> ← 1	
RF2	1	F <sub>2</sub> ← 0	
SF2	1.	F <sub>2</sub> - 1	
RF3	1	F3 ← 0	
SF3	1	F <sub>3</sub> ← 1	
RF4	1	F4-0	
SF4	1	F4 ← 1	
RF5	1	F <sub>5</sub> -0	
SF5	1	F <sub>5</sub> 1	
RF6	1	F <sub>6</sub> ← 0	
SF6	1	F <sub>6</sub> ← 1	
RF7	1	F <sub>7</sub> ← 0	
SF7	1	F <sub>7</sub> ← 1	
RF8	1	F8←0	
SF8	. 1	F <sub>8</sub> ← 1	
RF9	1	Fg + 0	
SF9	1	Fg ← 1	
RF0	1	F <sub>0</sub> ← 0	
SF0	1	F <sub>0</sub> ←1	
NOP	1	No Operation	

### μ COM-42 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD548 is the only version of the  $\mu$ COM-42. This PMOS, –10 volt part is designed to have TTL-level compatible inputs and was specifically designed for external RAM expansion. As a  $\mu$ COM-42, it includes 1920 x 10 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

#### ABSOLUTE MAXIMUM **RATINGS\***

Operating Temperature	-10°C +0 +70°C
Operating reinperature	-10 C to +70 C
Storage Temperature	-40°C to +125°C
Supply Voltage VGG	-15 to +0.3 Volts
Input Voltages	-40 to +0.3 Volts
Output Voltages	-40 to +0.3 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

 $*T_a = 25^{\circ}C$ 

DC CHARACTERISTICS

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}; V_{GG} = -10 \text{V} \pm 10\%$ 

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		- 2.0	V	`
Input Low Voltage	VIL	-4.3		Vgg	V	•
Output High Voltage	V <sub>OH1</sub>			- 3.0	V	IOH = -4 mA ①
Output High Voltage	V <sub>OH2</sub>	,	,	- 1.0	V	IOH = -1 mA (for S port outputs)
Input Leakage Current High	<sup>1</sup> LIH			+10	μΑ	V <sub>I</sub> = -1V
Input Leakage Current Low	LIL			-30	μΑ	V <sub>I</sub> = -36V
Output Current High	Іон	-1.0			mA	V <sub>OH</sub> = -1V
Output Leakage Current Low	<sup>I</sup> LOL1			-30	μΑ	V <sub>O</sub> = -36V
Output Leakage Current Low	LOL2			-10	μΑ	$V_0 = -5V$ (for S port outputs)
Supply Current	IGG		-30	-60	mA	

Note: 1) For Riport, and when only 1 bit is ON (high level)

AC CHARACTERISTICS  $T_a = -10^{\circ} \text{C}$  to  $+70^{\circ} \text{C}$ ;  $V_{GG} = -10 \text{V} \pm 10\%$ , unless otherwise noted


		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Frequency	fφ	100		200	KHz	
Clock Pulse Width	tφw	2.25			μs	*
Clock Rise-Fall Time	tr, tf			0.5	μs	

## μPD548


 $T_a = 25^{\circ}C$ ;  $V_{GG} = -10V \pm 10\%$ , unless otherwise noted.

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Capacitance, Any Input Except S	Cl			15 ∤	βĘσ	N (1)
Capacitance, Any Output Except S	C <sub>O</sub> ,			15	pF	f = 1 MHz
S Port Capacitance	C <sub>IO</sub>			15	pF	en Me

CAPACITANCE



**CLOCK WAVEFORM** 



PACKAGE OUTLINE μPD548C

ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
Ĩ	5.22 MAX	0.20 MAX
· J	5.72 MAX	0.22 MAX
K	15.24	0.6
L	13.2	0.52
М	0.3 ± 0.1	0.01 ± 0.004

### **EVACHIP-42**

#### **DESCRIPTION**


The  $\mu$ PD555 is a system evaluation chip designed to support both hardware and software debugging of the  $\mu$ COM-42 ( $\mu$ PD548) one-chip microcomputer system.

The  $\mu$ PD555 and the  $\mu$ PD548 have the same functionality in all aspects except that the  $\mu$ PD555 does not contain a read only memory, but provides addressing capability to external memory and HOLD function for step-by-step operation.

#### **FEATURES**

- 4-Bit Parallel Processor
- Powerful 72 Instruction Set Including Decimal/Binary Arithmetic Operations
- 10 μs Instruction Cycle Time
- Addressing Capability up to 1920 Words by 10-Bits of External Program Memory
- 96 Words by 4-Bit Data Memory On Chip
- 4-Level Subroutines
- Two Interrupt Input Lines (IA and IB)
- HOLD Capability
- A Variety of Input/Output Ports -
  - 10 Discrete Output Ports (Fg-Fg)
  - Two 8-Bit Output Ports (U<sub>7</sub>-U<sub>0</sub>, R<sub>7</sub>-R<sub>0</sub>)
  - 4-Bit Input Port (K3-K0)
  - 4-Bit Input/Output Port (S<sub>3</sub>-S<sub>0</sub>)
     I/O Level Compatible with μPD5101
  - 1-Bit Test Input Line
- P-Channel MOS
- Open Drain Output
- Single Power Supply: -10V
- Available in a 64 Pin Ceramic Dual-in-Line Package

#### PIN CONFIGURATION




PIN	NAM	F:

P <sub>0</sub> - P <sub>3</sub>	Page Output
A0 - A6	Address Output
10 - 19	Instruction Input
HOLD	HOLD Input
R0 - R7	Output Port R
Φ	Clock Input
RES	Reset Input
К4	K4 Test Input Line
K₀ – K₃	K Input Port
K <sub>0</sub> − K <sub>3</sub> TEST	K Input Port IC Test Input
TEST	IC Test Input
ŢĒŠT IĄ, IB	IC Test Input Interrupt Input
TEST I.A. IB S <sub>0</sub> - S <sub>3</sub>	IC Test Input Interrupt Input Input/Output Port S

Ġ

## **μ**PD555



#### **BLOCK DIAGRAM**

Operating Temperature	$-10^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature	$-40^{\circ}$ C to $+125^{\circ}$ C
Supply Voltage VGG	
All Input Voltages	
All Output Voltages	-20 to +0.3 Volts

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25° C

 $T_a = 25^{\circ}C$ 

·		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	СО			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	


CAPACITANCE

DC CHARACTERISTICS  $T_a = -10^{\circ} C$  to  $+70^{\circ} C$ ;  $V_{GG} = -10 V \pm 10\%$ , unless otherwise noted.

·			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
High Level Input Voltage	VIH	0		-2.0	V	
Low Level Input	VIL1	-4.3			٧	S, ø, 19.0
Voltage	VIL2	-7.0		·	٧	Except S, $\phi$ , Ig <sub>-0</sub>
High Level Input Leakage Current	ТЫН			+10	μΑ	V <sub>I</sub> = -1V
Low Level Input Leakage Current	ILIL	-		-10	μΑ	V <sub>I</sub> = -11V
High Level Output Current	ІОН	-1.0	-		mA	V <sub>O</sub> = -1V, except S port
Low Level Output Leakage Current	LOL1			-30	μΑ	V <sub>O</sub> = -11V, except S port
High Level Output Voltage	Voн			-1.75	V	I <sub>OH</sub> = -100 μA, S port
Low Level Output Leakage Current	ILOL2			-10	μΑ	V <sub>O</sub> = -5V, S port
Power Supply Current	IGG		-30	-60	mA	


AC CHARACTERISTICS  $T_a = -10^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{GG} = -10 V \pm 10\%$ , unless otherwise noted.

	,		LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Frequency	$f_{oldsymbol{\phi}}$	100		200	KHz	
Clock Pulse Width	<sup>t</sup> $\phi$ w	2.25			,	
Clock Rise and Fall Times	tr, tf			0.5	μs	
Input Setup Time from Output	tIS			2.5	μs	CL = 100 pF, RL = 5.1 KΩ




LOAD CIRCUIT


## $\mu$ PD555



TIMING WAVEFORM



PACKAGE OUTLINE  $\mu PD555D$ 



ITEM	MILLIMETERS	INCHES
Α	82.0 MAX	3.23 MAX
В	1.6	0.063
С	2.54	0.1
D	0.43 ± 0.1	0.017 ± 0.004
E	78.8	3.1
F	1,27	0.05
G	3.2 MIN	0.13 MIN
Н	1.3 MIN	0.05 MIN
1	3.9	0.154
J	5.2 MAX	0.205 MAX
K	22.96	0.904
L	20.3	0.8
М	0.3 ± 0.1	0.012 ± 0.004

## **NEC Microcomputers, Inc.**

### $\mu$ COM-43/44/45 4-BIT SINGLE CHIP MICROCOMPUTERS

#### DESCRIPTION

The  $\mu$ COM-43 Family consists of three device types designed to offer a full range of cost/performance tradeoffs. All three devices share compatible hardware and instruction set. The  $\mu$ COM-43 Family is designed for general purpose controller applications and offers ideal devices for industrial controls, appliance controls, games, etc.

All three devices contain the functional blocks necessary to enable their use for both industrial and non-industrial controller applications. These blocks include: a 4-bit parallel ALU; 8 bit wide ROM for program storage; 4-bit wide RAM for data storage; stack register for subroutines; extensive I/O; and an on-chip clock generator.

The instruction set of the  $\mu$ COM-43 Family is designed to perform controller-oriented functions and for efficient use of the fixed program memory space. The instruction set includes a number of multifunction instructions, powerful I/O instructions including single bit manipulation, and test-and-skip instructions for conditional processing.

The three device types comprising the  $\mu$ COM-43 Family are differentiated by ROM/ RAM size and I/O lines. The  $\mu$ COM-43 has 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines. The  $\mu$ COM-44 has 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines. The  $\mu$ COM-45 has 1000 x 8 or 640 x 8 ROM, 32 x 4 RAM and 21 I/O lines. In addition, the μCOM-43 has real hardware interrupt, 3 level stack and programmable timer, while the  $\mu$ COM-44/45 have pseudo-interrupt capability and a single level stack.

#### **FEATURES**

- Stand Alone 4-Bit Microcomputers for Control Applications
- Powerful Instruction Set Capable of: Binary Addition; Decimal Addition and Subtraction; Logical Operations
- 10 μs Instruction Cycle
- Choice of ROM Size: 2000 x 8  $-\mu$ COM-43

 $1000 \times 8 - \mu COM-44$ 1000 x 8 - μCOM-45

 $640 \times 8$ 

Choice of RAM Size:

 $96 \times 4 - \mu COM-43$  $64 \times 4 - \mu COM-44$ 

 $32 \times 4 - \mu COM-45$ 

Choice of I/O Power:  $.35 \, \text{lines} - \mu \text{COM-43}$ 


35 lines  $-\mu$ COM-44

21 lines  $-\mu$ COM-45


- All Capable of Single Bit Manipulation and 4-Bit Parallel Processing.
- Interrupt Capability
- On-Chip Clock Generator
- Open Drain Outputs
- Choice of PMOS or CMOS Technology, Both Requiring Single Supplies
- Available in 42 Pin or 28 Pin Plastic Dual-in-Line Packages

## μCOM-43/44/45

#### PIN CONFIGURATIONS




PIN NAMES				
CL <sub>0</sub> CL <sub>1</sub>	External Clock Source			
CL <sub>0</sub> -CL <sub>1</sub> PC <sub>0</sub> -PC <sub>3</sub>	Input/Output Port C			
INT	Interrupt Input			
RES	Reset			
PD <sub>0</sub> -PD <sub>3</sub>	Input/Output Port D			
PE <sub>0</sub> -PE <sub>3</sub>	Output Port E			
PF <sub>0</sub> -PF <sub>3</sub>	Output Port F			
TEST	Input for Testing (Normally GND)			
PG <sub>0</sub> -PG <sub>3</sub>	Output Port G			
PH <sub>0</sub> -PH <sub>3</sub>	Output Port H			
PI <sub>0</sub> -Pi <sub>3</sub>	Output Port I			
PA <sub>0</sub> -PA <sub>3</sub>	Input Port A			
PB <sub>O</sub> -PB <sub>3</sub>	Input Port B			




#### PIN NAMES

CL <sub>0</sub> -CL <sub>1</sub>	External Clock Source
PC <sub>0</sub> -PC <sub>3</sub>	Input/Output Port C
PD <sub>0</sub> -PD <sub>3</sub>	Input/Output Port D
PE <sub>0</sub> -PE <sub>3</sub>	Output Port E
PF <sub>0</sub> PF <sub>3</sub>	Output Port F
PG <sub>0</sub>	Output Port G
PA <sub>0</sub> -PA <sub>3</sub>	Input Port A
ĪNŢ	Interrupt Input
RES	Reset




BLOCK DIAGRAM µCOM-43

#### BLOCK DIAGRAMS μCOM-44



μCOM-45



## FUNCTIONAL DESCRIPTION

#### **Program Counter**

The 11-bit program counter (10-bit for  $\mu$ COM-44/45) is organized as a 3-bit register (2-bit for  $\mu$ COM-44/45) and an 8-bit binary up-counter (lower eight bits). The contents of the upper register specify one of the fields of the ROM. The 8-bit binary counter is divided so that the contents of the higher two bits specify one of four pages in a field and the lower six bits specify one of 64 addresses in a page. The contents of the lower eight bits of the program counter (8-bit binary up-counter) are simply incremented to execute the instructions sequentially. In a field, a page is automatically extended to the next one and four pages (256 bytes) are automatically executed.

#### Stack Register

The stack register is a last-in-first-out (LIFO) push down stack register organized as 3 words x 11 bits (1 word x 10 bits for  $\mu$ COM-44/45). This register is used to save the contents of the program counter (return address) when a subroutine is called or an interrupt is acknowledged.

#### ROM (Read-Only Memory)

The user's application program is stored in the 8-bit wide mask programmable read-only memory (ROM). The ROM is organized into fields and pages. The 2000 word ROM of the  $\mu$ COM-43 has eight fields, the 1000 word ROM of the  $\mu$ COM-44/45 has four fields and the 640 word ROM of the low-end  $\mu$ COM-45 has two fields. Each field is divided into four pages of 64 words each, and each word consists of eight bits.

### μCOM-43/44/45

#### RAM (Data Memory)

The RAM is organized in a multi-row by 16 column configuration. It is addressed by a data pointer of which the higher bits (DPH) address the row and the lower bits (DPL) address the column. The exact RAM size for each device is shown below.

		RAM	ROW/COLUMN ORGANIZATION	DPH	DPL
Γ	μCOM-43	96 x 4	6 x 16	3	4
	μCOM-44	64 x 4	4 × 16	2	4
	μCOM-45	32 x 4	2 x 16	· 1	4

#### Internal Registers

The ALU (Arithmetic Logic Unit) and the ACC (Accumulator) form the heart of the  $\mu$ COM-43 Family microcomputer system. The ALU performs arithmetic and logical operations and tests for operation results. The result of an operation by the ALU is stored in the ACC and in the carry F/F. The ACC is a 4-bit register which stores ALU results and other data to be processed. The carry F/F is a single bit flip-flop which indicates when a carry bit is generated during addition.

#### Flag Register (µCOM-43 Only)

A 4-bit word in the RAM can be specifically used as a software controlled general purpose flag register. The individual flag bits can be set or reset and tested for either a 1 or a 0. This can be done directly without modifying the RAM data pointer.

#### Working Registers (µCOM-43 Only)

There are six words in RAM that can be used as 4-bit general purpose working registers. These registers can be directly manipulated without modification of the data pointer and are used for data transfer and exchange between the data pointer and the working register, and between the ACC and the working register.

#### Programmable Interval Timer (µCOM-43 Only)

The  $\mu$ COM-43 contains a software programmable interval timer composed of a 6-bit polynomial counter and a 6-bit programmable binary counter.

The initial setting of the timer is done using the timer set instruction STM, with the timer starting to count at the end of the STM instruction execution. The STM instruction contains six binary bits of immediate data which is loaded in the 6-bit programmable binary counter upon STM instruction execution. By varying the 6-bit immediate data, one of 64 time intervals can be programmed.

#### I/O Ports

The  $\mu$ COM-43/44 have 35 input/output ports ( $\mu$ COM-45 has 21) for communication with and control of the external world. These ports are organized into nine input/output ports (A to I). Eight ports (A to H) are composed of four bits each and the last port (I) is composed of three bits.

Input Ports (4 bits each): A, B ①

Input/Output Ports (4 bits each): C, D

Output Ports (4 bits each): E, F, G ②, H ①

Output Ports (3 bits): I ①

Notes: (1) Not on  $\mu$ COM-45.

② G Port on  $\mu$ COM-45 is a single line.

DESCRIPTION (CONT.)

**FUNCTIONAL** 

# FUNCTIONAL DESCRIPTION (CONT.)

In order to provide flexible and efficient use of these I/O ports, a variety of input/output instructions are provided which enable single bit set/reset, single bit test and conditional skip, 4-bit parallel input/output and 8-bit immediate parallel output. The I/O instructions are divided into two types, the ones dedicated to specific ports and the ones that use the 4-bit data in the DPL to select a desired port. The former include such instructions as IA and OE that specifically access port A and E, respectively. The latter require that a 4-bit code assigned to the desired port be loaded into the DPL using data pointer manipulation instructions prior to I/O instruction execution.

#### **INSTRUCTION SET**

The  $\mu$ COM-43 has an 80 instruction set. The  $\mu$ COM-44/45 have a 58 instruction subset of the  $\mu$ COM-43. The majority of the 22 instruction difference is related to added hardware features of the  $\mu$ COM-43. The instruction set is summarized below.

MNEMONIC	EMONIC BYTES CYCLES		DESCRIPTION	CONDITION FOR SKIP
CLA	1 .	1	A <sub>CC</sub> ←0	
CMA	1,	1	ACC-(ACC)	
CIA	1	2 11 2 2	Acc+(Acc)+1	great and a second of the seco
INC	· 1	1/2-3	Acc-(Acc)+1; skip if Carry	Carry
DEC	5.1 40.	· Č. j. 1/2-3	ACC←(ACC)-1; skip if Borrow	Borrow
CLC	1	1	C←0	
STC	1, 1	1	C←1	a s s s s s s s s s s s s s s s s s s s
XĊ	1	9.71	(C)-(C')	
RAR	1.		(Acco.t)-(Acco); C+(Acco); (Acco)+(C)	
TNM	1	1/2-2	[(DP)] (DP)]+1; skip if [(DP)]=0	[(DP)]=0 +.
DEM	1	1/1-3	[(DPI) - [(DPI) -1; skip if [(DPI] -F	[(DP)]=F
~ AD	3.1	1/2-3	ACC←(ACC)+[(DP)]; skip if Carry	Carry
ADS	. 1	1/2-3	$A_{CC}$ , $C \leftarrow (A_{CC}) + [(DP)] + (C)$ ; skip if Carry	Carry
ADC	1	1	ACC, C←(ACC)+[(DP)]+(C)	
DAA	1,	1	ACC←(ACC)+6	
DAS	1	1 .	A <sub>CC</sub> ←(A <sub>CC</sub> )+10	
EXL	1	1	ACC←(ACC)∀[(DP)]	
. L1.	1	1	Acc←l3121110	
S	1 .	1	[(DP)] ←(A <sub>CC</sub> )	
Ĺ	. 1	1	A <sub>CC</sub> ←[(DP)]	
LM	1 .	1 :	$A_{CC} \leftarrow [(DP)]; DP_{H} \leftarrow (DP_{H}) \forall 0M_{1}M_{0}$	
X	. 1	. 1 .	(A <sub>CC</sub> )=[(DP)]	
XM	1	1	$(A_{CC})=[(DP)]; DP_{H}\leftarrow (DP_{H}) \forall 0M_{1}M_{0}$	
XD	1	1/2-3	(A <sub>CC</sub> )=[(DP)]; DP <sub>L</sub> ←(DP <sub>L</sub> )-1; skip if (DP <sub>L</sub> )=F	(DP <sub>L</sub> )=F
XMD	1	1/2-3	$(A_{CC})=[(DP)]$ ; $DP_H\leftarrow(DP_H) \forall OM_1M_0$ ; $DP_L\leftarrow(DP_L)=1$ ; skip if $(DP_L)=F$	(DP <sub>L</sub> )=F
ΧI	1	1/2-3	(A <sub>CC</sub> )=[(DP)]; DP <sub>L</sub> ←(DP <sub>L</sub> )+1; skip if (DP <sub>L</sub> )=0	. (DP <sub>L</sub> )=0
XMI	1	1/2-3	$(A_{CC}) \rightleftharpoons [(DP)]; DP_H \leftarrow (DP_H) \forall 0M_1M_0;$ $DP_L \leftarrow (DP_L) + 1; \text{skip if } (DP_L) = 0$	(DP <sub>L</sub> )=0
LDI	. 2	2	DP←I6-I0	
LDZ	1	. 1	DPH←0; DPL←13121110	
DED	1	1/2-3	DPL←(DPL)+1; skip if (DPL)=F	(DP <sub>L</sub> )=F
IND .	1	1/2-3	DPL←(DPL)+1; skip if (DPL)=0	(DP <sub>L</sub> )=0
TAL	1	1	DP <sub>L</sub> ←(A <sub>CC</sub> )	
TLA	1	1	Acc←(DPL)	

MNEMONIC	BYTES	CYCLES	DESCRIPTION	CONDITION FOR SKIP
XHX	* 15 PM	2	(X)-(OPH)	Salari Sa
XLY	1	2	(Y)-(DP_)	A STATE OF THE STA
THX	1	2 2	X-(DPH)	The second secon
TLY	1 1	2	Y~(DPL) (ZI=(Acc)	1 Jan
XAZ	1	2	(W)=(Acc)	A Paragraph of the Control of the Co
TAZ	1	9	Z-(ACC)	
TAW	1	7	W-(Acc)	
XHR	1	2	(R)=(DPH)	The second secon
XLS	1 1	2	(S) → (DP <sub>1</sub> )	19
SMB	1	1	[(DP, B <sub>1</sub> B <sub>0</sub> )]←1	
RMB	1	<u> </u>	[(DP, B <sub>1</sub> B <sub>0</sub> )]←0	
TMB	1	1/2-3	skip if [(DP, B <sub>1</sub> B <sub>0</sub> )] = 1	[(DP, B <sub>1</sub> B <sub>0</sub> )]=1
TAB	.1	1/2-3	skip if (A <sub>CC</sub> (B <sub>1</sub> B <sub>0</sub> ))=1	(A <sub>CC</sub> (B <sub>1</sub> B <sub>0</sub> ))=1
CMB	1	1/2-3	skip if (A <sub>CC</sub> (B <sub>1</sub> B <sub>0</sub> ))=[(DP, B <sub>1</sub> B <sub>0</sub> )]	$(A_{CC}(B_1B_0))=[(DP, B_1B_0)]$
SFB	1	2	FLAG (8180)-1	3
REBULL	1	2	FLAG (B <sub>1</sub> B <sub>0</sub> )+0	
FBT	1	2/3-4	skip (FLAG (B1B0))=)	(FLAG(8 <sub>1</sub> 8 <sub>0</sub> ))=1
FBP	1 1	3/0-4	skip if (FLAG (8180))=0	(FLAG(8180))=0
CM	1	1/23	skip if (A <sub>CC</sub> )=[(DP)]	(A <sub>CC</sub> )=[(DP)]
CI	2	2/3-4	skip if (ACC)=13121110	(ACC)=13121110
CLI	2	2/3-4	skip if (DPL)=13121110	(DP <sub>L</sub> )=13121110
TC	1	1/2-3	skip if (C)=1	(C)=1
TIT	1	1/2-3	skip if (INT F/F)=1; INT F/F←0	(INT F/F)=1
JCP	1	1	PC <sub>5-0</sub> ←P <sub>5</sub> -P <sub>0</sub>	
JMP	2	2	PCP10-P0	·
JPA	1	2	PC <sub>5-0</sub> ←A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> 00	
El	1 1	4	INTERFE	100 mg
ÐI	4	11.1	INTERF-0	
CZP	1	1	STACK←(PC)	
			PC-00000P3P2P1P000	
CAL	2	2	STACK←(PC); PC←P <sub>10</sub> -P <sub>0</sub>	
RT	1	2	PC(STACK)	
RTS	1	3-4	PC←(STACK); PC−(PC)+1,2	Unconditional
STM	2	- 2	TM F F+0: TIMER+15+0 USE	The second secon
TTM		1/2-3	SKIP IF (TM F/F)=1	Time Fresh (2005)
SEB	1	2	PORT E (B <sub>1</sub> B <sub>0</sub> )1	
REB	1	1	PORT E (B <sub>1</sub> B <sub>0</sub> )←0	<del> </del>
SPB RPB	1 1	1	PORT (DP <sub>L</sub> , B <sub>1</sub> B <sub>0</sub> )←1	<del> </del>
			PORT (DPL, B <sub>1</sub> B <sub>0</sub> )←0	(BODT A (B : B : 1)=1
TPA TPB	1 1	1/2-3	skip if (PORT A (B <sub>1</sub> B <sub>0</sub> ))=1	(PORT A (B <sub>1</sub> B <sub>0</sub> ))=1 (PORT (DP <sub>1</sub> , B <sub>1</sub> B <sub>0</sub> )=1
OE IAR	1	2	skip if (PORT (DL <sub>L</sub> , B <sub>1</sub> B <sub>0</sub> ))=1	1 (FOR 1 (DFL, B1B0)-1
OP	1	1	PORT E←(A <sub>CC</sub> )  PORT (DP <sub>L</sub> )←(A <sub>CC</sub> )	<del> </del>
OCD	2	2		+
IA IA	2	2	PORT C,D-I <sub>7</sub> -I <sub>0</sub> A <sub>CC</sub> (PORT A)	<del> </del>
IP IP	1 1	1	ACC-(PORT (DPL))	<del> </del>
NOP	1	1	No Operation	
NOP	' '	1	No Operation	

These instructions apply only to the  $\mu COM-43$ .

## **NEC** Microcomputers, Inc.



### μCOM-43 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD546 is the standard version of the  $\mu$ COM-43. This PMOS, -10 volt part is designed to have TTL-level compatible inputs and is easily interfaced to external static RAM. As a  $\mu$ COM-43, it includes 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

#### ABSOLUTE MAXIMUM **RATINGS\***

Operating Temperature	$-10^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature	-40°C to +125°C
Supply Voltage	-15 to +0.3 Volts
Input Voltages	-15 to +0.3 Volts
Output Voltages	
Output Current	4 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

DC/AC CHARACTERISTICS  $T_a = -10^{\circ}$ C to  $+70^{\circ}$ C,  $V_{GG} = -10V \pm 10\%$ 

			LIMIT	s		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	۷ін	0		-2.0	V	Ports A to D, INT, RES
Input Low Voltage	V <sub>IL</sub>	-4.3		V <sub>GG</sub>	V	Ports A to D, INT, RES
Input Leakage Current High	llih			+10	μΑ	Ports A and B,  INT, RES. TEST  V <sub>I</sub> = -1V
Input Leakage Current Low	ILIL			-10	μА	Ports A and B, INT, RES, TEST V <sub>I</sub> = -11V
I/O Leakage Current High	ПОН -			+30	μΑ	Ports C and D $V_{\parallel} = -1V$
I/O Leakage Current Low	lior			-30	μΑ	Ports C and D $V_1 = -11V$
Output Voltage	VoH1			-1.0	٧	Ports C to I I <sub>OH</sub> = -1.0 mA
	V <sub>OH2</sub>			-2.3	V	Ports C to I IOH = -3,3 mA
Output Leakage Current	lor			-10	μΑ	Ports C to I VO = -11V
Supply Current	IGG		-30	-50	mΑ	
Oscillator Frequency	F	150		440	KHz	


 $<sup>*</sup>T_a = 25^{\circ}C$ 

## **μPD546**


Ta = 25°C, f = 1 MHz

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	Cl			15	pf	
Output Capacitance	СО			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	

CAPACITANCE



**CLOCK WAVEFORM** 



PACKAGE OUTLINE  $\mu$  PD546C

ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
Ī	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
К	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004

## **NEC** Microcomputers, Inc.



## μCOM-44 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD547 is the standard version of the  $\mu$ COM-44. This PMOS, –10 volt part is designed to have TTL-level compatible inputs and is easily interfaced to external static RAM. As a  $\mu$ COM-44, it includes 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	-10°C to +70°C
Storage Temperature	$-40^{\circ}$ C to $+125^{\circ}$ C
Supply Voltage	
Input Voltages	-15 to +0.3 Volts
Output Voltages	
Output Current	4 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

DC/AC CHARACTERISTICS

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}, V_{GG} = -10 \text{V} \pm 10\%$ 


*		,	LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input-High Voltage	. ViH	0		-2.0	V	Ports A to D, INT, RES
Input Low Voltage	V <sub>IL</sub>	-4.3		VGG	٧	Ports A to D, INT, RES
Input Leakage Current High	ILIH			+10	μA	Ports A and B, INT, RES, TEST V <sub>I</sub> = -1V
Input Leakage Current Low	<sup>I</sup> LIL			-10	μΑ	Ports A and B, INT, RES, TEST V <sub>I</sub> = -11V
I/O Leakage Current High	ПОН			+10	μΑ	Ports C and D V <sub>1</sub> = -1V
I/O Leakage Current Low	liòL	,		-10	μΑ	Ports C and D $V_1 = -11V$
Output Voltage	VoH1			-1.0	<b>V</b>	Ports C to I IOH = -1.0 mA
	VOH2	-		-2.3	V	Ports C to I I <sub>OH</sub> = -3.3 mA
Output Leakage Current	lor			-10	μΑ	Ports C to I VO = -11V
Supply Current	IGG		-30	-50	mΑ	
Oscillator Frequency	F	150		440	KHz	

## **μ**PD547


 $T_a = 25^{\circ}C$ , f = 1 MHz

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	Cl			15	pf	
Output Capacitance	.co			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	

### CAPACITANCE



**CLOCK WAVEFORM** 



PACKAGE OUTLINE μPD547C

ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2,6 MAX	0.1 MAX
С	2,54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0,5 MIN	0.02 MIN
Ī	5.22 MAX	0.20 MAX
J	5.72 MAX	.0.22 MAX
К	15.24	0.6
L	13.2	0.52
М	0.3 ± 0.1	0.01 ± 0.004

## **NEC Microcomputers, Inc.**



### μCOM-44 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD547L is a low power version of the  $\mu$ COM-44. It is a modified PMOS device requiring a -8 volt power supply with a reduced supply current specification. As a  $\mu$ COM-44, it includes 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature		$-10^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature		40°C to +125°C
Supply Voltage	,	15 to +0.3 Volts
Input Voltages		15 to +0.3 Volts
Output Voltages		
Output Current		4 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

#### DC/AC CHARACTERISTICS

 $T_a = -10^{\circ} C \text{ to } +70^{\circ} C, V_{GG} = -8V \pm 10\%$ 


			LIMITS			TEST
PARAMETER	SYMBOL	MIN	ΤΥP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-1.6	٧	Ports A to D, INT, RES
Input Low Voltage	VIL	-3.8		V <sub>GG</sub>	٧	Ports A to D, INT, RES
Input Leakage Current High	llih 			+10	μΑ	Ports A and B, INT, RES, TEST VI = -1V
Input Leakage Current Low	ונונ	·		-10	μΑ	Ports A and B, INT, RES, TEST V1 = -9V
I/O Leakage Current High	ПОН			+10	μA	Ports C and D $V_I = -1V$
I/O Leakage Current Low	lIOL			-10	μΑ	Ports C and D V <sub>I</sub> = -9V
Output Voltage	VoH1			-1.0	V	Ports C to I I <sub>OH</sub> = -0.7 mA
	VOH2			-2.3	V	Ports C to I I <sub>OH</sub> = -2.6 mA
Output Leakage Current	lor			-10	μΑ	Ports C to I V <sub>O</sub> = -9V
Supply Current	IGG		-15	-25	mΑ	
Oscillator Frequency	F	100		180	KHz	

## μPD547L


 $T_a = 25$ °C; f = 1 MHz

		LIMITS		LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	Cl			15	pf		
Output Capacitance	CO			15	pf	f = 1 MHz	
Innut/Outnut Consideran	Cia			4.5			

### CAPACITANCE



### **CLOCK WAVEFORM**



# PACKAGE OUTLINE μPD547LC

ITEM	MILLIMETERS	INCHES
Α.	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G.	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
Ī	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
K	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004

## $\mu$ COM-45 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD550 is the 640 x 8 ROM version of the  $\mu$ COM-45. This PMOS, -10 volt part features both TTL-level compatible inputs as well as outputs capable of being pulled to -35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a  $\mu$ COM-45, it includes 32 x 4 RAM and 21 I/O lines in a 28 pin plastic dual-inline package.

#### ABSOLUTE MAXIMUM **RATINGS\***

Operating Temperature
Storage Temperature
Supply Voltage
Input Voltages (Port A, INT, RES, TEST)15 to +0.3 Volts
(All Other Inputs)40 to +0.3 Volts
Output Voltages40 to +0.3 Volts
Output Current (Ports C, D)4 mA
(Ports E, F, G)15 mA
(Total Current)60 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

 $*T_a = 25^{\circ}C.$ 

DC/AC CHARACTERISTICS  $T_a = -10^{\circ}$ C to  $+70^{\circ}$ C,  $V_{GG} = -10V \pm 10\%$ .


· ·		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	ViH	· <sup>1</sup> , 0		-2.0	V	Ports A, C, D, INT, RES
Input Low Voltage	V <sub>IL1</sub>	-4.3		V <sub>G</sub> G	٧	Ports A, INT, RES
	V <sub>IL2</sub>	-4.3		-35	V	Port C and D
Input Leakage Current High	llih -			+10	μΑ	Ports A, INT, RES, TEST V <sub>I</sub> = 1V
Input Leakage Current Low	<sup> </sup> LIL1		,	-10	μА	Ports A, INT, RES, TEST V <sub>I</sub> = -11V
	lLIL2			-30	μΑ	Port A V <sub>1</sub> = -35V
I/O Leakage Current High	ПОН			+10	μА	Ports C and D V <sub>I</sub> = -1V
I/O Leakage Current Low	IOL1			-10	μА	Ports C and D V <sub>I</sub> = -11V
	I <sub>IOL2</sub>			-30	μА	Ports C and D V <sub>I</sub> = -35V
Output Voltage	V <sub>OH1</sub>			-1.0	V	Ports C and D I <sub>O</sub> = -2 mA
	V <sub>OH2</sub>			-2.5	V	Ports E, F, G I <sub>O</sub> = -10 mA
Output Leakage Current	lOL1			-10	μА	Ports C, D, E, F, G V <sub>O</sub> = -11V
	lOL2	-		-30	μА	Ports C, D, E, F, G V <sub>O</sub> = -35V
Supply Current	IGG		-20	-40	mA	
Oscillator Frequency	F	150		440	KHz	·


## **μPD550**

Ta = 25°C, f = 1 MHz

CA	·P/	٩C	IT	Al	٧	CE	Ξ

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	Cl			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	





PACKAGE OUTLINE  $\mu$ PD550C

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
Н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
К	15.24	0.6
L	13.2	0.52
М	0.25 <sup>+ 0.10</sup> 0.05	0.01 <sup>+ 0.004</sup> 0.002

## **NEC** Microcomputers, Inc.



## μCOM-44 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD552 is a high negative output version of the  $\mu$ COM-44. This PMOS, –10 volt part is designed with outputs capable of being pulled to –35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a  $\mu$ COM-44, it includes 1000 × 8 ROM, 64 × 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

## ABSOLUTE MAXIMUM RATINGS\*

	The state of the s	
Operating Temperature	· · · · · · · · · · · · · · · · · · ·	- 10°C to +70°C
Storage Temperature		40°C to +125°C
Supply Voltage		15 to +0.3 Volts
Input Voltages (Port A, INT, RES, TEST)		15 to +0.3 Volts
(All Other Inputs)	· · · · · · · · · · · · · · · · · · ·	40 to +0.3 Volts
Output Voltages		40 to +0.3 Volts
Output Current (Each Output Bit)		12 mA
(Total Current)		60 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

#### DC/AC CHARACTERISTICS

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}, V_{GG} = -10 \text{V} \pm 10\%$ 


			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-3.5	٧	Ports A to D, INT, RES
Input Low Voltage	VIL1	-7.5		VGG	>	Ports A and B, INT, RES
	V <sub>IL2</sub>	-7.5		-35	٧	Ports C and D
Input Leakage Current High	<sup>I</sup> LIH			+10	μΑ	Ports A and B, INT, RES, TEST VI = -1V
Input Leakage Current Low	<sup>I</sup> LIL1			-10	μА	Ports A and B, INT, RES, TEST V <sub>I</sub> = -11V
	lLIL2			-30	μΑ	Ports A and B VI = -35V
I,'O Leakage Current High	ПОН			+10	μΑ	Ports C and D VI = -1V
I/O Leakage Current Low	lIOL1			-10	μΑ	Ports C and D V <sub>I</sub> = -11V
	!IOL2			-30	μΑ	Ports C and D $V_{I} = -35V$
Output Voltage	-VOH			-2.0	<b>V</b>	Ports C to I IO = -8 mA
Output Leakage Current	lOL1			-10	μΑ	Ports C to I VO = -11V
	lOL2		4	-30	μΑ	Ports C to I VO = -35V
Supply Current	lgg		-30.	-50	mΑ	
Oscillator Frequency	F	150		440	KHz	-


## **μ**PD552

T<sub>a</sub> = 25°C, f = 1 MHz

CAPACITANCE

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI	5.		15	pf	
Output Capacitance	СО			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	





 $\begin{array}{l} {\sf PACKAGE\ OUTLINE} \\ {\it \mu PD552C} \end{array}$ 

ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2,2 MAX
В	2.6 MAX	0.1 MAX
. С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
K	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004

## $\mu$ COM-43 SINGLE CHIP MICROCOMPUTER

#### **DESCRIPTION**

The  $\mu$ PD553 is a high negative output version of the  $\mu$ COM-43. This PMOS, –10 volt part is designed with outputs capable of being pulled to –35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a  $\mu$ COM-43, it includes 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

## ABSOLUTE MAXIMUM RATINGS\*

•	• •			
Operating Temperature	.i		10	0°C to +70°C
Storage Temperature			40°	°C to +125°C
Supply Voltage			15	to +0.3 Volts
Input Voltages (Port A, INT, RES,	TEST).		15	to +0.3 Volts
(All Other Inputs).			40	to +0.3 Volts
Output Voltages			40	to +0.3 Volts
Output Current (Each Output Bit)		,		12 mA
(Total Current) .		:		60 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

#### DC/AC CHARACTERISTICS

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}, V_{GG} = -10 \text{V} \pm 10\%$ 


:			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-3,5	٧	Ports A to D, INT,
Input Low Voltage	VIL1	-7.5		V <sub>GG</sub>	>	Ports A and B, INT, RES
·	V <sub>IL2</sub>	<del>-</del> 7.5		-35	٧	Ports C and D
Input Leakage Current High	ILIH	·		+10	μΑ	Ports A and B, INT, RES, TEST V <sub>I</sub> = -1V
Input Leakage Current Low	<sup>I</sup> LIL1			-10	μΑ	Ports A and B, INT, RES, TEST V <sub>I</sub> = -11V
*	lLIL2			-30	μΑ	Ports A and B $V_I = -35V$
I/O Leakage Current High	ПОН			+10	μΑ	Ports C and D $V_I = -1V$
I/O Leakage Current Low	lIOL1			-10	μΑ	Ports C and D $V_I = -11V$
	lIOL2			-30	μΑ	Ports C and D $V_I = -35V$
Output Voltage	Voн			-2.0	٧	Ports C to I IO = -8 mA
Output Leakage Current	lOL1			-10	μΑ	Ports C to I VO = -11V
	lOL2	·		-30	μΑ	Ports C to I VO = -35V
Supply Current	IGG		-30	-50	mΑ	
Oscillator Frequency	F	150		440	KHz	

## $\mu$ PD553


 $T_a = 25^{\circ}C$ , f = 1 MHz

		LIMITS			,	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	

CAPACITANCE



**CLOCK WAVEFORM** 



PACKAGE OUTLINE  $\mu$ PD553C

ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2,54	0.1
D	0,5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
K	15.24	0.6
L	13.2	0.52
М	0.3 ± 0.1	0.01 ± 0.004

## **NEC** Microcomputers, Inc.



## μCOM-45 SINGLE CHIP MICROCOMPUTER

DESCRIPTION The  $\mu$ PD554 is the 1000 x 8 ROM version of the  $\mu$ COM-45. This PMOS, -10 volt part features both TTL-level compatible inputs as well as outputs capable of being pulled to -35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a μCOM-45, it includes 32 x 4 RAM and 21 I/O lines in a 28 pin plastic, dual-in-line package.

#### ABSOLUTE MAXIMUM **RATINGS\***

Operating Temperature	$-10^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature	-40°C to +125°C
Supply Voltage	
Input Voltages (Port A, INT, RES, TEST)	15 to +0.3 Volts
(All Other Inputs)	40 to +0.3 Volts
Output Voltages	40 to +0.3 Volts
Output Current (Ports C, D)	4 mA
(Ports E, F, G)	15 mA
(Total Current)	60 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device

 $*T_a = 25^{\circ}C$ 

#### DC/AC CHARACTERISTICS

 $T_a = -10^{\circ} \text{C to } +70^{\circ} \text{C}, V_{GG} = -10 \text{V} \pm 10\%.$ 


			LIMITS	3		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-2.0	٧	Ports A, C, D, INT, RES
Input Low Voltage	V <sub>IL1</sub>	-4.3		V <sub>GG</sub>	V	Ports A, INT, RES
	V <sub>IL2</sub>	-4.3		-35	V	Port C and D
Input Leakage Current High	<sup>1</sup> LIH			+10	μΑ	Ports A, INT, RES, TEST V <sub>1</sub> = 1V
Input Leakage Current Low	<sup>I</sup> LIL1			-10	μΑ	Ports A, INT, RES TEST V <sub>I</sub> = -11V
	ILIL2			-30	μΑ	Port A V <sub>1</sub> = -35V
I/O Leakage Current High	ПОН			+10	μА	Ports C and D V <sub>I</sub> = -1V
I/O Leakage Current Low	HOL1			-10	μΑ	Ports C and D V <sub>1</sub> = -11V
	I <sub>IOL2</sub>	-		-30	μА	Ports C and D V <sub>I</sub> = -35V
Output Voltage	Vон1			-1.0	V	Ports C and D IO = -2 mA
	V <sub>OH2</sub>			-2.5	٧	Ports E, F, G I <sub>O</sub> = -10 mA
Output Leakage Current	lOL1			-10	μА	Ports C, D, E, F, G V <sub>O</sub> = -11V
,	lOL2			-30	μА	Ports C, D, E, F, G V <sub>O</sub> = -35V
Supply Current	IGG		-20	-40	mA	
Oscillator Frequency	F	150		440	KHz	

## **μ**PD554


 $T_a = 25^{\circ}C$ , f = 1 MHz.

CAPACITANCE

,		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	



**CLOCK WAVEFORM** 



PACKAGE OUTLINE μPD554C

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
Н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
К	15.24	0.6
L	13.2	0.52
М	0.25 <sup>+ 0.10</sup> - 0.05	0.01 <sup>+</sup> 0.004 - 0.002

## $\mu$ COM-43 SINGLE CHIP MICROCOMPUTER

#### **DESCRIPTION**

The  $\mu$ PD650 is a CMOS version of the  $\mu$ COM-43. It features a single +5 volt power supply, a 2 mA (max), 800  $\mu$ A (typ) current drain and extended temperature range. As a  $\mu$ COM-43, it includes 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	-30°C to +85°C
Storage Temperature	-55°C to +125°C
Supply Voltage	-0.3 to +7.0 Volts
Input Voltages	-0.3 to +7.0 Volts
Output Voltages	-0.3 to +7.0 Volts
Output Current (Each Output Bit)	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

#### DC/AC CHARACTERISTICS

 $T_a = -30^{\circ}$ C to +85°C,  $V_{CC} = +5V \pm 10\%$ .


		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input High Voltage	·VIH	0.7V <sub>CC</sub>		.V <sub>CC</sub>	٧	Ports A to D, INT, RES
Input Low Voltage	VIL	0		0.3V <sub>CC</sub>	٧	Ports A to D, INT, RES
Input Leakage Current High	LIH .			+10	μΑ	Ports A and B, $\overline{INT}$ , RES $(V_1 = V_{CC})$
Input Leakage Current Low	LIL .			-10	μΑ	Ports A and B, INT, RES (V <sub>I</sub> = 0V)
I/O Leakage Current High	Пон			+10	μΑ	Ports C and D ( $V_1 = V_{CC}$ )
I/O Leakage Current Low	lor			-10	μΑ	Ports C and D ( $V_0 = 0_V$ )
Output High Voltage 1	Vон1	V <sub>CC</sub> -0.5			V	Ports C and D (I <sub>OH</sub> = -1 mA)
		V <sub>CC</sub> -0.5			>	Ports E and I (I <sub>OH</sub> = -0.6 mA)
Output High Voltage 2	V <sub>OH2</sub>	V <sub>CC</sub> -2.5			V	Ports C to I (I <sub>OH</sub> = -2 mA)
Output Low Voltage	V <sub>OL1</sub>			0.6	V	Ports E to I (I <sub>OL</sub> = 2 mA)
	V <sub>OL2</sub>			0.4	>	Ports E to 1 (I <sub>OL</sub> = 7.2 mA)
Supply Current	ICC:		0.8	2.0	mA	
Clock High Voltage	$V_{\phi H}$	0.7V <sub>CC</sub>		VCC	٧	CLO, Ext. Clk.
Clock Low Voltage	$V_{oldsymbol{\phi}L}$	0		0.3V <sub>CC</sub>	٧	CLO, Ext. Clk.
Clock Leakage Current High	ILφH			200	μΑ	CLO, Ext. Clk. (V <sub>OH</sub> = V <sub>CC</sub> )
Clock Leakage Current Low	ILφĽ			-200	μΑ	CLO, Ext. Clk. (V <sub>OL</sub> = 0V)
Clock Frequency	f	150		440	KHz	
Clock Rise and Fall Times	tr, tf	0		0.3	μs	Ext. Clk.
Clock Pulse Width	$^{t}\phiW$	0.5		5.6	μs	Ext. Clk.


## $\mu$ PD650

 $T_a = -30^{\circ} C \text{ to } +85^{\circ} C$ ,  $V_{CC} = +5 V \pm 10\%$ .

CA			

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	C <sub>I</sub>			15	pf	
Output Capacitance	СО			15	pf	f = 1 MHz
I/O Capacitance	CIO			15	pf	





ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
Ī	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
К	15.24	0.6
L	13.2	: 0.52
M	0.3 ± 0.1	0.01 ± 0.004

## **NEC Microcomputers, Inc.**



## $\mu$ COM-44 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD651 is a CMOS version of the  $\mu$ COM-44. It features a single +5 volt power supply, a 2 mA (max), 800  $\mu$ A (typ) current drain and extended temperature range. As a  $\mu$ COM-44, it includes 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	
Storage Temperature	$-55^{\circ}$ C to $+125^{\circ}$ C
Supply Voltage	
Input Voltages	-0.3 to +7.0 Volts
Output Voltages	-0.3 to +7.0 Volts
Output Current (Each Output Bit)	2.5 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

 $*T_a = 25^{\circ}C$ 

#### DC/AC CHARACTERISTICS

 $T_a = -30^{\circ} \text{C to } +85^{\circ} \text{C}, \text{VCC} = +5 \text{V} \pm 10\%.$ 


		LIMITS		-		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input High Voltage	VIH	0.7V <sub>CC</sub>		Vcc	٧	Ports A to D, INT, RES
Input Low Voltage	VIL	0		0.3V <sub>CC</sub>	V	Ports A to D, INT, RES
Input Leakage Current High	.¹LIH			+10	μΑ	Ports A and B, INT, RES (V <sub>I</sub> = V <sub>CC</sub> )
Input Leakage Current Low	<sup>f</sup> LIL			-10	μΑ	Ports A and B, $\overline{INT}$ , RES $(V_1 = 0V)$
I/O Leakage Current High	ПОН			+10	μΑ	Ports C and D $(V_I = V_{CC})$
I/O Leakage Current Low	loL			-10	μΑ	Ports C and D $(V_0 = 0_V)$
Output High Voltage 1	V <sub>OH1</sub>	V <sub>CC</sub> -0.5			٧	Ports C and D (I <sub>OH</sub> = -1 mA)
*		V <sub>CC</sub> -0.5			٧	Ports E to I (I <sub>OH</sub> = -1 mA)
Output High Voltage 2	V <sub>OH2</sub>	V <sub>CC</sub> -2.5			V	Ports C to 1 (I <sub>OH</sub> = -2 mA)
Output Low Voltage	V <sub>OL1</sub>			0.6	V	Ports E to I (IOL = 2 mA)
	V <sub>OL2</sub>			0.4	V	Ports E to I (I <sub>OL</sub> = 1.2 mA)
Supply Current	<sup>1</sup> CC		0.8	2.0	mA	
Clock High Voltage	$V_{\phi H}$	0.7V <sub>CC</sub>		VCC	٧	CLO, Ext. Clk.
Clock Low Voltage	$V_{\phi L}$	0		0.3V <sup>C</sup> C	V	CLO, Ext. Clk.
Clock Leakage Current High	ILφΗ			200	μА	CLO, Ext. Clk. (V <sub>OH</sub> = V <sub>CC</sub> )
Clock Leakage Current Low	<sup>I</sup> LφL			-200	μΑ	CLO, Ext. Clk. (V <sub>OL</sub> = 0V)
Clock Frequency	f	150		440	KHz	
Clock Rise and Fall Times	tr,`tf	0		0.3	μs	Ext. Clk.
Clock Pulse Width	<sup>t</sup> øW	0.5		5.6	μs	Ext. Clk.


## μPD651

 $T_a = -30^{\circ} \text{C to } +85^{\circ} \text{C}, \ V_{CC} = +5 \text{V} \pm 10\%.$ 

CA	ΡΔ	0	T	Δ	N	0	F
-	r		ш.	~	I۷		ᆮ

		LIMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	Cl	,		15	pf		
Output Capacitance	СО		-	15	pf ·	f = 1 MHz	
I/O Capacitance	CIO			15	pf		





ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
Ĩ	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
К	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004

## **NEC Microcomputers, Inc.**



## $\mu$ COM-45 SINGLE CHIP MICROCOMPUTER

#### DESCRIPTION

The  $\mu$ PD652 is a CMOS version of the  $\mu$ COM-45. It features a single +5 volt power supply, a 2 mA (max), 800  $\mu$ A (typ) current drain and extended temperature range. As a  $\mu$ COM-45, it includes 1000 x 8 ROM, 32 x 4 RAM, and 21 I/O lines in a 42 pin plastic dual-in-line package.

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature		 	 $-30^{\circ}$ C to $+85^{\circ}$ C
Storage Temperature	33.3	 	 $-55^{\circ}$ C to $+125^{\circ}$ C
Supply Voltage		 	 -0.3 to +7.0 Volts
Input Voltages		 	 -0.3 to +7.0 Volts
Output Voltages		 	 -0.3 to +7.0 Volts
Output Current (Each Output			

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^*_{,}T_a = 25^{\circ}C$ 


#### DC/AC CHARACTERISTICS


 $T_a = -30^{\circ} C$  to  $+85^{\circ} C$ ,  $V_{CC} = +5V \pm 10\%$ .

		LIMITS		1		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input High Voltage	V <sub>IH</sub>	0.7V <sub>CC</sub>		Vcc	V	Ports A, C, D, INT, RES
Input Low Voltage	VIL	0		0.3V <sub>CC</sub>	٧	Ports A, C, D, INT, RES
Input Leakage Current High	LIH			+10	μΑ	Ports A, C, D, $\overline{\text{INT}}$ , RES $(V_{\text{I}} = V_{\text{CC}})$
Input Leakage Current Low	<sup>†</sup> ÉIL			-10	, μΑ	Ports A, C, D, INT, RES (V <sub>I</sub> = 0V)
I/O Leakage Current High	ПОН			+10	μΑ	Ports C and D (V <sub>I</sub> = V <sub>CC</sub> )
I/O Leakage Current Low	IOL			-10	μA	Ports C and D $(V_0 = 0_V)$
Output High Voltage 1	VOH1	V <sub>CC</sub> -0.5			V	Ports C and D (I <sub>OH</sub> = -1 mA)
		V <sub>CC</sub> -0.5			٧	Ports E to G (I <sub>OH</sub> = -1 mA)
Output High Voltage 2	V <sub>OH2</sub>	V <sub>CC</sub> -2.5			>	Ports C to G ( $I_{OH} = -2 \text{ mA}$ )
Output Low Voltage	V <sub>OL1</sub>			0.6	V	Ports E to G (I <sub>OL</sub> = 2 mA)
	V <sub>OL2</sub>			0.4	>	Ports E to G (I <sub>OL</sub> = 1.2 mA)
Supply Current	<sup>I</sup> CC		8.0	2.0	mΑ	
Clock High Voltage	$V_{\phi H}$	0.7V <sub>CC</sub>		Vcc	V	CLO, Ext. Clk.
Clock Low Voltage	$V_{\phi}$ L	0		0.3V <sub>CC</sub>	V	CLO, Ext. Clk.
Clock Leakage Current High	I <sub>LφH</sub>			200	μА	CLO, Ext. Clk. (V <sub>OH</sub> = V <sub>CC</sub> )
Clock Leakage Current Low	lLφL			-200	μΑ	CLO, Ext. Clk. (V <sub>OL</sub> = 0V)
Clock Frequency	-f	150		440	KHz	
Clock Rise and Fall Times	tr, tf	0		0.3	μs	Ext. Clk.
Clock Pulse Width	$^{t}_{\phi}W$	0.5		5.6	μs .	Ext. Clk.

CAPACITANCE

		LIMITS			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS		
Input Capacitance	Ci			15	pf.			
Output Capacitance	СО			15	pf	f = 1 MHz		
I/O Capacitance	CIO			15	pf	•		





ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
н	0.5 MIN	0.02 MIN
Ĩ	5,22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
К	15.24	0.6
L	13.2	0.52
М	0.3 ± 0.1	0.01 ± 0.004

#### **EVACHIP-43**

#### DESCRIPTION


The  $\mu$ PD556 is an evaluation chip for the  $\mu$ COM-43/44/45 single chip microcomputers. Designed to be used for both hardware and software debugging, the EVACHIP-43 is functionally equivalent to the  $\mu$ COM-43, except that it does not contain on-chip ROM. Instead, it is able to address external memory. In addition, in order to facilitate debugging, the  $\mu$ PD556 is capable of displaying the contents of the internal accumulator and data pointer and of being single stepped.

When the  $\mu$ PD556 is being used to evaluate  $\mu$ COM-44/45 designs, the external memory capacity should be restricted to that of the respective on-chip ROM and the instructions should be restricted to the 58 comprising the  $\mu$ COM-44/45 instruction set.

#### **FEATURES**

- 4-bit Parallel Processor
- Full 80 Instruction Set of μCOM-43
- 10 μs Instruction Cycle
- Capable of addressing 2K x 8-bits of external program memory
- Single step capability
- Full Functionality of μCOM-43
- Single supply: -10V PMOS Technology
- Available in a 64-pin Ceramic Quad-in-Line Package


#### PIN CONFIGURATION



#### PIN NAMES

PF <sub>0</sub> PF <sub>3</sub>	Output Port F				
PG <sub>0</sub> PG <sub>3</sub>	Oùtput Port G				
PH <sub>0</sub> PH <sub>3</sub>	Output Port H				
PIO PI2	Output Port I				
PA <sub>0</sub> PA <sub>3</sub>	Input Port A				
. PB <sub>0</sub> PB <sub>3</sub>	Input Port B				
PC <sub>0</sub> PC <sub>3</sub>	Input/Output Port C				
ĪŅĪ	Interrupt Input				
RES	Reset ,				
PD <sub>0</sub> PD <sub>3</sub>	Input/Output Port D				
PE <sub>0</sub> – PE <sub>3</sub>	Output Port E				
BREAK	Hold Input				
STEP	Single Step Input				
A <sub>CC</sub> /PC	Display A <sub>CC</sub> /PC Input				
Po - P10	PC Output				
10 - 17	Instruction Input				
CL <sub>0</sub> - CL <sub>1</sub>	External Clock Source				
TEST	Tied to VSS (GND)				

6



Operating Temperature	ΑB
Storage Temperature	RA
Supply Voltage VGG15 to +0.3 Volts	
All Input Voltages	
All Output Voltages	
Output Current	

ABSOLUTE MAXIMUM RATINGS\*

Note: 1 All output pins.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

 $T_a = 25^{\circ}C$ 

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CI		1,	15	pf	\$5°
Output Capacitance	СО			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	

CAPACITANCE

#### DC CHARACTERISTICS ①


 $T_a = -10 \text{ to } +70^{\circ}\text{C}; V_{GG} = -10 \text{V} \pm 10\%$ 


	,	LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-2.0	V	Port A to D, I7 to I0, BREAK, STEP, INT, RES, and ACC/PC
Input Low Voltage	VIL	-4.3		VGG	V	Port A to D, I7 to I0, BREAK, STER, INT, RES, and ACC/PC
Clock High Voltage	V <sub>OH</sub>	0		-0.8	V	CL <sub>0</sub> Input
Clock Low Voltage	VOL	-6.0		VGG	V	CL <sub>0</sub> Input
Input Leakage	1			+10	μΑ	Port A and B, 17 to 10 INT, RES, BREAK, STEP
Current High	llih			+30	μΑ	ACC/PC, V <sub>I</sub> = -1V Port C and D, V <sub>I</sub> = -1V
Input Leakage				-10	μΑ	Port A and B, 17 to 10 INT, RES, BREAK, STEP
Current Low	LIL.			-30	μΑ	$A_{CC}/PC$ , $V_1 = -11V$ Port C and D, $V_1 = -11V$
Clock Input Leakage High	ILOH			+200	μА	CL <sub>0</sub> Input, V <sub>OH</sub> = 0V
Clock Input Leakage Low	ILOL			-200	μА	CL <sub>0</sub> Input, V <sub>OL</sub> = -11V
Output High	V <sub>OH1</sub>			-1.0	V	Port C to I, P <sub>10</sub> to P <sub>0</sub> I <sub>OH</sub> = -1.0 mA
Voltage	V <sub>OH2</sub>			-2.3	٧	Port C to I, P <sub>10</sub> to P <sub>0</sub> I <sub>OH</sub> = -3.3 mA
Output Leakage Current Low	ILOL			-30	μА	Port C to I, $P_{10}$ to $P_0$ $V_0 = -11V$
Supply Current	IGG		-30	-50	mA	


Note: ① Relative to VSS = 0V

## 

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	· ·f	150		440	KHz	
Clock Rise and Fall Times	tr, tf	0		0.3	μs	
Clock Pulse Width High	t <b>ø</b> :wH	0.5		5.6	μs	
Clock Pulse Width Low	t <i>Φ</i> ,WL	0.5		5.6	μs	
Input Setup Time	tIS			5	μs	
Input Hold Time	ЧH	. 0			μs	
BREAK to STEP Interval	tBS	80			tcy	
STEP to RUN Interval	tSB	80			tcy	
STEP Pulse Width	tws	12			tcy	
BREAK to ACC Interval	t <sub>BA</sub>	80			tcy	
ACC/PC Pulse Width	tWA	12			tcy	
STEP to ACC Interval	tSA1	80			tcy	
PC to STEP Overlap	tSA2			2	tcy	
PC to RUN Interval	tAB	0			μs	
ACC/PC → P <sub>10</sub> -P <sub>0</sub> Delay	tDAP1			6	tcy	
ACC/10 110F0 Delay	tDAP2			é	tcy	







PACKAGE OUTLINE  $\mu$ PD556B



ITEM	MILLIMETERS	INCHES
Α	41.5	1.634 MAX
В	1.05	0.042
С	2.54	0.1
D	0.5 ± 0.1	0.2 ± 0.004
E	39.4	1.55
F	1.27	0.05
G	5.4 MIN	0.21 MIN
I	2.35 MAX	0.13 MAX
J	24.13	0.95
K	19.05	0.75
L	15.9	0.626
М	0.25 ± 0.05	0.01 ± 0.002

# $\mu$ COM-46 SINGLE CHIP MICROCOMPUTER WITH ON-CHIP A/D CONVERTER

#### DESCRIPTION

The  $\mu$ COM-46 is a member of the  $\mu$ COM-43 Family with an on-chip A/D Converter. Essentially a  $\mu$ COM-44 with the A/D portion replacing some I/O circuitry, the  $\mu$ COM-46 has 1000 x 8 ROM, 64 x 4 RAM and 28 I/O lines in addition to the A/D Converter. It is totally software-compatible with the  $\mu$ COM-44, but does have the additional hardware feature of a two-level stack.

The A/D Converter uses the charge transfer (charge pump) method and the actual conversion is done under software control. The analog input voltage applied to the A/D Converter is obtained as binary digital data with a maximum conversion time of 0.7 msec The level of this applied analog input voltage is then calculated from the binary digital data.

#### **FEATURES**

- Stand Alone 4-Bit Microcomputer and A/D Converter
- Powerful 58 Instruction Set
- 10 us Instruction Cycle
- ROM Size: 1000 x 8
- RAM Size: 64 x 4
- On-Chip A/D Converter: 2% Resolution, 4% Accuracy
- 2 Level Stack
- 28 Input/Output Lines Consisting of: Two 4-Bit Input Ports, Two 4-Bit Input/Output Ports and Three 4-Bit Output Ports. All Capable of Both Single-Bit Manipulation and 4-Bit Parallel Processing
- Open Drain Outputs
- P-Channel MOS
- Single Power Supply: -10V
- Available in 40 Pin Plastic Dual-in-Line Package


#### PIN CONFIGURATION


CL1	1	$\overline{}$	40	CL <sub>0</sub>
PC <sub>0</sub> □	2		39	<b>□</b> V <sub>GG</sub> (−10V) -
PC <sub>1</sub>	3		38	□ PB3
PC <sub>2</sub> $\square$	4		37	□PB <sub>2</sub>
PC3 C	5		36	□ PB <sub>1</sub>
דאד ם	6		35	<b>□</b> PB <sub>0</sub>
RES	7		34	□PA <sub>3</sub>
PD <sub>0</sub>	8		33	PA <sub>2</sub>
PD1 C	9		32	PA <sub>1</sub>
PD <sub>2</sub>	10	$\mu$ PD	31	□PA <sub>0</sub>
PD <sub>3</sub>	11	551	30	$\Box$ PG $_3$
PE <sub>0</sub>	12		29	□ PG <sub>2</sub>
PE <sub>1</sub>	13		28	□ PG <sub>1</sub>
PE <sub>2</sub>	14		27	□ PG <sub>0</sub>
PE <sub>3</sub>	<b>1</b> 5		26	A/D ACK
PF <sub>0</sub> □	16		25	<b>V</b> GG(A/D) (-10V)
PF1	17		24	D VIN
PF <sub>2</sub>	18		23	V <sub>REF1</sub>
PF3	19		.22	V <sub>REF2</sub>
ss(OV)	20		21	TEST

#### PIN NAMES

CL <sub>0</sub> -CL <sub>1</sub>	External Clock Source
PC <sub>0</sub> -PC <sub>3</sub>	Input/Output Port C
INT	Interrupt Input
RES	Reset
PD <sub>0</sub> -PD <sub>3</sub>	Input/Output Port D
PE <sub>0</sub> -PE <sub>3</sub>	Output Port E
PF <sub>0</sub> -PF <sub>3</sub>	Output Port F
TEST	Input for Testing
	(Normally GND)
VREF1,2	Reference Voltages
VIN	Analog Input Voltage
VGG(A/D)	A/D Supply Voltage
A/D ACK	A/D Acknowledge Output
PG <sub>0</sub> -PG <sub>3</sub>	Output Port G
PA <sub>0</sub> -PA <sub>3</sub>	Input Port A
PB <sub>0</sub> -PB <sub>3</sub>	Input Port B

6





Operating Temperature         -10°C to +70°C           Storage Temperature         -40°C to +125°C	ABSOLUTE MAXIMUM
Supply Voltage	
Input Voltages (Port A, INT, RES, TEST)15 to +0.3 Volts	
(All Other Inputs)40 to +0.3 Volts	
Output Voltages	
Output Current (Ports C, D)4 mA	
(Ports E, F, G)12 mA	
(Total Current)60 mA	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Ta = 25°C, f = 1 MHz

· ·			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	Cl			15	pf	
Output Capacitance	СО			-15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	·


CAPACITANCE

 $T_a = 25^{\circ}C$ .


## DC/AC CHARACTERISTICS

 $T_a = -10^{\circ} C \text{ to } +70^{\circ} C$ ,  $V_{GG} = -10 V \pm 10\%$ .

	T		LIMITS	3		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0	٠.	-2.0	<b>V</b> .	Ports A, C, D, INT, RES
Input Low Voltage	VIL1	-4.5		VGG	, V	Ports A, INT, RES
	VIL2	-4.5		-35	V	Ports C and D
Input Leakage Current High	<sup> </sup> LIH			+10	μΑ	Ports A, INT, RES, TEST VI = 1V
Input Leakage Current Low	ILIL1			-10	μΑ	Ports A, INT, RES, TEST V <sub>I</sub> = -11V
	lLIL2			-30	μΑ	Port A V <sub>I</sub> = -35V
I/O Leakage Current High	ПОН			+10	μΑ	Ports C and D VI = -1V
I/O Leakage Current Low	IOL1			-10	μΑ	Ports C and D V <sub>I</sub> = -11V
	IIOL2			-30	μΑ	Ports C and D V <sub>I</sub> = -35V
Output Voltage	VOH1			-1.0	V	Ports C and D IO = -2 mA
	V <sub>OH2</sub>			-2.0	V	Ports E, F, G IO = -8 mA
Output Leakage Current	lOL1			-10	μΑ	Ports C, D, E, F, G V <sub>O</sub> = -11 V
	IOL2			-30	μΑ	Ports C, D, E, F, G VO = -35V
Supply Current	IGG		-20	-40	mA	
Clock High Voltage	$V_{\phi}H$	0		-0.6	V	CLO, Ext. Clk.
Clock Low Voltage	$V_{\phi}$ L	-6.0		VGG	V	CLO, Ext. Clk.
Clock Leakage Current High	ILφΗ		,	200	μΑ	CLO, Ext. Clk. (VOH = VCC)
Clock Leakage Current Low	lLφL			-200	μΑ	CLO, Ext. Clk. (VOL = 0V)
Clock Frequency	f	150	-	440	KHz	
Clock Rise and Fall Times	tr, tf	0		0.3	μς	Ext. Clk.
Clock Pulse Width	t <sub>Ø</sub> W	0.5		5.6	μs	Ext. Clk.



### **µ** PD551



ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54	0.10
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
_	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
К	15.24	. 0.600
L	13.2	0.520
М	0.25 <sup>+ 0.1</sup> -0.05	0.010 <sup>+</sup> 0.004 - 0.002

## **NEC Microcomputers, Inc.**



## 8-BIT N-CHANNEL MICROPROCESSOR COMPLETELY Z80TM COMPATIBLE

#### DESCRIPTION

The  $\mu$ PD780 and  $\mu$ PD780-1 processors are single chip microprocessors developed from third generation technology. Their increased computational power produces higher system through-put and more efficient memory utilization, surpassing that of any second generation microprocessor. The single voltage requirement of the  $\mu$ PD780 and  $\mu$ PD780-1 processors makes it easy to implement them into a system. All output signals are fully decoded and timed to either standard memory or peripheral circuits. An N-channel, ion implanted, silicon gate MOS process is utilized in implementing the circuit.

The block diagram shows the functions of the processor and details the internal register structure. The structure contains 26 bytes of Read/Write (R/W) memory available to the programmer. Included in the registers are two sets of six general purpose registers, which may be used as 8-bit registers individually, or as 16-bit register pairs. Also included are two sets of accumulator and flag registers.


Through a group of exchange instructions the programmer has access to either set of main or alternate registers. The alternate register permits foreground/background mode of operation, or may be used for fast interrupt response. A 16-bit stack pointer is also included in each processor, simplifying implementation of multiple level interrupts, permitting unlimited subroutine nesting, and simplifying many types of data handling.


The two 16-bit index registers simplify implementation of relocatable code and manipulation of tabular data. The Refresh register will automatically refresh external dynamic memories. A powerful interrupt response mode will use the I register to form the upper 8-bits of a pointer to an interrupt service address table, while the interrupting apparatus supplies the lower 8-bits of the pointer. An indirect call will then be made to service this address.

#### **FEATURES**

- Single Chip, N-Channel Silicon Gate Processor
- 158 Instructions Including all 78 of the 8080A Instructions, Permitting Total Software Compatibility
- New 4-, 8-, and 16-Bit Operations Featuring Useful Addressing Modes such as Indexed, Bit and Relative
- 17 Internal Registers
- Three Modes of Rapid Interrupt Response, and One Non-Maskable Interrupt
- Directly Connects Standard Speed Dynamic or Static Memories, with Minimum Support Circuitry
- Single-Phase +5 Volt Clock and 5 VDC Supply
- TTL Compatibility
- Automatic Dynamic RAM Refresh Circuitry
- Available in Plastic Package

#### PIN CONFIGURATION





SPECIAL	<b>PURPOSE</b>	REGISTERS

	PIN		
NO.	SYMBOL	NAME	FUNCTION
1-5, 30-40	A <sub>0</sub> -A <sub>15</sub>	Address Bus	3-State Output, active high. Pins A <sub>0</sub> -A <sub>15</sub> constitute a 16-bit address bus, which provides the address for memory and I/O device data exchanges. Memory capacity 65,536 bytes. A <sub>0</sub> -A <sub>7</sub> is also needed as refresh cycle.
7-10, 12-15	D <sub>0</sub> -D <sub>7</sub>	Data Bus	3-State input/output, active high. Pins D <sub>0</sub> -D <sub>7</sub> compose an 8-bit, bidirectional data bus, used for data exchanges with memory and I/O devices.
27	M <sub>1</sub>	Machine Cycle One	Output, active low, $\overline{M}_1$ indicates that the machine cycle in operation is the op code fetch cycle of an instruction execution.
19	MREQ	Memory Request	3-State output, active low. MREQ indicates that a valid address for a memory read or write operation is held in the address.
20	ĪŌRΩ	Input/Output Request	3-State output, active low. The I/O request signal indicates that the lower half of the address bus holds a valid address for an I/O read or write operation. The IORQ signal is also used to acknowledge an interrupt command, indicating that an interrupt response vector can be placed on the data bus.
21	RD	Memory Read	3-State output, active low. RD indicates that the processor is requesting data from memory or an I/O device. The memory or I/O device being addressed should use this signal to gate data onto the data bus.

#### PIN IDENTIFICATION

# PIN IDENTIFICATION (CONT.)

· T	PIN		
NO.	SYMBOL	NAME	FUNCTION
22	WR .	Memory Write	3-State output, active low. The memory write signal indicates that the processor data bus is holding valid data to be stored in the addressed, memory or I/O device.
28	RFSH	Refresh	Output, active low. RFSH indicates that a refresh address for dynamic memories is being held in the lower 7-bits of the address bus. The MREO signal should be used to implement a refresh read to all dynamic memories.
18	HALT	Halt State	Output, active low. HALT indicates that the processor has executed a HALT software instruction, and will not resume operation until either a non-maskable or a maskable (with mask enabled) interrupt has been implemented. The processor will execute NOP's while halted, to maintain memory refresh activity.
24	WAIT	Wait	Input, active low. WAIT indicates to the processor that the memory or I/O devices being addressed are not ready for a data transfer. As long as this signal is active, the processor will reenter wait states.
16	INT	Interrupt Request	Input, active low. The INT signal is produced by I/O devices. The request will be honored upon completion of the current instruction, if the interrupt enable flip-flop (IFF) is enabled by the internal software. There are three modes of interrupt response. Mode 0 is identical to 8080 interrupt response mode. The Mode 1 response is a restart location at 0038 <sub>H</sub> . Mode 2 is for simple vectoring to an interrupt service routine anywhere in memory.
17	NMI	Non-Maskable Interrupt	Input, active low. The non-maskable interrupt has a higher priority than $\overline{\text{INT}}$ . It is always acknowledged at the end of the current instruction, regardless of the status of the interrupt enable flip-flop. When the $\overline{\text{NMI}}$ signal is given, the $\mu\text{PD780}$ processor automatically restarts to location $0066_{\text{H}}$ .
26	RESET	Reset	Input, active low. The RESET signal causes the processor to reset the interrupt enable flip-flop (IFF), clear PC and I and R registers, and set interrupt to 8080A mode. During the reset time, the address bus and data bus go to a state of high impedance, and all control output signals become inactive, after which processing continues at 0000H.
25	BUSRO	Bus Request	Input, active low. BUSRQ has a higher priority than NMI, and is always honored at the end of the current machine cycle. It is used to allow other devices to take control over the processor address bus, data bus signals; by requesting that they go to a state of high impedance.
23	BUSAK	Bus Acknowledge	Output, active low. BUSAK is used to inform the requesting device that the processor address bus, data bus and 3-state control bus signals have entered a state of high impedance, and the external device can now take control of these signals.

## **μPD780**

 Operating Temperature
 0°C to +70°C
 ABSOLUTE MAXIMUM

 Storage Temperature
 -65°C to +150°C
 RATINGS\*

 Voltage on any Pin
 -0.3 to +7 Volts ①

 Power Dissipation
 1.5W

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25°C

 $T_a = 0^{\circ} C$  to  $+70^{\circ} C$ ;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.


#### LIMITS TEST PARAMETER SYMBOL MIN TYP MAX UNIT CONDITIONS 0.45 Clock Input Low Voltage VILC -0.3 ٧ Clock Input High Voltage VIHC V<sub>cc</sub>-0.2 Vcc ٧ Input Low Voltage ٧IL -0.3 8.0 ν Input High Voltage VIH 2.0 Vcc ν Output Low Voltage VOL 0:4 V IOL = 1.8 mA Output High Voltage IOH = -250 μA ۷он 2.4 7/ Power Supply Current #PD780 t<sub>C</sub> = 400 ns 150 mΑ Icc μPD780-1 90 200 t<sub>C</sub> = 250 ns ICC mΑ Input Leakage Current 10 VIN = 0 to Vcc ILI μΑ Tri-State Output Leakage Current in Float 10 Vour = 2.4 to Vcc LOH μΑ Tri-State Output Leakage Current in Float -10 V<sub>OUT</sub> = 0.4 V LOL μΑ Data Bus Leakage Current in Input Mode ILD ±10 μΑ 0 ≤ VIN ≤ V<sub>CC</sub>

#### DC CHARACTERISTICS

 $T_a = 25^{\circ}C$ 


			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Capacitance	$c_{\phi}$			35	рF	f <sub>C</sub> = 1 MHz
Input Capacitance	CIN			5	pF	Unmeasured Pins
Output Capacitance	COUT			10	pF	Returned to Ground

CAPACITANCE




#### Instruction Op Code Fetch

The contents of the program counter (PC) are placed on the address bus at the start of the cycle.  $\overline{\text{MREQ}}$  goes active one-half clock cycle later, and the falling edge of this signal can be used directly as a chip enable to dynamic memories. The memory data should be enabled onto the processor data bus when  $\overline{\text{RD}}$  goes active. The processor takes data with the rising edge of the clock state T3. The processor internally decodes and executes the instruction, while clock states T3 and T4 of the fetch cycle are used to refresh dynamic memories. The refresh control signal RFSH indicates that a refresh read should be done to all dynamic memories.



#### Memory Read or Write Cycles


This diagram illustrates the timing of memory read or write cycles other than an opcode fetch (M<sub>1</sub> cycle). The function of the  $\overline{\text{MREO}}$  and  $\overline{\text{ND}}$  signals is exactly the same as in the opcode fetch cycle. When a memory write cycle is implemented, the  $\overline{\text{MREO}}$  becomes active and is used directly as a chip enable for dynamic memories, when the address bus is stable. The  $\overline{\text{WR}}$  line is used directly as a R W pulse to any type of semi-conductor memory, and is active when data on the Jata bus is stable.



## TIMING WAVEFORMS (CONT.)


#### Input or Output Cycles

This illustrates the timing for an I/O read or I/O write operation. A single wait state (T<sub>W</sub>) is automatically inserted in I/O operations to allow sufficient time for an I/O port to decode its address and activate the WAIT line, if necessary.



#### Interrupt Request/Acknowledge Cycle

The processor samples the interrupt signal with the rising edge of the last clock at the end of any instruction. A special M<sub>1</sub> cycle is started when an interrupt is accepted. During the M<sub>1</sub> cycle, the  $\overline{\text{IORO}}$  (instead of  $\overline{\text{MREO}}$ ) signal becomes active, indicating that the interrupting device can put an 8-bit vector on the data bus. Two wait states (T<sub>W</sub>) are automatically added to this cycle. This makes it easy to implement a ripple priority interrupt scheme.



#### INSTRUCTION SET

The following summary shows the assembly language mnemonic and the symbolic operation performed by the instructions of the  $\mu$ PD780 and  $\mu$ PD780-1 processors. The instructions are divided into 16 categories:

Miscellaneous Group 8-Bit Loads Rotates and Shifts 16-Bit Loads

Bit Set, Reset and Test Exchanges

Input and Output

Jumps

Calls

Restarts

Memory Block Moves

Memory Block Searches

8-Bit Arithmetic and Logic

Returns General Purpose Accumulator and Flag Operations

The addressing Modes include combinations of the following:

Indexed Immediate
Register Immediate Extended
Implied Modified Page Zero

Register Indirect Relative
Bit Extended

#### INSTRUCTION SET TABLE

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO.T STATES	С	z	FLA P/V		N	н	OP C 76 54	
ADC HL, ss	HL ← HL + ss + CY	Add with carry reg. pair ss to HL	1	11	‡	*	٧	\$	0	×	11 10 01 ss	
ADC A, r ADC A,n	A ← A + r + CY A ← A + n + CY	Add with carry Reg. r to ACC Add with carry value n to ACC	1	4 7	‡ ‡	‡ ‡	v v	‡ ‡	0 0	<b>‡</b>	10 00 11 00	1 rrr <sup>®</sup> 1 110
ADC A, (HL) ADC A, (IX + d)	A ← A + (HL) + CY A ← A + (IX + d) + CY	Add with carry loc. (HL) to ACC Add with carry loc. (IX + d) to ACC		7 19	‡ ‡	‡ ‡	V V	‡ ‡	0	‡ ‡	nn nn 10 00 11 01 10 00	1 110 1 101
ADC A, (IY+d)	A ← A + (IY + d) + CY .	Add with carry loc. (IY + d) to ACC		19	\$	\$	٧	<b>‡</b> .	0	<b>‡</b>	dd dd 11 11 10 00 dd dd	1 101 1 110
ADD A, n	A ← A + n	Add value n to ACC	2	7	\$	‡	٧	<b>‡</b>	0	<b>‡</b>	11 00	0 110
ADD A, r	A←A+r	Add Reg. r to ACC	1	4	1	<b>‡</b>	V	<b>‡</b>	0	‡	10 00	o rrr®
ADD A, (HL)	A ← A + (HL)	Add location (HL) to ACC	1	7	‡	‡	V	‡	0	\$	10 00	
ADD A, (IX + d)	A ← A + (IX + d)	Add location (IX + d) to ACC	3	19	ŧ	\$	V	\$	0	‡		1 101 0 110 d ddd
ADD A, (IY+d)	A ← A + (IY + d)	Add location (IY + d) to ACC	3	19	\$	\$	٧	‡	0	‡	11 11 10 00	1 101 0 110
ADD HL, ss	HL← HL+ss	Add Bos pair so so UI	1	1,1	١.	_	_	_	^	<b>V</b>	dd dd	•
ADD HL, ss ADD IX, pp	IX ← IX + pp	Add Reg. pair ss to HL Add Reg. pair pp to IX	2	11 15	1	•	•	•	0	×	00 ss 11 01 00 pp	1 101©
ADD IY, rr	IY ← IY + π	Add Reg. pair rr to 1Y	2	15	1	•	•	•	0	×	11 11 00 rr	1 001
AND r AND n	A ← AΛr A ← AΛn	Logical 'AND' of Reg. r A ACC Logical 'AND' of value n A ACC		4 7	0	‡ ‡	P P	‡ ‡	0	‡ ‡	10 100 11 100	110
AND (HL) AND (IX +d)	$A \leftarrow A \wedge (IX + d)$	Logical 'AND' of loc. (HL) $\Lambda$ ACC Logical 'AND' of loc. (IX + d) $\Lambda$ ACC		7 19	0	‡ ‡	P P	‡ ‡	0	‡	10 100 11 01 10 100	0 110 1 101
AND (IY + d)	A ←AΛ(IY + d)	Logical 'AND' of loc. (IY + d) $\Lambda$ ACC		19	0	\$	P	\$	0	‡	11 11 10 100 dd dd	1 101 ) 110
BIT b, (HL)	z ← (HL) <sub>b</sub>	Test BIT b of location (HL)	2	12	•	<b>‡</b>	X	x	0	1	11 00 01 bb	1 011€
BIT b, (IX + d)	$Z \leftarrow (\overline{IX + d})_b$	Test BIT b at location (IX + d)	4	20	•	‡	×	X	0	1	11 01 11 00 dd ddd	1 011 d ddd
BIT b, (IY + d)	$Z \leftarrow (\overline{ Y+d})_b$	Test BIT b at location (IY + d)	4	20	•	‡	×	x	0	1	11 11 11 00 dd ddd	1 101 <sup>©</sup> 1 011 d ddd
BIT b, r	Z ← r̄ <sub>b</sub>	Test BIT of Reg. r	2	8	•	\$	X	X	0	1	11 00 01 bbi	011 011 011
CALL cc, nn	If condition cc false continue, else same as CALL nn	Call subroutine at location nn if condition cc is true	3	10	•	•	٥	•	•	•	11 ←cc nn nni	
CALL nn	(SP - 1) ← PC (SP - 2) ← PC PC ← nn	Unconditional call subroutine at location nn	3	. 17	•	•	•	•	•	•	nn nn	
CCF	CY ← CY	Complement carry flag	1	4	ı				0	x	00 11	
CP r	A-r	Compare Reg. r with ACC		4	\$	‡	v	\$	1	¢	10 11	(A)
CP n	A – n	Compare value n with ACC		7	\$	\$	٧	‡	1	\$	11 11	1 110
CP (IX + d)	A – (HL) A – (IX + d)	Compare loc. (IL) with ACC Compare loc. (IX + d) with ACC		7 19	‡ \$	‡ ‡	V	‡ ‡	1	\$	10 11 11 01 10 11 dd ddd	I 110 I 101 I 110
CP (IY + d)		Compare loc. (IY + d) with ACC		19	‡	<b>‡</b>	٧	\$	1	\$	11 11 10 11 dd ddd	I 101 I 110
CPD	A - (HL) HL ← HL -1 BC ← BC - 1	Compare location (HL) and ACC, decrement HL and BC	2	16	•	‡@	(1) (1)	‡	1	\$	11 10 10 10	1 101
CPDR	A - (HL) HL ← HL - 1 BC ← BC - 1 until A = (HL) or BC = 0	Compare location (HL) and ACC, decrement HL and BC, repeat until BC = 0	2	21 if BC = 0 and A ≠ (HL) 16 if BC = 0 or A = (HL)	•	‡ <b>②</b>	(1)	‡	1	‡	11 10 10 11	

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FL.	AGS S	N	н		P CO	DE 210
CPI	A – (HL) HL ← HL + 1 BC ← BC – 1	Compare location (HL) and ACC, increment HL and decrement BC	2	. 16	•	ţ2	D; (	, <sup>‡</sup> (	1	‡	11 10	101 100	101 001
CPIR	A - (HL) $HL \leftarrow HL + 1$ $BC \leftarrow BC - 1$ until A = (HL)  or  BC = 0	Compare location (HL) and ACC, increment HL, decrement BC Repeat until BC = C	2	21 if BC = 0 and A ≠ (HL) 16 if BC = 0 or A = (HL)	•	‡@	D <sub>1</sub> (	) ţ	1	<b>‡</b>		101 110	
CPL	A ← A	Complement ACC (1's comp.)	1	4		•			1	1	00	101	111
DAA		Decimal adjust ACC	1	4	<b>‡</b>	<b>‡</b>	Р	<b>‡</b>	•	\$		100	111
DEC r	r ← r − 1	Decrement Reg. r		4	•	<b>‡</b>	٧	<b>‡</b>	1	<b>‡</b>	00	rrr	101®
DEC (HL)	(HL) ← (HL) − 1 (IX + d) ← (IX + d) − 1	Decrement loc. (HL) Decrement loc. (IX + d)	-	11 23	:	‡ ‡	V	‡ ‡	1	‡ ‡	11 00	110 011 110	101 101 101
DEC (IY + d)	(IY + d) ← (IY + d) – 1	Decrement loc. (IY + d)		23	•	\$	٧	\$	1	\$	00	ddd 111 110	ddd 101 101
DEC IX	IX ← IX − 1	Decrement IX	2	10		_				_	dd 11	ddd 011	ddd 101
DEC IY		Decrement IY	2	10						•		101	011 101
			_	, ,		-		-	-	-	00	101	011
DEC ss	ss ← ss − 1	Decrement Reg. pair ss	1	6	•	•	•	•	٠	•	00	ss1	011®
DI	IFF ← 0	Disable interrupts	1	4	•	•	•	•	٠	•		110	
DJNZ, e	B ← B − 1 if B = 0 continue if B ≠ 0 PC ← PC + e	Decrement B and jump relative if B = 0	2	8	•	• .	•	•	•	•	00	010 -e-2-	000
ΕI	IFF ← 1	Enable interrupts	1	4	•	•	•	• 1	•	•	11	111	011
EX (SP), HL	H ↔ (SP + 1) L ↔ (SP)	Exchange the location (SP) and HL	1	19	•	•	•	•	•	•	11	100	011
EX (SP), IX	IX <sub>H</sub> ↔ (SP + 1) IX <sub>L</sub> ↔ (SP)	Exchange the location (SP) and IX	2	23	•	•	•	•	•	•		011 100	101 011
EX (SP), IY	$\begin{array}{c} \text{IY}_{\text{H}} & \leftrightarrow (\text{SP} + 1) \\ \text{IY}_{\text{L}} & \leftrightarrow (\text{SP}) \end{array}$	Exchange the location (SP) and IY	2	23	•	•	•	•	•	•		111 100	101 011
EX AF, AF	AF ↔ AF′	Exchange the contents of AF, AF	1	4	•	•	•	٠	٠	•	00	001	600
EX DE, HL	DE ↔ HL	Exchange the contents of DE and HL	1	4	•	•	•	•	•	•	1	101	011
EXX	BC ↔ BC' DE ↔ DE' HL ↔ HL'	Exchange the contents of BC, DE, HL with contents of BC', DE', HL', respectively	1	4	•	•	•	•	•	•	11	011	001
HALT	Processor Halted	HALT (wait for interrupt or reset)	1	4	•	•	. •	•	•	•	01	110	110
IM 0		Set Interrupt mode 0	, <u>?</u>	8	•	•	•	•	•	•		101 000	101 110
IM 1	·	Set Interrupt mode 1	2	8	•	•	٠	•	•	•	11 01	101 010	101 110
IM 2		Set Interrupt mode 2	2	8	•	•	•	•	•	•		101 011	101 110
IN A, (n)	A ← (n)	Load ACC with input from device n	2	11	•	•	•	•	•	•	nn	011 nnn	011 nnn
IN r, (C)	r ← (C)	Load Reg. r with input from device (C)	2	12	•	\$	Р	\$	0	\$	01	101, rrr	000
INC (HL)	(HL) ← (HL) + 1	Increment location (HL)	. 1,	. 11	•	\$	٧	\$	0	1	1		
INC IX	IX ← IX + 1	Increment IX	2	10	,	•	•	•	•	•	00	011 100	101 011
INC (IX + d)	$(IX + d) \leftarrow (IX + d) + 1$	Increment location (IX + d)	3	23	•	‡	V	\$	0	\$	00	011 110 ddd	101 100 ddd
INC IY	IY ← IY + 1	Increment IY	2	10	•	•	•	•	•	•		111 100	101 011
INC, (IY + d)	$(IY + d) \leftarrow (IY + d) + 1$	Increment location (IY + d)	3	23	•	‡	٧	<b>‡</b>	0	<b>‡</b>	00	111 110 ddd	101 100 ddd _
INC r	r←r+1	Increment Reg. r	1	4		<b>‡</b>	V	<b>‡</b>	0	<b>‡</b>	l	rrr	100®
INC ss	ss ← ss + 1	Increment Reg. pair ss	1	6	•	• _	•	•	•	•	00	s s O	011 <b>®</b>
IND	(HL) ← (C) B ← B − 1 HL ← HL − 1	Load location (HL) with input from port (C), decrement HL and B	2	16	•	‡3	X	X	1	×		101 101	101 010

MNEMONIC	SYMBOLIC	DESCRIPTION	NO.	NO. T	Ţ_		FLAG			OP CODE
	OPERATION	5200m mon	BYTES	STAŢES	С		/V s	N	н	76 543 210
INDR	(HL) ← (C) B ← B − 1 HL ← HL − 1 until B = 0	Load location (HL) with input from port (C), decrement HL and decre- ment B, repeat until B = 0	2	21	•		× ×	1	. ×	11 101 101 10 111 010
INI	(HL) ← (C) B ← B − 1 HL ← HL + 1	Load location (HL) with input from port (C); and increment HL and decrement B	2	16	•	<sub>‡</sub> ③	× ×	1	×	11 101 101 10 100 010
INIR	(HL) ← (C) B ← B − 1 HL ← HL + 1 until B = 0	Load location (HL) with input from port (C), increment HL and decrement B, repeat until B = 0	2	21	•	1	X. X	1	×	11 101 101 10 110 010
JP (HL)	PC ← HL	Unconditional jump to (HL)	1	4	•	•		•	•	11 101 001
JP (IX)	PC ← IX	Unconditional jump to (IX)	2	8	•	•	• •		•,	11 011 101 11 101 001
JP (IY)	PC ← IY	Unconditional jump to (IY)	2	8	•	•	• •	•	•	11 111 101 11 101 001
JP cc, nn	If cc true PC — nn else continue	Jump to location nn if condition cc is true	3	10	•	•	• •	•	•	11 ←cc→ 010 H
JP nn	PC ← nn	Unconditional jump to location nn	3	10	•	•	• •	•	•	11 000 011 inn nnn nnn
JR C, e	If C = 0 continue If C = 1 PC \( - PC + e \)	Jump relative to PC + e, if carry = 1	2	7 if condition met. 12, if not	•	•	• •	•	•	00 111 000 
JR e	PC ← PC + e	Unconditional jump relative to PC + e	2	12	•	•	• •	•	•	00 011 000 -e-2
JR NC, e	If C = 1 continue If C = 0 PC ← PC + e	Jump relative to PC + e if carry = 0	2	7	•	•	• •	•	•	00 110 000 
JR NZ, e	If Z = 1 continue	Jump relative to PC + e if non-zero (Z = 0)	2	7	•	•	• •	•	•	00 100 000 —e-2
JR Z, e	If Z = 0 continue	Jump relative to PC + e if zero (Z = 1)	2	7	•	•	•	•	• :	00 101 000 e-2
LD A, (BC) LD A, (DE)	A ← (BC)	Load ACC with location (BC)	1	7	•	•	• •	•	•	00 001 010
LD A, (DE)	A ← (DE) A ← I	Load ACC with location (DE)	1	7	•	•	• • FF 1	0	0	00 911 010
LD A, (nn)	A ← (nn)	Load ACC with I	2	9		. 1	I	•	•	11 101 101 01 010 111 00 111 010
										nn nnn nnn nn nnn nnn
LD A, R	A ← R	Load ACC with Reg. R	2	9	•	1 1	FF 1	0	0	11 101 101 01 011 111
LD (BC), A	(BC) ← A	Load location (BC) with ACC	1	7	•	•	• •	•	•	00 000 010
LD (DE), A	(DE) - A	Load location (DE) with ACC	1	7	•	•	• •	•	•	00 010 010
LD (HL), n	(HL) ← n	Load location (HL) with value n	2	10	•	•	• •	•	•	00 110 110 nn nnn nnn
LD ss, nn	ss ← nn	Load Reg. pair ss with value nn	4	20	•	•	• •	•	•	00 ss0 001 (A)
LD HL, (nn)	H ← (nn + 1) L ← (nn)	Load HL with location (nn)	3	16	•	•	• •	•	•	00 101 010 nn nnn nnn nn nnn nnn
LD (HL), r	(HL) ← r	Load location (HL) with Reg. r	1 .	7		•			•	01 110 rrr®
LD I, A	1 <del>-</del> A	Load I with ACC	2	9	•	•	• •	•	•	11 101 101 01 000 111
LD IX, nn	IX ← nn	Load IX with value nn	4	19	•	•	• •	•	•	11 011 101 00 100 001 nn nnn nnn
LD IX, (nn)	IX <sub>H</sub> ← (nn + 1) IX <sub>L</sub> ← (nn)	Load IX with focation (nn)	4	20	•	•	• •	•	•	nn nnn: nnn 11 011 101 00, 101 ,010 nn nnn nnn nn nnn nnn
LD (IX + d), n	(IX + d) ← n	Load location (IX + d) with value n	4	19	•	•	• •	•	•	11 011 101 00 110 110 dd ddd ddd nn nnn nnn
LD (IX + d), r	(IX + d) ← r	Load location (IX + d) with Reg. r	3	19	•	•	• •	•	•	11 011 101 <sup>®</sup> 01 110 111 dd ddd ddd

	MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FL/ P/V	AGS S	N	н		P CO 543	
ı	LD IY, nn	IY ← nn	Load IY with value nn	4	14		-	<del></del>	-	-	-		111	101
1		11.5 100	Load II Willi value IIII	'			,	-	-	-	-	00	100	001
1	+ 1	ė.											nnn nnn	nnn nnn
١	LD IY, (nn)	IY., ← (nn + 1)	Load IY with location (nn)	4	20	•	•	•	•	•	•		111	
		IY <sub>H</sub> ← (nn + 1) IY <sub>L</sub> ← (nn)	-									00	101	010
1													nnn nnn	nnn nnn _
١	LD ss, (nn)	ss <sub>H</sub> ← (nn + 1)	Load Reg. pair dd with location (nn)	4	20	•	•	•	•	•	•	11	101	101®
ı		ss' ← (nn)										01 nn	s s 1 nnn	011 nnn
١	·										à.	nn	nnn	nnn
١	LD (IY + d), n	(IY + d) ← n	Load (IY + d) with value n	4	19	•	•	•	•	•	•		111	101 110
١												dd	ddd	ddd
1	LD (IY + d), r	(IY + d) ← r	Load location (IY + d) with Reg. r	3	19					4		nn 11	nnn 111	101®
1	CD (11 + d),1	(11 + 4) - 1	Load location (17 - d) with rieg.		'	•	·		Ť		·	01	110	rrr
١	10 ()	inal . A	A and I american I am Variable A CC	3	13		_	_	_				ddd	ddd
١	LD (nn), A	(nn) ← A	Load location (nn) with ACC	3	13	•	•	٠	•	•	•		110 nnn	-010 n.nn
1												l		nnn
١	LD (nn), ss	(nn + 1) ← ss <sub>H</sub> (nn) ← ss <sub>I</sub>	Load location (nn) with Reg. pair dd	4	20	•	•	•	•	•	•	01	101 ss0	101 <sup>(A)</sup> 011
١		<u>.</u>										nn	nnn	nnn
1	LD (nn), HL	(nn + 1) ← H	Load location (nn) with HL	3	16							00	nnn 100	nnn 010
١	,	(nn) ← L	2555 155511511 (1111) 1111112		7							nn	nnn	nnn
	LD (nn), IX	(nn + 1) ← 1Y	Load location (nn) with IX	4	20							1	nnn 011	nnn 101
1	CD (IIII), IX	(nn + 1) ← IX <sub>H</sub> (nn) ← IX <sub>L</sub>	2000 location (iiii) with 12	~	20	1	·	•	•	Ī			100	010
1		-											nnn nnn	nnn nnn
1	LD (nn), IY	(nn + 1) ← IY <sub>H</sub>	Load location (nn) with IY	4	20	•	•	•	•	•	•	1	111	101
1		(nn) ← IYL											100 nnn	010
-						l						ı	nnn	nnn
١	LD R, A	R ← A	Load R with ACC	2	9	•	•	•	•	, <b>•</b>	•		101 001	101 111
1	LD r, (HL)	r ← (HL)	Load Reg. r with location (HL)	1	7							l	rrr	110®
	LD r, (IX + d)	r ← (!X + d)	Load Reg. r with location (IX + d)	3	19		•	•	•	•	• .			101®
1													rrr ddd	
Ì	LD r, (IY + d)	r ← (IY + d)	Load Reg. r with location (IY + d)	3	19			•				l		101®
1												01	rrr	110
	LD r, n	r←n	Load Reg. r with value n	2	7	١.						l	ddd rrr	110®
1			Load Nog. 1 With Valde II	-		ľ	Ĭ	•	Ť	•	•	nn	nnn	nnn _
1	LD, r, r	r←r .	Load Reg. r with Reg.	1	4	•	•	•	•	•	•	01	rrr	r'r'r'®
1	LD SP, HL	SP ← HL	Load SP with HL	1	6	•	•	•	•	•	•		111	
1	LD SP, IX	SP ← IX	Load SP with IX	2	10	•	•	•	•	•	•		011	
	LD SP, IY	SP ← IY	Load SP with IY	2	10	•	•	•	•	•	•	11	111	101
	LDD ·	(DE) ← (H1)	Lord location (DE) with 1	,	10		_			•		1	111	
1	נטט	(DE) ← (HL) DE ← DE – 1	Load location (DE) with location (HL), decrement DE, HL and BC	2	16	•	•	1	•	0	0		101 101	
		HL ← HL 1 BC ← BC 1												
-	LDDR	(DE) ← (HL)	Load location (DE) with location	2	21			٥	•	0	0	11	101	101
		DE ← DE – 1 HL ← HL – 1	(HL)										111	
1		BC ← BC – 1 until BC = 0						_						
	LDI	(DE) ← (HL) DE ← DE + 1	Load location (DE) with location (HL), increment DE, HL; decrement	2	16	•	•	¹(I	•	0	0		101	
		HL ← HL + 1	BC									10	100	000
	i	BC ← BC − 1								_				
-	LDIR	(DE) ← (HL) DE ← DE + 1	Load location (DE) with location (HL), increment DE, HL; decrement	2	21 if BC # 0 16 if BC = 0	•	•	0	•	0	0		101 110	
		HĽ ← HL + 1 BC ← BC – 1 until BC = 0	BC and repeat until BC = 0											
	NEG	A ← 0 – A	Negate ACC (2's complement)	2	. 8	ţ	‡	v	‡	1	1	11	101	101
L			· (-,			Ľ							000	

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	Z	FLA P/V		N	н	OP CODE 76 543 210
NOP		No operation	1	4	•	•	•	•	•	•	00 000 000
OR r OR n	A ← AV r A ← AV n	Logical 'OR' of Reg. r and ACC Logical 'OR' of value n and ACC		4 7	0	1	P P	1 1	0	:	10 110 rrr B 11 110 110
OR (HL) OR (IX + d)	A ← (IX + q) A ← AV (HL)	Logical 'OR' of loc. (HL) and ACC Logical 'OR' of loc. (IX + d) $\Lambda$ ACC		7 19	:	1	P P	1	0	:	nn nnn nnn 10 110 110 11 011 101 10 110 110
OR (IY + d)	A ← AV (IY + d)	Logical 'OR' of loc. (IY + d) $\Lambda$ ACC		19		1	Р	1	0	:	dd ddd ddd 11 111 101 10 110 110
OTDR	(C) ← (HL) B ← B - 1 HL + HL 1 until B = 0	Load output port (C) with contents of location (HL), decrement HL and B, repeat until B = 0	2	21 if B # 0 16 if B C		1	×	×	1	×	dd ddd ddd 11 101 101 10 111 011
OTIR	(C) ← (HL) B ← B − 1 HL ← HL + 1 until B = 0	Load output port (C) with location (HL), increment HL, decrement B, repeat until B ± 0	2	21 if B # 0 16 if B · C	•	1	×	Х	1	Х	11 101 101 10 110 011
OUT (C), 1	(C) ← r	Load output port (C) with Reg. r	2	12	•	•	•	•	•	•	11 101 101 <sup>®</sup> 01 rrr 001
OUT (n), A	(n) · · A	Load output port (n) with ACC	2	11	•	•	•	•	•	•	11 010 011 nn nns nnn
OUTD	(C) ← (HL) B ← B ← 1 HL ← HL − 1	Load output port (C) with location (HL), increment HL and decrement B	2	16	٠	;③	×	×	1	Х	11 101 101 10 101 011
OUTI	(C) (HL) B B	Load output port (C) with location (HL), increment HL and decrement B	2	16	•	:3	X	X	1	X	11 101 101 10 100 011
POP IX	IX <sub>H</sub> (SP + 1) IX <sub>L</sub> (SP)	Load IX with top of stack	2	14	•	•	•	•	•	•	11 011 101 11 100 001
POP IY	IY <sub>H</sub> (SP + 1) IY <sub>I</sub> · (SP)	Load IY with top of stack	2	14	•	•	•	•	•	•	11 111 101 11 100 001
POP qq	qq <sub>H</sub> ← (SP + 1) qq <sub>1</sub> ← (SP)	Load Reg. pair gq with top of stack	1	10	•	•	•	•	•	•	11 qq0 001©
PUSH IX	(SP - 2) IX (SP - 1) IX	Load IX onto stack	2	15	•	•	•	•	•	•	11 011 101 11 100 101
PUSH IY	(SP - 2) IY (SP - 1) IYH	Load IY onto stack	2	15	•	•	•	•	•	•	11 111 101 11 100 101
PUSH qq	(SP 2) ← qq <sub>L</sub> (SP - 1) ·- qq <sub>H</sub>	Load Reg. pair qq onto stack	1	11	•	•	•	•	•	•	11 qq0 101 <sup>©</sup>
RES b, r	S <sub>b</sub> ⋅ 0	Reset Bit b of Reg. r		8	•	•	•	•	•	•	11 001 011 B 10 bbb rrr
RES b, (HL)	S <sub>b</sub> + · 0, (HL)	Reset Bit b of loc. (HL)		15	•	•	•	•	•	•	11 001 011
RESb,(IX + d)	$S_b - 0$ , (IX + d)	Reset Bit b of loc. (IX + d)		23	•	•	•	•	•	•	10 bbb 110 11 011 101 11 001 011 dd ddd ddd
RES b, (IY + d)	S <sub>b</sub> · 0, (IY + d)	Reset Bit b of loc. (IY + d)		23	•	•	•	•	•	•	10 bbb 110 11 111 101 11 001 011 dd ddd ddd 10 bbb 110
RET	PC <sub>L</sub> - (SP) PC <sub>H</sub> - (SP + 1)	Return from subroutine	1	10	•	•	•	•	•	•	11 001 001
RETcc	If condition cc is false cont. else (PCL +- (SP) PCH +- (SP + 1)	Return from subroutine if condition cc is true	1	5 if CC false 11 if CC true		•	•	•	•	•	11 -cc→ 000 <sup>®</sup>
RETI		Return from interrupt	2	14	•	•	•	•	•	•	11 101 101 01 001 101
RETN		Return from non-maskable interrupt	2	14	•	•	•	•	•	•	11 101 101 01 000 101
RLr		Rotate left through carry Reg. r		2	i	1	Р	1	0	0	11 001 011®
RL (HL)		Rotate left through carry loc. (HL)		4	1	1	Р	:	0	0	00 010 rrr 11 001 011
RL (IX + d)	CY 7 · 0	Rotate left through carry loc. (IX + d)		6	1	1	Р	1	0	0	00 010 110 11 011 101 11 001 011 dd ddd ddd
RL (IY + d)	m · r, (HL), (IX + d), (IY + d), A	Rotate left through carry loc. (IY + d)		6	1	1	Р	1 .	0	0	00 010 110 11 111 101 11 001 011 dd ddd ddd
RLA		Rotate left ACC through carry	1	4	1	•	•	•	0	0	00 010 111

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FLAG: P/V S	S N	Н	OP CODE 76 543 210
RLC (HL)		Rotate location (HL) left circular	2	15	1	1	Р ;	0	0	11 001 011 . 00 000 110
RLC (IX + d)		Rotate location (IX + d) left circular	4	23	ı	1,-	P :	0	0	11 011 101 11 001 011 dd ddd ddd
RLC (IY + d)	CY 7 - 0 - m = r, (HL),	Rotate location (IY + d) left circular	4	23	1	t	P. 1	0	0	00 000 110 11 111 101 11 001 011 dd ddd ddd
RLCr	(IX + d), (IY + d), A	Rotate Reg. r left circular	2	. 8		1	P 1	0	0	00 000 110 11 001 011 <sup>®</sup> 00 000 rrr
RLĆA		Rotate left circular ACC	1	.4	1	.• }	• •	0	0	00 000 111
RLD	A 7 4 3 0 7 4 3 0 (HL)	Rotate digit left and right between ACC and location (HL)	2	18	•	1	P ↓	0 .	0	11 101 101 01 101 111
RR r		Rotate right through carry Reg. r		2	1	1	P t	0	0	11 001 011 <sup>®</sup>
RR (HL)		Rotate right through carry loc. (HL)		4	1	1	P . ‡	0	0	11 001 011 00 011 110
RR (IX + d)		Rotate right through carry loc. (IX + d).		6	1	1	P :	0 ,	0	11 011 101 11 001 011 dd ddd ddd
RR (IY + d)	7 - 0 - CY m = r, (HL),	Rotate right through carry loc. (IY + d)		6	,‡	1	P. 1	0 .	0	00 011 110 11 111 101 11 001 011 dd ddd ddd
RRA	(IX + d), (IY + d), A	Rotate right ACC through carry	1	4	1	•		0	o l	00 011 110
RRCr		Rotate Reg. r right circular		2	ť	1	P 1	0	0	11 001 011 <sup>®</sup>
RRC (HL)		Rotate loc. (HL) right circular		4	1	1	Р :	0	0	00 001 rrr 11 001 011 00 001 110
RRC (IX + d)	7-0 CY	Rotate loc. (IX + d) right circular		6	. 1	1.	P †	0	0	11 011 101 11 001 011
RRC (IY + d)	m = r, (HL), (IX + d), (IY + d), A	Rotate loc. (IY + d) right circular		6	1	. 1	P T	0 ,	0	dd ddd ddd 00 001 110 11 111 101 11 001 011 dd ddd ddd 00 001 110
RRCA		Rotate right circular ACC	1	4	1	•		0 (	0	00 001 111
RRD	A 7 43 0 7 43 0 (HL)	Rotate digit right and left between ACC and location (HL)	2.	18	•	1	-P ↑	0	0	11 101 101 01 100 111
RSTt	$ \begin{aligned} & (SP-1) \leftarrow PC_{H} \\ & (SP-2) \leftarrow PC_{L} \\ & PC_{H} \leftarrow 0, PC_{L} - T \end{aligned} $	Restart to location T	1	1,1	•	•	• •	. •	•	11 ttt 111 `
SBC A, r SBC A, n	A ← A − r − CY A ← A − n − CY	Subtract Reg. r from ACC w/carry Subtract value n from ACC with	1	4 7	1	1	V 1	1	1	10 011 rrr® 11 011 110
SBC A, (HL) SBC A, (IX + d)	A ← A − (HL) − CY A ← A − (IX + d) − CY	carry Sub. loc. (HL) from ACC w/carry Subtract loc. (1X + d) from ACC with carry		7 19	‡	‡ ‡	.V ‡	1 1	1	nn nnn mnn 10 011 110 11 011 101 10 011 110
SBC A, (IY + d)	A ← A − (IY + d) − CY	Subtract loc. (IY + d) from ACC with carry		19	1	1	V	1	1	dd ddd ddd 11 111 101 10 011 110
SBC HL, ss	HL ← HL → ss → CY	Subtract Reg. pair ss from HL with carry	2	15	1	‡	. ^ t	- 1"	×	dd ddd ddd 11 101 101 A 01 ss0 010
SCF	CY ← 1	Set carry flag (C = 1)	1	4	1	•	• •	0	0	00 110 111
SET b, (HL)	(HL) <sub>b</sub> ← 1	Set Bit b of location (HL)	2 ,,	1,5	•	•	• •	•	•	11 001 011 <sup>©</sup> 11 bbb 110
SET b, (IX + d)	(IX + d) <sub>b</sub> ← 1	Set Bit b of location (IX + d)	4	23	•	•	•	•	•	11 011 101 <sup>©</sup> 11 001 011 dd ddd ddd
				l	L.					11 bbb 110

MNEMONIC	SYMBOLIC OPERATION	DESCRIPTION	NO. BYTES	NO. T STATES	С	z	FLA P/V		N	н	OP CODE 76 543 210
SET b, (IY + d)	(IY + d) <sub>b</sub> ←1	Set Bit b of location (IY + d)	. 4	23	•	•	•	•	•	•	11 111 101 <sup>©</sup> 11 001 011 dd ddd ddd 11 bbb 110
SET b, r	r <sub>b</sub> ←1	Set Bit b of Reg. r	2	8	•	•	•	•	•	•	11 001 011® 11 bbb rrr
SLA r		Shift Reg. r left arithmetic		8	1	1	P	1	0	0	11 001 011 <sup>®</sup>
SLA (HL)	CY 7-0 0	Shift loc. (HL) left arithmetic		15	t	1	P	1	0	0	11 001 011 00 100 110
SLA (IX + d)	m≡r, (HL), (IX + d), (IY + d)	Shift loc. (IX + d) left arithmetic		23	1	1	Р	1	0	0	11 011 101 11 001 011 dd ddd ddd
SLA (IY + d)		Shift loc. (IY + d) left arithmetic		23	1	‡	. P	1	0	0	00 100 110 11 111 101 11 001 011 dd ddd ddd 00 100 110
SRA r	,	Shift Reg. r right arithmetic		8	1	1	Р	‡	0	0	11 001 011 <sup>®</sup>
SRA (HL)	7 → 0 <b>→</b> CY	Shift loc. (HL) right arithmetic		15	1	1	Р	t	0	0	11 001 011 00 101 110
SRA (IX+d)	$m \equiv r$ , (HL), (IX + d), (IY + d)	Shift loc. (IX + d) right arithmetic	,	23	1	1	Р	‡ 	0	0	11 011 101 11 001 011 dd ddd ddd
SRA (IY + d)	· · · · · · · · · · · · · · · · · · ·	Shift loc. (IY + d) right arithmetic		23	1	1	P	<b>1</b>	0	0	00 101 110 11 111 101 11 001 011 dd ddd ddd 00 101 110
SRLr		Shift Reg. r right logical		8	1	1	Р	\$	0	0	11 001 011 <sup>®</sup>
SRL (HL)	0-> 7-0 > CY	Shift loc. (HL) right logical		15	1	1	P	‡	0	0	11 001 011 00 111 110
SRL (IX+d)	$m \equiv r$ , (HL), (IX + d), (IY + d)	Shift loc. (IX + d) right logical		23	1	1	Р	‡	0	0	11 011 101 11 001 011 dd ddd ddd
SRL (IY + d)		Shift loc. (IY + d) right logical		23	1	‡	Р	\$	0	0	00 111 110 11 111 101 11 001 011 dd ddd ddd 00 111 110
SUB r SUB n	A ← A − r A ← A − n	Subtract Reg. r from ACC Subtract value n from ACC		4 7	1	1	<b>v</b>	‡ ‡	1 1	‡ ·	10 010 rrr® 11 010 110
SUB (HL) SUB (IX + d)	A ← A − (HL) A ← A − (IX + d)	Subtract foc. (HL) from ACC Subtract foc. (IX + d) from ACC		7 19	1 1	† ‡	<b>v</b>	‡ ‡	1	‡ ‡	10 010 110 11 011 101 10 010 110
SUB (IY + d)	A ← A − (IY + d)	Subtract loc. (IY + d) from ACC		19	1	ţ	٧	1	1	ţ	dd ddd ddd 11 111 101 10 010 110 dd ddd ddd
XOR r XOR n	A ← A <del>V</del> r A ← A <del>V</del> n	Exclusive 'OR' Reg. r and ACC Exclusive 'OR' value n and ACC		4 7	1	1	P P	‡ ‡	1	‡	10 101 rrr <sup>®</sup> 11 101 110
XOR (HL) XOR (IX + d)	A ← A♥ (HL) A ← A♥ (IX + d)	Exclusive 'OR' loc. (HL) and ACC Exclusive 'OR' loc. (IX + d) and ACC		7 19	1 1	‡	P P	<b>t</b>	1	:	nn nnn nnn 10 101 110 11 011 101 10 101 110
XOR (İY + d)	A ← A <del>V</del> (IY + d)	Exclusive 'OR' loc. (IY + d) and ACC		19		. 1	Р	ţ	1	1.	dd ddd ddd 11 111 101 10 101 110 dd ddd ddd

FLAG NOTES:	_ (					<u>ي</u>		Ð		(E)	- (	Ð	(	<u> </u>			Θ			①
1 P/V flag is 0 if B-1=0, else P/V=1	Reg	SS	Reg	r	Reg	pp	Reg	rr	Bit	b	Reg	r,r'	Reg	qq	CC	Conc	lition	Relevant Flag	Reg	r
② Z=1 if A=(HL), else Z=0	вс	00	Α	111	вс	00	вс	00	0	000	Α	111	вс	00	000	ŃZ	Non Zero	Z	В	000
3 If B-1=0, Z flag set, else reset		01		000			DE		1	001		000			001	Z	Zero	Z	С	001
FLAG DEFINITIONS:	HL	10	-	001		10	IY	10		010		001			010	NC	Non Carry	C.	D	010
	SP	11	D	010		11	SP	11	3	011		010	AF	11	011	С	Carry	С	E	011
<ul> <li>= Flag not affected</li> </ul>			E	011			l		4.	100	E	011			100	PO	Parity Odd	P/V	н	100
0 = Flag reset			н	100					5		н	100	ĺ		101	PE	Parity Even	P/V	L	101
1 = Flag set			L	101	1				6	110		101			110	Р	Sign Positive	S.	F	110
V = 51					ł		,		7	111	J		,		1111	М	Sign Negative	: S	Α	111

<sup>‡ =</sup> Flag affected according to result of operation

V = Overflow set

P = Parity set


IFF = Interrupt flip-flop set

FLAG DESCRIPTION:

C = Carry/Link Z = Zero P/V = Parity/Overflow

S = Sign N = Add/Subtract H = Half Carry


PACKAGE OUTLINES  $\mu$ PD780C  $\mu$ PD780C-1



ITEM	MILLIMETERS	INCHES
, Α	51.5 MAX	2.028 MAX
В	1,62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1,2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0,225 MAX
K.	15.24	0,600
L	13.2	0.520
M	0.25 <sup>+ 0.1</sup> - 0.05	0.010 <sup>+</sup> 0.004 - 0.002

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = +5V + 5\%$ , unless otherwise specified.

		LIMITS					
• .		μPD780 μPD78		780-1		TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Clock Period	t <sub>c</sub>	0.4	12	0.25	12	μs	
Clock Pulse Width, Clock High	tw (ΦH)	180		110		ns	
Clock Pulse Width, Clock Low	tw (oL)	180	2000	110	2000	ns	
Clock Rise and Fall Time	t <sub>r</sub> ,f		30		30	ns	·
Address Output Delay	<sup>t</sup> D(AD)		145		110	ns	
Delay to Float	tF(AD)		110		90	ns	
Address Stable Prior to MREQ (Memory Cycle)	t <sub>acm</sub>	1		1		ns	
Address Stable Prior to IORQ, RD or WR (I/O Cycle)	t <sub>aci</sub>	2		2		ns	С <sub>L</sub> - 50 pF
Address Stable from RD or WR	tca	3		3		ns	
Address Stable from RD or WR During Float	tcaf	4		4		ns	
Data Output Delay	<sup>†</sup> D(D)		230		150	ns	
Delay to Float During Write Cycle	tF(D)		90		90	ns	
Data Setup Time to Rising Edge of Clock During M1 Cycle	<sup>†</sup> SΦ(D)	50		35		ns	
Data Setup Time to Falling Edge of Clock During M2 to M5 Cycles	ts⊕(D)	60		50		nş	C <sub>L</sub> = 200 pF
Data Stable Prior to WR. (Memory Cycle)	.tdcm	(5)		(5)		ns	1
Data Stable Prior to WR (I/O Cycle)	<sup>1</sup> dci	. 6		6		ns	
Data Stable from WR	¹cdf	0		0		ns	
Any Hold Time for Setup Time	tH.	0			0	ns	
MREQ Delay from Falling Edge of Clock to MREQ Low	¹DL⊕(MR)		100		85	ns	
MREQ Delay from Rising Edge of Clock to MREQ High	¹DHΦ(MR)		100		85	ns	
MREQ Delay from Falling Edge of Clock to MREQ High	<sup>†</sup> DHΦ(MR)		100		85	ns	
Pulse Width, MREQ Low	tw(MRL)	8)		(8)	-	ns	
Pulse Width, MREQ High	tw(MRH)	9		9		ns	
IORQ Delay from Rising Edge of Clock to IORQ Low	¹DL⊕(IR)	-	90	-	75	ns	
IORQ Delay from Falling Edge of Clock to IORQ Low	¹DL⊕(IR)		110	<b>-</b>	85	ns	
IORQ Delay from Rising Edge of Clock to IORQ High	¹DH⊕(IR)	<b></b>	.100	-	85	ns	
IORQ Delay from Falling Edge of Clock to IORQ High	¹DHΦ(IR)		110		85	ns	CL = 50 pF
RD Delay from Rising Edge of Clock to RD Low	<sup>†</sup> DLΦ(RD)		100	_	85	ns	OL 30 p.
RD Delay from Falling Edge of Clock to RD Low	IDL4-(RD)		130		95	ns	
RD Delay from Rising Edge of Clock to RD High	<sup>†</sup> DHΦ(RD)		100		85	ns	ĺ
RD Delay from Falling Edge of Clock to RD High	tDHΦ(RD)		110	<b></b>	85	ns	
WR Delay from Rising Edge of Clock to WR Low	¹DLΦ(WR)		80		65	ns	
WR Delay from Falling Edge of Clock to WR Low	¹DL⊕(WR)		90	-	80	ns	
WR Delay from Falling Edge of Clock to WR High	tDHΦ(WR)		100		80	ns	
Pulse Width to WR Low	tw(WRL)	10	100	100	- 00	ns	
MI Delay from Rising Edge of Clock to MI Low			130	100	100	ns	
MI Delay from Rising Edge of Clock to MI High	<sup>†</sup> DL(MI)	<u> </u>	130	-	100	ns	CL = 30 pF
RFSH Delay from Rising Edge of Clock to RFSH Low	<sup>†</sup> DH(MI)		180		130	ns	
RFSH Delay from Rising Edge of Clock to RFSH High	<sup>†</sup> DL(RF)		150		120	ns	
WAIT Setup Time to Falling Edge of Clock	t <sub>DH(RF)</sub>	70	150	70	120	ns	
HALT Delay Time from Falling Edge of Clock	tD(HT)	<del>- "</del>	300		300	ns	C <sub>L</sub> = 50 pF
INT Setup Time to Rising Edge of Clock	ts(IT)	80		80		ns	of 00 b.
Pulse Width, NMI Low	tw(NML)	80		80		. ns	
BUSRQ Setup Time to Rising Edge of Clock	ts(BQ)	80	-	50		ns	
BUSAK Delay from Rising Edge of Clock to BUSAK Low	tDL(BA)	- 50	120		100	ns	
BUSAK Delay from Falling Edge of Clock to BUSAK High	tDH(BA)		110	<del></del>	100	ns	C <sub>L</sub> = 50 pF
RESET Setup Time to Rising Edge of Clock	ts(RS)	90		60		ns	
Delay to Float (MREQ, IORQ, RD and WR)		- 50	100		80	ns	
MI Stable Prior to IORQ (Interrupt Ack.)	<sup>†</sup> F(C)	(11)	100	10	- 55	ns	
WII Stable Prior to IOHU (Interrupt Ack.)	<sup>t</sup> mr	LW	L	I W	Ь	l ns	L



LOAD CIRCUIT FOR OUTPUT

## **NEC Microcomputers, Inc.**

**NEC** μ PD8080AF μ PD8080AF-2 μ PD8080AF-1

# μPD8080AF 8-BIT N-CHANNEL MIROPROCESSOR FAMILY

### DESCRIPTION

The  $\mu$ PD8080AF is a complete 8-bit parallel processor for use in general purpose digital computer systems. It is fabricated on a single LSI chip using N-channel silicon gate MOS process, which offers much higher performance than conventional microprocessors (1.28  $\mu$ s minimum instruction cycle). A complete microcomputer system is formed when the  $\mu$ PD8080AF is interfaced with I/O ports (up to 256 input and 256 output ports) and any type or speed of semiconductor memory. It is available in a 40 pin ceramic or plastic package.

### **FEATURES**

- 78 Powerful Instructions
- Three Devices Three Clock Frequencies μPD8080AF – 2.0 MHz μPD8080AF-2 – 2.5 MHz μPD8080AF-1 – 3.0 MHz
- Direct Access to 64K Bytes of Memory with 16-Bit Program Counter
- 256 8-Bit Input Ports and 256 8-Bit Output Ports
- Double Length Operations Including Addition
- Automatic Stack Memory Operation with 16-Bit Stack Pointer
- TTL Compatible (Except Clocks)
- Multi-byte Interrupt Capability
- Fully Compatible with Industry Standard 8080A
- Available in either Plastic or Ceramic Package

#### PIN CONFIGURATION

Rev/1

### μPD8080AF

The  $\mu$ PD8080AF contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The  $\mu$ PD8080AF also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The µPD8080AF utilizes a 16-bit address bus to directly address 64K bytes of memory, is fully TTL compatible (1.9 mA), and utilizes the following addressing modes: Direct; Register; Register Indirect; and Immediate.

The  $\mu$ PD8080AF has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The  $\mu$ PD8080AF also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.

This processor is designed to greatly simplify system design. Separate 16-line address and 8-line bidirectional data busses are employed to allow direct interface to memories and I/O ports. Control signals, requiring no decoding, are provided directly by the processor. All busses, including the control bus, are TTL compatible.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address and data lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data busses.

The µPD8080AF has the capability to accept a multiple byte instruction upon an interrupt. This means that a CALL instruction can be inserted so that any address in the memory can be the starting location for an interrupt program. This allows the assignment of a separate location for each interrupt operation, and as a result no polling is required to determine which operation is to be performed.

NEC offers three versions of the  $\mu$ PD8080AF. These processors have all the features of the  $\mu$ PD8080AF except the clock frequency ranges from 2.0 MHz to 3.0 MHz. These units meet the performance requirements of a variety of systems while maintaining software and hardware compatibility with other 8080A devices.

BIT 0 - CY'CARRY

AB 0-15 (THREE STATE) PC (16 SP (16) TIMING & CONTROL W(8) 4 ₹ (8)4 STATE CNTR CYCLE CNTR D(8) E (8) DECODER LATCH L(8) DAA ROM ROTATOR BUS (8 BIT) DB 0-7 BUFFER \*TEMPORARY REGISTER FLAG REGISTER DB 0-7 (THREE STATE) BIT 7 - SISIGN 6 - Z:ZERO 5 - O.ALWAYS"O" 4 - ACY:AUXILIARY CARRY 3 - O:ALWAYS"O"

FUNCTIONAL DESCRIPTION

**BLOCK DIAGRAM** 

### PIN IDENTIFICATION

			μΡD8080ΑF						
		PIN ·	4						
NO.	SYMBOL	NAME	FUNCTION						
1, 25-27, 29-40	A <sub>15</sub> – A <sub>0</sub>	Address Bus (output three- state)	The address bus is used to address memory (up to 64K 8-bit words) or specify the I/O device number (up to 256 input and 256 output devices). A0 is the least significant bit.						
2	VSS	Ground (input)	Ground						
3-10	D <sub>7</sub> – D <sub>0</sub>	Data Bus (input/ output three-state)	The bidirectional data bus communicates between the processor, memory, and I/O devices for instructions and data transfers. During each sync time, the data bus contains a status word that describes the current machine cycle. Do is the least significant bit.						
11	·VBB	VBB Supply Voltage (input)	-5V ± 5% - 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1						
12- 1	RESET	Reset (input)	If the RESET signal is activated, the program counter is cleared.  After RESET, the program starts at location 0 in memory. The INTE and HLDA flip-flops are also reset. The flags, accumulator, stack pointer, and registers are not cleared. (Note: External syn- chronization is not required for the RESET input signal which must be active for a minimum of 3 clock periods.)						
13	HQLD	Hold (input)	HOLD requests the processor to enter the HOLD state. The HOLD state allows an external device to gain control of the μPD8080AF address and data buses as soon as the μPD8080AF has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:  • The processor is in the HALT state.  • The processor is in the T2 or TW stage and the READY signal is active.  As a result of entering the HOLD state, the ADDRESS BUS (A15 – A0) and DATA BUS (D7 – D0) are in their high impedance state. The processor indicates its state on the HOLD ACKNOWLEDGE (HLDA) pin.						
14	INT	Interrupt Request (input)	The $\mu$ PD8080AF recognizes an interrupt request on this line at the end of the current instruction or while halted. If the $\mu$ PD8080AF is in the HOLD state, or if the Interrupt Enable flip-flop is reset, it will not honor the request.						
15	φ2	Phase Two (input)	Phase two of processor clock.						
16	INTE ①	Interrupt Enable (output)	INTE indicates the content of the internal interrupt enable flip- flop. This flip-flop is set by the Enable (EI) or reset by the Disable (DI) interrupt instructions and inhibits interrupts from being accepted by the processor when it is reset. INTE is auto- matically reset (disabling further interrupts) during T <sub>1</sub> of the instruction fetch cycle (M <sub>1</sub> ) when an interrupt is accepted and is also reset by the RESET signal.						
17	DBIN	Data Bus In (output)	DBIN indicates that the data bus is in the input mode. This signal is used to enable the gating of data onto the µPD8080AF data bus from memory or input ports.						
18	WR	Write (output)	$\overline{WR}$ is used for memory WRITE or I/O output control. The data on the data bus is valid while the $\overline{WR}$ signal is active ( $\overline{WR}$ = 0).						
19	SYNC	Synchronizing Signal (output)	The SYNC signal indicates the beginning of each machine cycle.						
20	Vcc	VCC Supply Voltage (input)	+5V ± 5%						
21	HLDA	Hold Acknowledge (output)	HLDA is in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at:  • T3 for READ memory or input operations.  • The clock period following T3 for WRITE memory or OUTPUT operations.  In either case, the HLDA appears after the rising edge of \$\phi_1\$ and high impedance occurs after the rising edge of \$\phi_2\$.						
22	φ1	Phase One (input)	Phase one of processor clock.						
23	READY	Ready (input)	The READY signal indicates to the µPD8080AF that valid memory or input data is available on the µPD8080AF data bus. READY is used to synchronize the processor with slower memory or I/O devices. If after sending an address out, the µPD8080AF does not receive a high on the READY pin, the µPD8080AF enters a WAIT state for as long as the READY pin is low. (READY can also be used to single step the processor.)						
24	WAIT	Wait (output)	The WAIT signal indicates that the processor is in a WAIT state.						
28	VDD	VDD Supply Voltage (input)	+12V ± 5%						

Note: ① After the El instruction, the µPD8080AF accepts interrupts on the second instruction following the El. This allows proper execution of the RET instruction if an interrupt operation is pending after the service routine.

### μPD8080AF

Operating Temperature	0°C to +70°C
Storage Temperature (Ceramic Package)	-65°C to +150°C
Storage Temperature (Plastic Package)	-40°C to +125°C
All Output Voltages ①	
All Input Voltages ①	-0.3 to +20 Volts
Supply Voltages VCC, VDD and VSS ①	-0.3 to +20 Volts
Power Dissipation	
Note: (1) Relative to VRR.	


ABSOLUTE MAXIMUM **RATINGS\*** 

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ} C$ 

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C, V_{DD} = +12V \pm 5\%, V_{CC} = +5V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V,$ unless otherwise specified.

LIMITS						
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Input Low Voltage	VILC	V <sub>SS</sub> - 1		V <sub>SS</sub> + 0.8	٧	
Clock Input High Voltage	VIHC	9.0		V <sub>DD</sub> + 1	٧	5
Input Low Voltage	VIL	V <sub>SS</sub> - 1		V <sub>SS</sub> + 0.8	V	
Input High Voltage	VIH	3.3		Vcc + 1	V	
Output Low Voltage	VoL			0.45	V	IOL = 1.9 mA on all outputs
Output High Voltage	Voн	3.7			V	IOH = - 150 μΑ ②
Avg. Power Supply Current (VDD)	IDD(AV)		40	70	mA	
Avg. Power Supply Current (VCC)	ICC(AV)		60	80	mA	tCY min
Avg. Power Supply Current (VBB)	IBB(AV)		0.01	1	mA	
Input Leakage	11L			±10 ②	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Clock Leakage	ICL			±10 ② .	μΑ	V <sub>SS</sub> ≤ V <sub>CLOCK</sub> ≤ V <sub>DD</sub>
Data Bus Leakage in Input Mode	IDL ①			-100 -2 ②	μA mA	$V_{SS} \le V_{IN} \le V_{SS} + 0.8V$ $V_{SS} + 0.8V \le V_{IN} \le V_{CC}$
Address and Data Bus Leakage During HOLD	IFL.			+10 ··100 ②	μΑ	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45\



TYPICAL SUPPLY CURRENT VS.

Notes: 1 When DBIN is high and  $V_{IN} > V_{IH}$  internal active pull-up resistors will be switched onto the data bus.

- ② Minus (-) designates current flow out of the device. ③  $\Delta I \text{ supply/}\Delta T_a = -0.45\%/^{\circ}C$ .


 $T_a = 25^{\circ}C$ ,  $V_{CC} = V_{DD} = V_{SS} = 0V$ ,  $V_{BB} = -5V$ .

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Capacitance	Сф		17	25	.pF	f <sub>C</sub> = 1 MHz
Input Capacitance	CIN		6	10	pF	Unmeasured Pins
Output Capacitance	COUT		10	20	pF	Returned to VSS

### DC CHARACTERISTICS

**CAPACITANCE** 

### PROCESSOR STATE TRANSITION DIAGRAM




- Notes:
- ① INTE F/F IS RESET IF INTERNAL INT F/F IS SET. ② INTERNAL INT F/F IS RESET IF INTE F/F IS RESET. ③ IF REQUIRED, T4 AND T5 ARE COMPLETED SIMULTANEOUSLY WITH ENTERING HOLD STATE.

specified.


AC CHARACTERISTICS μPD8080AF

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tCY ③	0.48		2.0	μsec	
Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0		50	nsec	
φ1 Pulse Width	t <sub>Ø</sub> 1	60			nsec	,
φ2 Pulse Width	t <sub>Ø</sub> 2	220			nsec	
Delay φ1 to φ2	t <sub>D1</sub>	0	1		nsec	
Delay $\phi 2$ to $\phi 1$	t <sub>D2</sub>	70			nsec	
Delay $\phi$ 1 to $\phi$ 2 Leading Edges	t <sub>D3</sub>	80			nsec	
Address Output Delay From φ2	tDA ②			200	nsec	CL = 100 pF
Data Output Delay From φ2	tDD ②			220	nsec	C[ = 100 pr
Signal Output Delay From $\phi$ 1, or $\phi$ 2 (SYNC, $\overline{WR}$ , WAIT,						C <sub>1</sub> = 50 pF
HLDA)	tDC ②			120	nsec	or sob
DBIN Delay From φ2	tDF ②	25		140	nsec .	
Delay for Input Bus to Enter Input Mode	t <sub>DI</sub> ①			<sup>t</sup> DF	nsec	
Data Setup Time During φ1 and DBIN	<sup>t</sup> DS1	30			nsec	
Data Setup Time to φ2 During DBIN	t <sub>DS2</sub>	150°			nsec	
Data Hold Time From φ2 During DBIN	tрн (1)	1			nsec	
INTE Output Delay From φ2	tIE ②			200	nsec	C <sub>L</sub> = 50 pF
READY Setup Time During ¢2	tRS	120			nsec	
HOLD Setup Time to φ2	tHS	140			nsec	
INT Setup Time During φ2 (During φ1 in Halt Mode)	tIS	120			nsec	
Hold Time from $\phi$ 2 (READY, INT, HOLD)	tH	0			nsec	
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec	
Address Stable Prior to WR	taw ②	⑤			nsec	
Output Data Stable Prior to WR	t <sub>DW</sub> ②	6			nsec	
Output Data Stable From WR	two ②	0			nsec	C <sub>L</sub> = 100 pF: Address,
Address Stable from WR	twa ②	0			nsec	Data
HLDA to Float Delay	tHF ②	8			nsec	C <sub>L</sub> = 50 pF: WR,
WR to Float Delay	twr 2	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	tah ②	-20	-		nsec	

Notes: 1 Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured,  $t_{DH}$  = 50 ns or  $t_{DF}$ , whichever is less.



3 Actual t\_{CY} = t\_D3 + t\_r $\phi2$  + t\_ $\phi2$  + t\_f $\phi2$  + t\_D2 + t\_r $\phi1$  > t\_CY Min.



### **AC CHARACTERISTICS** μPD8080AF-2

 $T_a$  = 0°C to +70°C,  $V_{DD}$  = +12V  $\pm$  5%,  $V_{CC}$  = +5V  $\pm$  5%,  $V_{BB}$  = -5V  $\pm$  5%,  $V_{SS}$  = 0V, unless otherwise

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UŅIT	TEST CONDITIONS
Clock Period	tCY ③	0.38		2.0	μsec	
Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0		50	nsec	
φ1 Pulse Width	t <sub>φ</sub> 1	60			nsec	
φ2 Pulse Width	t <sub>Ø</sub> 2	175			nsec	
Delay $\phi$ 1 to $\phi$ 2	t <sub>D1</sub>	0			nsec	٠, ٠
Delay $\phi 2$ to $\phi 1$	t <sub>D2</sub>	70			nsec	
Delay φ1 to φ2 Leading Edges	t <sub>D3</sub>	70			nsec	
Address Output Delay From $\phi 2$	tDA ②			175	nsec	C <sub>I</sub> = 100 pF
Data Output Delay From φ2	tDD ②			200	nsec	CL = 100 pr
Signal Output Delay From φ1, or φ2 (SYNC, WR, WAIT, HLDA)				120		C <sub>I</sub> = 50 pF
	tDC ②	25		140	nsec	
DBIN Delay From ¢2	tDF ②	25		140	nsec	
Delay for Input Bus to Enter Input Mode	t <sub>DI</sub> ①			<sup>t</sup> DF	nsec	
Data Setup Time During φ1 and DBIN	<sup>†</sup> DS1	20			nsec	
Data Setup Time to φ2 During DBIN	<sup>t</sup> DS2	130		•	nsec	
Data Hold Time From φ2 During DBIN	tDH ①	①			nsec	
INTE Qutput Delay From $\phi2$	tIE ②			. 200	nsec	C <sub>L</sub> = 50 pF
READY Setup Time During φ2	tRS	90			nsec	
HOLD Setup Time to φ2	tHS	120			nsec	
INT Setup Time During φ2 (for all modes)	<sup>†</sup> IS	100			nsec	
Hold Time from φ2 (READY, INT, HOLD)	<sup>t</sup> H	0			nsec	
Delay to Float During Hold (Address and Data Bus)	t <sub>FD</sub>			120	nsec	
Address Stable Prior to WR	tAW 2	(S)			nsec	
Output Data Stable Prior to WR	tow ②	6			nsec	
Output Data Stable From WR	two ②	<b>(7)</b>			nsec	CL = 100 pF: Address,
Address Stable from WR	twa ②	Õ			nsec	Data
HLDA to Float Delay	the ②	8			nsec	$C_L = 50 pF: \overline{WR}$ ,
WR to Float Delay	twr ②	9		7	nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	<sup>t</sup> ан ②	-20			nsec	

### Notes Continued:

- 4 The following are relevant when interfacing the  $\mu$ PD8080AF to devices having V<sub>IH</sub> = 3.3V.

  - a. Maximum output rise time from 0.8V to 3.3V = 100 ns at  $C_L$  = SPEC. b. Output delay when measured to 3.0V = SPEC +60 ns at  $C_L$  = SPEC. c. If  $C_L$   $\neq$  SPEC, add 0.6 ns/pF if  $C_L$  > CSPEC, subtract 0.3 ns/pF (from modified delay) if CL < CSPEC.

### $\mu$ PD8080AF

 $T_a$  = 0°C to +70°C,  $V_{DD}$  = +12V  $\pm$  5%,  $V_{CC}$  = +5V  $\pm$  5%,  $V_{BB}$  = -5V  $\pm$  5%,  $V_{SS}$  = 0V, unless otherwise specified.

AC CHARACTERISTICS μPD8080AF-1

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tCY ③	0,32		2.0	μsec	
Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0		25	nsec	
φ1 Pulse Width	t <sub>Ø</sub> 1	50			nsec	
φ2 Pulse Width	t <sub>Ø</sub> 2	145			nsec	
Delay φ1 to φ2	t <sub>D1</sub>	0			nsec	
Delay φ2 to φ1	tD2	60			nsec	
Delay φ1 to φ2 Leading Edges	t <sub>D3</sub>	60			nsec	
Address Output Delay From φ2	tDA ②			150	nsec	C <sub>L</sub> = 50 pF
Data Output Delay From φ2	t <sub>DD</sub> ②			180	nsec	CL - 50 pr
Signal Output Delay From $\phi$ 1, or $\phi$ 2 (SYNC, $\overline{WR}$ , WAIT, HLDA)	tDC ②			110	nsec	C <sub>L</sub> = 50 pF
DBIN Delay From φ2	tDF ②	25		130	nsec	
Delay for Input Bus to Enter Input Mode	t <sub>DI</sub> ①			<sup>t</sup> DF	nsec	
Data Setup Time During φ1 and DBIN	<sup>t</sup> DS1	10			nsec	
Data Setup Time to φ2 During DBIN	<sup>†</sup> DS2	120			nsec	
Data Hold Time From φ2 During DBIN	tрн ①	0			nsec	
INTE Output Delay From φ2	tIE ②			200	nsec	CL = 50 pF
READY Setup Time During φ2	tRS	90			nsec	
HOLD Setup Time to φ2	tHS	120			nsec	
INT Setup Time During $\phi2$ (for all modes)	tis	100			nsec	
Hold Time from φ2 (READY, INT, HOLD)	tH	0			nsec	
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec	
Address Stable Prior to WR	tAW ②	⑤			nsec	
Output Data Stable Prior to WR	tow ②	6			nsec	
Output Data Stable From WR	two ②	7			nsec	C <sub>L</sub> = 50 pF: Address,
Address Stable from WR	twa ②	7			nsec	Data
HLDA to Float Delay	tHF ②	8			nsec	CL = 50 pF: WR,
WR to Float Delay	twr ②	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	t <sub>AH</sub> ②	-20			nsec	

Notes Continued: (5)

	Device	<sup>t</sup> AW
Ī	μPD8080AF	2 t <sub>CY</sub> - t <sub>D3</sub> - t <sub>rφ2</sub> - 140
ı	μPD8080AF-2	2 tCY - tD3 - tro2 - 130
ı	μPD8080AF-1	2 tCY - tD3 - tro2 - 110

6	Device	<sup>t</sup> DW
	μPD8080AF	$t_{CY} - t_{D3} - t_{r\phi 2} - 170$
	μPD8080AF-2	$t_{CY} - t_{D3} - t_{r\phi2} - 170$
	μPD8080AF-1	$t_{CY} - t_{D3} - t_{r\phi2} - 150$

- 8  $t_{HF} = t_{D3} + t_{r\phi2} 50 \text{ ns.}$
- 9  $t_{WF} = t_{D3} + t_{r\phi2} 10 \text{ ns.}$

- Notes: 1 Data in must be stable for this period during DBIN T3. Both tDS1 and tDS2 must be satisfied.
  - Ready signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub>. (Must be externally synchronized.)
  - 3 Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and T<sub>WH</sub> when in hold mode. (External synchronization is not required.)
  - 4 Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized in the following instruction. (External synchronization is not required.)
  - (5) This timing diagram shows timing relationships only; it does not represent any specific machine cycle.
  - (6) Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V, "0" = 1.0V; INPUTS "1" = 3.3V; "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.

### μPD8080AF

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags, (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset, The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the  $\mu$ PD8080AF has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the µPD8080AF. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the µPD8080AF instruction set.

The special instruction group completes the "PD8080AF instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

Data in the µPD8080AF is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

		,						
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>	
MSB DATA WORD							LSB	١

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One Byte Instructions

 $D_2$ Do OP CODE D7 D6 D5 D4 D3 D<sub>1</sub>

Two Byte Instructions

OP CODE D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> D<sub>0</sub> D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> **OPERAND** 

Three Byte Instructions

D<sub>0</sub> D4. OP CODE D<sub>6</sub> D<sub>5</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>1</sub> LOW ADDRESS OR OPERAND 1 D6 D5 D4 D3  $D_2$ D<sub>0</sub>

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable, or disable interrupt instructions

Immediate mode or I/O instruc-

Jump, call or direct load and store instructions

HIGH ADDRESS OR OPERAND 2

INSTRUCTION SET

DATA AND INSTRUCTION **FORMATS** 

				10.0	TRUC	TIC	N CC	ne <sup>2</sup>			_	FLA		ARRY					INST	DI 10	TION	cor	DF <sup>2</sup>					AGS <sup>4</sup>
MNEMONIC1	DESCRIPTION	D <sub>7</sub>			5 D,				Dο	Clock Cycles <sup>3</sup>	SIGN	ZERO	PARITY	CAR	MNEMONIC <sup>1</sup>	DESCRIPTION	D7								Clock Cycles <sup>3</sup>	SIGN	ZERO	PARITY
				MOV			3 -2						_	_			LOAI		-					-0			<u> </u>	
MOV d,s	Move register to register	0	1	d		d	,	s	5	5				_	LXI B,D16	Load immediate register	-,,					_						
MOV M,s MOV d,M	Move register to memory	0	1	1 d	1	0	\$	s 1	s O	- 7					1	pair BC	0	0	0	0	0	0	0	1	10			
MVI d,D8	Move immediate to register	0	0	d	d	d	1	1	0	7					LXI D,D16	Load immediate register pair DE	0	0	0	1	0	0	0	1	10			
MVI M,D8	Move immediate to memory	0	0	1	_	0			0	10				_	LXI H,D16	Load immediate register pair HL	0	0	1	0	0	0	0	į	10			
					DECR								-		LXI SP,D16	Load immediate Štack Pointer	0	0	1	1	0	0	0	1	10			
INR d DCR d	Increment register Decrement register	0	0	d		d		0	0	5 5	:	:	:						PUSH			<u> </u>						
INR M DCR M	Increment memory Decrement memory	0	0	1		0		0	0	10 10	:	:	:		PUSH B	Push register pair BC	-				-						-	
	ALU -										_				PUSH D	on stack Push register pair DE	1	1	0	0	0	1	0	1	11			
ADD s	Add register to A	1	0		0			s		4	_	-	-	_	1	on stack	1	1	0	1	0	1	0	1	11			
ADC s	Add register to A with							•	•		-	-	•	-	PUSH H	Push register pair HL on stack	111	1	1	0	0	1	0	1	11			
SUB s	Carry Subtract register from A	1	0	0		0	s s	s	\$ \$	4	:	:	:	:	PUSH PSW	Push A and flags on stack	1	1	1	1	0	1	0	1	11			
SBB s	Subtract register from A with borrow	1	0	0	1	1	s	s	s	4 .							- 1		POP									
ANA s XRA s	AND register with A	1	0	1		ò		s	\$	4	•	•	•	0	POP B	Pop register pair BC off stack	1	1	0	,	0	0		1 5	10			
	Exclusive OR Register with A	1	0	1		1	s	s	s	4	•	•	•	0	POP D	Pop register pair DE off										1.14		
ORAs CMPs	OR register with A Compare register with A	1	0	- 1		1	. s	s	s	4	:	:	:	0	POP H	stack Pop register pair HL off	1	1	0	1	. 0	. 0	0	1	10			
	ALU -	MEN		Y TO	) ACC	_					_		-		POP PSW	stack Pop A and flags off stack	1	1	1	0	0	0	0	1	10 10			
ADD M	Add memory to A	1	0	0	_	0		1	0	7		-		-		p . r one nego on stack	<u> </u>	יחם	BLE	<u> </u>		_					-	
ADC M	Add memory to A with		0	0		1	,	1	0			-		-	DAD B	Add BC to HL	0	0	0	· O	1"	0	0	,	10			
SUB M	Subtract memory from A	1	o	0		o		1	0	7	:	:	٠.	:	DAD D	Add DE to HL	0	0	0	1	1	0	0	1	10			
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7					DAD H DAD SP	Add HL to HL Add Stack Pointer to HL	0	0	1	1	1	0	0	1	10 10			:
ANA M KRA M	AND memory with A Exclusive OR memory	1	0	1	0	0	, 1	1	0	7	•	•	•	0			CREN	MENT	REC		B PA	UB.						
	with A	1	0	1	-	1		1	0	7	•	٠	•	0	INX B	Increment BC	0	0	0	0	o o	0	1	1	5			
ORA M CMP M	OR memory with A Compare memory with A	1	0	1	1	1	1	1	0	7	:	:	:	0	INX D	Increment DE	0	0	0	1	0	0	1	i	5			
	ALU – I	мме	DIAT	re r	OAC	CUN	IULA	TOR							INX H -	Increment HL - Increment Stack Pointer	0	0	1	0.	0	0	1	1	5 5			
DI D8	Add immediate to A	1	1	0	0	0	1	1	0	7	•	•	•	•		DE	CREA	VEN.	REC	GIST	ER.PA	AIR						
CI D8	Add immediate to A with carry	1	1	0	0	,	1	1	0	7					DCX B	Decrement BC	0	0	0	0	1	0	1	1	5			
UI D8	Subtract immediate from A	1	i	0		ò		i	ō	7	•	•	•	•	DCX D	Decrement DE     Decrement HL	0	. 0	0	1	1	0	1	1	5 5			
B1 D8	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7					DCX SP	Decrement Stack Pointer	ő	ŏ	1	1	1	ō	i	1	5			
ANI D8 (RI D8	AND immediate with A Exclusive OR immediate	1	1	1	0	0	1	1	0	7	•	•	٠	0			REC	SIST	ER IN	DIR	ECT							
DRI D8	with A OR immediate with A	1	1	1		1		1	0	7	٠	•	٠	0	STAX B STAX D	Store A at ADDR in BC	0	0	0	0	0	0	1	0	7			
CPI D8	Compare immediate with A	1	1	1	1	1	1	i	0	. 7	:	:	:	•	LDAX B	Store A at ADDR in DE Load A at ADDR in BC	0	0	0	0	1	0	1	0	7			
		Д	LU -	~ R	TATO	Ε									LDAX D	Load A at ADDR in DE	0	0	, 0	1	1	0	1	0	7			
RLC	Rotate A left, MSB to																		IREC	Т								
RRC	carry (8-bit) Rotate A right, LSB to	0	0	0	0	0	1	1	1	4				•	STA ADDR LDA ADDR	Store A direct Load A direct	0	0	1	1	0	0	1	0	13 13			
RAL	carry (8-bit) Rotate A left through	0	0	0	0	1	1	1	1	4				•	SHLD ADDR	Store HL direct	0	0	1	0	0	0	1	0	16			
	carry (9-bit)	0	0	0	1	0	1	1	1	4				•	LHLD ADDR	Load HL direct	0	0	1	0	1	0	1	0	16			
RAR	Rotate A right through carry (9-bit)	0	0	0	1	1	1	1	1	4							MOV	VER	EGIS	TER	PAIF	1						<del></del>
			J	IUM	P	_								_	XCHG	Exchange DE and HL register pairs	1	1	1	0	1	0	1	1	4			
MP ADDR	Jump unconditional	1	1	0	0	0	0	1	1	10					XTHL	Exchange top of stack and HL	1	1	1	0	0	0	1	1	18			
INZ ADDR IZ ADDR	Jump on not zero Jump on zero	1	1	0	0	0	0	1	0	10 10			, ,		SPHL PCHL	HL to Stack Pointer	1	1	1	1	1	0	0	1	5			
NC ADDR	Jump on no carry	1	1	ō	1	0	0	1	0	10					CUTL	HL to Program Counter					1	U	-	1	5			
C ADDR PO ADDR	Jump on carry Jump on parity odd	1	1	1	0	0	0	1	0	10 10					<del> </del>				/OU1	PUT								
PE ADDR P ADDR	Jump on parity even Jump on positive	1	1	1	0	1	0	1	0	10 10					IN A OUT A	Input Output	1	1	0	1	0	0	1	1	10 10			
M ADDR	Jump on minus	1	1	1	1	1	0	1	0	10					EI DI	Enable interrupts Disable interrupts	1	1	1	1	1	0	1	1	4			
			C	CAL	L									_	RST A	Restart	i	i	À	À	Ā	1		i	11			
ALL ADDR	Call unconditional	1	1	0	0	1 0	1	0	1	17							MIS	SCEL	LAN	EOU	s							
Z ADDR	Call on not zero Call on zero	1	1	0	0	- 1	1	0	0	11/17 11/17					CMA	Complement A	0	0	1	0	1	1		1	4			
NC ADDR C ADDR	Call on no carry Call on carry	1	1	0		1	1	0	0	11/17					STC CMC	Set carry Complement carry	0	0	1	1	1	1	1	1	4			6
PO ADDR PE ADDR	Call on parity odd Call on parity even .	1	1	1	0	0	1	0	0	11/17					DAA NOP	Decimal adjust A No operation	0	0	1	0	0	1	1	1	4	•	•	•
PADDR	Call on positive	1	1	1	1	0	1	0	0	11/17					HLT	Halt	ŏ		ĭ					ŏ	7			
M ADDR	Call on minus	1	1		1	1	1	0	0	11/17					Notes											,		
	,		_	TUF											Operand Symb	ols used it address or expression							001 C 111		D – 01	1 E –	100 Н	-
ET NZ	Return Return on not zero	1	1	0		1	0	0	1	10 5/11					s = sou	irce register												
IZ INC	Return on zero Return on no carry	1	1	0	0	1	0	0	0	5/11					PSW = Pro	tination register cessor Status Word		i	nstruc						dicate indition			
Ċ	Return on carry	1	1	0	- 1	1	0	0	0	5/11 5/11					SP = Sta	ck Pointer it data quantity, expression, c	ır		lags.									
RPO RPE	Return on parity odd Return on parity even	1	1	1	0	0	0	0	0	5/11 5/11					cor	stant, always B <sub>2</sub> of instructio	n		= fla									
	Return on positive	1	1	1	1	0	0	0	0	5/11					cor	bit data quantity, expression, istant, always B3B2 of instruc	tion	0	= fla fla = (	g res		cted						
RP RM	Return on minus	1	1	1						5/11						bit Memory address expressio				g set								

### µPD8080AF


INSTRUCTION CYCLE TIMES

One to five machine cycles  $(M_1-M_5)$  are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times  $(T_1-T_5)$ . During  $\phi_1 \cdot \text{SYNC}$  of each machine cycle, a status word that identifies the type of machine cycle is available on the data bus.

Execution times and machine cycles used for each type of instruction are shown below.

INSTRUCTION	MACHINE CYCLES EXECUTED	CLOCK TIMES (MIN/MAX)
RST X and PUSH RP	PCR5 ① SPW3 ⑤ SPW3 ⑤	11
All CALL Instructions	PCR5 ① PCR3 ② PCR3 ② SPW3 ⑤ SPW3 ⑤	11/17
Conditional TURN Instructions	PCR5 ① SPR3 ④ SPR3 ④	5/11
RET Instruction	PCR4 ① SPR3 ④ SPR3 ④	10
XTHL	PCR4 ① SPR3 ④ SPR3 ④ SPW3 ⑤ SPW5 ⑤	. 18
DAD RP	PCR4 ① PCX3 ⊗ PCX3 ⊗	10
INR R; INX RP, DCR R; DCX RP; PCHL; MOV R, R; SPHL	PCR5 ①	5
All JUMP Instructions and LXI RP	PCR4 ① PCR3 ② PCR3 ②	10
POP RP	PCR4 ① SPR3 ④ SPR3 ④	10
LDA	PCR4 ① PCR3 ② PCR3 ② BBR3 ②	13
STA	PCR4 ① PCR3 ② PCR3 ② BBW3 ③	13
LHLD	PCR4 ① PCR3 ② PCR3 ② BBR3 ② BBR3 ②	16
SHLD	PCR4 ① PCR3 ② PCR3 ② BBW3 ③ BBW3 ③	16
STAX B	PCR4 ① BCW3 ③	7
STAX D	PCR4 ① DEW3 ③	7
LDAX B	PCR4 ① BCR3 ②	7
LDAX D	PCR4 ① DER3 ②	7
MOV R, M; ADD M; ADC M; SUB M; SB B M; ANA M; XRA M; ORA M; CMP M	PCR4 ① HLR3 ②	7
INR M and DCR M	PCR4 ① HLR3 ② HLW3 ③	10
MVIM	PCR4 ① PCR3 ② HLW3 ③	10
MVIR; ADI; ACI; SUI; SBI; ANI; XRI; ORI; CPI	PCR4 ① PCR3 ②	7
MOV M, R	PCR4 ① HLW3 ③	7
EI; DI ADD R; ADC R; SUB R; SBB R; ANA R; XRA R; ORA R; CMP R; RLC; RRC; RAL; RAR; DAA; CMA; STC; CMC; NOP; XCHG	PCR4 ①	4
OUT	PCR4 ① PCR3 ② ABW3 ⑦	10
IN	PCR4 ① PCR3 ② ABR3 ⑥	10
HLT	PCR4 ① PCX3 ⑨	7

#### Machine Cycle Symbol Definition



Underlined (XXYZN) indicates machine cycle is executed if condition is True.

## 7

## STATUS INFORMATION DEFINITION


SYMBOLS	DATA BUS BIT	DEFINITION
inta ①	D <sub>0</sub>	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart or CALL instruction onto the data bus when DBIN is active.
WO .	D1	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D <sub>2</sub>	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	D3	Acknowledge signal for HALT instruction.
OUT	D4	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.
M <sub>1</sub>	D <sub>5</sub>	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP ①	D <sub>6</sub>	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR ①	D <sub>7</sub>	Designates that the data bus will be used for memory read data.

Note:  $\bigcirc$  These three status bits can be used to control the flow of data onto the  $\mu PD8080AF$  data bus,

### STATUS WORD CHART

							-					
							TYP	E OF N	/ACHI	NE CY	CLE	
	a dus dit	S INFOR	MATION	on the first of th	LEAD IN ST	ACK ACK ACK	O RELIEF	I'V REP OF	D we	inte Report	ACKNO ACKNO	Autotation (N) STATUS WORD
( 0,	( 5	(I)	(2)	(3)	(4)	(5)	(6)	7	(8)	9	10	N STATUS WORD
		<u> </u>	<u> </u>		-		<u> </u>	$\vdash$	0	-	1.09	
D <sub>0</sub>	INTA	0	0	0	0	0	0	0	1	0	1	
D <sub>1</sub>	WO	1	1	0	.1	0 -	1	-0	1	1 -	1	
D <sub>2</sub>	STACK	0	0	0	1	1	0	0	0	0	0	
D <sub>3</sub>	HLTA	0	0	0	0	0	0	0	.0	1	1	
D4	OUT	0	0	.0	0	0	0.	1	0	0	0.	
D <sub>5</sub>	M <sub>1</sub>	1	0	0	0	0	0	0	1	0	1	
D <sub>6</sub>	INP	0	0	0	0	0	1	0	. 0	0	0	
D7	MEMR	1	1	0	1	0	0	0	0	1	0	

## μPD8080AF




PACKAGE OUTLINE μPD8080AFC/D

### $\mu$ PD8080AFC

(Plastic)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54	0.10
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
j	5.72 MAX	0.225 MAX
К	15.24	0.600
L	13.2	0.520
М	0.25 <sup>+ 0.1</sup> - 0.05	0.010 + 0.004



### $\mu$ PD8080AFD

(Ceramic)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2,54	0.100
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
Н	2 1.0 MIN	0.04 MIN
1	4.2 MAX	0.17 MAX
- J	5.2 MAX	0.205 MAX
К	15.24	0.6
L	13.5	0.531
М	0.30 ± 0.1	0.012 ± 0.004

## **NEC Microcomputers, Inc.**



### μPD8085A SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

### **DESCRIPTION**

The  $\mu$ PD8085A is a single chip 8-bit microprocessor which is 100 percent software compatible with the industry standard 8080A. It has the ability of increasing system performance of the standard 8080A by operating at a higher speed. Using the  $\mu$ PD8085A in conjunction with its family of ICs allows the designer complete flexibility with minimum chip count.

### **FEATURES**

- Single Power Supply: +5 Volt
- Internal Clock Generation and System Control
- Internal Serial In/Out Port.
- Fully TTL Compatible
- Internal 4-Level Interrupt Structure
- Multiplexed Address/Data Bus for Increased System Performance
- Complete Family of Components for Design Flexibility
- Software Compatible with Standard 8080A
- Available in Either Plastic or Ceramic Package

### PIN CONFIGURATION

×1 □ ×2 □ RO □	1 2 3		40 VCC 39 HOLD 38 HLDA
SOD C	<b>4</b> 5		37 CLK (OUT 36 RESET IN
TRAP C	6 7		35 READY 34 D 10/M
RST 6.5	8		33 <b>5</b> S <sub>1</sub>
RST 5.5	9 10	μPD	31 <b>W</b> R
INTA C	11 12	8085A	30 ALE 29 S <sub>0</sub>
AD <sub>1</sub> ☐ AD <sub>2</sub> ☐	13 14		28 A15 27 A14
AD <sub>3</sub>	15	4	26 🗖 A13
AD4 C	16 17		25 A12 24 A11
AD <sub>6</sub>	18 19		23 A <sub>10</sub> 22 A <sub>9</sub>
V <sub>SS</sub> □	20	•	21 <b>5</b> A8

### μPD8085A

The  $\mu$ PD8085A contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The  $\mu$ PD8085A also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

FUNCTIONAL DESCRIPTION

The  $\mu$ PD8085A has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The  $\mu$ PD8085A also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.


The  $\mu$ PD8085A was designed with speed and simplicity of the overall system in mind. The multiplexed address/data bus increases available pins for advanced functions in the processor and peripheral chips while providing increased system speed and less critical timing functions. All signals to and from the  $\mu$ PD8085A are fully TTL compatible.

The internal interrupt  $s_{in}$  accure of the  $\mu$ PD8085A features 4 levels of prioritized interrupt with three levels internally maskable.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address, data and control lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data busses.

The  $\mu$ PD8085A features internal clock generation with status outputs available for advanced read/write timing and memory/IO instruction indications. The clock may be crystal controlled, RC controlled, or driven by an external signal.

On chip serial in/out port is available and controlled by the newly added RIM and SIM instructions.



**BLOCK DIAGRAM** 

### PIN IDENTIFICATION

PIN			
NO.	SYMBOL	NAME	FUNCTION
1, 2	x <sub>1</sub> , x <sub>2</sub>	Crystal In	Crystal, RC, or external clock input
3	RO	Reset Out	Acknowledge that the processor is being reset to be used as a system reset
4	SOD	Serial Out Data	1-bit data out by the SIM instruction
5	SID	Serial In Data	1-bit data into ACC bit 7 by the RIM instruction
6	Trap	Trap Interrupt Input	Highest priority nonmaskable restart interrupt
7 8 9	RST 7.5 RST 6.5 RST 5.5	Restart Interrupts	Priority restart interrupt inputs, of which 7.5 is the highest and 5.5 the lowest priority
10	INTR	Interrupt Request In	A general interrupt input which stops the PC from incrementing, generates INTA, and samples the data bus for a restart or call instruction
11	INTA	Interrupt Acknowledge	An output which indicates that the processor has responded to INTR
12-19	AD <sub>0</sub> – AD <sub>7</sub>	Low Address/Data Bus	Multiplexed low address and data bus
20	Vss	Ground	Ground Reference
21-28	A8 - A15	High Address Bus	Nonmultiplexed high 8-bits of the address bus
29, 33	s <sub>0</sub> , s <sub>1</sub>	Status Outputs	Outputs which indicate data bus status: Halt, Write, Read, Fetch
30	ALE	Address Latch Enable Out	A signal which indicates that the lower 8-bits of address are valid on the AD lines
31, 32	WR, RD	Write/Read Strobes Out	Signals out which are used as write and read strobes for memory and I/O devices
34	IO/M	I/O or Memory Indicator	A signal out which indicates whether $\overline{\text{RD}}$ or $\overline{\text{WR}}$ strobes are for I/O or memory devices
35	Ready	Ready Input	An input which is used to increase the data and address bus access times (can be used for slow memory)
36	Reset In	Reset Input	An input which is used to start the processor activity at address 0, resetting IE and HLDA flip-flops
37	CLK	Clock Out	System Clock Output
38, 39	HLDA, HOLD	Hold Acknowledge Out and Hold Input Request	Used to request and indicate that the processor should relinquish the bus for DMA activity. When hold is acknowledged, RD, WR, 10/M, Address and Data busses are all 3-stated.
40	Vcc	5V Supply	Power Supply Input

## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature
Storage Temperature (Ceramic Package)65°C to +150°C
(Plastic Package)
All Output Voltages0.3 to +7 Volts
All Input Voltages
Supply Voltage V <sub>CC</sub> 0.3 to +7 Volts
Power Dissipation

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

### DC CHARACTERISTICS

 $T_a$  = 0°C to +70°C,  $V_{CC}$  = +5V ± 5%,  $V_{SS}$  = GND, unless otherwise specified


			LIMITS	3		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	V <sub>SS</sub> - 0.5		V <sub>SS</sub> + 0.8	V		
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 0.5	V	,	
Output Low Voltage	VOL			0.45	, V.	IOL = 2 mA on all outputs	
Output High Voltage	Voн	2.4	1.	`	ν. '	OH = -400 μs ①	
Power Supply Current (V <sub>CC</sub> )	ICC (AV)			170	mΑ	tCY min	
Input Leakage	I <sub>IL</sub>			±10 ·①	μΑ	VIN = VCC	
Output Leakage	ILO			±10 ①	μΑ	0.45V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	
Input Low Level, Reset	VILR	-0.5		+0.8	V		
Input High Level, Reset	VIHR	2.4		V <sub>CC</sub> + 0.5	V		
Hysteresis, Reset	V <sub>H</sub> Y	0.25			٧.,		

Note: 1 Minus (-) designates current flow out of the device.

Ta - 0 C to +70 C; VCC = 5V + 5%; VSS = 0V


a = 0 C ty 170 C, VEC = 3V - 3%; VSS = 0V			LIMITS	3	Ι.	TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
CLK Cycle Period	TCYC	320		2000	ns	
CLK Low Time	t <sub>1</sub>	80			ns	
CLK High Time	t <sub>2</sub>	120			ns	
CLK Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>			30	ns	T <sub>CYC</sub> = 320 ns
Address Valid Before Trailing Edge of ALE	†AL	110			ns	C <sub>L</sub> = 150 pF
Address Hold Time After ALE	†LA	100			ns	1
ALE Width	†LL	140			ns	
ALE Low During CLK High	tLCK	100			ns	Output Voltages:
Trailing Edge of ALE to Leading Edge of Control	†LC	130			ns	V <sub>L</sub> = 0.8 Volts V <sub>H</sub> = 2.0 Volts
Address Float After Leading Edge of READ (INTA)	<sup>t</sup> AFR			0	ns	1,4 2,5 7,5,0
Valid Address to Valid Data In	†AD			575	ns	Input Voltages:
READ (or INTA) to Valid Data	<sup>t</sup> RD			300	ns	V  = 0.8 Volts
Data Hold Time After READ (INTA)	tRDH	0			ns	V <sub>H</sub> = 1.5 Volts at
Trailing Edge of READ to Re-Enabling of Address	<sup>†</sup> RAE	150			ns	20 ns rise and fall times
Address (A8-A15) Valid After Control ①	t <sub>CA</sub>	120			ns	For outputs where
Data Valid to Trailing Edge of WRITE	tDW.	420			ns	CL: 150 pf, correct as follows:
Data Valid After Trailing Edge of WRITE	twD	100			ns	25 pf < CL · 150 pf
Width of Control Low (RD, WR, INTA)	tcc	400			ns	0.10 ns/pf
Trailing Edge of Control to Leading Edge of ALE	<sup>1</sup> CL	50			ns	
READY Valid from Address Valid	<sup>1</sup> ARY			220	ns	150 pf - CL -
READY Setup Time to Leading Edge of CLK	†RYS	110			nş	300 pf + 0.30 ns/pf
READY Hold Time	<sup>t</sup> RYH	0			ns	
HLDA Valid to Trailing Edge of CLK	<sup>†</sup> HACK	110			ns	Outputs measured
Bus Float After HLDA	!HABF			210	ns	with only capacitive load
HLDA to Bus Enable	THABE			210	ns	copacitive load
ALE to Valid Data In	<sup>1</sup> LDR			460	ns	
Control Trailing Edge to Leading Edge of Next Control	tRV	400			ns	
Address Valid to Leading Edge of Control	†AC	270			ns	
HOLD Setup Time to Trailing Edge of CLK	<sup>1</sup> HDS	170			ns	
HOLD Hold Time	tHDH	0			ns	]
INTR Setup Time to Leading Edge of CLK (M1, T1 only). Also RST and TRAP	tINS	160			ns	
INTR Hold Time	tinh	0			ns	

Note: 10/M, SO, SI




### TIMING WAVEFORMS







### HOLD OPERATION



### INTERRUPT TIMING



Note:  $\bigcirc 10/\overline{M}$  is also floating during this time.




PROCESSOR STATE
TRANSITION DIAGRAM

Notes:

- 1 BI indicates that the bus is idle during this machine cycle.
- 2 CK indicates the number of clock cycles in this machine cycle.

CLOCK INPUTS 1 As stated, the timing for the  $\mu$ PD8085A may be generated in one of three ways; crystal, RC, or external clock. Recommendations for these methods are shown below.



**STATUS OUTPUTS** The Status Outputs are valid during ALE time and have the following meaning:

	S1	S0
Halt	0	. 0
Write	0	1
Read	1 -	0
Fetch	1	1 .

These pins may be decoded to portray the processor's data bus status.

### **μPD8085A**

The  $\mu$ PD8085A has five interrupt pins available to the user. INTR is operationally the same as the 8080 interrupt request, three (3) internally maskable restart interrupts: RESTART 5.5, 6.5 and 7.5, and TRAP, a nonmaskable restart.

**INTERRUPTS** 


PRIORITY	INTERRUPT	RESTART ADDRESS
Highest	TRAP	2416
1	RST 5.5	2C <sub>16</sub>
	RST 6.5	3416
	RST 7.5	3C <sub>16</sub>
Lowest	INTR	

INTR, RST 5.5 and RST 6.5 are all level sensing inputs while RST 7.5 is set on a rising edge. TRAP, the highest priority interrupt, is nonmaskable and is set on the rising edge or positive level. It must make a low to high transition and remain high to be seen, but it will not be generated again until it makes another low to high transition.

Serial input and output is accomplished with two new instructions not included in the 8080: RIM and SIM. These instructions serve several purposes: serial I/O, and reading or setting the interrupt mask.


SERIAL I/O

The RIM (Read Interrupt Mask) instruction is used for reading the interrupt mask and for reading serial data. After execution of the RIM instruction the ACC content is as follows:



Note: After the TRAP interrupt, the RIM instruction must be executed to preserve the status of IE.

The SIM (Set Interrupt Mask) instruction is used to program the interrupt mask and to output serial data. Presetting the ACC for the SIM instruction has the following meaning:



### INSTRUCTION SET

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also, the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the  $\mu$ PD8085A has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the  $\mu$ PD8085A. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the µPD8085A instruction set.

Two instructions, RIM and SIM, are used for reading and setting the internal interrupt mask as well as input and output to the serial I/O port.

The special instruction group completes the  $\mu$ PD8085A instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

## DATA AND INSTRUCTION FORMATS

Data in the µPD8085A is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One	Byte	Instr	uctio	ns					TYPICAL INSTRUCTIONS-
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	OP CODE	Register to register, memory reference, arithmetic or logical
Two	By∙te	İnsti	ructio	ons					rotate, return, push, pop, enable or disable interrupt instructions
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	OP CODE	Immediate mode or I/O instruc-
D <sub>7.</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	OPERAND	tions
Thre	e Byt	e Ins	truct	ions					
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	OP CODE	Jump, call or direct load and store instructions
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	LOW ADDF	RESS OR OPERAND 1
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	HIGH ADD	RESS OR OPERAND 2

## INSTRUCTION SET TABLE

					TRU					Clock	SIGN	_	AGS										ON					Clock	SIGN	ZERO 14	PARITYS
MNEMONIC <sup>1</sup>	DESCRIPTION	D <sub>7</sub>	D <sub>6</sub>	Dę	5 D	4 [	3 [	2 0	1 · D		Š	ZE	4	- 3	MNEMONIC <sup>1</sup>	DESCRIPTION			_					D	2 0	"	D <sub>0</sub>	Cycles <sup>3</sup>	š	ZE	4 5
			_ N	VOV	'E										<u> </u>		LOA	D R	EG	IST	ER	PA	IR								
MOV d,s MOV M,s	Move register to register Move register to memory	0	1	d 1						4					LXI B,D16	Load immediate register pair BC	0	0		0	0		0	0		n	1	10			
MOV d,M	Move memory to register	0	1	d	d		d t			7					LXI D,D16	Load immediate register															
MVI d,D8 MVI M,D8	Move immediate to register Move immediate to memory	0	0	d 1						7 10					LXI H,D16	pair DE Load immediate register	0	0		0	1		0	0	(	0	1	10			
		NCRE	MEN	IT/D	DECR	EM	ENT				-				LXI SP,D16	pair HL Load immediate Stack	0	0		1	0		0	0	(	0	1	10			
INR d	Increment register	0	0	ď	d	, ,	j .	. (	0	4		_	_			Pointer	0	0		1	1		0	0		0	1	10			
DCR d	Decrement register	0	0	d	l d		ď	1 (	1	4	•	•							PI	JSH											
INR M DCR M	Increment memory Decrement memory	0	0	1						10 10	•	:	:		PUSH B	Push register pair BC							_			_					_
	ALU -	BEGIS	STEE	R TC	λĆι	CUA	ω 'Δ	TOB							PUSH D	on stack Push register pair DE	1	1		0	0		0	1	0	0	1	12			
ADD s		1	0		0				. s	4		-	_		1	on stack	. 1	1		0	1		0	1	(	0	1	12			
ADC s	Add register to A Add register to A with						,	, ,	. 5		٠	•	•	٠	PUSH H	Push register pair HL on stack	1	1		1	0		0	1		0	1	12			
SUB s	carry Subtract register from A	1	0	0			1 :		. s	4	:	:	:	:	PUSH PSW	Push A and flags on stack	1	1		1	1		0	1	(	0	1	12			
SBB s	Subtract register from A																		P	OP											
ANA s	with borrow AND register with A	1	0	0					. s	4	:	:	:	· o	POP B	Pop register pair BC off															
XRAS	Exclusive OR Register with A	. 1	0	1	0	,	1		s	. 4				0	POP D	stack Pop register pair DE off	1	1		0	0		0	0	-	0	1	10			
ORAs	OR register with A	1	0	- 1	1		)		s	4		•	•	0	1	stack	1	1		0	1		0	0	(	0	1	10			
CMP s	Compare register with A	1	0	1	1		1		s	4	_:	•	•	•	POP H	Pop register pair Ht off stack	1	1		1	0		0	0		0	1	10			
	ALU -	- MEN	IORY	r TC	) AC	CUN	IULA	TOR							POP PSW	Pop A and flags off stack	1	1		1	1	_	0	0	-	0	1	10	•	٠	• •
ADD M ADC M	Add memory to A	1	0	0	0	. (	, _	1	0	7.	•	•	•	•				DO	UB	LE.	ΑD	o		_		_	_				
	Add memory to A with carry	1.	0	0						7					DAD B	Add BC to HL	0	0		0	0		1	0		0	1	10			-
SUB M SBB M	Subtract memory from A Subtract memory from A	1	0	0	1		)	1 1	0	7	•	•	•	•	DAD D DAD H	Add DE to HL Add HL to HL	0	0		0	0		1	0		0	1	10 10			:
	with borrow	1	0	0						7	•	÷	•	•	DAD SP	Add Stack Pointer to HL	0	o		i	1		i	o		ō	1	10			
ANA M XRA M	AND memory with A Exclusive OR memory	ř	0	, 1	0	) (	)	1 1	0	7	•	•	•	0		I P	VCRE	ΛEΝ	т	REG	IST	ER	R PA	ıΒ							
ORAM	with A OR memory with A	1	0	1	0			1 1		7	•	•		0	INX B	Increment BC	0	0	_	0	0	_	0	0		1	1	6			
CMP M	Compare memory with A	i	0	i						7	:				INX D	Increment DE	0	0		0	1		0	0		1	1	6			
	ALU - I	MME	DIAT	E T	O A (	ccu	MUL	ATOF	1						INX SP	Increment Stack Pointer	o	0		i	1		ō	o		1	1	6			
ADI D8	Add immediate to A	i	1	0	. 0		)	1 1	0	7	•	-	_	•		D	ECRE	NEN	ΙT	REC	SIS	rer	R PA	AIR.							
ACI D8	Add immediate to A with			0											DCX B	Decrement BC	0	0		0	0		1	0	_	1	1	6			
SUI D8	Carry Subtract immediate from A	1	1	0						7	:	:	•	:	DCX D	Decrement DE Decrement HL	0	0		0	1		1	0		1	1	6 6			
SBI D8	Subtract immediate from A with borrow	1	,	0	, ,		1	. 1	0	7					DCX SP	Decrement Stack Pointer	0	ō		1	1		i	o		1	i	6			
ANI D8	AND immediate with A	1	, i	1						7	•	•	•	0			RE	GIS	TEI	RIN	IDII	REG	ст								
XRI D8	Exclusive OR immediate with A	1	1	1	. 0	,	,		0	. 7				0	STAX B	Store A at ADDR in BC	0	0		0	0	_	0	0	_	1	0	7			
ORI D8 CPI D8	OR immediate with A Compare immediate with A	1	1	1				i 1		7	:	:	:	0	STAX D LDAX B	Store A at ADDR in DE Load A at ADDR in BC	0	0		0	1		0	0			0	7			
	Compare minediate with A				OTAT				-		_				LDAX D	Load A at ADDR in DE	0	0		0	1		i	o			o	7			
<del></del>				- nc	JIA														DIF	REC	т				_						
RLC	Rotate A left, MSB to carry (8-bit)	0	0	0	0			1 1	1	4					STA ADDR	Store A direct	0	0	_	1	1	_	0	ō	_	1	0	13			
RRC	Rotate A right, LSB to carry (8-bit)	0	0	0	0		ή.	. 1	1	4					LDA ADDR SHLD ADDR	Load A direct	0	0		1	1		1	0		1	0	13 16			
RAL	Rotate A left through													٠	LHLD ADDR	Store HL direct Load HL direct	0	0		i	0		1	0			0	16			
RAR	carry (9-bit) Rotate A right through	0	0	0	1	(	)	1 1	1	4				•			мо	VE	RE	GIS	TEI	3 P.	AIR								
	carry (9-bit)	0	0	0	1			1	1	4				•	XCHG	Exchange DE and HL	_		_	_	-	_									
			J	IUM	Ρ											register pairs	1	1		1	0		1	0		1	1	4			
JMP ADDR	Jump-unconditional	1	1	0						10					XTHL	Exchange top of stack and HL	1	1		1	0		0	0		1	1	16			
JNZ ADDR JZ ADDR	Jump on not zero Jump on zero	1	1	0			) (			7/10 7/10					SPHL PCHL	HL to Stack Pointer HL to Program Counter	1	1		1	0		1	0		0	1	6			
JNC ADDR JC ADDR	Jump on no carry	1	1	0	1				0	7/10 7/10						The total organic		NPL	_			-	-	Ť		<u> </u>	<u> </u>				
JPO ADDR	Jump on carry Jump on parity odd	1	i	1	.0	. (	) (	) 1	0	7/10					<del> </del>	<del></del>	<del>'</del>	WF C		-		_	_	_			-				
	Jump on parity even Jump on positive	1	1	1						7/10 7/10					IN A OUT A	Input Output	1	1		0	1		0	0		1	í	10			
JPE ADDR		1	1	1						7/10					EI DI	Enable interrupts Disable interrupts	1	1		1	1		0	0			1	4			
JPE ADDR JP ADDR JM ADDR	Jump on minus		- 0	CAL	L										RIM	Read Interrupt Mask	ó	o		1	ò		0	0			ò	4			
JP ADDR	Jump on minus							- 0	1	18					SIM RST.A	Set Interrupt Mask Restart	0	0		1 A	1 A		0 A	0		0	0	12			
JP ADDR	Call unconditional	1	1	0			٠.	C		9/18 9/18								_	_	_			_	<u> </u>		-	<u> </u>				
JP ADDR JM ADDR CALL ADDR CNZ ADDR	Call unconditional Call on not zero	1 1	1 1	0	Ō					9/18								SCE	_					_			_				
JP ADDR JM ADDR CALL ADDR CNZ ADDR CZ ADDR CNC ADDR	Call unconditional Call on not zero Call on zero Call on no carry	1 1 1 1	1 1 1	0	0										CMA STC	Complement A	0	0		1			1	1			1	4			1
JP ADDR JM ADDR CALL ADDR CNZ ADDR CZ ADDR	Call unconditional Call on not zero Call on zero Call on no carry Call on carry	1 1 1 1 1 1 1	1 1 1 1 1 1	0	0 0 1	. (	)	0	0	9/18 9/18						Set carry	0	0		1	1		0	1							
JP ADDR JM ADDR CALL ADDR CNZ ADDR CZ ADDR CNC ADDR CPO ADDR CPO ADDR CPO ADDR	Call unconditional Call on not zero Call on zero Call on no carry Call on carry Call on parity odd Call on parity even	1 1 1 1 1 1 1	1	0 0 0 1 1	0 1 1 0				0	9/18 9/18					СМС	Complement carry	0	0		1	1		1	1		1	1	4			C
JP ADDR JM ADDR  CALL ADDR CNZ ADDR CZ ADDR CNC ADDR CC ADDR CPO ADDR CPO ADDR CPE ADDR CP ADDR	Call unconditional Call on not zero Call on zero Call on carry Call on carry Call on parity odd Call on parity even Call on pasitive	1 1 1 1 1 1 1 1 1	1	0 0 0 1 1 1	0 1 1 0				0	9/18											1		1	1	1	1	1 0				•
JP ADDR JM ADDR CALL ADDR CNZ ADDR CZ ADDR CNC ADDR CPO ADDR CPO ADDR CPO ADDR	Call unconditional Call on not zero Call on zero Call on no carry Call on carry Call on parity odd Call on parity even		1 1	0 0 0 1 1 1 1	0 0 1 1 0 0				0	9/18 9/18 9/18					CMC DAA	Complement carry Decimal adjust A	0	0		1	1		0	1		1 1 0	1	4	•	•	
JP ADDR JM ADDR  CALL ADDR CNZ ADDR CZ ADDR CZ ADDR CC ADDR CC ADDR CC ADDR CPO ADDR CPO ADDR CP ADDR CP ADDR CM ADDR	Call unconditional Call on not zero Call on necess Call on no carry Call on no carry Call on barry Call on barry odd Call on barry even Call on barry Call on marry Call on marry Call on marry Call on marry	1	1 1 RE	0 0 0 1 1 1 1	0 0 1 0 0 1 1	(		0 0	0 0	9/18 9/18 9/18 9/18	-				CMC DAA NOP HLT	Complement carry Decimal adjust A No operation Halt	0	0 0 1		1 1 0 1	1 0 0 1	-	1 0 0 0	1 1 0 1	(	1 1 0 1	0	4 4 4 5	•	•	-
JP ADDR JM ADDR  CALL ADDR CNZ ADDR CZ ADDR CZ ADDR CC ADDR CPO ADDR CPO ADDR CPO ADDR CP ADDR CM ADDR CM ADDR CM ADDR	Call unconditional Call on not zero Call on zero Call on carry Call on carry Call on parity odd Call on parity even Call on pasitive		1 1	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1		1 (	0 0	0 0 0	9/18 9/18 9/18	-				CMC DAA NOP HLT Notes  1 Operand Sym A 7 8-4	Complement carry Decimal adjust A No operation Halt:  bols used bit address or expression	0	0 0 1		1 0 1	1 0 0 1		1 0 0 0	1 1 0 1	. 00	1 0 1	0 0	4 4 4	1 E -	• 100 H	-
JP ADDR JM ADDR  CALL ADDR CNZ ADDR CZ ADDR CNC ADDR CNC ADDR CP ADDR CP ADDR CP ADDR CM ADDR CM ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR CR ADDR	Call unconditional Call on not zero Call on zero Call on zero Call on zero Call on zero Call on parity odd Call on parity odd Call on parity even Call on marity Return on not zero Return on zero Return on zero	1 1 1	1 1 1 RE	0 0 0 1 1 1 1 TUF	0 0 1 1 0 0 1 1 1 1 RN				0 0 0	9/18 9/18 9/18 9/18 10 6/12 6/12					CMC DAA NOP HLT Notes  1 Operand Sym A : 8-1 s = so	Complement carry Decimal adjust A No operation Halt:  bols used bit address or expression urce register	0	0 0 1	2 <sub>da</sub>	1 0 1 d or	1 0 0 1	10	0 0 0 0 0 0 0 0 0 0 0	1 1 0 1	. OC	1 0 1 0 1 111	0 0 A	4 4 5 10 D – 01	1 E -	100 H	-
JP ADDR JM ADDR  CALL ADDR CNZ ADDR CZ ADDR CZ ADDR CNC ADDR CC ADDR CPO ADDR CPO ADDR CPO ADDR CM ADDR MET — RNZ RZ RNC RC	Call unconditional Call on not zero Call on zero Call on zero Call on zero Call on zero Call on zero Call on parity odd Call on parity odd Call on parity even Call on parity even Call on musus  Return on zero Return on not zero Return on not zero Return on no zero Return on no zero Return on no zero Return on no zero Return on no zero Return on no zero Return on no zero Return on carry	1 1 1 1 1 1	1 1 1 RE	0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 1 0 0 1 1 1 RN				0 0 0	9/18 9/18 9/18 9/18 10 6/12 6/12 6/12 6/12					CMC DAA NOP HLT Notes 1 Operand Sym A / 8-1 5 = 50 d - de PSW = Pri	Complement carry Decimal adjust A No operation Halt:  bols used bit address or expression urce register stination register occssor Status Word	0	0 0 1	2do	d or	1 0 0 1 	10 ible	0 0 0 0 0 0 0 0 0 0 0	1 1 0 1 B	OC y	1 0 1 0 1 111 111	1 0 0 - 0 A /10)	4 4 4 5	1 E -	100 H	-
JP ADDR JM ADDR  CALL ADDR CNZ ADDR CNZ ADDR CNZ ADDR CNC ADDR CNC ADDR CPC ADDR RPC RPC RPC	Call unconditional Call on not zero Call on no zero Call on no carry Call on penity od Call on penity od Call on penity een Call on penity een Call on positive Call on missi een Return on not zero Return on not zero Return on zero Return on carry Return on carry Return on carry Return on carry	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	0 0 0 1 1 1 1 1 0 0 0 0 1	0 0 1 1 0 0 1 1 1 RN				0 0 0 0	9/18 9/18 9/18 9/18 9/18 10 6/12 6/12 6/12 6/12 6/12	-				CMC DAA NOP HLT Notes 1 Operand Sym A * 8-1 s = so d * de PSW = Pr SP - St D8 * 8-1	Complement carry Decrmal adjust A No operation Halt:  bols used bit address or expression urce register stination register ocessor Status Word ack Pointer bit data quantity, expression,	0 0 0	0 0 0 1	2do 10 3Tv	d or 1L - vo p	1 0 0 1 1 ssss - 1	10 ible	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 0 1 B nor	OC y	1 0 1 0 1 111 111	1 0 0 - 0 A /10)	4 4 5 10 D - 01	1 E -	• 100 H	-
JP ADDR JM ADDR  CALL ADDR CNZ ADDR CZ ADDR CZ ADDR CNC ADDR CC ADDR CPO ADDR CPO ADDR CPO ADDR CM ADDR MET — RNZ RZ RNC RC	Call unconditional Call on not zero Call on zero Call on zero Call on zero Call on zero Call on zero Call on parity odd Call on parity odd Call on parity even Call on parity even Call on musus  Return on zero Return on not zero Return on not zero Return on no zero Return on no zero Return on no zero Return on no zero Return on no zero Return on no zero Return on no zero Return on carry	1 1 1 1 1 1 1	1 1 1 RE	0 0 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				0 0 0 0 0 0 0 0 0	9/18 9/18 9/18 9/18 10 6/12 6/12 6/12 6/12					CMC DAA NOP HLT  Notes  1 Operand Sym A / 8-1 \$= 50 d = de PSW = Pr SP - St D8 - 8-1	Complement carry Decimal adjust A No operation Halt:  bols used bit address or expression urce register stination register ocessor Status Word ack Pointer	0 0 0 0	0 0 0 1	2do 10 3Tv	1 0 1 1 d or 1 L · · · · · · · · · · · · · · · · · ·	1 0 0 1 1 ssss - 1 ossi	10 lible	0 0 0 0 0 0 0 0 0 0 0	B normal state to	00 y	1 0 1 0 1 111 111	1 0 0 - 0 A /10)	4 4 5 10 D - 01	1 E	100 H	-


## INSTRUCTION CYCLE TIMES

One to five machine cycles  $(M_1-M_5)$  are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times  $(T_1-T_5)$ .

Machine cycles and clock states used for each type of instruction are shown below.

INSTRUCTION TYPE	MACHINE CYCLES EXECUTED MIN/MAX	CLOCK STATUS MIN/MAX
ALU R	1	4
CMC	1	4
CMA	1	4
DAA	1	4
DCR R	1	4
b DI	1	4
EI	1.	4
INR R	1	4
MOV R, R	: 1	4
NOP	1	4
ROTATE	1 .	4
RIM	1	4
SIM	1	4
STC	1	4
XCHG	1	4
HLT	-1	5
DCX	. 1	6
INX	1	6
PCHL	1	6
RET COND.	1/3	6/12
SPHL SPHL	1	6
ALUI		7
ALUM	2 2	7
JNC	2/3	7/10
LDAX	2/3	
MVI	2	7
	2	
MOV M, R	2 2	7
MOV R, M	_	
STAX	.2	7
CALL COND.	2/5	9/18
DAD	3	10
DCR M	. 3 V	10
IN	3	10
INR M	3	10
JMP	3	10
LOAD PAIR	3	10
MVIM	3	10
OUT	3	10
POP	3	10
RET	3	10
PUSH	3	12
RST	3	12
LDA	4	13
STA	4	13
LHLD	5	16
SHLD	5	16
XTHL	5	16
CALL	5	18


## μPD8085A



PACKAGE OUTLINE μPD8085AC/D

Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
K	15,24	0.600
L	13,2	0,520
М	0.25 + 0.1 0.05	0.010 <sup>+ 0.004</sup> - 0.002




Ceramic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
Н	1.0 MIN	0.04 MIN
I	4.2 MAX	0.17 MAX
J	. 5.2 MAX	0.205 MAX
К	15.24 ± 0.1	0.6 ± 0.004
	13.5 + 0.2	0.531 + 0.008
	13.5 - 0.25	0.531 - 0.010
М	0.30 ± 0.1	0.012 ± 0.004

## μPD8085A FAMILY MINIMUM SYSTEM CONFIGURATION

A minimum computer system consisting of a processor, ROM, RAM, and I/O can be built with only 3-40 pin packs. This system is shown below with its address, data, control busses and I/O ports.





# SINGLE CHIP 8-BIT MICROCOMPUTER

### **DESCRIPTION**

The NEC  $\mu$ PD8021 is a stand alone 8-bit parallel microcomputer incorporating the following features usually found in external peripherals. The  $\mu$ PD8021 contains: 1K x 8 bits of mask ROM program memory, 64 x 8 bits of RAM data memory, 21 I/O lines, an 8-bit interval timer/event counter, and internal clock circuitry.

### **FEATURES**

- 8-Bit Processor, ROM, RAM, I/O, Timer/Counter
- Single +5V Supply (+4.5V to +6.5V)
- NMOS Silicon Gate Technology
- 10 μs Cycle Time
- All Instructions 1 or 2 Cycles
- Instructions are Subset of μPD8048/8748/8035
- High Current Drive Capability 2 I/O Pins
- Clock Generation Using Single Resistor or Inductor
- Zero-Cross Detection Capability
- Expandable I/O Using μPD8243's
- · Available in 28 Pin Plastic Package

### PIN CONFIGURATION

P22	1		28	□ vcc
P <sub>23</sub>	2		· 27	□ P <sub>21</sub>
PROG 🗆	3		26	□ P20
P <sub>00</sub> □	4		25	□ P17
P <sub>01</sub> □	5		24	P16
P <sub>02</sub> □	6		23	□ P15
P <sub>03</sub>	7	μPD	22	□ P14
P <sub>04</sub> □	8	8021	21	□ P13
P05	9		20	P <sub>12</sub>
P06 □	10		19	□ P <sub>11</sub>
P07 ☐	11		18	□ P10
ALE [	12		17	RESET
T1 [	13		16	XTAL
v <sub>ss</sub> $\Box$	14		15	☐ ☐ XTAL

### μPD8021

The NEC  $\mu$ PD8021 is a single component, 8-bit, parallel microprocessor using N-channel silicon gate MOS technology. The self-contained 1K x 8-bit ROM, 64 x 8-bit RAM, 8-bit timer/counter, and clock circuitry allow the  $\mu$ PD8021 to operate as a single-chip microcomputer in applications ranging from controllers to arithmetic processors.

The instruction set, a subset of the  $\mu$ PD8048/8748/8035, is optimum for high-volume, low cost applications where I/O flexibility and instruction set power are required. The  $\mu$ PD8021 instruction set is comprised mostly of single-byte instructions with no instructions over two bytes.

> 64 x 8-BIT RAM DATA MEMORY MASK ROM ROGRAM MEMOR PROCESSOR 21 1/0

**FUNCTIONAL DESCRIPTION** 

**BLOCK DIAGRAM** 

Operating Temperature . . . . . . . . . . . . . . . . 0°C to +70°C ABSOLUTE MAXIMUM Storage Temperature (Ceramic Package) . . . . . . . . . . . . . . . -65°C to +150°C (Plastic Package) . . . . . . . . . . . . . . . . . -65°C to +125°C 

**RATINGS\*** 

Note: 1 With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_0 = 0^{\circ}C$  to  $+70^{\circ}C$ :  $V_{CC} = +5.5V \pm 1V$ :  $V_{SS} = 0V$ 

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	-0.5		+ 0.8	٧	
Input High Voltage (All Except XTAL 1, XTAL 2)	ViH	2.0		vcc	>	V <sub>CC</sub> = 5.0V ± 10%
Input High Voltage (All Except XTAL 1, XTAL 2)	V <sub>IH1</sub>	3.0		VCC	٧	V <sub>CC</sub> = 5.5V ± 1V
Output Low Voltage	VOL			0.45	٧	IOL = 1.6 mA
Output Low Voltage (P10, P11)	VOL1			2.5	>	IOL = 7 mA
Output High Voltage (All Unless Open Drain)	Vон	2.4			٧	I <sub>OH</sub> = 50 μA
Output Leakage Current (Open Drain Option — Port 0)	lOL			-10	μΑ	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> +0.45V
VCC Supply Current	Icc			60	mA	

#### DC CHARACTERISTICS

### PIN IDENTIFICATION


	PIN	
NO.	SYMBOL	FUNCTION
1-2, 26-27	P <sub>20</sub> -P <sub>23</sub> (Port 2)	P <sub>20</sub> -P <sub>23</sub> comprise the 4-bit bi-directional I/O port which is also used as the expander bus for the $\mu$ PD8243.
3	PROG	PROG is the output strobe pin for the $\mu$ PD8243.
4-11	P <sub>00</sub> -P <sub>07</sub> (Port 0)	One of the two 8-bit quasi bi-directional I/O ports.
12	ALE #	Address Latch Enable output (active-high). Occurring once every 30 input clock periods, ALE can be used as an output clock.
13	T1 ,	Testable input using transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction. T1 also provides zero-cross sensing for low-frequency AC input signals.
14	VSS	Processor's ground potential.
15	XTAL 1	One side of frequency source input using resistor, inductor, crystal or external source. (non-TTL compatible VIH).
16	XTAL 2	The other side of frequency source input.
17	RESET	RESET initializes the processor, setting program counter to zero and clearing status flip-flops.
18-25	P <sub>10</sub> -P <sub>17</sub> (Port 1)	The second of two 8-bit quasi bi-directional I/O ports.
28	Vcc	+5V power supply input.

AC CHARACTERISTICS  $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5.5V \pm 1V; V_{SS} = 0V$ 

		¥"	LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Cycle Time	TCY	10.0		50.0	μs	3 MHz XTAL = 10 μs ①
Oscillator Frequency Variation (Resistor Mode)	ΔF	-20		+20	%	F = 2.5 MHz 1

Note: 1 Control outputs:  $C_L = 80 \text{ pF}$ ;  $R_L = 2.2 \text{K}/4.3 \text{K}$ 

### PACKAGE OUTLINE μPD8021C



ITEM	MILLIMETERS	INCHES
А	38.0 MAX.	1.496 MAX.
В	2.49	0.098
C .	2.54	- 0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
· н	0.5 MIN.	0.02 MIN.
į I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
. К	15.24	0.6
L	13.2	0.52
М	0.25 <sup>+</sup> 0.10 - 0.05	0.01 <sup>+</sup> 0.004 - 0.002

			<u> </u>	_		RUCT					040:55	BYTES	FLAG
MNEMONIC	FUNCTION	DESCRIPTION ACCUMULA	D7	D <sub>6</sub>	D <sub>5</sub>	D4.	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	С
ADD A; = data	(A) ← (A) + data	Add immediate the specified Data to the	0	0	0	0	0	0	1	1	2	2	•
	(0) (0) (0)	Accumulator.	d7	d6	d <sub>5</sub>	d4 .	d3	d2	d1	d0			١.
Add A, Rr	(A) ← (A) + (Rr) ' for r = 0 - 7	Add contents of designated register to the Accumulator.	0	1	1	0	1	r	r	r	1	1	•
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 - 1	Add indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•
ADDC A, = data	(A) ← (A) + (C) + data	Add immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d <sub>0</sub>	2	2	•
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•
ADDC A, @ Rr	$(A) \leftarrow (A) + (C) + ((Rr))$ for $r = 0 - 1$	Add indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•
ANL A, = data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0	1 do	0	1	0	0	1 d1	1	2	2	
ANL A, Rr	(A) ← (A) AND (Rr)	Logical and contents of designated	d7 0	d <sub>6</sub> 1	d <u>5</u> 0	d4 1	d3 1	d2 r	r	d0	1	1	
ANL A, @ Rr	for r = 0 - 7 (A) ← (A) AND ((Rr))	register with Accumulator.  Logical and Indirect the contents of data	0	1	0	1	0	0	0	r	1	1	
CPL A	for r = 0 - 1 (A) ← NOT (A)	memory with Accumulator.  Complement the contents of the	0	0	1	1	0	1	1	1	1	1	
CLR A	(A) ← 0	Accumulator.  CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1	
DA A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•
DEC A	(A) ← (A) – 1	DECREMENT by 1 the Accumulator's	0	0	0	0	0	1	1	1	1	1	
INC A	(A) ← (A) + 1	contents. Increment by 1 the Accumulator's	0	0	0	1	0	1	1	1	1	1	
ORL A, = data	(A) ← (A) OR data	contents.  Logical OR specified immediate data	0	1	0	0	0	0	1	1	2	2	
	(A) - (A) OR (B-)	with Accumulator	d <sub>7</sub>	d <sub>6</sub>	d5 0	d4	d3 1	d <sub>2</sub>	d <sub>1</sub>	d0	1	1	
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	0	'	U	0		r	r	r	! !	,	
ORL A @ Rr	(A) ← (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	0	0	0	r	1	1	
RLA	(AN + 1)← (AN) (A <sub>0</sub> ) ← (A <sub>7</sub> ) for N = 0 - 6	Rotate Accumulator left by 1-bit with- out carry.	1	1	1	0	0 ·	1	1	. 1	1	1	
RLC A	$(AN + 1) \leftarrow (AN); N = 0 - 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1	•
RR A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1	
RRC A	(AN) ← (AN +1); N = 0 - 6 (A <sub>7</sub> ) ← (C)	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•
SWAP A	$(C) \leftarrow (A_0)$ $(A_{4-7}) \rightleftarrows (A_0 - 3)$	Swap the 24-bit nibbles in the	0	1	0	0	0	1	1	1	1	1	
XRL A, = data	(A) ← (A) XOR data	Accumulator.  Logical XOR specified immediate data	1	1	0	1	0	0	1	1	2	2	
XRL A, Rr	(A) ← (A) XOR (Rr)	with Accumulator.  Logical XOR contents of designated	d7 1	d <b>6</b> 1	d5 0	d4 1	d3 1	d <sub>2</sub>	d1 r	d0	1	1	
	for r = 0 - 7	register with Accumulator.		•	-								
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	, o	1	0	0	0	r	1	1	
		BRANC	н								,		,
DJNZ Rr, addr	(Rr) ← (Rr) - 1; r = 0 - 7 If (Rr) ≠ 0 (PC 0 - 7) ← addr	Decrement the specified register and test contents.	1 a7	1 a <sub>6</sub>	1 a5	0 84	1 a3	r 82	r a1	aO r	2	2	
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set	1 a7	1	1	1 84	0	1	1 a1	0 a <sub>O</sub>	2	2	
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	a10 a7	a6 a9 a6	a5 a8 a5	0 a4	аз О аз	a2 1 a2	0 a1	a() a()	2	2	
JMPP @ A	(PC 11) ← DBF (PC 0 - 7) ← ((A))	Jump indirect to specified address with	1	0	1	1	0	0	1	1	2	1	
JNC addr	(PC 0 - 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	address page.  Jump to specified address if carry flag is low.	1	1	1	0	0	1	1	0	2	2	
JNT1 addr	(PC 0 - 7) ← addr if T1 = 0	Jump to specified address if Test 1 is low.	a7 0	a6 1	a5 0	0 0	a3 0	a2 1	91 1	0 a0	2	2	
JNZ addr	(PC) ← (PC) + 2 if T1 = 1, (PC 0 - 7) ← addr if A = 0	Jump to specified address if	a7 1	a6 0	a5 0	a4 1	a3 0	a <sub>2</sub>	a1 1	a0 0	2	-2	
	(PC) ← (PC) + 2 if A = 0	Accumulator is non-zero.	a7	a6	a <sub>5</sub>	a4	a3	a2	a <sub>1</sub>	aO			
JTF addr	(PC 0 - 7) ← addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 a7	0 a6	0 a5	1 a4	0 a3	1 a2	1 a <sub>1</sub>	90 0	2	2	
JT1 addr	(PC 0 - 7) ← addr if T1 = 1 (PC) ← (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0	1	0	1	0	1	1	0	2	2	
JZ addr	(PC 0 - 7) ← addr if A = 0	Jump to specified address if Accumulator	a7 1	a6 1	a <sub>5</sub>	a4 0	a3 0	a <sub>2</sub>	8 <b>1</b> 1	9O	2	2	
	(PC) ← (PC) + 2 if A = 0	is O.	a <sub>7</sub>	a6	a5	a4	a3	a2	a <sub>1</sub>	a0	-	_	


					INIC	FRUCT	ION O	ODE			i	1	E1 44
MNEMONIC	FUNCTION	DESCRIPTION	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	FLAC
	70.01.01	DATA MO		-6	-5						CICLES	BITES	
MOV A, = data	(A) ← data	Move Immediate the specified data into	0	0	1	0	0	0	1	1	2	2	
	0.0 - Guid	the Accumulator.	d <sub>7</sub>	d <sub>6</sub>	d <sub>5</sub>	d <sub>4</sub>	dз	d <sub>2</sub>	d <sub>1</sub>	ďo	1 1	1 *	
MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1	
MOV A, @ Rr	(A) ← ((Rr)); r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1	
MOV Rr, = data	(Rr) ← data; r = 0 - 7	Move Immediate the specified data into the designated register.	1 d <sub>7</sub>	0 d <sub>6</sub>	1 d <sub>5</sub>	1 d4	1 d3	r d2	r d1	r do	2	2	
MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1	
MOV @ Rr, A	((Rr)) ← (A); r = 0 - 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1	
MOV @ Rr, = data	((Rr)) ← data; r = 0 - 1	Move Immediate the specified data into data memory.	1 d <sub>7</sub>	0 d6	1 d5	1 d4	0 d3	0 d2	0 d <sub>1</sub>	r do	2	2	
MOVP A, @ A	(PC 0 - 7) ← (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1	
XCH A, Rr	(A) ⇄ (Rr); r = 0 - 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1 .	1	
XCH A, @ Rr	(A) <del>~</del> ((Rr)); r = 0 ~ 1	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	r	1	1	
XCHD A, @ Rr	(A 0 - 3) <del>2</del> ((Rr)) 0 - 3)); r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1	
		FLAG	s .									<u> </u>	
CPL C	(C) ← NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•
CLR C	(C) ← 0	Clear content of carry bit to 0.	1 .	0	0	1	0	1	1	1_	1	1	
		INPUT/OU	TPUT										
ANLD Pp, A	$(P_p) \leftarrow (P_p) \text{ AND (A 0 - 3)}$ p = 4 - 7	Logical and contents of Accumulator with designated port (4 – 7).	1	0	0	1	1	. 1	р	р	2 .	1	
IN A, P <sub>p</sub>	$(A) \leftarrow (P_p); p = 1 - 2$	Input data from designated port (1 - 2) into Accumulator.	0	0	0	0	1	0	p	р	2	1	
MOVD A, Pp	$(A \ 0 - 3) \leftarrow (P_p); p = 4 - 7$ $(A \ 4 - 7) \leftarrow 0$	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	1	р	р	2	1	
MOVD P <sub>p</sub> , A	$(P_p) \leftarrow A \ 0 - 3; p = 4 - 7$	Move contents of Accumulator to designated port (4 - 7).	0	0	1	1	1	1	р	р	1.	1	
ORLD P <sub>p</sub> , A	$(P_p) \leftarrow (P_p) \text{ OR } (A \ 0 - 3)$ p = 4 - 7	Logical or contents of Accumulator with designated port (4 - 7).	1	0 .	0	0	1	1	p	p	1	1 -	
OUTL P <sub>p</sub> , A	$(P_p) \leftarrow (A); p = 1 - 2$	Output contents of Accumulator to designated port (1 – 2).	0	0	1	1	1	0	р	р	1	1	
		REGIST	ERS									1	
INC Rr	(Rr) ← (Rr) + 1; r = 0 - 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1	
INC @ Rr	((Rr)) ← ((Rr)) + 1; r = 0 - 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	.1	
		SUBROUT	INE										
CALL addr	((SP)) ← (PC), (PSW 4 - 7)	Call designated Subroutine.	a10	a9	a8	1	0	. 1	0	0 .	2	2	
	(SP) ← (SP) + 1 (PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF		a <sub>7</sub>	a6	a <sub>5</sub>	<b>a</b> 4	a3	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	,		
RET	(SP) ← (SP) - 1 (PC) ← ((SP))	Return from Subroutine without restor- ing Program Status Word.	1	0	0	0	0	0	1	1	2	1	
		TIMER/COL	NTER										
MOV A, T	(A) ← (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	Q	1	1	
MOV T, A	(T) ← (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	Ó,	1	0	1	1	
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	ĭ	1	1	
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1 -	1	
ŞTRT T		Start Count for Timer.	0	1	0	1	0	1 .	0	1_	1	1	L
	<del></del>	MISCELLAN									,		
NOP	l	No Operation performed.	0	0	0	0	. 0	0	0	0	1	1	

- Notes: ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.
  ② The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
  ③ References to the address and data are specified in bytes 2 and/or 1 of the instruction.
  ④ Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions

SYMBOL	DESCRIPTION		
- A	The Accumulator		
addr	Program Memory Address (12 bits)		
С	Carry Flag		
CLK	Clock Signal		
CNT	Event Counter		
D	Nibble Designator (4 bits)		
data	Number or Expression (8 bits)		
Р	"In-Page" Operation Designator		
Pp	Port Designator (p = 1, 2 or 4 - 7)		
Rr	Register Designator (r = 0, 1 or 0 - 7)		

SYMBOL	DESCRIPTION			
Т	Timer			
• T <sub>1</sub>	Testable Flag 1			
×	External RAM			
-	Prefix for Immediate Data			
@	Prefix for Indirect Address			
\$	Program Counter's Current Value			
(x)	Contents of External RAM Location			
· ((x))	Contents of Memory Location Addressed by the Contents of External RAM Location			
+	Replaced By			



## UNIVERSAL PROGRAMMABLE PERIPHERAL INTERFACE 8-BIT MICROCOMPUTERS

### DESCRIPTION

The  $\mu$ PD8041 and  $\mu$ PD8741 are 8-bit single component microcomputers which function as general purpose programmable interfaces between the host processor and many various peripheral devices. The  $\mu$ PD8041 and  $\mu$ PD8741 differ only in their internal program memories. The  $\mu$ PD8041 contains 1024 x 8 bytes of mask ROM, while the  $\mu$ PD8741 contains 1024 x 8 bytes of UV EPROM. Some of the features offered by both devices include 64 x 8 bytes of RAM data memory, an 8-bit programmable counter/timer, 16 TTL compatible I/O lines, and two test inputs.


### **FEATURES**

- Fully Compatible with 8080A, 8085A, and 8048 Families
- Single +5V Supply
- Fully Compatible ROM and EPROM Versions
- 1024 x 8 ROM/EPROM, 64 x 8 RAM
- 18 Programmable I/O Lines
- Expandable I/O
- Two Single Level Interrupts
- Single Package: 8-Bit Processor, ROM, RAM, Timer, I/O and Clock
- Asynchronous Data Register for Master Processor Interface
- Available in Both Plastic and Ceramic 40-Pin Packages

### PIN CONFIGURATION

WR 10 8	uPD 041/ 741	40	VCC T1 P27 P26 P25 P24 P17 P16 P15 P14 P13 P12 P11 P10 VDD PROG P23 P22 P21 P20
---------	--------------------	----	------------------------------------------------------------------------------------------------------------------------------------------

<sup>\*</sup>All data pertaining to the  $\mu$ PD8741 is preliminary.



 Operating Temperature
 0°C to +70°C

 Storage Temperature (Ceramic Package)
 −66°C to +150°C

 Storage Temperature (Plastic Package)
 −65°C to +126°C

 Voltage on Any Pin
 −0.5 to +7 Volts ①

 Power Dissipation
 1.5 Watt

ABSOLUTE MAXIMUM RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1 With respect to ground.

\*Ta = 25°C

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{DD} = V_{CC} = +5V \pm 5\%; V_{SS} = 0V$ 

			LIMITS	1		TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS		
Input Low Voltage (All except X <sub>1</sub> and X <sub>2</sub> )	VIL	-0.5		+0.8	٧			
Input High Voltage (All except X <sub>1</sub> , X <sub>2</sub> , RESET)	VIH1	2.0		vcc	٧			
Input High Voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)	V <sub>IH2</sub>	3.0		VCC	٧			
Output Low Voltage (D <sub>0</sub> -D <sub>7</sub> , SYNC)	V <sub>OL1</sub>			0.45	٧	I <sub>OL</sub> = 2.0 mA		
Output Low Voltage (All other outputs except PROG)	V <sub>OL2</sub>			0.45	٧	I <sub>OL</sub> = 1.6 mA		
Output Low Voltage (PROG)	V <sub>OL3</sub>			0.45	٧	I <sub>QL</sub> = 1.0 mA		
Output High Voltage (D <sub>0</sub> -D <sub>7</sub> )	V <sub>OH1</sub>	2.4			٧	I <sub>OH</sub> = -400 μ/		
Output High Voltage (All other outputs)	V <sub>OH2</sub>	2.4			٧	I <sub>OH</sub> = -50 μA		
Input Leakage Current (T <sub>0</sub> , T <sub>1</sub> , RD, WR, CS, EA, A <sub>0</sub> )	4L			±10	μА	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>CC</sub>		
Output Leakage Current (D <sub>0</sub> -D <sub>7</sub> ; High Z State)	lor			±10	μА	V <sub>SS</sub> + 0.45 < V <sub>IN</sub> < V <sub>CC</sub>		
V <sub>DD</sub> Supply Current	IDD			25	mA			
Total Supply Current	ICC + IDD			135	mA			
Low Input Source Current (P10-P17; P20-P27)	ILI1			0.4	mA	VIL = 0.8V		
Low Input Source Current (SS; RESET)	lLI2			0.2	mA	V <sub>IL</sub> = 0.8V		
			1					

DC CHARACTERISTICS

### PIN IDENTIFICATION

Ī	PIN	
NO.	SYMBOL	FUNCTION
1,39	T <sub>0</sub> , T <sub>1</sub>	Testable input pins using conditional transfer functions JT0, JNT0, JT1, JNT1. T <sub>1</sub> can be made the counter/timer input using the STRT CNT instruction. The PROM programming and verification on the 8741 uses T <sub>0</sub> .
2	X <sub>1</sub>	One side of the crystal input for external oscillator or frequency source.
3	×2	The other side of the crystal input.
4	RESET	Active-low input for processor initialization. RESET is also used for PROM programming, verification, and power down.
5 .	SS	Single Step input (active-low). $\overline{SS}$ together with SYNC output allows the $\mu PD8741$ to "single-step" through each instruction in program memory.
6	CS	Chip Select input (active-low). $\overline{\text{CS}}$ is used to select the appropriate $\mu\text{PD8041/8741}$ on a common data bus.
7	EA	External Access input (active-high). A logic "1" at this input commands the $\mu$ PD8041/8741 to perform all program memory fetches from external memory.
8	RD	Read strobe input (active-low). RD will pulse low when the master processor reads data and status words from the DATA BUS BUFFER or Status Register.
9	A <sub>0</sub>	Address input which the master processor uses to indicate if a byte transfer is a command or data.
10	WR	Write strobe input (active-low). WR will pulse low when the master processor writes data or status words to the DATA BUS BUFFER or Status Register.
11	SYNC	The SYNC output pulses once for each µPD8041/8741 instruction cycle. It can function as a strobe for external circuitry. SYNC can also be used together with SS to "single-step" through each instruction in program memory.
12-19	D <sub>0</sub> -D <sub>7</sub> BUS	The 8-bit, bi-directional, tri-state DATA BUS BUFFER lines by which the $\mu$ PD8041/8741 interfaces to the 8-bit master system data bus.
20	VSS	Processor's ground potential.
21-24, 35-38	P20-P27	PORT 2 is the second of two 8-bit, quasi-bi-directional I/O ports. P <sub>20</sub> -P <sub>23</sub> contain the four most significant bits of the program counter during external memory fetches. P <sub>20</sub> -P <sub>23</sub> also serve as a 4-bit I/O bus for the μPD8243, INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. PROG is used in programming the $\mu$ PD8741. It is also used as an output strobe for the $\mu$ PD8243.
26	V <sub>DD</sub>	$V_{DD}$ is the programming supply voltage for programming the $\mu$ PD8741. It is +5V for normal operation of the $\mu$ PD8041/8741. $V_{DD}$ is also the Low Power Standby input for the ROM version.
27-34	P10-P17	PORT 1 is the first of two 8-bit quasi-bi-directional I/O ports.
40	VCC	Primary power supply. V <sub>CC</sub> must be +5V for programming and operation of the $\mu$ PD8741 and for the operation of the $\mu$ PD8041.

# μPD8041/8741


 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{DD} = V_{CC} = +5V; V_{SS} = 0V$ 

AC	$\sim$ 1.1	ΛD	A 0-		ICT	rc
AL	СП	-	AU	ᅟᆮᇚ	101	ıcs


			LIN	MITS			
		μPD	8041	μPD	8741		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MIN MAX.		CONDITIONS
DBB R							
CS, A <sub>0</sub> Setup to RD ↓	tAR	0		60		ns	
CS, A <sub>0</sub> Hold after RD ↑	t <sub>RA</sub>	0 '		30		ns	
RD Pulse Width	tRR	250		300	2 x t <sub>C</sub> Y	ns	t <sub>C</sub> γ = 2.5 μs
CS, A <sub>0</sub> to Data Out Delay	tAD		150		370	. ns	
RD ↓ to Data Out Delay	tRD		150		200	ns	
RD ↑ to Data Float Delay	tDF	10		10		ns	
,			100		140	ns	
Recovery Time between Reads and/or Writes	tRV	1		1	, i	μs	
Cycle Time	tCY	2.5		2.5		μs	6 MHz Crystal
		DBB \	WRITE				
CS, A <sub>0</sub> Setup to WR ↓	tAW	0	1.	60		ns	
CS, A <sub>0</sub> Hold after WR ↑	tWA	0		. 30		ns	
WR Pulse Width	tww	250		300	2 x tCY	ns	t <sub>CY</sub> = 2.5 μs
Data Setup to WR ↑	t <sub>DW</sub>	150		250		ns	
Data Hold after WR ↑	tWD	0		30		ns	

#### **READ OPERATION - DATA BUS BUFFER REGISTER**

#### TIMING WAVEFORMS




#### WRITE OPERATION - DATA BUS BUFFER REGISTER




# μPD8041/8741

PACKAGE OUTLINE μPD8041C/D μPD8741C/D



(Plastic)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Ξ	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0,225 MAX
К	15.24	0,600
L	13,2	0,520
М	0.25 <sup>+ 0.1</sup> - 0.05	0.010 <sup>+ 0.004</sup> - 0.002



(Ceramic)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
Н	1.0 MIN	0.04 MIN
I	4.2 MAX	0.17 MAX
J	5.2 MAX	0.205 MAX
К	15,24 ± 0.1	0.6 ± 0.004
L	13.5 <sup>+ 0.2</sup> - 0.25	0.531 <sup>+ 0.008</sup> - 0.010
М	0.30 ± 0.1	0.012 ± 0.004

7

# μPD8041/8741

		1.5	Г		INS	TRUC	TION C	ODE						FLAG	s	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	C AC	F0 F1		iF
ADD A, = data	(A) ← (A) + data	ACCUMI Add Immediate the specified Data to the	OLAT	0	0	0	0	0	1	1	2	2	•			
ADD A, Br	(A) ← (A) + (Br)	Accumulator.  Add contents of designated register to	d7 0	d6 1	d <sub>5</sub>	d4 0	dg 1	d2 r	d <sub>1</sub>	d0	1	1				
ADD A. @ Br	for $r = 0 - 7$ (A) $\leftarrow$ (A) + ((Br))	the Accumulator. Add Indirect the contents the data	0	1	1	0	0	. 0	0	r	1	1	۱.			
,	for r = 0 1	memory location to the Accumulator.	1			-		0			2	,				
ADDC A, # data	(A) ← (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d5	1 d4	q3 0	d <sub>2</sub>	1 d1	1 d <sub>0</sub>	_		•			
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 − 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1 .	1	1	r	, r	r	1	1	١.			
ADI)C A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•			
ANLA, ≔data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d <sub>6</sub>	0 d5	1 d4	0 d3	0 d2	1 d <sub>1</sub>	1 d <sub>0</sub>	2	2				
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1	Ì			
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 ·· 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1				
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1				
CLR A	(A) - 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1				
DA A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	ļ•			
DEC A	(A) ← (A) · 1	DECREMENT by 1 the accumulator's contents.	٥.	0	0	0	0	1	1	1	1	1				
INC A	(A) ← (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1	ļ			
ORLA, ≃ data	(A) ← (A) OR data	Logical OR or specified immediate data with Accumulator	0 d7	1 d6	0 d5	0 d4	0 d3	0 d <sub>2</sub>	1 d1	1 d <sub>0</sub>	2	2				
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 · 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1				
ORL A, @ Rr	(A) ← (A) OR ((Rr))	Logical OR Indirect the contents of data	0	1	0	0	0	0	0	r	1	1	İ			
RLA	for r = 0 - 1 (AN + 1) - (AN)	memory location with Accumulator.  Rotate Accumulator left by 1-bit without	1	1	1	0	0	1	1	1	1	1				
RLC A	$(A_0) \leftarrow (A_7)$ for N = 0 - 6 $(AN + 1) \leftarrow (AN)$ ; N = 0 - 6 $(A_0) \leftarrow (C)$	Rotate Accumulator left by 1-bit through carry.		1	1	1	0	1	1	1	1	1				
RR A	(C) (A7) (AN) (AN + 1); N = 0 - 6	Rotate Accumulator right by 1-bit	0	1	1	1	0	1	1	1	1	,				
RRC A	$(A_7) \leftarrow (A_0)$ $(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$ $(C) \cdots (A_0)$	without carry.  Rotate Accumulator right by 1-bit athrough carry.	0	1	1	0	0	1	1	1	1	1	•			
SWAP A	(A <sub>4-7</sub> ) ≠ (A <sub>0</sub> - 3)	Swap the 2 4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1				
XRL A, # data	(A) + (A) XOR data	Logical XOR specified immediate data	1	1	0	1	0	0	1	1	2	2				
XRL A, Rr	(A) + (A) XOR (Rr)	with Accumulator: Logical XOR contents of designated	d7 1	d6 1	d5 0	d4 1	d3 1	d2	d1 r	d0	1	1				
XRL A, @ Rr	for r = 0 - 7 (A) (A) XOB ((Br))	register with Accumulator.  Logical XOR Indirect the contents of data	١,	1	0	1	0	0	0	r	,	1				
	for r = 0 − 1	memory location with Accumulator.	ANCH								<u> </u>	L	<u> </u>			
DJNZ Rr, addr	(Rr) ← (Rr) − 1; r = 0 − 7 If (Rr) ≠ 0:	Decrement the specified register and test contents.	1 27	1	1	0	1	r	r 81	aO.	2	2	1			
JBb addr	If (Rr) ≠ 0: (PC 0 - 7) ← addr (PC 0 - 7) ← addr if Bb = 1	Jump to specified address if	97 b2	a6 b1	95 bo	a4 1	a3 0	a <sub>2</sub>	a1 1	a <sub>0</sub>	2	2				
	(PC) ← (PC) + 2 if Bb = 0 (PC 0 - 7) ← addr if C = 1	Accumulator bit is set.  Jump to specified address if carry flag	a7	a <sub>6</sub>	a <sub>5</sub>	a4 1	a3 0	a <sub>2</sub>	9 <sub>1</sub>	a0 0	2	2				
JC addr	(PC) ← (PC) + 2 if C = 0	is set.	97	a <sub>6</sub>	a <sub>5</sub>	84	ag	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	1	_				
JF0 addr	(PC 0 - 7) ← addr if FO = 1 (PC) ←)(PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	1 a7	0 a6	1 a5	1 a4	0 a3	1 a <sub>2</sub>	1 81	0 a <sub>0</sub>	2	2				
JF1 addr	(PC 0 - 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0 a7	1 a <sub>6</sub>	1 a5	1 a4	0 a3	1 a <sub>2</sub>	1 a 1	0 a0	2	2				
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	a10 a7	a9 a6	ag a5	0 a4	0 a3	1 a <sub>2</sub>	. 0 a <sub>1</sub>	0 a0	2	2				
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	1	0	1	1	0	0	1	1	2	1				
JNC addr	(PC 0 - 7) ← addr if C = 0 • (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 a7	1 86	1 a5	0 a4	0 a3	1 a <sub>2</sub>	1 81	0 a <sub>0</sub>	2	2				
JNIBF addr	(PC 0 - 7) ← addr if IBF = (PC) ← (PC) + 2 if IBF = 1	Jump to specified address if input buffer full flag is low.	1 a7	1 a6	0 a <sub>5</sub>	1 84	0 a3	1 a <sub>2</sub>	1 a <sub>1</sub>	0 a0	2	2				
JOBF	(PC 0 - 7) ← addr if OBF = 1 (PC 0 - 7) ← addr if OBF = 0	Jump to specified address if output buffer full flag is set.	1	0	0	0 a4	0 83	1 92	1 a1	0 a0	2	2				
	(FC) ← (FC) + 2 IT OBF = 0	Durier ruil flag is set.	a7	a6	a5	94	a3	92	41	٠0	1	L	1			

Ľ	_	
	•	
	//	

		*	1		INS	TRUC	TION	CODE			l		1	FLAG	s	
MNEMONIC	FUNCTION	,	D7	D6	D <sub>5</sub>	D <sub>4</sub>	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	C AC	F0 F1	IBF	ОВ
		BRAN	сн (со	NT.)								,				
JNT0 addr	(PC 0 - 7) ← addr if T0 = 0 (PC) ← (PC) + 2 if T0 = 1	Jump to specified address if Test 0 is low.	0 a7	0 a6	1 a5	0 a4	0 a3	1 a2	1 a <sub>1</sub>	. 0 a <sub>0</sub>	. 2	2				
JNT1 addr	(PC 0 - 7) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0 . a7	1 a <sub>6</sub>	0 a5	0 a4	. 0	1 a <sub>2</sub>	1 a <sub>1</sub> .	90 0	2	2				
JNZ addr	(PC 0 - 7) ← addr if A ≠ 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if accumulator is non-zero.	1 97	0 a6	0 a5	1 84	0 a3	· 1	1 a1	0	2	2				
JTF addr	(PC 0 - 7) ← addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 a7	0 86	0 a5	1 a4	0 a3	1 a <sub>2</sub>	1 a <sub>1</sub>	90 0	2	2				
JT0 addr	(PC 0 - 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a $\perp$ .	0 a7	0 a6	1 a5	1 84	-0 a3	1 a2	1 a1	0	2 .	2				
JT1 addr	(PC 0 - 7) ← addr if T1 = 1 (PC) ← (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0 87	1 86	0 a5.	1 84	0 a3	1 a <sub>2</sub>	1 a1	0 a0	2	2				
JZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A + 0	Jump to specified address if Accumulator is 0.	1 87	1 a <sub>6</sub>	0 a5	0	0 a3	1 a <sub>2</sub>	1 81	0 ·	2	2				
			TROL						<u>-</u> -	<u> </u>						
ENI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1 ,	1				
DISI		Disable the External Interrupt input	0	0	0	1	0	1	0	. 1	1	1				
SEL RBO	(BS) ← 0	Select Bank 0 (locations 0 - 7) of Data Memory.	1	- 1	0	0	, 0	1	0	1	1	1 .				
SEL RB1	(BS) ← 1	Select Bank 1 (locations 24 – 31) of Data Memory.	1	1	0	1	0	, 1	0	1	1	1				
			MOVE	s						-	-					
MOV A, # data	(A) ← data	Move Immediate the specified data into the Accumulator.	0 d7	0 d6	1 d5	0 d4	0 d3	0 d <sub>2</sub>	1 d <sub>1</sub>	1 d <sub>0</sub>	2	2				
MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1				
MOV A, @ Rr	(A) ← ((Rr)); r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	.1	0	0	0	r	1	1 .				
MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	, O	0	0	1	1	1	1	1				
MOV Rr, # data	(Rr) ← data; r = 0 - 7	Move Immediate the specified data into the designated register.	1 d <sub>7</sub>	0 d6	1 d5	1 d4	.1 d3	r d <sub>2</sub>	r d1	r d <sub>0</sub>	2	2				
MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1				
MOV @ Rr, A	((Rr)) ← (A); r = 0 – 1	Move Indirect Accumulator Contents Into data memory location.	1	0	1 1	0	0	0	0	r	1	1				
MOV @ Rr, # data	((Rr)) ← data; r = 0 - 1	Move Immediate the specified data into data memory.	1 d <sub>7</sub>	0 d6	1 d5	1 d4	0 d3	0 d <sub>2</sub>	0 d1	r do	2	2				
MOV PSW, A	(PSW) ← (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1				
MOVP A, @ A	(PC 0 - 7) ← (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	- 1	1	2	1				
MOVP3 A, @ A	(PC 0 - 7) ← (A) (PC 8 - 10) ← 011 (A) ← ((PC))	Move Program data in Page 3 into the Accumulator.	1 .	1	1	0	0	0	1	1	2	.1				
XCH A, Rr	(A) ⊋ (Rr); r = 0 - 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1				
XCH A, @ Rr	(A)	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	r	1	1				
XCHD A, @ Rr	$(A \ 0 - 3) \leftrightarrows ((Rr)) \ 0 - 3));$ r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1				
	<del></del>		AGS									<del></del>				
CPL C	(C) ← NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	1.			
CPL FO	(F0) ← NOT (F0)	Complement Content of Flag F0.	l i	0	0	1	0	1	0	1	1	1	1	•		
CPL F1	(F1) ← NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1	1			
CLR C	(C) ← 0	Clear content of carry bit to 0.	Li	. 0	o	i.	0	1	1	1	;	1		-		
CLR FO	(F0) ← 0	Clear content of Flag 0 to 0.	H	0	0	0	. 0		0	1	;	1	ľ			
CLR FO		Clear content of Flag 1 to 0.	1;	0	1	0	. 0	1	0	1		1	1	-		
OLN FI	(F1) ← 0	Clear content or riag 1 to 0.	1 '	U	'	U	U	,	U		1 '	1 '	i	•		

		1	l		INST	RUCT								FLAG		
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC	F0 F1	IBF	O
		INPUT/	OUTPL	JT												_
ANL Pp, # data	(Pp) ← (Pp) AND data	Logical and Immediate specified data	1	0	0	1	1	0	p	P	2	2				
	p = 1 2	with designated port (1 or 2)	d7	d6	d <sub>5</sub>	d4	d3 1	d <sub>2</sub> 1	d <sub>1</sub>	d0 p	2	1				
ANLD Pp, A	(Pp) ← (Pp) AND (A 0 - 3) p = 4 · 7	Logical and contents of Accumulator with designated port (4 - 7).	1	0	0	1	'				-					
IN A, Pp	(A) ← (Pp); p = 1 - 2	Input data from designated port (1 - 2) into Accumulator.	0	0	0	0	1	0	р	р	2.	1				
IN A, DBB	(A) ← (DBB)	Input strobed DBB data into Accumulator and clear IBF	0	0	1	0	0	0	1	0	1	1			•	
MOVD A, Pp	$(A \ 0 - 3) \leftarrow (Pp); p = 4 - 7$ $(A \ 4 \cdot 7) \leftarrow 0$	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	,1	р	р	2	1				
MOVD Pp, A	(Pp) ← A 0 – 3; p = 4 - 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	. 1	1	р	р	1	1				
ORLD Pp, A	(Pp) ← (Pp) OR (A 0 – 3) p = 4 7	Logical or contents of Accumulator with designated port (4 - 7).	1	0	0	0	1	1	р	P	1	1				
OR L Pp, = data	(Pp) ← (Pp) OR data	Logical or Immediate specified data with	1	0	0	0	1	0	р	р	2	2				
	p = 1 - 2	designated port (1 - 2)	d7	d6	d <sub>5</sub>	d4	dЗ	d2	d <sub>1</sub>	d0		١.	l			
OUT DBB, A	(DBB) (A)	Output contents of Accumulator onto DBB and set OBF.	0	0	0	0	0	0	1	0	1	1				Ī
OUTL Pp, A	(Pp) ← (A); p = 1 2	Output contents of Accumulator to designated port (1 - 2).	0	0	. 1	1	1	0	р	р	1	1				
		REG	ISTER	is ·	,											
DEC Rr (Rr)	(Rr) ← (Rr) 1; r = 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	г	r	. 1	1				
INC Rr	(Rr) (Rr) +1; r = 0 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1				
INC @ Rr	((Br)) - ((Br)) + 1; r = 0 - 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1.1	0	0	0	r	1	1				
		SUBF	OUTI	NE												
CALL addr	((SP)) (PC), (PSW 4 7)	Call designated Subroutine.	a <sub>10</sub>	a9	86	1	0	1	0	0	2	2	ŀ			
	(SP) ← (SP) + 1 (PC 8 − 10) ← addr 8 − 10 (PC 0 − 7) ← addr 0 − 7 (PC 11) ← DBF		a7	a6	85	84	ag	a2	a <sub>1</sub>	a0						
RET	. (SP) ← (SP) − 1 (PC) ← ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1				
RETR	(SP) ← (SP) 1 (PC) ← ((SP)) (PSW 4 - 7) ← ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	-1	1	2	1				
		TIMER	/COU	NTER												
EN TCNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1				
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	- 0	1	1	0	1	0	1	1	1				
MOV A, T	(A) ← (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1				
MOV T, A	(T) (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	. 0	1	1				
STOP TCNT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1.1	1	1				
STRT ONT	Ì	Start Count for Event Counter.	0	1	0	o	0	1	0	1	1	1	1			
STRTT		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1	L			
J	<del></del>	MISCE	LLAN	EOUS												_
		interes.					0			0		1 1	_			-

Notes 1 Instruction Code Designations (and piform the binary representation of the Registers and Ports involved

2 The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in

References to the address and data are specified in bytes 2 and or 1 of the instruction
 Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions:

SYMBOL	DESCRIPTION
Α	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F <sub>0</sub> , F <sub>1</sub>	Flags 0, 1.
ı	Interrupt
Р	"In-Page" Operation Designator
IBF	Input Buffer Full Flag

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator ( $r = 0, 1 \text{ or } 0 - 7$ )
SP	Stack Pointer
T	Timer
TF	Timer Flag
T <sub>0</sub> , T <sub>1</sub>	Testable Flags 0, 1
X	External RAM
#	Prefix for Immediate Data
0	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+	Replaced By
OBF	Output Buffer Full
DBB	Data Bus Buffer

# **NEC Microcomputers, Inc.**

**NEC** μPD8048 μPD8748\* μPD8035

# $\mu$ PD8048 FAMILY OF SINGLE CHIP 8-BIT MICROCOMPUTERS

#### **DESCRIPTION**

The  $\mu$ PD8048 family of single chip 8-bit microcomputers is comprised of the  $\mu$ PD8048,  $\mu$ PD8748 and  $\mu$ PD8035. The processors in this family differ only in their internal program memory options: the  $\mu$ PD8048 with 1K x 8 bytes of mask ROM, the  $\mu$ PD8748 with 1K x 8 bytes of UV erasable EPROM and the  $\mu$ PD8035 with external memory.

#### **FEATURES**

- Fully Compatible With Industry Standard 8048/8748/8035
- NMOS Silicon Gate Technology Requiring a Single +5V Supply
- 2.5 μs Cycle Time. All Instruction 1 or 2 Bytes
- Interval Timer/Event Counter
- 64 x 8 Byte RAM Data Memory
- Single Level Interrupt
- 96 Instructions: 70% Single Byte
- 27 I/O Lines
- Internal Clock Generator
- 8 Level Stack
- Compatible With 8080A/8085A Peripherals
- Available in Both Ceramic and Plastic 40 Pin Packages

#### PIN CONFIGURATION

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	μPD 8048/ 8748/ 8035	40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23	V <sub>CC</sub> T <sub>1</sub> P <sub>27</sub> P <sub>26</sub> P <sub>26</sub> P <sub>26</sub> P <sub>27</sub> P <sub>27</sub> P <sub>17</sub> P <sub>16</sub> P <sub>16</sub> P <sub>18</sub> P <sub>18</sub> P <sub>19</sub> P <sub>19</sub> P <sub>19</sub> P <sub>19</sub> P <sub>10</sub>
18 19 20		23 22 21	P22 P21 P20
	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	3 4 5 6 7 8 μPD 9 8048/10 8748/11 8035 13 14 15 16 17 18 19	2 39 3 38 4 37 5 36 6 35 7 34 8 μPD 33 9 8048/ 32 10 8748/ 31 11 8035 29 13 28 14 27 15 26 16 25 17 24 18 23 19 22

<sup>\*</sup>All data pertaining to the µPD8748 is preliminary

### μPD8048/8748/8035

The NEC  $\mu$ PD8048,  $\mu$ PD8748 and  $\mu$ PD8035 are single component, 8-bit, parallel microprocessors using N-channel silicon gate MOS technology. The  $\mu$ PD8048/8748/8035 efficiently function in control as well as arithmetic applications. The flexibility of the instruction set allows for the direct set and reset of individual data bits within the accumulator and the I/O port structure. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.

The  $\mu$ PD8048/8748/8035 instruction set is comprised of 1 and 2 byte instructions with over 70% single-byte and requiring only 1 or 2 cycles per instruction with over 50% single-cycle.


The  $\mu$ PD8048 series of microprocessors will function as stand alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The  $\mu$ PD8048 contains the following functions usually found in external peripheral devices: 1024 x 8 bits of ROM program memory; 64 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; oscillator and clock circuitry.

The  $\mu$ PD8748 differs from the  $\mu$ PD8048 only in its 1024 x 8-bit UV erasable EPROM program memory instead of the 1024 x 8-bit ROM memory. It is useful in preproduction or prototype applications where the software design has not yet been finalized or in system designs whose quantities do not require a mask ROM.

The  $\mu$ PD8035 is intended for applications using external program memory only. It contains all the features of the  $\mu$ PD8048 except the 1024 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.

# FUNCTIONAL DESCRIPTION



# PIN IDENTIFICATION

	PIN	
NO.	SYMBOL	FUNCTION
1	T <sub>0</sub>	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to To using the ENTO CLK instruction. To can also be used during programming as a testable flag.
2	XTÁL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible $V_{\rm IH}$ ).
3	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET is also used for PROM programming verification and power-down (non TTL compatible V <sub>IH</sub> ).
. 5	SS	Single Step input (active-low). SS together with ALE allows the processor to "single-step" through each instruction in program memory.
6	ĪNT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). $\overline{WR}$ $\underline{wi}$ II pulse low when the processor performs a BUS WRITE. $\overline{WR}$ can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 – 19	D <sub>0</sub> – D <sub>7</sub> BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the D <sub>0</sub> — D <sub>7</sub> BUS can be latched in a static mode.
,		During an external memory fetch, the $D_0-D_7$ <u>BUS</u> holds the least significant bits of the program counter. <u>PSEN</u> controls the incoming addressed instruction. Also, for an external RAM data <u>store</u> ins <u>truction</u> the $D_0-D_7$ BUS, controlled by ALE, RD and WR, contains address and data information.
20	V <sub>SS</sub>	Processor's GROUND potential.
21 – 24, 35 – 38	P <sub>20</sub> - P <sub>27</sub> : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20}-P_{23}$ . Bits $P_{20}-P_{23}$ are also used as a 4-bit I/O bus for the $\mu PD8243$ , INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. A +25V pulse applied to this input is used for programming the µPD8748. PROG is also used as an out- put strobe for the µPD8243.
26	Λ <sup>DD</sup> D	Programming Power Supply. V <sub>DD</sub> must be set to +25V for programming the μPD8748, and to +5V for the ROM and PROM versions for normal operation. V <sub>DD</sub> functions as the Low Power Standby input for the μPD8048.
27 – 34	P <sub>10</sub> = P <sub>17</sub> : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	Vcc	Primary Power Supply. V <sub>CC</sub> must be +5V for programming and operation of the μPD8748, and for operation of the μPD8035 and μPD8048.

### **µРD8048/8748/8035**

Operating Temperature
Storage Temperature (Ceramic Package)65°C to +150°C
Storage Temperature (Plastic Package)65°C to +125°C
Voltage on Any Pin
Power Dissipation

ABSOLUTE MAXIMUM RATINGS\*

Note: 1 With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = V_{DD} = +5V \pm 5\%; V_{SS} = 0V$ 

24244575	SYMBOL		LIMIT	S					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS			
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL .	0.5		0.8	· V				
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	VIH	2.0		vcc	٧				
Input High Voltage (RESET, XTAL 1, XTAL 2)	VIH1	3.0		Vcc	٧				
Output Low Voltage (BUS, RD, WR, PSEN, ALE)	VoL			0.45	٧	IOL = 2.0 mA			
Output Low Voltage (All Other Outputs Except PROG)	Vol1			0.45	٧	I <sub>OL</sub> = 1.6 mA			
Output Low Voltage (PROG)	V <sub>OL2</sub>			0.45	٧				
Output High Voltage (BUS, RD, WR, PSEN, ALE)	Voн	2.4			٧	ΙΟΗ,= -100 μΑ			
Output High Voltage (All Other Outputs)	Vон1	2.4			V	I <sub>OH</sub> = -50 μA			
Input Leakage Current (T <sub>1</sub> , EA, INT)	ЧL			±10	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>			
Output Leakage Current (BUS, To – High Impedance State)	lor			10	μΑ	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> + 0.45V			
Power Down Supply Current	IDD		10	20	mA	T <sub>a</sub> = 25°C			
Total Supply Current	IDD + ICC		65	135	mA	T <sub>a</sub> = 25°C			

DC CHARACTERISTICS

 $T_a = 25^{\circ}C \pm 5^{\circ}C$ ;  $V_{CC} = +5V \pm 5\%$ ;  $V_{DD} = +25V \pm 1V$ 

PARAMETER	SYMBOL		LIMIT	rs ·		TEST CONDITIONS				
PARAMETER	SAMBOL	MIN	TYP	MAX	UNIT	LE21 CONDITIONS				
V <sub>DD</sub> Program Voltage High-Level	VDOH	24:0		26.0	V					
V <sub>DD</sub> Voltage Low-Level	VDDL	4.75	~	5.25	Ņ					
PROG Voltage High-Level	VPH	215	74	24.5	V					
PROG Voltage Low-Level	VPi	844.		0.2	V					
EA Program or Verify Voltage High-Lev	VEAH	21.5		24.5	V					
EA Voltage Low-Level	VEAL			5.25	V					
VDD High Voltage Supply Current	IDD			30.0	mA					
PROG High Voltage Supply Current	IPROG			16.0	mA					
EA High Voltage Supply Current	IEA			1.0	mA					

DC CHARACTERISTICS PROGRAMMING THE µPD8748

 $<sup>*</sup>T_a = 25^{\circ}C$ 

#### **AC CHARACTERISTICS**

# READ, WRITE AND INSTRUCTION FETCH — EXTERNAL DATA AND PROGRAM MEMORY

 $T_a$  = 0°C to +70°C;  $V_{CC}$  =  $V_{DD}$  = +5V ± 5%;  $V_{SS}$  = 0V

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	400			ns	
Address Setup before ALE	<sup>t</sup> AL	150			ns	
Address Hold from ALE	tLA	. 80			ns	
Control Pulse Width (PSEN, RD, WR)	tCC	900			ns	
Data Setup before WR	t <sub>DW</sub>	500			ns	
Data Hold after WR	tWD	120			ns	C <sub>L</sub> = 20 pF
Cycle Time	tCY	2.5		15.0	μs	6 MHz XTAL
Data Hold	. t <sub>DR</sub>	0		200	ns	
PSEN, RD to Data In	<sup>t</sup> RD			500	ns	
Address Setup before WR	tAW	230			ns	
Address Setup before Data In	†AD			950	ns	
Address Float to RD, PSEN	tAFC	0			ns	

Notes: 1 For Control Outputs: C<sub>L</sub> = 80 pF

② For Bus Outputs: C<sub>L</sub> = 150 pF

3  $t_{CY} = 2.5 \,\mu s$ 

#### **PORT 2 TIMING**

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 

	1		LIMIT	S		TEST .
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	tCP	110			ns	
Port Control Hold after Falling Edge of PROG	tPC	140			ns	
PROG to Time P2 Input must be Valid	tPR			810	ns	
Output Data Setup Time	t <sub>DP</sub>	220			ns	
Output Data Hold Time	tPD	65			ns	
Input Data Hold Time	tpF			150	ns	
PROG Pulse Width	tpp	1510			ns	
Port 2 I/O Data Setup	tPL	400			ns	
Port 2 I/O Data Hold	tLP-	150			ns	

#### PROGRAMMING SPECIFICATIONS - µPD8748


 $T_a = 25^{\circ} C \pm 5^{\circ} C$ ;  $V_{CC} = +5 V \pm 5\%$ ;  $V_{DD} = +25 V \pm 1 V$ 

			LIMIT	s		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Address Setup Time before RESET ↑	<sup>t</sup> AW	4 t <sub>C</sub> Y				
Address Hold Time after RESET ↑	tw∙A	4 tcy				
Data In Setup Time before PROG ↑	tDW	4 tCY				
Data In Hold Time after PROG ↓	tWD	4 tcy				
RESET Hold Time to VERIFY	tPH	4 tcy				
V <sub>DD</sub>	,tVDDW	4 tcy	3/5			
V <sub>DD</sub> Hold Time after PROG↓	tVDDH	0,	1			
Program Pulse Width	tpw	50		60	ms	
Test 0 Setup Time before Program Mode	tTW	4 tcy				
Test 0 Hold Time after Program Mode	twT	4 tcy				,
Test 0 to Data Out Delay	t <sub>DO</sub>		,	4 tcy		
RESET Pulse Width to Latch Address	tww	4 tcy				
V <sub>DD</sub> and PROG Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	0.5		2.0	μs	
Processor Operation Cycle Time	tCY	5.0			μs	
RESET Setup Time before EA ↑	<sup>t</sup> RE	4 t <sub>C</sub> Y				


7

### **д PD8048/8748/8035**






INSTRUCTION FETCH FROM EXTERNAL MEMORY




READ FROM EXTERNAL DATA MEMORY




WRITE TO EXTERNAL MEMORY

## μPD8048/8748/8035



#### PROGRAM/VERIFY TIMING (µPD8748 ONLY)



**VERIFY MODE TIMING** (µPD8048/8748 ONLY)

Notes ① Conditions CS TTL Logic "1", Ao TTL Logic "0" must be met. (use 10K resistor to V<sub>CC</sub> for CS, and 10K resistor to V<sub>SS</sub> for Ao) ② (CY 5 six can be achieved using a 3 MHz frequency source LLC, XTAL or external 3 in the XTAL 1 and XTAL 2 mg/LK.

# μPD8048/8748/8035

					INS	TRUC	TION C	ODE					FL	AGS
MNEMONIC	FUNCTION	DESCRIPTION	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	C AC	F0 F1
ADD A, # data	(A) ← (A) + data	ACCUM  Add Immediate the specified Data to the	0	0	0	0	0	0	1	1	2 .	2	•	
ADD A, Rr	(A) ← (A) + (Rr) for r = 0 - 7	Accumulator.  Add contents of designated register to the Accumulator.	d7 0	d <sub>6</sub> 1	d <sub>5</sub>	d4 0	d3 1	d2 r	d <sub>1</sub>	r d0	1 -	1	.	
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 - 1	Add Indirect the contents the data memory location to the Accumulator.	0 ,	1	1	0	0	0	0	r	1	1		
ADDC A, # data	(A) ← (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d <sub>5</sub>	1 d4	0 d3	0 d2	1 d1	1 d <sub>0</sub>	2	2	•	
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	i	1	•	
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•	
ANL A, # data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d <sub>5</sub>	1 d4	0 d3	0 d <sub>2</sub>	1 d <sub>1</sub>	1 d <sub>0</sub>	2	2	]	
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1		
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 − 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1		
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1 .	1	1		
CLR A DA A	(A) ← 0	CLEAR the contents of the Accumulator.  DECIMAL ADJUST the contents of the Accumulator.	0	0	1 0	0 1	0	1	1	1	1	1		
DEC A	(A) ← (A) - 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1		
INC A	(A) ← (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1 .	1		
ORĹA, = data	(A) ← (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 d6	0 d5	0 d4	0 d3 .	0 d2	1 d1	1 d <sub>0</sub>	2	2		
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0 - 7	Logical ORcontents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1		
ORL A, @ Rr	(A) (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	.0	0	0	0	0	r	1	1		
RL A	$(AN + 1) \leftarrow (AN)$ $(A_0) \leftarrow (A_7)$ for N = 0 - 6	Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	1		
RLC A	$(AN + 1) \leftarrow (AN); N = 0 - 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1 .	•	
RR A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit without carry.	0	1.	1	1	0	1	1	1	1	1		
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•	
SWAP A	(A <sub>4-7</sub> ) ⇌ (A <sub>0</sub> – 3)	Swap the 2 4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1		
XRLA,#data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d7	1 •d6	0 d5	1 d4	0 0	0 d2	1 d <sub>1</sub>	1 d <sub>0</sub>	2	2	ĺ	
XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 – 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1		
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 − 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1		
			ANCH											
DJNZ Rr, addr	(Rr) ← (Rr) – 1; r = 0 – 7 If (Rr) ≠ 0: (PC 0 – 7) ← addr	Decrement the specified register and test contents.	1 a7	1 a6	1 <sup>8</sup> 5	0 a4	1 a3	r a <sub>2</sub>	r a1	r a <sub>0</sub>	2	2		
JBb addr	(PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b <sub>2</sub>	b <sub>1</sub>	b0 a5	1 a4	0 a3	0 a <sub>2</sub>	1 a <sub>1</sub>	0 a0	2	2		
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1 a7	1 a6	1 85	1 a4	0 a3	1 a <sub>2</sub>	1 a <sub>1</sub>	0 a0	2	2		
JF0 addr	(PC 0 - 7) ← addr if FO = 1 (PC) ←)(PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	1 a <sub>7</sub>	0 a <sub>6</sub>	1 a <sub>5</sub>	1 a <sub>4</sub>	0 a3	1 a <sub>2</sub>	1 a <sub>1</sub>	0 a <sub>0</sub>	2	2		
JF1 addr	(PC 0 - 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0 a7	1 a <sub>6</sub>	1 a <sub>5</sub>	1 a4	0 a3	1 a <sub>2</sub>	1 a <sub>1</sub>	0 a <sub>0</sub>	2	2		
JMP addr · ·	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	<sup>a</sup> 10 <sup>a</sup> 7	ag a6	a8 a5	0 a4	0 a3	1 <sup>a</sup> 2	0 a <sub>1</sub>	0 a <sub>0</sub>	2	2		
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	1	0	1	1	0	0	1	1	2*	1		
JNC addr	(PC 0 - 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 a <sub>7</sub>	1 a <sub>6</sub>	1 85	0 a4	0 a3	1 <sup>a</sup> 2	1 a <sub>1</sub>	9 <b>0</b>	2	2		
JNI addr	(PC 0 - 7) ← addr if I = 0 (PC) ← (PC) + 2 if I = 1	Jump to specified address if interrupt is low.	1 a7	0 a <sub>6</sub>	0 a <sub>5</sub>	0 a4	0 a3	1 a <sub>2</sub>	1 a <sub>1</sub>	0 a <sub>0</sub>	2	2		

				INSTRUCTION CODE					1.		FLAGS		
MNEMONIC	FUNCTION	DESCRIPTION	D <sub>7</sub>	D <sub>6</sub>	D5	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	C AC FO F
		BRANC	100) H	VT.)									
JNT0 addr	(PC 0 - 7) - addr if T0 = 0	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1	0	2	2	
JNT1 addr	(PC) ← (PC) + 2 if T0 = 1 (PC 0 - 7) ← addr if T1 = 0	Jump to specified address if Test 1 is low.	a7 0	a <sub>6</sub>	a5 0	a4 0 .	аз 0	a <sub>2</sub>	a <sub>1</sub>	a0	2	2	
31411 addi	(PC) (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	a7	a6	a <sub>5</sub>	a4	аз	a2	a <sub>1</sub>	a0	"	_	
JNZ addr	(PC 0 - 7) - addr if A ≠ 0 (PC) - (PC) + 2 if A = 0	Jump to specified address if accumulator is non-zero.	1 87	0 a <sub>6</sub>	, 0 a5	1 a4	0 a3	1 a2	1 a1	0 a0	2	2 '	
JTF addr	(PC 0 - 7) ← addr if TF = 1	Jump to specified address if Timer Flag	0	0	0	1	0	1	1	0	2	2	
	(PC) (PC) + 2 if TF = 0	is set to 1.	87	a6	a5	a4	аз	a2	a 1	a0		_	
JT0 addr	(PC 0 - 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address (f Test 0 is a	0 a <sub>7</sub>	0 a6	1 a <sub>5</sub>	1 a4	0 a3	1 a2	1 a <sub>1</sub>	0 a0	2	2 '	
JT1 addr	(PC 0 - 7) ← addr if T1 = 1 (PC) ← (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0 a7	1 a <sub>6</sub>	0 a5	1 a4	0 a3	1 a2	1 a <sub>1</sub>	0 a <sub>0</sub>	2	2	
JZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A ± 0	Jump to specified address if Accumulator is 0.	1 a7	1 a <sub>6</sub>	0 a5	0 a4	a3	1 a <sub>2</sub>	1 a <sub>1</sub>	0 a <sub>0</sub>	2	2 .	*
		COÚ	TROL										
ENI		Enable the External Interrupt input.	.0	0	0	0	0	1	0	1	1	1	
DISI		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1	
ENTO CLK	*	Enable the Clock Output pin T0.	0	1	1 1	1	0	1	0	1,	1	1 1	
SEL MB0	(DBF) 0	Select Bank 0 (locations 0 - 2047) of Program Memory.	1	1	1	0	. 0	1	0	. 1	1	1	
SEL MB1	(DBF) · 1	Select Bank 1 (locations 2048 - 4095) of Program Memory.	1	1	1.	1	0	1	0	1	, 1	1 ,	
SEL RB0	(BS) 0	Select Bank 0 (locations 0 – 7) of Data Memory.	1	1	0	0	0	1	0	1	1	i	
SEL RB1	(BS) · 1	Select Bank 1 (locations 24 31) of Data Memory.	1	1	0	1	0	, 1	0	1	1	1	,
		DATA	MOVE	s .									
MOV A, = data	(A) · data	Move Immediate the specified data into the Accumulator.	0	.0 .	1	0	0	0 -	. 1 d <sub>1</sub>	1.	2	2	2.5.
MOV A, Rr	(A) (Br); r = 0 7	Move the contents of the designated registers into the Accumulator.	d7 1	d <sub>6</sub>	d5 1	d4 1	d3 1	d <sub>2</sub>	r	r q0	1	1	
MOV A, @ Rr	(A) ((Rr)); r = 0 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	14	
MOV A, PSW	(A) · (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1	
MOV Rr, = data	(Rr) data; r = 0 - 7	Move Immediate the specified data into the designated register.	_1 d7	0 d6	1 d <sub>5</sub>	1 d <u>4</u>	1 d3	r d <sub>2</sub>	r d1	r do	2	2	
MOV Rr, A	(Rr) (A); r = 0 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1 .	1	
MOV @ Rr, A	((Rr)) ← (A); r = 0 - 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	. 0.	0	0	0	r	1 .	1	
MOV @ Rr, = data	((Rr)) - data; r = 0 1	Move Immediate the specified data into data memory.	1 d <sub>7</sub>	0 d <sub>6</sub>	. 1 d5	1 d4	0 d3	0 d2	0 d1	ď	2	2	,
MOV PSW. A	(PSW) - (A)	Move contents of Accumulator into the	1 1	1	0	1	0	1	1	1	1	1	
	(1017)	program status word.	ļ .		Ü					·	'	1	
MOVP A, @ A	(PC 0 7) (A) (A) ((PC))	Move data in the current page into the Accumulator.	1	0	1	. 0	0	0	1	1	2	1	
MOVP3 A, @ A	(PC 0 7) (A) (PC 8 - 10) 011 (A) ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	, 0	0	0	1	1	2	1	
MOVX A, @ R	(A) ← ((Rr)); r = 0 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	r	2	1	
MOVX @ R, A	((Rr)) (A); r = 0 1	Move Indirect the contents of the Accumulator into external data memory.	1	0	0	. 1	0	. 0	0	r-	2	1	,
XCH A, Rr	(A) <del>≈</del> (Rr); r = 0 - 7	Exchange the Accumulator and designated register's contents.	0 .	0	1	0	1	r	r	r	1	1	
XCH A, @ Rr	(A)	Exchange Indirect contents of Accumulator and location in data memory.	0	0	. 1	0	0	0	0	r	1	1	
XCHD A, @ Rr	$(A \ 0 - 3) \stackrel{\leftarrow}{\Rightarrow} ((Rr)) \ 0 - 3));$ r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0.	0	1	1	0	0	0	r	1	1	
			AGS										<u> </u>
CPL C	(C) · NOT (C)	Complement Content of carry bit.	1	0	-1	. 0	0	1	1	1-1	1	1	
CPL F0	(F0) ← NOT (F0)	Complement Content of Flag F0.	1,	ò	0	1	0	1	Ó	1	1	1	•
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1	1	0 .	1	1	0	Í	0	1	1	1	
CLR C	(C) · 0	Clear content of carry bit to 0.	.1	0	0	1	0	1	. 1	1	1	1	•
CLR F0	(F0) 0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1	1	
CLR F1	(F1) · 0	Clear content of Flag 1 to 0.	1	0	1	0	0 .	1	0	1	1	1 1 .	

	1		•		INS	TRUC	TION C	ODE			ł	1	FL	AGS	
MNEMONIC	FUNCTION	DESCRIPTION	<b>D</b> 7	D6	D5	D4	<b>D</b> 3	D2	D1	D0	CYCLES	BYTES	C AC	F0	اِ
		INPUT/	OUTP	UT											
ANL BUS, # data	(BUS) · (BUS) AND data	Logical and Immediate-specified data	1	0	0	1	1	0	0	0	2	2			_
		with contents of BUS.	d7	d6	d5	d4	dЗ	d2	. d1	d0	(	1	ĺ		
ANL Pp, = data	(Pp) - (Pp) AND data p : 1 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 d6	0 d5	1 d4	1 d3	0 d <sub>2</sub>	p d <sub>1</sub>	q0 b	. 2	2			
ANLD Pp, A	(Pp) (Pp) AND (A 0 3) p 4 7	Logical and contents of Accumulator with designated port (4 7).	1	0	0	1	1	1	р	р	2	1			
N A, Pp	(A) · (Pp); p · 1 2	Input data from designated port (1 2) into Accumulator.	.0	0	0	0	1	0	р	р	2	1	}		
INS A, BUS	(A) · (BUS)	Input strobed BUS data into Accumulator.	0	0	0	0	1	0	0	0	2	1			
MOVD A, Pp	(A 0 3) - (Pp); p 4 7 (A 4 7) - 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	р	р	2	1			
MOVD Pp, A	(Pp) - A 0 3; p = 4 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	1	1	р	p	1	1			
OR L BUS, : data	(BUS) · (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1 d7	0 d6	0 d5 -	0 d4	1 d3	0 d2	0 d1	q0 0	2	2	}		
ORLD Pp, A	(Pp) · (Pp) OR (A 0 3) p - 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	р	Q	1	1			
OR L Pp, # data	(Pp) · (Pp) OR data p - 1 2	Logical or Immediate specified data with designated port (1 2)	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	p d <sub>1</sub>	d <sub>0</sub>	2	2			
OUTL BUS, A	(BUS) · (A)	Output contents of Accumulator onto BUS.	0	0	0	0	0	0	1	0	1	1			
OUTL Pp, A	(Pp) · (A); p · 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	р	р	1	1			
		REGI	STERS	S											•
DEC Rr (Rr)	(Rr) - (Rr) 1; i ≠ 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	1	r	1	1			•
NC Ri	(Rr) - (Rr) +1; r = 0 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1			
INC @ Rı	((Rr)) · ((R1)) + 1; r = 0 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	1	1	1			
	·	SUBRO	DUTIN	E											-
CALL addi	((SP)) · (PC), (PSW 4 7)	Call designated Subroutine.	a10	99	ag	1	0	1	0	0	2	2			
	(SP) - (SP) + 1 (PC 8 10) - addr 8 10 (PC 0 7) addr 0 7 (PC 11) - DBF		а7	<sup>a</sup> 6	<sup>8</sup> 5	a4	аз	a2	aı	a0					
RET	(SP) · (SP) 1 (PC) · ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1			
RETR	(SP) · (SP) 1 (PC) · ((SP)) (PSW 4 7) · ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1			
		TIMER/0	COUN	rer											-
EN TONTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1			•
DIS TONTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1			
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1			
MOV T, A	(T) · (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1			
TOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1			
TRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1			
TRTT		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1			
	<del></del>	MISCELI	LANE	ous											

Notes: 1 Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.


The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
References to the address and data are specified in bytes 2 and/or 1 of the instruction.

4 Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.


#### Symbol Definitions:

SYMBOL	DESCRIPTION
А	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F <sub>0</sub> , F <sub>1</sub>	Flags 0, 1
	Interrupt
P	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or $4-7$ )
PSW	Program Status Word
Rr·	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
Т	Timer .
TF	Timer Flag
T <sub>0</sub> , T <sub>1</sub>	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
0	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+-	Replaced By




PACKAGE OUTLINES  $\mu PD8048C/D$   $\mu PD8748D$   $\mu PD8035C/D$ 



#### Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.600
L.	13.2	0.520
М.	0.25 <sup>+ 0.1</sup> 0.05	0.010 <sup>+ 0.004</sup> 0.002



#### Ceramic

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
Н	1.0 MIN	0.04 MIN
I	4.2 MAX	0.17 MAX
J	5.2 MAX	0.205 MAX
К	15.24 ± 0.1	0.6 ± 0.004
L	13.5 + 0.2	0.531 + 0.008
	13.5 - 0.25	0.531 - 0.010
М	0.30 ± 0.1	0.012 ± 0.004

•

### SINGLE CHIP 8-BIT MICROCOMPUTERS

#### **DESCRIPTION**

The NEC  $\mu$ PD8049 and  $\mu$ PD8039 are single chip 8-bit microcomputers. The processors differ only in their internal program memory options: the  $\mu$ PD8049 with 2K x 8 bytes of mask ROM and the  $\mu$ PD8039 with external program memory.

#### **FEATURES**

- Fully Compatible with Industry Standard 8049/8039
- Pin Compatible with the μPD8048/8748/8035
- NMOS Silicon Gate Technology Requiring a Single +5V Supply
- 2.5 μs Cycle Time. All Instructions 1 or 2 Bytes
- Interval Timer/Event Counter
- 2K x 8 Bytes of ROM, 128 x 8 Bytes of RAM
- Single Level Interrupt
- 96 Instructions: 70 Percent Single Byte
- 27 I/O Lines
- Internal Clock Generator
- Compatible with 8080A/8085A Peripherals
- Available in Both Ceramic and Plastic 40-Pin Packages

#### PIN CONFIGURATION

To□	1		40	Ьvac
XTAL 1	2		39	b T₁``
XTAL 2	3		38	P27
RESET	4		37	□ P26
. ss 🗖	5		36	<b>□</b> P25
INT	6		35	P24
EA 🗀	7		34	P17
RD [	8		33	□ P16
PSEN	9	$\mu$ PD	32	□ P15
WR [	10	8049/	31	P14 ·
ALE 🗀	11	8039	30	<b>□</b> P13
DB <sub>0</sub>	12		29	□ P.12
DB₁□	13,		28	□ P11
DB <sub>2</sub>	14	*	27	<b>P</b> 10
DB <sub>3</sub> □	15		26	
DB <sub>4</sub>	16		25	PROG
DB <sub>5</sub>	17		24	□ P23
DB <sub>6</sub>	18		23	□ P22 ·
DB <sub>7</sub> □	19		22	□ P21
v <sub>ss</sub> ⊏	20		21	P20

7

### μPD8049/8039

The NEC  $\mu$ PD8049 and  $\mu$ PD8039 are single component, 8-bit, parallel microprocessors using N-channel silicon gate MOS technology. The  $\mu$ PD8049 and  $\mu$ PD8039 efficiently function in control as well as arithmetic applications. The flexibility of the instruction set allows for the direct set and reset of individual data bits within the accumulator and the I/O port structure. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.


FUNCTIONAL DESCRIPTION

The  $\mu$ PD8049 and  $\mu$ PD8039 instruction set is comprised of 1 and 2 byte instructions with over 70 percent single-byte and requiring only 1 or 2 cycles per instruction with over 50 percent single-cycle.

The  $\mu$ PD8049 and  $\mu$ PD8039 microprocessors will function as stand-alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The  $\mu$ PD8049 contains the following functions usually found in external peripheral devices: 2048 x 8 bits of mask ROM program memory; 128 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; and oscillator and clock circuitry.

The  $\mu$ PD8039 is intended for applications using external program memory only. It contains all the features of the  $\mu$ PD8049 except the 2048 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.



#### PIN IDENTIFICATION

	PIN	
NO.	SYMBOL	FUNCTION
1	то	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to T <sub>O</sub> using the ENTO CLK instruction. T <sub>O</sub> can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible V <sub>IH</sub> ).
3	XTAL 2	The other side of the crystal input.
	RESET	Active low input for processor initialization. RESET is also used for PROM programming verification and power-down (non TTL compatible V <sub>IH</sub> ).
5	SS	Single Step input (active-low). \$\overline{SS}\$ together with ALE allows the processor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
. 7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	· WR	WRITE strobe output (active-low), WR will pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active-high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 – 19	D <sub>0</sub> – D <sub>7</sub> BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the D <sub>0</sub> – D <sub>7</sub> BUS can be latched in a static mode.  During an external memory fetch, the D <sub>0</sub> – D <sub>7</sub> BUS holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the D <sub>0</sub> – D <sub>7</sub> BUS, controlled by ALE, RD and WR, contains address and data information.
20	V <sub>SS</sub>	Processor's GROUND potential.
21 – 24, 35 – 38	P <sub>20</sub> – P <sub>27</sub> : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in P20 — P23. Bits P20 — P23 are also used as a 4-bit I/O bus for the μPD8243, INPUT/OUTPUT EXPANDER.
25	PROG	PROG is the output strobe for the $\mu$ PD8243 I/O expander.
26	V <sub>DD</sub>	V <sub>DD</sub> is +5V for normal operation. It also functions as low power standby pin.
27 – 34	P <sub>10</sub> - P <sub>17</sub> : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	V <sub>CC</sub>	Primary Power supply. V <sub>CC</sub> is +5V during normal operation.

# $\mu$ PD8049/8039

Operating Temperature	 1 0°C to +70°C	ABSC
Storage Temperature (Ceramic Package)		RATI
Storage Temperature (Plastic Package).	 65°C to +125°C	
Voltage on Any Pin	 - 0.5 to +7 Volts ①	
Power Dissipation	 1,5 W	•

ABSOLUTE MAXIMUM RATINGS\*

Note: 1 With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = V_{DD} = +5V \pm 5\%$ ;  $V_{SS} = 0V$ 

DC	CH	ARA	CTE	RI	STI	CS

			LIMIT	s		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	-0.5		0.8	٧	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	VIH	2.0		Vcc	>	
Input High Voltage (RESET, XTAL 1, XTAL 2)	VIH1	3.0		Vcc	٧	
Output Low Voltage (BUS, RD, WR, PSEN, ALE)	VOL			0.45	٧	I <sub>OL</sub> = 2.0 mA
Output Low Voltage (All Other Outputs Except PROG)	VOL1			0.45	٧	IOL = 1.6 mA
Output Low Voltage (PROG)	V <sub>OL2</sub>			0.45	٧	
Output High Voltage (BUS, RD, WR, PSEN, ALE)	Voн	2.4			٧	I <sub>OH</sub> = -100 μA
Output High Voltage (All Other Outputs)	Vон1	2.4			٧	I <sub>OH</sub> = -50 μA
Input Leakage Current (T <sub>1</sub> , EA, INT)	HL			±10	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
Output Leakage Current (BUS, T <sub>0</sub> – High Impedance State)	lor			-10	μΑ	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> + 0.45V
Power Down Supply Current	ססי		20	50	mA	T <sub>a</sub> = 25°C
Total Supply Current	IDD + ICC		75	140	mA	T <sub>a</sub> = 25°C

PORT #1 XTAL PORT #2 READ RESET SINGLE WRITE STEP μPD 8049/ 8039 EXTERNAL PROGRAM STORE MEMORY **ENABLE** TEST ADDRESS LATCH **ENABLE** INTERRUPT PORT EXPANDER BUS STROBE

LOGIC SYMBOL

#### **AC CHARACTERISTICS**

# READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = V_{DD} = +5 V \pm 5\%; V_{SS} = 0 V$ 

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALÉ Pulse Width	. t <sub>LL</sub>	400			ns	
Address Setup before ALE	<sup>†</sup> AL	150			ns	
Address Hold from ALE	†LA	80			'ns	
Control Pulse Width (PSEN, RD, WR)	tCC	900	,		ns	
Data Setup before WR	t <sub>DW</sub>	500			ns	
Data Hold after WR	tWD	120		,	ns	C <sub>L</sub> = 20 pF
Cycle Time	tCY	2.5		15.0	μs	6 MHz XTAL
Data Hold	<sup>t</sup> DR	0		200	ns	
PSEN, RD to Data In	tRD			500	ns	
Address Setup before WR	t A'W	230			ns	
Address Setup before Data In	<sup>t</sup> AD			950	ns	
Address Float to RD, PSEN	<sup>t</sup> AFC	0			ns	

Notes: 1 For Control Outputs: C<sub>L</sub> = 80 pF

② For Bus Outputs: C<sub>L</sub> = 150 pF


③ t<sub>CY</sub> = 2.5 μs

**PORT 2 TIMING** 

 $T_a = 0^{\circ} \text{C to } +70^{\circ} \text{C}; V_{CC} = +5 \text{V} \pm 5\%; V_{SS} = 0 \text{V}$ 

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	tCP	110			nş	
Port Control Hold after Falling Edge of PROG	tPC	140.			ns	
PROG to Time P2 Input must be. Valid	tPR	7.1		810	ns	
Output Data Setup Time	tDP	220			. ns	
Output Data Hold Time	tPD	65		(-	ns	
Input Data Hold Time	tpF	0		150	ns	
PROG Pulse Width	tpp	1510			ns	
Port 2 I/O Data Setup	tpL	400			ns	
Port 2 I/O Data Hold	tLP	150			ns	


#### **TIMING WAVEFORMS**




**INSTRUCTION FETCH FROM EXTERNAL MEMORY** 

7


## μPD8049/8039



**READ FROM EXTERNAL DATA MEMORY** 



WRITE TO EXTERNAL MEMORY



**PORT 2 TIMING** 

					15:55			005			<del></del>		_	51.40-
MNEMONIC	FUNCTION	DESCRIPTION	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D3	ODE D2	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	С	FLAGS AC FO F1
ADD A = det	(A) - (A) + d	ACCUM	_	OR 0	0	. 0	0	0	1	1	2	2	-	
ADD A, # data	(A) + (A) + data	Add Immediate the specified Data to the Accumulator.	0 d7	d6 .	0 ∵.d5	d <sub>4</sub>	d3	d2.		do .	, , , , , , , , , , , , , , , , , , ,	′	ľ	
ADD A; Rr	(A) - (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	1.	- 1	0	,1	1 .			1	1	•	
ADD A, @ Rr	(A) (A) + ((Rr)) for r = 0 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	Ó	0	0	ı'	.1 **	1 ·	•	
ADDC A, = data	(A)(A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	<sub>q</sub> 6	0 d5	1 d4	0 . dg	0 d2	. 1 d <sub>1</sub>	1 d0	2	2	•	
ADDC A, Rr	(A) - (A) + (C) + (Rr) for r = 0 7	Add with carry the contents of the designated register to the Accumulator	0	1	1	1	1	ì	1		1 .	1.	•	
ADDC A, @ Rr	(A) (A) + (C) + ((Rr)) for r = 0 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1		0 .	.0	r	, 1	1	•	
ANL A, = data	(A) · (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d5	1 d4 .	0 0	0 d2	1 d <sub>1</sub>	1 d <sub>0</sub>	2 .	2		*
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 7	Logical and contents of designated register with Accumulator.	0 -	1	0	1 .	. 1 -	S.r.	r	r	1.	1		
ANL A, @ Rr	(A) (A) AND ((Rr)) for r = 0 1	Logical and Indirect the contents of data imemory with Accumulator.	0	. 1	0	1	. 0	0 ,	0	<sup>r</sup> .	1	1		
CPL A	(A) - NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	<sub>2</sub> 0	1	1.	111	1	1		
CLRA	(A) - 0	CLEAR the contents of the Accumulator.	0	0 ,	1	0	O	1	1	1	1	1	1	
DA A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•	
DEC A	(A) - (A) †	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	. 1	1	1 .	1 -	1		
INC A	(A) - (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0 ,	. 1	1	1	1	1		
ORLA, = data	(A) - (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 d6	0 d5	0 d4:	. d3	0 d2	1 d1	1 d <sub>0</sub>	2	2		
ORL A; Rr	(A) - (A) OR (Rr) for r = 0 7	Logical OR contents of designated register with Accumulator.	0	1	0	. 0	- 1	. · r .	* -r -	r	1	1		
ORL A, @ Rr	(A) - (A) OR ((Rr)) for r = 0 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	0,	0	0	r	1	1		
RLA :	(AN + 1) - (AN) $(A_0) \leftarrow (A_7)$ for N = 0 - 6	Rotate Accumulator left by 1-bit without carry.	1	. 1	1	.0	0		. 1	. 1	. 1	1		
RLC A	$(AN + 1) \leftarrow (AN); N = 0$ 6 $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit through carry.	1	1	1 5		.0	.1 ;	1	1	1	1	•	
RR A	(AN) ← (AN + 1); N = 0 - 6 (A <sub>7</sub> ) ← (A <sub>0</sub> )	Rotate Accumulator right by 1-bit without carry.	0	1	1 .	1	0	1 .	1	1	1	1,		
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$ $(C) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit through carry.	0		1	0:	0	1	1	1	1	1	٠	
SWAP A	(A <sub>4-7</sub> ) (A <sub>0</sub> - 3)	Swap the 2.4-bit hibbles in the Accumulator.	0	1 .	0	0	0	1 -	1	1 .	1	1		
XRL A, = data	(A) - (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d <sub>7</sub>	1 d6	0 d5	1. d4.	d3	0 d <sub>2</sub>	1 d <sub>1</sub>	1 d <sub>0</sub>	2	. 2		
XRL A, Rr	(A) (A) XOR (Rr) for r = 0 7	Logical XOR contents of designated register with Accumulator.	1	1.	0 , ,	. 1	1 1	r	r	'r	1	1		
XRL A, @ Rr	(A) · (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.		1	. 0	Ή	0 .	0	0	r	1	1	·	
			ANCH			<u> </u>								
DJNZ Rr, addr	$(Rr) \leftarrow (Rr) = 1; r = 0 - 7$ If $(Rr) \neq 0$ : $(PC \ 0 - 7) \leftarrow addr$	Decrement the specified register and test contents	1 a7	1 э6	1 95	0 a4	1 a <sub>3</sub>	r a <sub>2</sub>	a <sub>1</sub>	. a0	2 .	2		
JBb addr	(PC 0 - 7) - addr if Bb = 1 (PC) - (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b <sub>2</sub>	b1 a6	b0 a5	.1 a4	-0 a3	0 a2	1 a <sub>1</sub>	0 a0	2	2		
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) + (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1 27	1 ·	1 a <sub>5</sub>	1 a4	0 a3	ુ1 થ2	1 a1	90 0	2	2		
JF0 addr	(PC 0 7) ← addr if FO = 1 (PC) - )(PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	1 a7	0 a6	1 a5	1 a4	0 a3	1 a <sub>2</sub>	1 a <sub>1</sub>	0 a <sub>0</sub>	2	2		
JF1 addr	(PC 0 - 7) ← addr if F1 = 1 (PC) - (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0 a7	1 a <sub>6</sub>	1 a5	1 a4	a3	1 a <sub>2</sub>	1 a <sub>1</sub>	90 0	2	2		
JMP addr	(PC 8 10) - addr 8 10 1 (PC 0 - 7) ← addr 0 - 7 (PC 11) - DBF	Direct Jump to specified address within the 2K address block.	a10 a7	ag a6	ag ag	'0' a4	a <sub>3</sub>	1 a <sub>2</sub>	0 a1	0 a <sub>0</sub>	. 2	2		
JMPP @ A	(PC 0 7) - {(A))	Jump indirect to specified address with with address page.	1	0	1	1	0	0.	1	11.	2 .	111-		
JNC addr	(PC 0 7) - addr if C = 0 (PC) - (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 a7	1 a <sub>6</sub>	1 a5	0 84	0 a3	1 a2.	. 1 a <sub>1</sub>	Ö	2	2		
JNI addr .	. (PC 0 7) + addr if I = 0 (PC) + (PC) + 2 if I = 1	Jump to specified address if interrupt is low.	1 a <sub>7</sub>	0 .	0 . a <sub>5</sub>	0 a4	°0 a3	1 . a <sub>2</sub>	1 a <sub>1</sub>	a0 0	2	. 2		
	L	L	<u></u>								L	L	ــــ	

# INSTRUCTION SET (CONT.)

			-								<del></del>	г —	<u> </u>	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D <sub>6</sub>	D <sub>5</sub>	TRUCT	ION C	ODE D2	D <sub>1</sub>	D <sub>0</sub>	CYCLES	BYTES	C AC I	S FO
MINEMONIC	rollettole . ,	BRANC				- 4	- 3			-0	0.0220	51120	0 40 1	Ť
NT0 addr	(PC 0 - 7) ← addr if T0 = 0	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1	0	2	2		
	(PC) ← (PC) + 2 if T0 = 1		a7	a6	a <sub>5</sub>	84	аз	a2	a1	a0				
NT1 addr	(PC 0 - 7) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0 a7	1 a6	0 a5	0 a4	- 0	1 a2	1 a1	a0 0	2	2	ł	
INZ addr	(PC 0 - 7) ← addr if A ≠ 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if accumulator is non-zero.	1 a7	0 a6	0 a5	1 84	0 a3	1 a2 .	1 a1	0 0	2	2		
TF addr	(PC 0 - 7) ← addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 a7	0 a6	0 a5	1 8 <u>4</u>	0 a3	1 82	1 a1	0	. 2	2		
T0 addr	(PC 0 - 7) ← addr if T0 = 1	Jump to specified address if Test 0 is a 1.	0	0	1 a <sub>5</sub>	-1	0	1 a <sub>2</sub>	1 81	o	2	2		
T1 addr	$(PC) \leftarrow (PC) + 2 \text{ if } T0 = 0$ $(PC 0 - 7) \leftarrow \text{addr if } T1 = 1$	Jump to specified address if Test 1 is a 1.	0 0	a6 1	0	a4 1	аз 0	1	1	a <sub>0</sub>	2	2		
Z addr	(PC) ← (PC) + 2 if T1 = 0 (PC 0 - 7) ← addr if A = 0	Jump to specified address if Accumulator	a7 1	a6 1	a5 0	а <b>4</b> О	аз О	<sup>a</sup> 2	a1 1	a0 0	2	2		
	(PC) ← (PC) + 2 if A + 0 -	is 0.	a7	a6	a <sub>5</sub>	a4	аз	a2	81	a0	<u> </u>			
			TROL					- 2						_
EN I DIS I		Enable the External Interrupt input.	0	0	0	0	. 0	111	0	1	1	1 1		
ENTO CLK		Disable the External Interrupt input.  Enable the Clock Output pin T0.	0	1	1	1	0	1	0	1	;		]	
EL MBO	(DBF) ← 0	Select Bank 0 (locations 0 - 2047) of	1	1	1	o	0	1	0	1	1	;		
EL MB1	(DBF) • · 1	Program Memory.  Select Bank 1 (locations 2048 - 4095) of	1	1	1	1	0	1	0	1	1	1		
EL RBO	(BS) ← 0	Program Memory.  Select Bank 0 (locations 0 - 7) of Data	1	1	0	0	0	1	0	1	1	1		
EL RB1	(BS) 1	Memory. Select Bank 1 (locations 24 - 31) of	1	1	0	1	0	1	0	1	1	1		
		Data Memory.		-							<u> </u>	<u></u>	<u> </u>	_
IOV A, = data	(A) - data	DATA  Move Immediate the specified data into	0	0		ō	0	0	_		1 2	2		
IOV A, = data	(A) + data	the Accumulator.	d7	d <sub>6</sub>	d <sub>5</sub>	d4	d3	d <sub>2</sub>	d <sub>1</sub>	do	1 2	'	1	
10V A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1	ļ ·	
IOV A, @ Rr	(A) ← ((Rr)); r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1.	1	
10 V A, PSW	(A) (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1		
10V Rr, = data	(Rr) ← data; r = 0 – 7	Move Immediate the specified data into the designated register.	1 d7	0 d6	1 d <sub>5</sub>	1 d4	1 d3	r d <sub>2</sub>	r d1	r do.	2	2		
IOV Rr, A	(Rr) ← (A); r.= 0 ·· 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	L.	r	1	1	}	
10V @ Rr, A	((Rr)) ← (A); r = 0 - 1	Move Indirect Accumulator Contents	1	0	1	0	0	0	Ō	r	1	1		
/IOV @ Rr, ≕ data	((Rr)) + data; r = 0 - 1	into data memory location.  Move Immediate the specified data into	1	0	1	1	0	0	0	ŗ	2	2	İ	
10V PSW, A	(PSW) (A)	data memory.  Move contents of Accumulator into the	d7 1	d6 1	d5 0	d4 1	d3 0	d <sub>2</sub>	d1 1	d <sub>0</sub>	1	1	,	
MOVPA, @ A	(PC 0 - 7) ← (A)	program status word.  Move data in the current page into the	1	0	1	0	0	0	1	1	2	1	}	
10VP3 A, @ A	(A) ← ((PC)) (PC 0 - 7) ← (A)	Accumulator.  Move Program data in Page 3 into the	1	1	1	0	. 0	0	1	1	2	1		
	(PC 8 - 10) ← 011 (A) - ((PC))	Accumulator.	l								'			
IOVX A, @ R	$(A) \leftarrow ((Rr)); r = 0 - 1$	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	r '	2	1		
10VX @ R, A	((Rr)) ← (A); r = 0 - 1	Move Indirect the contents of the Accumulator into external data memory.	1	0	0	1	0	0	0	r	2	1		
CH A, Rr	$(A) \rightleftarrows (Rr); r = 0 - 7$	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1		
CH A, @ Rr	(A)	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	r	1	1		
(CHD A, @ Rr	$(A \ 0 - 3) \stackrel{\leftarrow}{=} ((Rr)) \ 0 - 3));$ r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1		
			AGS								<u> </u>			_
PL C	(C) ← NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•	_
PL FO	(F0) ← NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1		•
PL F1	(F1) - NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1	1	
CLR C	(C) · 0	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1	•	
CLR FO	(FO) O	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1 1	1		)
CLR F1	(F1) 0	Clear content of Flag 1 to 0.				0	0	1	0	1	1	1 1		

MNEMONIC   EUNCTION   DESCRIPTION   D7   D8   D8   D8   D8   D8   D8   D8	1	'		INSTRUCTION CODE							l	FL	FLAGS		
ANL BUS, a data  (BUS) (BUS) AND data (PP) (PP) AND data p - 1 - 2  ANL DP, a data (PP) (PP) AND data p - 1 - 2  (PP) (PP) AND (A 0 - 3) p - 4 - 7  (A - 7) (A - 7)  (A - 7) (A - 7)  (A - 7) (A - 7)  (A - 7)  (BUS) (BUS) OR data p - 1 - 2  OUTL BUS, A (PP) (A); p - 1 - 2  OUTL BUS, A (PP) (A); p - 1 - 2  OUTL BUS, A (PP) (A); p - 1 - 2  OUTL BUS, A (PP) (PP) (A); p - 1 - 2  OUTL BUS, A (PP) (PP) (A); p - 1 - 2  OUTL BUS, A (PP) (PP) (A); p - 1 - 2  OUTL BUS, A (PP) (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PR) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PR) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PR) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PR) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) (PR) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PR) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A (PP) (PP) OR data p - 1 - 2  OUTL BUS, A	NEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	Đ0	CYCLES	BYTES	C AC	FO I
with contents of BUS. ANL Bp., # data    (Pp) = (Pp) AND (Asia p = 1 - 2)   (Pp) = (Pp) AND (Asia p = 1 - 2)   (Pp) = (Pp) AND (Asia p = 1 - 2)   (Pp) = (Pp) AND (Asia p = 1 - 2)   (Pp) = (Pp) AND (Asia p = 1 - 2)   (Asia p = 4 - 7)   (Asia			INPUT	OUTP	IJΤ										
ANL P.p. = data	BUS, # data	(BUS) ← (BUS) AND data										2	2		
ANLD Pp. A (Pp) = (Pp) AND (A 0 - 3) pr 4 - 7  IN A, Pp (A) = (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1 - 2 (Pp) pr 1			with contents of BUS.	d <sub>7</sub>	d6	d <sub>5</sub>	d4	. q3		d <sub>1</sub>	d0	1 -		1	
ANLD Pp. A    (Pp) - (Pp) AND (A 0 - 3)	Pp, # data											2	. 2		
Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Into Accumulator   Internoc Internoc Internoc Internoc Internoc Internoc Internoc Inter	D Pp. A			1	0	0		1	1	р	p	2	1		
MOVD A, Pp	, Pp	(A) ← (Pp); p = 1 ~ 2	Input data from designated port (1 - 2) into Accumulator.	0	0	0	0	1	0	p )	P	2	1		
MOVD Pp. A   (A - 7) = 0	A, BUS	(A) (BUS)	Input strobed BUS data into Accumulator	. 0	0	0	0	1	0	. 0.	0	. 2	1		
DRL BUS, = data   (BUS) - (BUS) OR data   Capical or immediate specified data with contents of BUS.   Logical or immediate specified data with contents of BUS.   Logical or contents of Accumulator with displayed point (4 - 7).   Logical or contents of Accumulator with displayed point (4 - 7).   Logical or contents of Accumulator with displayed point (4 - 7).   Logical or immediate specified data with displayed point (4 - 7).   Logical or immediate specified data with displayed point (4 - 7).   Logical or immediate specified data with displayed point (4 - 7).   Logical or immediate specified data with displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displayed point (1 - 2)   displa	'D A, Pp			0	0	0	, 0	1	. 1	р	р	. 2	1		
ORLD Pp, A	D Pp, A	(Pp) ← A 0 – 3; p = 4 – 7		0	0	1	1	1	1	р	p	1	1		
DR L Pp	BUS, # data	(BUS) ← (BUS) OR data					-					2	2		
OUTL BUS, A (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS) — (A) (BUS)				1	0	0	0	1	1	p	р	1 1	1		
OUTL BUS, A (BUS) (A)	Pp, # data											2	2		
DEC Rr (Rr)   (Rr) - (1; r = 0 - 7   Decrement by 1 contents of designated register.   1	L.BUS, A	(BUS) ← (A)										1	1		
DEC Rr (Rr)	L Pp, A	(Pp) ← (A); p = 1 - 2		0	0 .	1	1	1	0	P	P	1	1.		
NC Rr   (Rr) + (Rr) + 1; r = 0 - 7   Increment by 1 contents of designated register.   Increment Indirect by 1 the contents of 0 0 0 1 1 1 r r r r 1 1 1   1   1   1   1   1			REGI	STERS	;										
NC @ Rr   ( Rr) + 1; r = 0 - 7   Increment by 1 contents of designated register.	Rr (Rr)	(Rr) ← (Rr) - 1; r = 0 - 7		1	1	0	0	1	, r	r <sub>.</sub>	ŗ	1 .	: 1		
NC @ Rr	₹r	(Rr) ← (Rr) +1; r = 0 ~ 7	Increment by 1 contents of designated	0	0	0	1	1	r	r	r	1	1		
CALL addr   ((SP)) - (PC), (PSW 4 - 7)   (SP) + (SP) + 1   (PC 8 - 10) - addr 8 - 10   (PC 0 - 7) - addr 0 - 7   (PC 11) - OBF     RET			Increment Indirect by 1 the contents of	0	0	0	1	0	0	0	r	1	-1		,
SP) - (SP) + 1			SUBRO	OUTIN	E	-						<del></del>		·	
SP) - (SP) + 1	_ addr	((SP)) (PC), (PSW 4 7)	Call designated Subroutine.	, a <sub>10</sub>	ag	ag	1	0	1	0	0	2 .	2	Г	
RETR   (PC) ((SP))		(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7		аŋ	a <sub>6</sub>		- 24	аз	a <sub>2</sub>	<sup>9</sup> 1	a0				
(PC) ((SP))   Program Status Word.				1	0	0	0	0	0,	1	1	2	1		
Enable Internal interrupt Flag for   0 .0 1 0 0 1 0 1 1 1 1   1   1   1   1   1		(PC) ← ((SP))		1	, 0	0	1	0	0	. 1	.1	2	1		
Timer/Counter output.   Disable Internal interrupt Flag for   0 0 1 1 0 1 0 1 1 1 1   1   1   1   1			TIMER/0	COUNT	ER										
Disable Internal interrupt Flag for   0 0 1 1 0 1 0 1 1 1 1 1   1   1   1	CNTI			0	.0	1	0	0	1	0	1 ,	1	. 1		
MOV A, T         (A) — (T)         Move contents of Timer/Counter into Accumulator.         0         1         0         0         0         1         1         1           MOV T, A         (T) — (A)         Move contents of Accumulator into Timer/Counter.         0         1         1         0         0         1         0         1         1         1           ITOP TCNT         Stop Count for Event Counter.         0         1         1         0         0         1         0         1         1         1         1	CNTI		Disable Internal interrupt Flag for	0	0,7	1	1	.0	1	0	1	1-	1 -1		
MOV T, A (T) — (A) Move contents of Accumulator into 0 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1	A, T	(A) ← (T)	Move contents of Timer/Counter into	0	1	0	0	0	0	1	0	1	1		
TOP TCNT         Stop Count for Event Counter.         0 1 1 0 0 1 0 1 1 1         1	Т, А	(T) ← (A)	Move contents of Accumulator into	0	1	1	0	0	0 -	- 1	0	1	1		
	TCNT	,	Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1	l' '	
				1	1	0			1			i			
TRT T   Start Count for Timer.   0   1   0   1   0   1   1   1   1												l .			
MISCELLANEOUS									·		<del></del>	<u> </u>			
OP   No Operation performed.   0 0 0 0 0 0 0 0 1   1				_			^		^	_	^	1	1 1		


- Notes: 1 Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.
  - The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
  - References to the address and data are specified in bytes 2 and/or 1 of the instruction.
  - Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

#### Symbol Definitions:

SYMBOL	DESCRIPTION			
Α	The Accumulator			
AC	The Auxiliary Carry Flag			
addr	Program Memory Address (12 bits)			
Bb	Bit Designator (b = $0-7$ )			
BS	The Bank Switch			
BUS	The BUS Port			
С	Carry Flag			
CLK	Clock Signal			
CNT	Event Counter			
D	Nibble Designator (4 bits)			
data	Number or Expression (8 bits)			
DBF	Memory Bank Flip-Flop			
F <sub>0</sub> , F <sub>1</sub>	Flags 0, 1			
1	Interrupt			
Р	"In-Page" Operation Designator			


SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator ( $r = 0, 1 \text{ or } 0 - 7$ )
SP	Stack Pointer
T	Timer
TF	Timer Flag
T <sub>0</sub> , T <sub>1</sub>	Testable Flags 0, 1
Χ .	External RAM
#	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
←	Replaced By

# μ PD8049/8039



#### Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1,62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	F 1.2 MIN 0.047 N	
G	2.54 MIN 0.10 MIN	
Ŧ	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13.2	0.520
. м	0.25 <sup>+ 0.1</sup> - 0.05	0.010 <sup>+</sup> 0.004 - 0.002



#### Ceramic

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
Н	1.0 MIN	0.04 MIN
I	4.2 MAX	0.17 MAX
J	5.2 MAX	0.205 MAX
К	15.24 ± 0.1	0.6 ± 0.004
-L	13.5 <sup>+ 0.2</sup> - 0.25	0.531 <sup>+</sup> 0.008 - 0.010
М	0.30 ± 0.1	0.012 ± 0.004

# MAGNETIC TAPE CASSETTE/CARTRIDGE CONTROLLER

#### DESCRIPTION

The NEC  $\mu$ PD371 is a high performance N-Channel LSI tape cassette/cartridge controller designed to interface between most cassette or cartridge tape drives and most microprocessors or minicomputers.

The µPD371 converts 8-bit parallel data into serial phase encoded data to be written on tape and converts phase encoded data read from tape into 8-bit parallel data, calculates the CRC during write operations, verifies the CRC during read operations, informs the processor program when to send data bytes during write operations and when to read bytes during read operations, converts tape drive status signals into register bit levels which may be read by the processor program and converts software commands into signals which may be understood by the tape drive(s).

The  $\mu PD371$  read and write data paths are completely separate to allow read-after-write data verification.

The  $\mu$ PD371 places no limitation on the selection of tape speed since the  $\mu$ PD371 maximum data transfer rate is considerably faster than that of the fastest cassette or cartridge drive.

#### **FEATURES**

- Compatible with ANSI, ECMA and ISO standard
- Also compatible with most other standards
- Hardware CRC generation and verification
- Read-after-write capability
- High speed file search
- Multiple drive capability
- May read or write on one drive while rewinding or file searching on another
- Maximum Data Transfer rate of 375K bits/sec equivalent to 468 IPS at 800 BPI

#### PIN CONFIGURATION

				_
мвн 🗀	1	<u> </u>	42	D AWL
VDD C	2		41	□ vcc
DB7	3		40	RST
DB <sub>6</sub>	4		39	□ wck
DB <sub>5</sub>	5		38	□ D0
DB4 C	6		37	<b>□</b> c₁
DB3	7		36	□ wb
DB <sub>2</sub>	8		35	☐ GAP
DB <sub>1</sub>	9		34	□ sg
DB <sub>0</sub>	10	$\mu$ PD	33	□ RD(-)
W/R	11	371	32	□ RD(+)
DS [	12		31	☐ MK₁
RS <sub>0</sub> □	13		30	□ MK <sub>0</sub>
RS₁ [	14		29	□ s <sub>1</sub>
RS <sub>2</sub>	15		28	□ c <sub>3</sub>
DT 🗀	1.6	1. 1	27	□ .c <sub>2</sub>
UA [	17		26	$\square$ s <sub>2</sub>
RW <sub>1</sub>	18	4	25	$\square$ s <sub>3</sub>
RW <sub>0</sub>	19	7	24	☐ REQ
φ1 [	20		23	$\rho_2$
∨ <sub>BB</sub> □	21		22	ך ∨ss ⊏

# μPD371

Operating Temperature $0^{\circ}$ C to $+70^{\circ}$ C Storage Temperature $-40^{\circ}$ C to $+125^{\circ}$ C All Output Voltages $-1$ to $+8$ Volts $\widehat{\Omega}$	ABSOLUTE MAXIMUM RATINGS*
All Input Voltages       -1 to +8 Volts ①         Clock Voltages       -1 to +16 Volts ①         Supply Voltage VDD       -1 to +16 Volts ①	
Supply Voltage V <sub>CC</sub>	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ} C$ 

Note: ①  $V_{BB} = -5V \pm 5\%$ . All voltages measured with respect to GND.

 $T_a = 0 - 70^{\circ} C \ V_{DD} = +12 V \pm 5\% \ V_{CC} = +5 V \pm 5\% \ V_{BB} = -5 V \pm 5\% \ V_{SS} = 0 V$ 

#### DC CHARACTERISTICS

PARAMETER		SYMBOL LIMITS			S	UNIT	TEST CONDITIONS
		STIVIBUL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Hi	gh Voltage	V <sub>IH</sub>	+3.0		v <sub>cc</sub>	V	
Input Lo	w Voltage	VIL	0		+0.8	V	
Output F	High Voltage	Vон	+3.5			V	I <sub>OH</sub> = -1 mA
Output L	_ow Voltage	VOL			+0.4	V	I <sub>OL</sub> = +1.7 mA
Clock In	put High Voltage	Vон	+9		$V_{DD}$	V	
Clock In	Clock Input Low Voltage		0		+0.65	V	
Input Le	Input Leakage Current				+10	μΑ	V <sub>I</sub> = +3.0V
	DB <sub>0</sub> - DB <sub>7</sub>	LIL 1			-10	μΑ	V <sub>I</sub> = +0.8V
Leak age Current	All Except DB <sub>0</sub> – DB <sub>7</sub> (~25K Internal Pull-ups)	ILIL 2			-1.0	mA	V <sub>1</sub> = +0.4V
Clock In	Clock Input Leakage Current				+20	μΑ	V <sub>O</sub> = +9.0V
Clock In	Clock Input Leakage Current				-20	μΑ	V <sub>O</sub> = +0.65V
Output L	Output Leakage Current				+10	μΑ	V <sub>O</sub> = +3.5V
Output Leakage Current		LOL			-10	μΑ	V <sub>O</sub> = +0.4V
Power Supply Current (V <sub>DD</sub> )		I <sub>DD</sub>		+20		mA	
Power Su	ipply Current (V <sub>CC</sub> )	<sup>1</sup> cc		+30		mA	
Power Su	ipply Current (V <sub>BB</sub> )	I <sub>BB</sub>			-2	mA	

 $T_a = 25^{\circ}C$ ,  $V_{DD} = V_{CC} = V_{SS} = 0V$ ,  $V_{BB} = -5V$ 


PARAMETER	6VMBO.	LIMÌTS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Capacitance	СО			35	pF	fc = 1 MHz. All pins
Input Capacitance	C <sub>IN</sub>			10	pF	except measuring pin
Output Capacitance	COUT			20	pF	are grounded.

CAPACITANCE

 $T_a = 0 - 70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = +5V \pm 5\%$ ,  $V_{SS} = CU$ 

DADAMETED	CVMDOL	LIMITS				TEST CONDITIONS
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	t <sub>cy</sub>	480		5000	ns	2 2 3 2 m
Clock Rise and Fall Times	. t <sub>r</sub> , .t <sub>f</sub>	. 0		50	ns	
φ1 Pulse Width	tφ1	60			ns	
φ2 Pulse Width	t <sub>Ø</sub> 2	220		200	ns	
φ1 to φ2 Delay	-t <sub>D1</sub>	0			ns	·.·
φ2 to φ1 Delay	t <sub>D2</sub>	· 70		-,-	ns	
Delay φ1 to φ2 Lead Edges	t <sub>D3</sub>	80	, ,		ns	
Data Out Delay from φ1	t <sub>OD1</sub>			480	ns	1TTL & CL = 30 pF
Data Out Delay from $\phi$ 1	t <sub>OD2</sub>		1.30	260	ns	1TTL & CL = 30 pF
RS <sub>0</sub> - RS <sub>2</sub> to Output Delay	tACC1			300	ns	1TTL & CL = 30 pF
DS, W/R to Output Delay	tACC2			200	ns	1TTL & CL = 30 pF
$DB_0 - DB_7$ to $\phi 2$ Setup Time	<sup>t</sup> IS1	250			ns	
$RS_0 - RS_2$ to $\phi$ 2 Setup						
Time	t <sub>IS2</sub>	350			ns	
DS, W/R to φ2 Setup Time	t <sub>IS3</sub>	150			ns	
Input Hold Time from φ2	t <sub>IH</sub>	30			ns	

#### **TIMING WAVEFORMS**




Note: Timing Measurement Levels:

Clock High/Low Voltage = 9.0V/0.65V Input High/Low Voltage = 3.0V/0.8V Output High/Low Voltage = 2.0V/0.8V


PIN			FUNCTION					
NO.	SYMBOL	NAME	, one how					
	RESET							
40	RST	Reset	A logic one at this pin causes a general reset of the µPD371.					
	STER SELECT		Thought one at the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content of the pin content o					
	AND DATA							
11	W/R		W/R, DS and RS $_0$ – RS $_2$ control Data Bus transfers between the $\mu$ PD371 and					
12	DS		the processor as follows:					
13 – 15	RS <sub>0</sub> - RS <sub>2</sub>		Writing into a $\mu$ PD371 register: When W/R is a logic one, information the processor places on DB $_0$ — DB $_7$					
3 – 10	DB <sub>0</sub> - DB <sub>7</sub>	Data Bus	is written into the µPD371 WRITE REGISTER selected by RS <sub>0</sub> — RS <sub>2</sub> . The					
			information is strobed into the register by a logic one at DS.					
			Reading from a µPD371 register:					
			When W/R is a logic zero, information from the μPD371 READ REGISTER selected by RS <sub>0</sub> – RS <sub>2</sub> is placed on DB <sub>0</sub> – DB <sub>7</sub> to be read by the processor					
			The information remains on $DB_0 - DB_7$ as long as DS is a logic one.					
INTERRUPT REQUEST		QUEST						
24	REQ		The µPD371 may be operated with either interrupt or polling techniques. If					
			the interrupt technique is chosen, REQ should be connected to the interrupt					
			request input of the processor. There are three sources of interrupt: READ BUFFER FULL, WRITE BUFFER EMPTY and GAP DETECTION.					
	TIMING	L	The user must provide four timing signals to the µPD371 — one for write					
	111011140		operations and three for read operations. Each is defined in terms of T, where					
			T is the period between successive data transitions in the phase encoded data					
	T	r	written onto or read from tape.					
39	WCK	ļ	WCK determines the WRITE DATA (WD, pin 36) transfer rate. WCK should have a period of 0.5T.					
16	DT		DT is a pulse provided by the µPD371 to be used in the generation of the three					
34	SG	ļ:	read timing signals — SG, DO, and GAP. DT occurs at each data transition in					
38	DO		the data read from tape.					
35	GAP		The internal read data sample gate is closed following each data transition and is reopened by a positive transition at SG 0.75T usec after each DT pulse.					
20	φ1		A positive transition should be made at DO whenever a DT pulse stream ceases					
23	φ2		for a period of 1.5T µsec. A positive transition should be made at GAP when-					
			ever a DT pulse stream ceases for a period of 4T $\mu$ sec. $\phi$ 1 and $\phi$ 2 are MOS level (12V) clock pulses. The timing of $\phi$ 1 and $\phi$ 2 is shown					
			$\varphi$ i and $\varphi$ 2 are MOS level (12V) clock pulses. The timing of $\varphi$ 1 and $\varphi$ 2 is shown in the Timing Diagram.					
	WRITE DAT	ГА						
36	WD		Phase encoded data to be written on tape leaves the µPD371 at pin 36.					
TA	PE DRIVE CO	MMAND						
	AND STAT	US						
37	C <sub>1</sub>		C <sub>1</sub> , C <sub>2</sub> and C <sub>3</sub> are general purpose tape drive commands.					
27	C <sub>2</sub>		C <sub>1</sub> , C <sub>2</sub> and C <sub>3</sub> are set and reset by the software manipulation of bits 5, 6 and 7 respectively, in Write Register 3. Since C <sub>1</sub> , C <sub>2</sub> and C <sub>3</sub> are defined by software,					
28	C <sub>3</sub>		they may be configured for any purpose. Typical uses for C <sub>1</sub> , C <sub>2</sub> and C <sub>3</sub> are					
			WRITE ENABLE, FORWARD and REVERSE.					
29	S <sub>1</sub>		S <sub>1</sub> , S <sub>2</sub> and S <sub>3</sub> are general purpose tape drive status inputs. Their logic levels					
26	s <sub>2</sub>		are indicated by bits 3, 4 and 7 of Read Register 1, respectively. Typical tape					
25	S <sub>3</sub>		drive status signals are WRITE PERMIT, CASSETTE IN PLACE and SIDE.  The µPD371 can adapt to any tape drive status signal set with a slight change					
			in software.					
	L TAPE DRIV							
	OMMAND AND	7						
17	UA	Unit Address	Selects Drive 0 when low and Drive 1 when high.					
19	RW <sub>0</sub>	Rewind 0	Rewind Command for Drive 0.					
	RW <sub>1</sub>	Rewind 1	Rewind Command for Drive 1.					
18		i i i i i i i i i i i i i i i i i i i	33.milgita (0) 51176 ft					
18· 30		Marker 0	EOT/BOT status from Drive 0.					
30	MK <sub>0</sub>	Marker 0 Marker 1	EOT/BOT status from Drive 0. EOT/BOT status from Drive 1.					
	мк <sub>0</sub> мк <sub>1</sub>	Marker 1	EOT/BOT status from Drive 0. EOT/BOT status from Drive 1.					
30 31	MK <sub>0</sub> MK <sub>1</sub> READ DAT	Marker 1	EOT/BOT status from Drive 1.					
30	мк <sub>0</sub> мк <sub>1</sub>	Marker 1						
30 31	MK <sub>0</sub> MK <sub>1</sub> READ DAT	Marker 1 FA Read	EOT/BOT status from Drive 1.					
30 31 32	MK <sub>0</sub> MK <sub>1</sub> READ DAT	Marker 1 FA Read Data (+)	EOT/BOT status from Drive 1.  A positive pulse from the tape drive at each positive transition in the read data.					
30 31 32	MK <sub>0</sub> MK <sub>1</sub> READ DAT	Marker 1  FA  Read Data (+)  Read Data (-)	EOT/BOT status from Drive 1.  A positive pulse from the tape drive at each positive transition in the read data.					
30 31 32	MK <sub>0</sub> MK <sub>1</sub> READ DAT RD(+)	Marker 1  FA  Read Data (+)  Read Data (-)	EOT/BOT status from Drive 1. A positive pulse from the tape drive at each positive transition in the read data. A positive pulse from the tape drive at each negative transition in the read data. MBH must be tied to the $V_{CC}$ (+5V) supply.					
30 31 32 33	MK0 MK1 READ DAT RD(+)	Marker 1  FA  Read Data (+)  Read Data (-)	EOT/BOT status from Drive 1.  A positive pulse from the tape drive at each positive transition in the read data.  A positive pulse from the tape drive at each negative transition in the read data.					
30 31 32 33 1 1 42	MK0 MK1 READ DAT RD(+) RD(-) MISCELLANE	Marker 1  FA  Read Data (+)  Read Data (-)  COUS	EOT/BOT status from Drive 1. A positive pulse from the tape drive at each positive transition in the read data. A positive pulse from the tape drive at each negative transition in the read data. MBH must be tied to the $V_{CC}$ (+5V) supply.					
30 31 32 33 1 1 42	MK0 MK1 READ DAT RD(+)  RD(-)  MISCELLANE MBH AWL	Marker 1  FA  Read Data (+)  Read Data (-)  COUS	EOT/BOT status from Drive 1. A positive pulse from the tape drive at each positive transition in the read data. A positive pulse from the tape drive at each negative transition in the read data. MBH must be tied to the $V_{CC}$ (+5V) supply.					
30 31 32 33 1 42 POW	MK0 MK1 READ DAT RD(+)  RD(-)  MISCELLANE MBH AWL VER SUPPLY V	Marker 1  FA  Read Data (+)  Read Data (-)  COUS	EOT/BOT status from Drive 1.  A positive pulse from the tape drive at each positive transition in the read data.  A positive pulse from the tape drive at each negative transition in the read data.  MBH must be tied to the V <sub>CC</sub> (+5V) supply.  AWL is a logic low output under all normal operating conditions of the µPD37					
30 31 32 33 1 42 POW 2	MK0 MK1 READ DAT RD(+)  RD(-)  MISCELLANE MBH AWL VER SUPPLY V	Marker 1  FA  Read Data (+)  Read Data (-)  COUS	EOT/BOT status from Drive 1.  A positive pulse from the tape drive at each positive transition in the read data.  A positive pulse from the tape drive at each negative transition in the read data.  MBH must be tied to the VCC (+5V) supply.  AWL is a logic low output under all normal operating conditions of the µPD37 +12V					

Note: 1 Refer to diagram on following page.

# PIN IDENTIFICATION (CONT.)



# PACKAGE OUTLINE μPD371D



ITEM	MILLIMETERS	INCHES
. A	53.5 MAX	2.1 MAX
В	1.35	0.05
С	2.54	0.10
D	50.80	2.0
F	1.27	0.05
G	2.54 MAX	0.10 MIN
н	1.0 MIN	0.04 MIN
ı	4.2 MAX	0.17 MAX
J	5.2 MAX	0.21 MAX
К	15.24	0.60
L	13.50	0.53
М	0.3	0.012

### **μ PD371**

From the point of view of the processor program, the  $\mu$ PD371 makes the tape drive (or multiple drive system) appear as ten addressable registers. The program controls the drive(s) and transmits data to be written on tape by manipulating bits in the six  $\mu$ PD371 Write Registers. The program senses the status of the drive(s) and reads data stored on tape by reading bits from the four  $\mu$ PD371 Read Registers.

REGISTER ADDRESS				REGISTER BIT NUMBERS							•	
W/R	RS <sub>2</sub>	RS <sub>1</sub>	RS <sub>0</sub>	NAME	7	6	5	4	3	2	1	0


# ADDRESSABLE INTERNAL REGISTERS

				WD	ITE RE	CICTE						
					IIE KE	319 I E I	15					
1	0	0	0	WR <sub>0</sub>	RST	MBL	SRS	WME	WCR	×	WMD	GNT
1	0	0	1	WR <sub>1</sub>	WRR	RRR	x	RRE	RRD	GRE	GRD	x
1	0	1	0	WR <sub>2</sub>	WD <sub>7</sub>	WD <sub>6</sub>	WD <sub>5</sub>	WD4	WD3	WD <sub>2</sub>	WD <sub>1</sub>	WD <sub>0</sub>
1	0	1	1	WR <sub>3</sub>	C3	C <sub>2</sub>	C <sub>1</sub>	RRI	RW	х	Х	Х
				•								
1	1	0	1	WR <sub>5</sub>	×	×	×	RME	RMD	×	×	×
1	1	1	0	WR <sub>6</sub>	×	x	×	×	X	×	x	UA
				RE	AD REC	SISTER	ıs					
0	0	0	0	RR <sub>0</sub>	AWH	AWL	C <sub>2</sub>	C3	RDF	GRQ	WRQ	RRQ
0	0	0	1	RR <sub>1</sub>	S <sub>3</sub>	МК	MKF	s <sub>2</sub>	s <sub>1</sub>	RW	C <sub>1</sub>	UA
						·		· · · · · ·	r			
0	0	1 .	0	RR <sub>2</sub>	RD <sub>7</sub>	RD <sub>6</sub>	RD <sub>5</sub>	RD4	RD3	RD <sub>2</sub>	RD <sub>1</sub>	RD <sub>0</sub>
						r	· · · · ·				ı	
0	0	1	1 .,	RR3	WD	GPF	REC	CRE	DOE	COR	NBR	NAR
							×	= NC	T USE	D .		

# ADDRESSABLE INTERNAL REGISTER BIT IDENTIFICATION

		<u> </u>					
ВІТ	SYMBOL	NAME					
	WRITE	REGISTER 0					
0	GNT .	Gap Noise Tolerance					
1	WMD	Write Mode Disable					
2	, –	Not used					
3	WCR	Write CRC					
4	WME	Write Mode Enable					
5	SRS	Status Reset					
6	MBL	Must Be Low					
7	RST	Reset					
WRITE REGISTER 1							
0	-	Not used					
1 ′	GRD	Gap Request Disable					
2	GRE	Gap Request Enable					
3	RRD	Read Request Disable					
4	RRE	Read Request Enable					
5	-	Not used					
6	RRR	Read Request Reset					
7	WRR	Write Request Reset					
	WRITE	REGISTER 2					
0 – 7	WD <sub>0</sub> –	Write Buffer Register					
	WD7						
	WRITE	REGISTER 3					
0	_	Not used					
1	_	Not used					
2		Not used					
3	RW	Rewind					
4	RRI	Rewind Reset Inhibit					
5	C <sub>1</sub>	Command One					
6	C <sub>2</sub>	Command Two					
7	Сз	Command Three					
	WRITE REGISTER 4						
_	name .	Not used					
	WRITE REGISTER 5						
0	_	Not used					
1	_	Not used					
2	****	Not used					
3	RMD	Read Mode Disable					
4	RME	Read Mode Enable					
5		Not used					
6		Not used					
7	. – .	Not used					

BIT	SYMBOL	NAME					
WRITE REGISTER 6							
0.	UA	Unit Address					
1 - 7	_	Not used					
READ REGISTER 0							
0	RRQ	Read Request					
5 ×1 ***	WRQ	Write Request					
. 2	GRQ	Gap Request					
3	RDF	Read Flag					
4	C3	Command:3					
. 5	C <sub>2</sub>	Command 2					
6	AWL	Always Low					
7	AWH	Always High					
	READ REGISTER 1						
0	UA	Unit Address					
1	C1	Command 1					
2	RW ·	Rewind					
3	S <sub>1</sub>	Status 1					
4	S <sub>2</sub>	Status 2					
5	MKF	Marker Flag					
6	MK	Marker					
.7	S <sub>3</sub>	Status 3					
	READ	REGISTER 2					
0 - 7	RD <sub>0</sub> –	St. T					
	RD7	Read Buffer Register					
	READ REGISTER 3						
0	NAR	Noise After Record					
1	NBR	Noise Before Record					
2	COR	Command Overrun					
3	DOE	Drop Out Error					
4	CRE	CRC Error					
5	REC	Record Detection					
6	GPF	Gap Flag					
7	WD	Write Data					



### **NEC Microcomputers, Inc.**



### FLOPPY DISK CONTROLLER

### DESCRIPTION

The  $\mu$ PD372D is a single LSI floppy disk controller chip which contains the circuitry to read, write, track seek, load and unload the head, generate and detect CRC characters, and perform all other floppy disk operations. It is completely compatible with the IBM, Minifloppy\*TM, hard sector, and other formats and controls up to 4 floppy disk drives. The  $\mu$ PD372D may be interfaced directly to a host processor; or to a controller processor first, which in turn is interfaced to the host. These processors do not necessarily have to be of the 8080A type.

Data transfers to and from the  $\mu$ PD372D are done through addressable internal registers. These internal registers allow a large variety of system architectures to be configured; they provide status information on the drive, as well as perform data transfers between the drive and the processor.

The  $\mu$ PD372D issues interrupts to the processor upon detection of an address mark and then when each subsequent data byte is available during either reading or writing. An 8-bit bi-directional data bus and 5 register select lines provide access to the 9 internal registers' contents. An internal interval timer is provided which facilitates performing such drive timing functions as: stepping rate, head settling time, track settling time, etc.

\*TMShugart Associates.

### **FEATURES**

- Compatible with IBM 3740 format
- Also compatible with other formats including Minifloppy and hard sector
- · Controls up to four floppy disk drives
- Can perform overlap seeks
- Input and output TTL compatible (except for  $\phi$ 1 and  $\phi$ 2)
- Interfaces to most microprocessors including 8080A
- Standard power supplies (+12V, +5V and -5V).
- Controls most floppy disk drives including:

CALCOMP 140, 142 CDC BR803 INNOVEX 210, 410

PERTEC FD400

POTTER DD4740 SHUGART SA900, SA800

GSI 110

ORBIS 74, 76/77 PERSCI 70, 75 REMEX RFS 7400

SHUGART SA400 (Minifloppy) WANGCO 82 (Minifloppy) GSI MDD50 (Minifloppy)

PIN CONFIGURATION

RST C W/R C RS2 C RS1 C IDX C WFT C T00 C RCK C RYA C WCK C RYA C CKS C WCK C RYA C WCK C RYA C WCK C RYA C WCK C RYA C WCK C RYA C WCK C RYA C WCK C RYA C WCK C RYA C WCK C RYA C WCK C RYA C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WCK C WC WC WCK C WC WC WC WC WC WC WC WC WC WC WC WC WC	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	μPD 372	42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23	02   01   VDD   VCC   DB7   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6   DB6
	20 21			
V <sub>BB</sub> L			22	LCT

### μPD372

Temperature Under Bias		
Storage Temperature	40°C to +125°C	RATINGS*
All Output Voltages	1.0 to +8 Volts <sup>(1</sup>	
All Input Voltages	– 1.0 to +8 Volts <sup>(1</sup>	,
Clock Voltage	1.0 to +16 Volts (1	)
Supply Voltage V <sub>DD</sub>	. –1.0 to +16 Volts $^{\circ}$	,
Supply Voltage VCC	– 1.0 to +8 $Volts^{Q}$	)
Supply Voltage V <sub>BB</sub>	10 to +0 Volts	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: ①  $V_{BB} = -5V \pm 5\%$ 

$$\mathsf{T_a} = -70^{\circ}\mathsf{C}, \, \mathsf{V_{DD}} = +12\mathsf{V} \pm 5\%, \, \mathsf{V_{CC}} = +5\mathsf{V} \pm 5\%, \, \mathsf{V_{BB}} = -5\mathsf{V} \pm 5\%, \, \mathsf{V_{SS}} = 0\mathsf{V}$$

DC CHARACTERISTICS

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
High Level Input Voltage	v <sub>IH</sub>	+3.0		v <sub>cc</sub>	٧	5
Low Level Input Voltage	V <sub>IL</sub>	0		+0.8	V	
High Level Output Voltage	v <sub>он</sub>	+3.5			V	I <sub>OH</sub> = -1.0 mA
Low Level Output	V <sub>OL1</sub> ①			+0.5	V .	I <sub>OL</sub> = +1.7 mA
Voltage	V <sub>OL2</sub> @	·		+0.5	V	I <sub>OL</sub> = +3.3 mA
High Level Clock Voltage	$V_{\phi H}$	+9		V <sub>DD</sub>	V	
Low Level Clock Voltage	$V_{\phi L}$	0		+0.8	V	
High Level Input Leakage Current	<sup>I</sup> LIH			+10	μΑ	V <sub>I</sub> = +3.0V
Low Level Input Leakage Current	<sup>I</sup> LIL			-10	μΑ	V <sub>1</sub> = +0.8V
High Level Clock Leakage Current	l <sub>Lφ</sub> Η			+10	μΑ	$V_{\phi} = +9.0V$
Low Level Clock Leakage Current	<sup>1</sup> LφL			-10	μΑ	V <sub>φ</sub> = +0.8V
High Level Output Leakage Current	<sup>I</sup> LOH			+10	μΑ	V <sub>O</sub> = +3.5V
Low Level Output Leakage Current	LOL			-10	μΑ	V <sub>O</sub> = +0.5V
Power Supply Current (V <sub>DD</sub> )	I <sub>DD</sub>		+20		mA	
Power Supply Current (V <sub>CC</sub> )	<sup>1</sup> cc		+23		mA	
Power Supply Current (V <sub>BB</sub> )	I <sub>BB</sub>			-2	mA	

Notes:  $\bigcirc$  CKS, REQ, UA<sub>0</sub>, UA<sub>1</sub>, UB<sub>0</sub>, UB<sub>1</sub>, DB<sub>0</sub>-DB<sub>7</sub>.

② WD, HLD, LCT, WE, WFR, SOS, SID.


				LIMIT	s		
PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period		t <sub>cy</sub>	480		2000	ńs	
Clock Rise and Fall Tir	nes	t <sub>r</sub> , t <sub>f</sub>	0	1. 9	50	ns	
		t <sub>Ø1</sub>	60	A .		ns	
φ <sub>2</sub> Pulse Width		<sup>t</sup> ¢2	90			ns	,
⊘1 to ⊘2 Delay		<sup>t</sup> D <sub>1</sub>	0			ns	
o <sub>2</sub> to o₁ Delay		tD2	70			ns	
Delay of to of Leading	g Édges	t <sub>D3</sub>	100			ns-	
Data Out Delay from	1	TOD1			90	ns -	1 TTL and C <sub>i</sub> = 30 pF
Data Out Delay	1	tOD2			200	ns	1.TTL and $C_i = 30 pF$
from ∅2	2	_			200	ns	2 TTL and C <sub>i</sub> = 50 pF
WD Delay Time		tOD3			120	ns	2 TTL and C <sub>i</sub> = 50 pF
Data Out Delay from DS · W/R · RS <sub>2</sub>		tOD4			200	ns	-
Data Setup Time to $\phi_1$		tIS <sub>1</sub>	150			ns	
Data Setup Time to $\phi_2$		tIS <sub>2</sub>	120	-		ns	
Data Hold Time from $\phi_1$		tIH <sub>1</sub>	10			ns	
Data Hold Time from $\phi_2$		tIH <sub>2</sub>	10			ns	
WD pulse width		tWD	tD3-40	<sup>t</sup> D3		ns .	
Input pulse width	3	t <sub>W</sub>	t <sub>CY</sub> +150			ns	

 $T_a = 0.70^{\circ}C$ ,  $V_{DD} = +12V +5\%$ ,  $V_{CC} = +5V +5\%$ ,  $V_{BB} = -5V +5\%$ ,  $V_{SS} = 0V$ 

Notes:

- ① CKS, AWL, REQ, UA<sub>0</sub>, UA<sub>1</sub>, UB<sub>0</sub>, UB<sub>1</sub>.
- (2) HLD, LCT, WFR, WE, SOS, SID.
- (3) IDX, RYA, RYB, RST, WFT, T<sub>00</sub>, WCK, RCK.

### TIMING WAVEFORMS




### 

READ CLOCK (RCK) AND READ DATA (RD) REQUIRED BY μPD372


- Notes: 1  $t_{CY} = \phi 1$  Clock Period
  - $\stackrel{\frown}{\textcircled{2}}$  T<sub>1</sub>  $\geq$  t<sub>CY</sub> + 160 ns
  - $\bigcirc$  T<sub>2</sub> ≥ t<sub>CY</sub> + 160 ns

	PIN		INPUT/				
NO.	SYMBOL	NAME	OUTPUT	CONNECTION	FUNCTION		
1	RST	Reset			Initializes internal registers, counters and F/F's		
2	W/R	Register Write/ Read Select			W/R = 1 implies DB <sub>0-7</sub> data written into $\mu$ PD372 registers		
3	DS	Data Strobe		Processor	DB <sub>0-7</sub> Write and read strobe		
4-6	RS <sub>Ø</sub> RS <sub>1</sub> RS <sub>2</sub>	Register Select		,	Internal Register Select		
7	IDX	Index	Input		Pulse Signal that indicates start of Disk track		
8	WFT	Write Fault			Write Fault Signal		
9	T <sub>00</sub>	Track 00		FDD	Indicates that Head is positioned on Track 00		
10	RCK	Read Clock					
11	RD	Read Data					
12	RYA	Ready A		•	Indicates that FDD A is Ready		
13	WCK	Write Clock		Processor			
14	RYB	Ready B		FDD	Indicates that FDD B is Ready		
15	CKS	Clock States					
16	AWL	Always Low			Always a logic zero		
17	REQ	Request		Processor	Interrupt Request		
18	WD	Write Data			Serial Write Data (Clock & Data Bits)		
19	HLD	Head Load			Command which causes R/W head to contact disk		
22	LCT	Low Current	Output		Command to lower write current for inner tracks		
23	WFR	Write Fault Reset	Jacpat	FDD	Signal to reset write fault latch		
24	WE	Write Enable					
25	SID	Step In or Direction			R/W head step control		
26	sos	Step Out or Step			R/W head step control		
27-30	UA <sub>0</sub> , UA <sub>1</sub> UB <sub>0</sub> , UB <sub>1</sub>	FDD Select			FDD Unit Select		
31-38	DB <sub>0-7</sub>	Data Bus	Input/ Output	Processor	Bi-directional data bus		

PIN IDENTIFICATION



### **PACKAGE OUTLINE** μPD372D



ITEM	MILLIMETERS	INCHES
Α	53.5 MAX	2.1 MAX
В	1.35	0.05
С	2.54	0.10
D.	50.80	2.0
F	1.27	0.05
G	2.54 MAX	0.10 MIN
Н	1.0 MIN	0.04 MIN
. 1	4.2 MAX	0.17 MAX 3
J.	5.2 MAX	0.21 MAX
K	15.24	0.60
L	13.50	0.53
М	0.3	0.012

BIT	SYMBOL	NAME	FUNCTION						
	WRITE REGISTER 0								
0		Not Used							
1	WFR	Write Fault Reset	Resets Pin 23 to Zero						
2	LCT	Low Current	Sets Pin 22, Should be Zero for TRKS > 43						
3	HLD	Head Load	Sets Pin 19, Loading FDD Head						
4	`	Not Used							
5		Not Used							
6	MBL	Must Be Low							
7	RST	Reset	Software Reset, Same Effect as Pin 1						
		WRITE REGIS	TER 1						
0	UAn	Unit Ao Select	Device Select Pin 30						
1	UA <sub>1</sub>	Unit A1 Select	Device Select Pin 29						
2	UAS	Unit A Strobe	Strobe for Enabling UA <sub>0</sub> and OA <sub>1</sub> to be Loaded						
3	CB3	Clock Bit 3	Enables Clock Pulse #3 to be Written						
4	CB4	Clock Bit 4	Enables Clock Pulse #4 to be Written						
5	CB <sub>5</sub>	Clock Bit 5	Enables Clock Pulse #5 to be Written						
6		Not Used							
7	CBS	Clock Bit Strobe	Enables Clock Bits to be Loaded						
	·	WRITE REGIS	TER 2						
0 .	WD <sub>0</sub>	Write Data Bit 0							
1	WD <sub>1</sub>	Write Data Bit 1							
2	WD <sub>2</sub>	Write Data Bit 2							
3	WD3	Write Data Bit 3							
4	WD4	Write Data Bit 4							
5	WD <sub>5</sub>	Write Data Bit 5							
6	WD <sub>6</sub>	Write Data Bit 6							
7	WD7	Write Data Bit 7							
		WRITE REGIS	TER 3						
0	CCW	Cyclic Check Words	One During R/W, Zero for CRC Reset						
1	CCG	Cyclic Check Generator Start	Starts CRC Generator in Write Mode						
2	WER	Write Enable Reset	Resets Pin 24 to Zero						
3	IXS	Index Start	Enable Index Hole Detection						
4	WES	Write Enable Set	Sets Pin 24 to One						
5	STT	Start	Enables Read and Write Operations to Occur						
6	WCS	Write Clock Set	Write Clock Selected						
7	RCS	Read Clock Set	Read Clock Selected						
<u> </u>	1100	WRITE REGIS	<u> </u>						
<del></del>	LID.		Device Select Pin 28						
0	UB <sub>0</sub>	Unit Bo Select							
1	UB <sub>1</sub>	Unit B1 Select	Device Select Pin 27						
2	UBS	Unit B Strobe	Strobe for Enabling UB <sub>0</sub> , UB <sub>1</sub> to be Loaded						
3		Not Used							
4	600	Not Used	See Bir 20 to Our						
- 5	SOS	Step Out or Step	Sets Pin 26 to One						
7	SID	Step In or Direction	Sets Pin 25 to One						
	STS	Step Strobe	Enables SOS and SID to be Loaded						
	<b>/</b>	WRITE REGIS	IEK D						
0-7		This Register Not Used							
		WRITE REGIS	<u> </u>						
0	DRR	Data Register Reset	Resets DRQ (RR <sub>0</sub> Bit 0)						
1	IRR	Index Request Reset	Resets IRQ (RR <sub>0</sub> Bit 1)						
2	TRR	Timer Request Reset	Resets TRQ (RR <sub>0</sub> Bit 2)						
3		Not Used							
4		Not Used							
5		Not Used							
6		Not Used							
7		Not Used							


### INTERNAL REGISTER IDENTIFICATION (CONT.)

ВІТ	SYMBOL	NAME	FUNCTION				
READ REGISTER 0							
0	DRQ	Data Request	Read Data Byte from RR2 or Write Data Byte into WR2				
1	IRQ	Index Request	Set by Physical Index Pulse				
2	TRQ	Timer Request.	Set by Every 512th Write CLK Pulse				
3	ERR	Error	, Logical OR of WFT + RYA + COR				
4	UB <sub>0</sub>	Drive Bo Selected					
5	UB <sub>1</sub>	Drive B <sub>1</sub> Selected	·				
6	RYB	Drive B Ready	Ready Signal from Pin 14				
7	ALH	Always High	Always Contains a Logical One				
		READ REG	SISTER 1				
0	UA <sub>0</sub>	Drive A <sub>0</sub> Selected	,				
1	UA <sub>1</sub>	Drive A <sub>1</sub> Selected					
2	WFT	Write Fault	Indicates Status of Pin 8				
3	RYA	Drive A Ready	Indicates Status of Pin 12				
4	COR	Command Overrun	Processor Did Not Respond in Time to a DRQ				
5	DER	Data Error	CRC Error During Read				
6	T <sub>00</sub>	Track Zero	Indicates Status of Pin 9				
7	WRT	Write Mode	Indicates which Clock WCK or RCK has been Selected				
		READ REG	ISTER 2				
0	RD <sub>0</sub>	Read Data Bit 0	-				
1	RD <sub>1</sub>	Read Data Bit 1					
2	RD <sub>2</sub>	Read Data Bit 2					
3	RD3	Read Data Bit 3					
4	RD4	Read Data Bit 4					
5	RD <sub>5</sub>	Read Data Bit 5					
6	RD <sub>6</sub>	Read Data Bit 6					
7	RD7	Read Data Bit 7					

ADDRESSABLE Data is transferred to the  $\mu PD372$ 's internal addressable registers by signals W/R INTERNAL REGISTERS (Write=1, Read=0), DS (Data Strobe) and RS0-RS2 (Register Select 0, 1 and 2). Timing constraints for these signals are shown in the Timing Diagram. Diagram below shows register allocations and functional content.

RI	EGIS	STER	ADD	RESS	REGISTER				BIT N	UMBERS			
W	//R	RS <sub>2</sub>	RS <sub>1</sub>	RS <sub>0</sub>	NAME	7	6	5	. 4	3	2	1	0
						Ĭ	WRITE F	REGISTE	RS				
1		0	0	0	WR <sub>0</sub>	RST	MBL	Х	X	HLD	LCT	WFR	Х
1		0	0	1	WR <sub>1</sub>	CBS	Х	CB <sub>5</sub>	CB4	CB3	UAS	UA <sub>1</sub>	UA <sub>0</sub>
1		0	1	0	WR <sub>2</sub>	WD7	WD <sub>6</sub>	WD <sub>5</sub>	WD4	WD3	WD <sub>2</sub>	WD <sub>1</sub>	WD <sub>0</sub>
1		0	1	1	WR <sub>3</sub>	RCS	wcs	STT	WES .	TXS	WER	CCG	CCW
	ı	1	0	0	WR4	STS	SID	SOS	Х	Х	UBS	UB <sub>1</sub>	UB <sub>0</sub>
	1	1	1	0	wR <sub>6</sub>	Х	X	Х	X	Х	TRR	IRR	DRR
							READ R	EGISTE	RS				54
0		0	0	0	RR <sub>0</sub>	ALH	RYB	UB <sub>1</sub>	UB <sub>0</sub>	ERR	TRQ	IRQ	DRQ
0		0	0	1	RR <sub>1</sub>	WRT	T <sub>00</sub>	DER	COR	RYA	WFT	UA <sub>1</sub>	UA <sub>0</sub>
C	)	0	1	0	RR <sub>2</sub>	RD7	RD <sub>6</sub>	RD <sub>5</sub>	RD4	RD3	RD <sub>2</sub>	RD <sub>1</sub>	RD <sub>0</sub>

X = NOT USED



### 7

# SYNCHRONOUS RECEIVER/TRANSMITTER


### **DESCRIPTION**

The  $\mu$ PD379 Synchronous Receiver/Transmitter is an MOS LSI monolithic circuit that performs all the receiving and transmitting functions associated with Basic and High Level Data Link Control Procedures. This circuit is fabricated using N-channel AL-Gate MOS technology, allowing all inputs and outputs to be directly TTL compatible. The operation mode, baud rate and synchronous character are changeable through the use of external control. The  $\mu$ PD379 is packaged in a 42 pin Dual-in-line ceramic package.

### **FEATURES**

- Suitable for Synchronous Basic and High Level Data Link Control Procedures (BiSync or SDLC)
- Full or Half Duplex Operation
- Fully Double Buffered Transmit and Receive
- Directly TTL Compatible
- Three-State Data Outputs
- Programmable Sync Word
- Detection/Rejection of Flag, Abort and Idle Patterns
- · Zero Insertion and Rejection
- Indication of Overrun and Underrun Errors
- 800K Bits/Sec Operating Speed

### PIN CONFIGURATION



Rev/1

### **Basic Sync Mode Transmission**

The Sync character may be 16 in hexadecimal or it may be set to any other pattern in the Closed Mode. When the mode control register is loaded with  $MS_1$  = high and  $MS_2$  = low, the  $\mu$ PD379 enters the Basic Sync mode from the Closed Mode. The Sync character is continuously transmitted until a transmission data character is loaded. After a data character is loaded, it is serialized and transmitted out from the TO (Transmitter Output) line. If an underrun occurs, Sync character(s) are again transmitted automatically until the next data character is loaded. Transmission data is sent out from LSB (TD<sub>1</sub>) first to MSB (TD<sub>8</sub>) last on the TO line.

### Basic Sync Mode Receive

The RI (Receiver Input) line first searches for Sync characters. Once an 8-bit Sync character has been detected, the following received bits are treated as data characters and outputted on lines  $RD_1 - RD_8$  in parallel.

When device operation is started, the receiver section should be first brought into Closed mode or should be reset in order to ensure synchronization.

#### **SDLC Mode Transmission**

Until a data character is loaded, the Flag pattern (7E in hexadecimal) is automatically transmitted continuously. After a data character is loaded, it is serialized and transmitted out from LSB (TD<sub>1</sub>) to MSB (TD<sub>8</sub>) on the TO line. In transmitting data characters, a dummy bit 0 is automatically inserted immediately following five (5) successive 1's. This is called Zero-Insertion and is performed in order to maintain synchronization with the receiver and to avoid duplication of Flag pattern in data characters. (Zero-Insertion may be prohibited optionally with the ZIP command, if necessary.) If an underrun occurs while data characters are being transmitted, an Abort pattern (FF in hexadecimal) and then a Flag pattern are automatically transmitted. After that, the Flag pattern is again automatically transmitted until the next data character is loaded.

If a low level is placed on the  $\overline{\text{CFT}}$  (Closing Flag Transmit) line while a data character is being transmitted, a Closing Flag will be transmitted immediately following transmission of the current data character.

### SDLC Mode Receive

First, the Flag pattern is searched for on the RI line. Once a Flag pattern is detected, inserted zero's are rejected from all the following characters except Flag, Abort (7 to 14 successive 1's) and Idle (15 successive 1's) patterns, and then deserialized and output on the  $RD_1 - RD_8$  lines in parallel.


If an overrun occurs, all the following data inputs are neglected and the  $\mu$ PD379 goes back to the first stage to search for the next Flag pattern.

### Closed Mode


When there is a change of mode, it must pass through the closed mode. In the closed mode, the following input signals may be used:

After leaving the closed mode, Sync characters are transmitted synchronously with the rising edge of TC. The receiver operates synchronously with the falling edge of RC, after  $\overline{RR} = 1$ .

The following timing diagram shows how mode changes may be accomplished.



### FUNCTIONAL DESCRIPTION



## ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias	
Storage Temperature	40°C to +125°C
All Output Voltages	
All Input Voltages	
Supply Voltage VCC	
Supply Voltage VDD	
Supply Voltage VBB	10.0V to 0V

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

Note: ①  $V_{BB} = -5 \pm 5\%$ 

### **AC CHARACTERISTICS**

 $T_a$  = 0°C to +70°C,  $V_{DD}$  = 12V ± 5%,  $V_{CC}$  = 5V ± 5%,  $V_{BB}$  = -5V ± 5%

PARAMETER	SYMBOL	LIMITS		UNIT	TEST CONDITIONS	
PARAMETER	STIVIBUL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Frequency	fc	DC		800	KHz	TC, RC
						TC, RC
		250			ns	MRL
		250			ns	TCBL
Pulse Width	tPW	250			ns	SNTR/CFT
		250			ns -	ZIP
		400			ns	RR
		250			ns.	DRR
Setup Time	tSET UP	250	,		ns	44
Hold Time	tHOLD	150			ns	
Rise Time ·	tr			150	ns	
Fall Time	tf			150	ns	
Pulse Interval	tcc	100			ns	
Output Delay	<sup>t</sup> pd1		180	270	ns	C <sub>L</sub> = 20 pf
Time	t <sub>pd2</sub>		410	600	ns	1 TTL Load
Fan Out	N			1		Standard TTL Load


<sup>\*50%</sup> Duty Cycle

### PIN IDENTIFICATION


9 ABTR ("0" Constant)  10 SYNR Sync Character Received — Goes high when synchronization has occurred, or wherever the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer coincide. Goes low when DR goes high and the RD1 — RDg outputs are different from the Sync Character.  11 — 18 RD8 — RD1 Receiver Data Outputs — Received character output terminal (RD1:LSB RD8:MSB)  19 DR Data Received — Goes high when the received character has been transferred from the Receiver Buffer Register.  DR does not go high for the first Sync Character.  DR does not go high for the first Sync Character.  DR does not go high for the first Sync Character.  DR does not go high for the first Sync Character.  DR does not go high for Isla, Abort or Idle P. terms. It is reset when IDRR = "0"," (2) On rising edge of OE, (3) Seven (7) successive "1" have been received.  20 OE Overrun Error — OE = "1" shows that DR was still high when the received character is transferred from the Receiver Shift Register.  OE is reset if DR is low when the received character it is to set when IDRR = "0"," (2) On rising edge of OE, (3) Seven (7) successive "1" have been received.  21 VBB — SV Power Supply  22 VSS — Ground  Transmitter Character Buffer Register Empty — TCBE = "1" when the transmitter character buffer it empty.  TCBE is reset when TGBL is driven low — It is reset when: (1) TGBL = "0"," (2) When C" or in the data transmission mode, (3) One-habit before ABTT goes high the supply of the data commences with the supply of the data commences with the supply of the data commences with the supply of the data commences with the supply of the data commences with the supply of the data commences with the supply of the supply of the data commences with the supply of the data commences with the supply of the supply of the da	F	PIN	FUNCTION					
2	NO.	SYMBOL	BASIC SYNC MODE SDLC MODE					
2	1	NC	No Connection					
S								
RO		<u>cs</u>	impedance state: (Input Disabled) RR, DRR, SYNC/ZIP, SNTR/CFT, TCBL, MRL; (Output-High					
6 RC Receiver Clock - Receiver clock input. Trailing edge of clock is located in the center of receiver input in the point (RIV).  7 RI Receiver Input - Received data serial input.  8 CFR (Normally "O")  8 Normally "O" Constant)  10 (SYNR)  9 ABTR ("O" Constant)  10 SYNR Sync Character Received — Goes high when synchronization has occurred, or whenever the contents of the Receiver Input in the Sync Character Buffer and the contents of the Receiver Orthogos high and the RIV] - RIS goutputs are different from the Sync Character Buffer and the contents of the Receiver Orthogos high and the RIV] - RIS goutputs are different from the Sync Character.  11 - 18 RDg - RD1  19 DR Data Received — Goes high when the received character output terminal (RD1; LSB RDg;MSB)  19 DR Data Received — Goes high when the received character output terminal (RD1; LSB RDg;MSB)  19 DR Data Received — Goes high when the received character in ab bean transferred from the Receiver Shift Register Data Capture — The Receiver Character Input. It is reset when DRR is driven low.  10 DR does not go high for the first Sync Character  10 DR does not go high for the first Sync Character Input. It is reset when PRR is driven low.  11 DR Goes not go high for the first Sync Character Input. It is reset when PRR is driven low.  12 Vas Character Input. It is reset when PRR is driven low.  13 Transmitter Character Buffer Register Character Input. It is reset when the Receiver Shift Register Character Input. It is reset when the Receiver Shift Register Character Input. It is reset when TGBL is driven low.  14 Yes Character Transmit — SYNT — "I" when a worknown when the Receiver Shift Register Character Input. IT TOBE — "O" (2) the received Character In the reserved Character Input. IT TOBE — "O" (2) When Capture Transmitter Character Input. IT TOBE — "O" (2) When Capture Transmitter Character Input. IT TOBE — "O" (2) When Capture Transmitter Character Input. IT TOBE — "O" (2) When Capture Transmitter Character Input. IT TOBE — "O" (3) When Capture Transmi	4	RR	RD <sub>1</sub> - RD <sub>8</sub> "1"	and operation is stopped				
Dist (R1)	5	DRR						
8 CFR (Normally "O")  9 ABTR  1" ("O" Constant)  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR  10 SYNR			bits (RI).	of clock is located in the center of receiver input				
has been received during data reception. Cose on the firing edge of DR or OE commands of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flower of the flowe				r				
SYNR   Sync Character Received — Goes high when synthronization has occurred, or whenever the one intension of the Receiver Character Buffer and the contents of the Sync Character Buffer and the contents of the Sync Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Buffer and the contents of the Receiver Character Sync Character input. It is reset when DRI is driven low.    11 - 18   RDB - RDI   Receiver Data Outputs - Received Anacter to upput terminal (RDI)-LSB RDB/MSB				has been received during data reception. Goes low on the rising edge of DR or OE commands				
thronization has occurred, or wherever the con- tens of the Since Character Buffer and the concents of the Receiver Character Buffer and the concents of the Receiver Character Buffer (Character Dutter Coincide, Goes low who DR goes high and the RD1 – RD9 out- puts are different from the Sync Character output terminal (RD1:LSB RDg:MSB)  DR DR Received – Goes high when the received character output terminal (RD1:LSB RDg:MSB)  Data Received – Goes high when the received character has been transferred from the Receiver Shift Register to the Receiver Buffer Register  DR does not go high for the first Sync Character input. It is reset when DRR is driven low.  20 OE Overrun Eror – OE = "I" shows that DR was still high when the received character is transferred from the Receiver Shift Register to the Receiver Shift Register to the Receiver Shift Register to the Receiver Buffer Register CoE is reset if DR is low when the received character is transferred from the Receiver Shift Register to the Receiver Buffer Register Empty – TGBE = "I" when the transmitter character buffer is generally to the Receiver Buffer Register Empty – TGBE = "I" when the transmitter character buffer is reset when TGBL is driven low "TGBE = "I" when the transmitter character buffer is reset when: (1) STR = "O". (2) When a synchronous character is being transmitted. It is reset when: (1) STR = "O". (2) When a synchronous character is being transmitted. It is reset when: (1) STR = "O". (2) When a synchronous character is being transmitted. It is reset when: (1) STR = "O". (2) When a synchronous character is being transmitted that the reset when: (1) STR = "O". (2) When the synchronous character is being transmitted. It is reset when: (1) STR = "O". (2) When the synchronous character is being transmitted to be loaded into the SYNC Character Transmitter data output. TO = "I" in the closed mode.  25 TO Transmitter Data Inputs – Transmitter data output. TO = "I" in the closed mode.  26 SYNC SYNC Character In the Closed Mode, the SYNC Data Care the ordi				tinuous "1"s are received, after receiving the flag. Goes low on the rising edge of DR or OE commands.				
DR   Data Received — Goes high when the received character has been transferred from the Receiver Shift Register to the Receiver Buffer Register	10		chronization has occurred, or whenever the con- tents of the Sync Character Buffer and the contents of the Receiver Character Buffer coincide. Goes low when DR goes high and the RD1 — RD8 out-	it receives 15 consecutive "1"s. Goes low on the				
Register to the Receiver Buffer Register   DR does not go high for Flag. Abort or Isla P terms. It is reset when I) DRR = "0", (2) On rising edge of OE, (3) Seven (7) successive "1", and be the received. The receiving shift register to the receiving buffer register of the Receiver Buffer Register to the Receiver Shift Register To the Receiver Shift Register To the Receiver Buffer Register To the Receiver Buffer Register To the Receiver Buffer Register To the Receiver Buffer Register To the Receiver Buffer Register To the Receiver Buffer Register To the Receiver Buffer Register To the Receiver Buffer Register To the Receiver Buffer Register Fift Register To the Receiver Buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer Register Empty — TCBE = "1" when the transmitter Character buffer in the synchronous character is being transmitted. It is reset when: (1) STRF = "0", (2) When C "0" in the data transmits on of data commences  25	11 – 18	RD8 - RD1	Receiver Data Outputs - Received character output	terminal (RD <sub>1</sub> :LSB RD <sub>8</sub> :MSB)				
Overum Error — QE	19	DR	Register to the Receiver Buffer Register  DR does not go high for the first Sync Character	DR does not go high for Flag, Abort or Idle Pat- terns. It is reset when (1) DRR = "0", (2) On the rising edge of OE, (3) Seven (7) successive "1"s				
receiving shift register to the receiving buffer register   OE is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset if DR is reset in the Receiver Shift Register to the Receiver Buffer Register   SF Power Supply	20	OE		igh when the received character is moved from the				
21			receiving shift register to the receiving buffer register  OE is reset if DR is low when the received character is transferred from the Receiver Shift Register to					
22    VSS	21	Vpp		Dwer Supply				
TCBE Transmitter Character Buffer Register Empty — TCBE = "1" when the transmitter character buffer is empty.  TCBE is reset when TCBL is driven low  TCBE is reset when TCBL is driven low  TCBE is reset when TCBL is driven low  TCBE is reset when TCBL is driven low  TCBE is reset when TCBL is driven low  TCBE is reset when TCBL is driven low  TCBE is reset when: (1) TCBL = "0", (2) When C "0" in the data transmission mode, (3) One-hibit before ABTT goes hibit before ABTT goes h								
TCBE is reset when TGBL is driven low "0" in the data transmission mode, (3) One-hi bit before ABTT goes higher a synchronous character is being transmitted. The seek when: (1) SNTR = "1" when a synchronous character is being transmitted. The seek when: (1) SNTR = "0", (2) when transmission of data commences of data commences.  25 TO Transmitter Output - Transmitter data output. TO = "1" in the closed mode.  26 - 33 TD_1 - TDB Transmitter Data Inputs - Transmitter data output. TO = "1" in the closed mode.  27 SYNC Character - In the Closed Mode, the SYNC Inie is used to select a SYNC character to be loaded into the SYNC Character Buffer. The selected SYNC character bluffer. The selected SYNC Character Buffer. The selected SYNC character bluffer. The selected SYNC character suntil a Closing Flag or a Abort Pattern is transmitted.  35 SNTR SYNC Character Transmit Reset — When SNTR is driven low, SYNT is reset to "0". (1) The SOC Dutput is reset to "0". (2) The Close Flag will be transmitted or occur: (1) TCBC Dutput is reset to "0". (2) The Close Flag will be transmitted after the end of trans of the current data character or "0". (2) The Close Flag will be transmitted after the end of trans of the current data character or "0". (2) The Close Flag will be transmitted after the end of trans of the current data character or "0". (2) The Close Flag will be transmitted to "0". (2) The Close Flag will be transmitted to "0". (2) The Close Flag will be transmitted to "0". (2) The Close Flag will be transmitted to "0". (2) The Close Flag will be transmitted to "0". (2) The Close Flag will be transmitted to "0". (2) The Close Flag will be transmitted to "0". (2) The Close Flag will be transmitte	23		Transmitter Character Buffer Register Empty - TCB	E = "1" when the transmitter character buffer is				
ABTT synchronous character is being transmitted. It is reset when: (1) SNTR = "0", (2) when transmission of data commences  25 TO Transmitter Dutput — Transmitter data output. TO = "1" in the closed mode.  26 — 33 TD_1 — TD_8 Transmitter Data Inputs — Transmitter character input. (TD_1 = LSB, TD_8 = MSB)  34 SYNC  ZIP  In in is used to select a SYNC character to be loaded pine in the SYNC Character is loaded into the buffer on the rising edge of TCBL and is selected as follows: (1) When SYNC = "0", the character placed on the TD_1 — TDg inputs is loaded, (2) When SYNC = "1", 16 Hexacedimal is loaded to the total to the total to the synchronous Mode: the SYNC character Buffer Load — (1) In the closed Mode: the SYNC Character Buffer Load — (1) In the closed Mode: the SYNC Character Buffer is loaded with the data of the single edge of TCBL. If the SYNC input is low, be buffer is loaded with the data of the single edge of TCBL. If the SYNC input is low, be buffer is loaded with the data of the single edge of TCBL. If the SYNC input is low, be buffer is loaded with the data of the current data character. Stoaded with the data character is loaded wit			TCBE is reset when $\overline{TCBL}$ is driven low					
26 - 33   TD_1 - TD_8   Transmitter Data Inputs - Transmitter character input. (TD_1 = LSB, TD_8 = MSB)	24		synchronous character is being transmitted. It is reset when: (1) SNTR = "0", (2) when transmis-	Abort Pattern Transmit — ABTT = "1" when an Abort Pattern is being transmitted				
SYNC   SYNC Character — In the Closed Mode, the SYNC   Zero Insertion Prohibit — When ZIP is driven line is used to select a SYNC character to be loaded into the SYNC Character Buffer in to the SYNC character is loaded into the buffer on the rising edge of TCBL and is selected as follows:   11) When SYNC = "0", the character placed on the TD1 — TDg inputs is loaded, (2) When SYNC = "1", 16 Hexadecimal is loaded. (3) When SYNC = "1", 16 Hexadecimal is loaded. (4) When SYNC = "1", 16 Hexadecimal is loaded. (7) When SYNC = "1", 16 Hexadecimal is loaded. (7) When SYNC = "1", 16 Hexadecimal is loaded. (8) When SYNC = "1", 16 Hexadecimal is loaded. (9) When SYNC = "1", 16 Hexadecimal is loaded. (1) In the Closed Mode: the SYNC Character Transmit Reset — When SNTR is driven low, SYNT is reset to "0". (1) TOBE Output is reset to "0", (2) The Close Flag will be transmitted after the end of trans of the current data character. (1) TOBE Coutput is low, the buffer is loaded with the date dracter. (1) In the Basic SYNC Character Buffer is loaded with (16) Hex. (2) In the Basic SYNC or SDLC Modes: When T is driven low (a) TOBE is reset to "0" and (b) the data character on the TD1 — TDg inputs is loaded with the data character on the TD1 — TDg inputs is loaded with Tobe SYNC or SDLC Modes: When T is driven low (a) TOBE is reset to "0" and (b) the data character on the TD1 — TDg inputs is loaded with the data character on the TD1 — TDg inputs is loaded with Tobe SYNC or SDLC Modes: When T is driven low (a) TOBE is reset to "0" and (b) the data character on the TD1 — TDg inputs is loaded with the data character on the TD1 — TDg inputs is loaded with the data character on the TD1 — TDg inputs is loaded with Tobe SYNC or SDLC Modes: When T is driven low (a) TOBE is reset to "0" and (b) the data character on the TD1 — TDg inputs is loaded with the data character on the TD1 — TDg inputs is loaded with the data character.  37	25	TO	Transmitter Output - Transmitter data output. TO	"1" in the closed mode.				
Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   Simple   S								
CFT		ZIP	line is used to select a SYNC character to be loaded into the SYNC Character Buffer. The selected SYNC character is loaded into the buffer on the rising edge of TCBL and is selected as follows:  (1) When SYNC = "0", the character placed on the TD <sub>1</sub> — TDg inputs is loaded, (2) When SYNC = "1", 16 Hexadecimal is loaded.	low, zero-insertion will be prohibited for all subse- quent data characters until a Closing Flag or an Abort Pattern is transmitted.				
rising edge of TCBL. If the SYNC input is low, the buffer is loaded with the data on the TO <sub>1</sub> – TOg if SYNC is high, the buffer is loaded with (16) Hex. (2) In the Basic SYNC or SDLC Modes: When To is driven low (a) TCBE is reset to "0" and (b) the data character on the TO <sub>1</sub> – TOg inputs is loaded the Transmitter Character Buffer. The loaded character is latched on the rising edge of TCBL.  37 TC Transmitter Clock – Clock input for transmission.  38 MS2 Mode Select 2  39 MS1 MS2 Mode Select 1  Used to select one of three modes.  MS1 MS2 MODE  L L Closed Mode  L H Closed Mode  L H Basic Synchronous Mode  H L Basic Synchronous Mode  In the closed mode TO and RD1 – RDg are high, all other outputs are low.  40 MRL Mode Control Register Load – When MRL is low, the operational mode is selected by the current stroof MS1 and MS2. When MRL goes high, the operational mode is latched based upon the status of MS and MS2.	. 35		SYNC Character Transmit Reset – When SNTR is driven low, SYNT is reset to "0".  Closing Flag Transmit – During transmission low causes the following operations to occur (1) TCBE Output is reset to "0". (2) The Clc Flag will be transmitted after the end of tran					
38   MS2   Mode Select 2	36	TCBL	rising edge of TCBL. If the SYNC input is low, the bi if SYNC is high, the buffer is loaded with (16) Hex. I is driven low (a) TCBE is reset to "0" and (b) the dat	uffer is loaded with the data on the TD <sub>1</sub> - TD <sub>8</sub> inputs; (2) In the Basic SYNC or SDLC Modes: When TCBL to character on the TD <sub>1</sub> - TD <sub>8</sub> inputs is loaded into				
Mode Select 1   Used to select one of three modes.   MS1								
MRL Mode Control Register Load — When MRL is low, the operational mode is selected by the current str of MS <sub>1</sub> and MS <sub>2</sub> . When MRL goes high, the operational mode is latched based upon the status of MS and MS <sub>2</sub> .  41 VCC +5V Power Supply			Mode Select 2           Mode Select 1           Used to select one of three modes.           MS1         MS2         MODE           L         L         Closed Mode           L         H         Closed Mode           H         L         Basic Synchronous Mode           H         H         SDLC Synchronous Mode					
56	40	MRL	Mode Control Register Load — When MRL is low, th of MS <sub>1</sub> and MS <sub>2</sub> . When MRL goes high, the operatio and MS <sub>2</sub> .	e operational mode is selected by the current status nal mode is latched based upon the status of MS <sub>1</sub>				
42 NC No Connection								
	42	NC	No Con	nection				

### 7


### TIMING WAVEFORMS MODE SELECT



		<i>-</i>	
MODE	MS <sub>1</sub>	MS <sub>2</sub>	MRL
Closed	0	-0 or 1	7
Basic Sync	1	1	1_5
SDLC	1	1	7




TRANSMITTER SECTION





CFT

TCBL



RECEIVER SECTION






 ${\rm T_a} = 0^{\rm o}{\rm C~to~+70^{\rm o}{\rm C}},~{\rm V_{DD}} = 12{\rm V} + 5\%,~{\rm V_{CC}} = 5{\rm V} \pm 5\%,~{\rm V_{BB}} = -5{\rm V} \pm 5\%$ 

DC	CHA	RACI	ERIS	TICS

			Limits			. /
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input High Voltage	VIH	3.0		$V_{DD}$	٧	With Built-in
Input Low Voltage	VIL			0.8	V	pull-up resistors
Output Leakage Current	loL	-20		20	μΑ	$-V_0 = 0.4 \text{ to } 3.5 \text{V}$
						(CS)= 3.5V
Output High Voltage	V <sub>OH</sub>	3.5			٧	I <sub>OH</sub> =100μA
Output Low Voltage	VoL			0.4	V	I <sub>OL</sub> = 1.6mA
Input Low Current	1 <sub>IL</sub>			-1.4	mA	V <sub>IL</sub> = 0.4V
V <sub>DD</sub> Supply Current	IDD		15	20	mΑ	
V <sub>CC</sub> Supply Current	Icc		40	65	mA	,
V <sub>BB</sub> Supply Current	IBB		-0.2	-2.0	mA	
Fan-out	N			1		Standard TTL Load

		Limits		Limits		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input Capacitance	CIN			20	pf	f=1 MHz
Output Capacitance	COLIT			20	pf	f = 1 MHz

**CAPACITANCE** 



<b>PACKAGE</b>	OUTLINE
μPD379D	

ITEM	MILLIMETERS	INCHES
Α	53.5 MAX	2.1 MAX
В	1.35	0.05
С	2.54	0.10
D	50.80	2.0
F	1.27	0.05
G	2.54 MAX	0.10 MIN
Н	· 1.0 MIN	0.04 MIN
1	4.2 MAX	0.17 MAX
J	5.2 MAX	0.21 MAX
К	15.24	0.60
L	13.50	0.53
М	0.3	0.012

BASIC

SYNC MODE

SDLC MODE UNDER RUN

NOT FLAG

2


1) SEVEN SUCCESSIVE "1" 'S RECEIVED
2) "0" RECEIVED AFTER 7-14 SUCCESSIVE
3) OVER 15 SUCCESSIVE "1" 'S RECEIVED.

1

SP379-8-77-GN-CAT

269

RECEIVER STATE DIAGRAM



# SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER

### DESCRIPTION

The  $\mu$ PD765 is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The  $\mu$ PD765 provides control signals which simplify the design of an external phase locked loop, and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Interface.

Hand-shaking signals are provided in the  $\mu$ PD765 which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the  $\mu$ PD8257. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor every time a data byte is available. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the  $\mu$ PD765 and DMA controller.

There are 15 separate commands which the  $\mu$ PD765 will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

Read Data	Scan High or Equal	Write Deleted Data
Read ID	Scan Low or Equal	Seek
Read Deleted Data	Specify	Recalibrate (Restore to Track 0
Read a Track	Write Data	Sense Interrupt Status
Scan Equal	Format a Track	Sense Drive Status

### **FEATURES**


Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The µPD765 offers many additional features such as multiple sector transfers in both read and write with a single command, and full IBM compatibility in both single and double density modes.

- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector
- Multi-Sector and Multi-Track Transfer Capability
- Drive Up to 4 Floppy Disks
- Data Scan Capability Will Scan a Single Sector or an Entire Cylinder's Worth of Data Fields, Comparing on a Byte by Byte Basis, Data in the Processor's Memory with Data Read from the Diskette
- Data Transfers in DMA or Non-DMA Mode
- Parallel Seek Operations on Up to Four Drives
- Compatible with Most Microprocessors Including 8080A, 8085A, μPD780 (Z80TM)
- Single Phase 8 MHz Clock
- Single +5 Volt Power Supply
- Available in 40 Pin Plastic Dual-in-Line Package

### PIN CONFIGURATION

۲	(EŽE I	ч	ı	_		40	⊢ vcc
	RD	d	2			39	RW/SEEK
,	WR	d	3			38	LCT/DIR
	cs	Ц	4			37	FF/STP
	A <sub>0</sub>	d	5			36	HDL
	$DB_0$	d	6			35	RDY
	$DB_1$	d	7			34	WP/TS
	$DB_2$	d	8		_	33	FLT/TRO
	$DB_3$	d	9	μPI	)	32	□ PS <sub>0</sub>
	DB4	H	10	76	5	31	□ PS <sub>1</sub>
	$DB_5$	d	11			30	□ wda
	DB <sub>6</sub>	d	12			29	□ ∪s <sub>0</sub>
:	DB7	d	13			28	□ US <sub>1</sub>
	DRC	þ	14			27	Дно.
	DACK	d	15			26	МЕМ
	TC	d	16			25	□ WΕ
	IDX	чd	17			24	□ vce
	INT		18			23	□ RD
	CLK		19			22	RDW
	GNE	bЦ	20			21	□ wcĸ

### **BLOCK DIAGRAM**



0°C to +70°C ABSOLUTE MAXIMUM 0°C to +125°C RATINGS\*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ} C$ 

 $T_a = 0^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{CC} = +5V \pm 5\%$  unless otherwise specified.

PARAMETER	CVMDOL		LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP ①	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	
Input High Voltage	VIH	2.5		V <sub>CC</sub> + 0.5	V	
Output Low Voltage	VOL			0.45	V	IOL = 1.6 mA
Output High Voltage	Vон	2.4		Vcc	٧	IOH = $-150 \mu$ A for Data Bus IOH = $-80 \mu$ A for other outputs
Input Low Voltage (CLK + WR Clock)	V <sub>IL</sub> (Φ)	-0.5		0.8	٧	
Input High Voltage (CLK + WR Clock)	VIH(Φ)	V <sub>CC</sub> - 0.75		V <sub>CC</sub> + 0.5	<b>&gt;</b>	
VCC Supply Current	lcc		85	130	mA	
Input Load Current	ILI.			10	μΑ	VIN = VCC
(All Input Pins)	'LI			-10	μΑ	V <sub>IN</sub> = 0V
High Level Output Leakage Current	ILOH			10	μΑ	VOUT = VCC
Low Level Output Leakage Current	lol			-10	μΑ	V <sub>OUT</sub> = 0V

Note: ① Typical values for T<sub>a</sub> = 25°C and nominal supply voltage.

### DC CHARACTERISTICS

### PIN IDENTIFICATION

PIN INPUT/ CONN					
NO.	SYMBOL	NAME	OUTPUT	то	FUNCTION
1	RST	Reset	Input	Processor	Places FDC in idle state. Resets output lines to FDD to "0" (low).
2	RD	Read-	Input①	Processor	Control signal for transfer of data from FDC to Data Bus, when "O" (low).
3	WR	Write	Input(1)	Processor	Control signal for transfer of data to FDC via Data Bus, when "0" (low).
4	cs	Chip Select	Input	Processor	IC selected when "0" (low), allowing RD and WR to be enabled.
5	Α <sub>0</sub>	Data/Status Reg Select	Input(1)	Processor	Selects Data Reg $(A_0=1)$ or Status Reg $(A_0=0)$ contents of the FDC to be sent to Data Bus.
6-13	DB <sub>0</sub> -DB <sub>7</sub>	Data Bus	Input/① Output	Processor .	Bi-Directional 8-bit Data Bus.
14 ·	DRQ	Data DMA Request	Output	DMA .	DMA Request is being made by FDC when DRQ="1".
15	DACK	DMA Acknowledge	Input.	DMA	DMA cycle is active when "0" (low) and Controller is performing DMA transfer.
16	TC	Terminal Count	Input	DMA .	Indicates the termination of a DMA transfer when "1" (high).
17	IDX	Index	Input	FDD.	Indicates the beginning of a disk track.
18	INT	Interrupt	Output	Processor	Interrupt Request Generated by FDC.
19	CLK	Clock	Input		Single Phase 8 MHz Squarewave Clock.
20	GND	Ground			D.C. Power Return.
21 .	WCK	Write Clock	Input		Write data rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM.
22	RDW	Read Data Window	Input	Phase Lock Loop	data from FDD.
23	RDD	Read Data	Input	FDD	Read data from FDD, containing clock and data bits.
24	vco	VCO Sync	Output	Phase Lock Loop	enables VCO when "1".
25	WE	Write Enable	Output	FDD	Enables write data into FDD.
26	MFM	MFM Mode	Output	Phase Lock Loop	MFM mode when "1", FM mode when "0".
27	HD	Head Select	Output	FDD	Head 1 selected when "1" (high), Head 0 selected when "0" (low).
28,29	US <sub>1</sub> ,US <sub>0</sub>	Unit Select	Output.	FDD	FDD Unit Selected.
30	WDA	Write Data	Output	FDD	Serial clock and data bits to FDD.
31,32	PS <sub>1</sub> , PS <sub>0</sub>	Precompensation (pre-shift)	Output	FDD	Write precompensation status during MFM mode. Determines early, late, and normal times.
33	FLT/TR <sub>0</sub>	Fault/Track 0	Input	FDD	Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode.
34	WP/TS	Write Protect/ Two-Side	Input	FDD	Senses Write Protect status in Read/ Write mode, and Two Side Media in Seek mode.
35	RDY	Ready	Input	FDD .	Indicates FDD is ready to send or receive data.
36	HDL	Head Load	Output	, FDD	Command which causes read/write head in FDD to contact diskette.
37	FR/STP	FIt Reset/Step	Output	FDD	Resets fault F.F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode.
38	LCT/DIR	Low Current/ Direction	Output	FDD	Lowers Write current on inner tracks in Read/Write mode, determines direction head will step in Seek mode.
39	RW/SEEK	Read Write/SEEK	Output	FDD <u></u>	When "1" (high) Seek mode selected and when "0" (low) Read/Write mode selected.
40	Vcc	+5V			D.C. Power
	00		L		

Note: 1 Disabled when CS = 1.

### AC CHARACTERISTICS

•		-	LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP 1	MAX	UNIT	CONDITIONS
Clock Period	ФСҮ	1.0	8.0	9.0	MHz	
Clock Active (High)	Φ0	35			ns -	
Clock Rise Time	Φr			20	ns	
Clock Fall Time	Φf			20	ns	
A <sub>0</sub> , CS, DACK Set Up Time to RD ↓	TAR	30			ns	
A <sub>0</sub> , CS, DACK Hold Time from RD ↑	TRA	5.0			ns	
RD Width	TRR	300			ns	
Data Access Time from RD ↓	TRD			200	ns	
DB to Float Delay Time from RD ↑	TDF	20		100	ns	
A <sub>0</sub> , CS, DACK Set Up Time to WR ↓	TAW	50			ns	
A <sub>0</sub> , CS, DACK Hold Time to WR ↑	TWA	30			ns	
WR Width	Tww	300			ns	
Data Set Up Time to WR ↑	T <sub>DW</sub>	250			ns	
Data Hold Time from WR ↑	TWD	30			ns	
INT Delay Time from RD ↑	TRI			500	ns	
INT Delay Time from WR ↑	TWI			500	ns	
DRQ Cycle Time	TMCY	13			μs	
DRQ Delay Time from DACK ↑	TAM			1.0	μs	
WR or RD Response Time from DRQ↑	TRWM	1.0			μs	
TC Width	TTC	300			ns	
Rest Width	TRST	3.0			μs	
WCK Cycle Time	TCY		2 or 4② 1 or 2		μs	MFM = 0 MFM = 1
WCK Active Time (High)	т <sub>0</sub>	150	250	350	ns	
WCK Rise Time	Tr			30	ns	
WCK Fall Time	Tf			30	ns	
Pre-Shift Delay Time from WCK ↑	T <sub>CP</sub>	20		150	ns	
WDA Delay Time from WCK ↑	TCD	20		150	ns	
RDD Active Time (High)	TRDD	100			ns	
Window Cycle Time	TWCY		2,0 1,0		μs	MFM = 0 MFM = 1
Window Hold Time to/from RDD	T <sub>RDW</sub> T <sub>WRD</sub>	100	*		ns	
US0, 1 Hold Time to RW/SEEK ↑	Tus	12			μs	
SEEK/RW Hold Time to LOW CURRENT/ DIRECTION ↑	T <sub>SD</sub>	7			μs	
LOW CURRENT/DIRECTION Hold Time to FAULT RESET/STEP †	T <sub>DST</sub>	1.0			μs	8 MHz Clock Period
US <sub>0, 1</sub> Hold Time from FAULT RESET/STEP 1	TSTU	1.0			μs	
STEP Active Time (High)	TSTP		5,0		μs	
LOW CURRENT/DIRECTION Hold Time from FAULT RESET/STEP ↓	TSTD	5,0			μs	
STEP Cycle Time	T <sub>SC</sub>	3		3	ms	
FAULT RESET Active Time (High)	TFR	8.0		10	μs	8 MHz Clock Period

 $T_a = 25^{\circ}C$ ; f = 1 MHz


PARAMETER	SYMBOL		LIMITS			TEST		
TANAMETER	3 T WIDOL	MIN	TYP	MAX	UNIT	CONDITIONS		
Clock Input Capacitance	$C_{IN(\Phi)}$			35	pF			
Input Capacitance	CIN			10	pF	All Pins Except Pin Under Test Tied to AC Ground		
Output Capacitance	COUT			20	pF	. Test Fied to AC Ground		

CAPACITANCE


Notes: ① Typical values for  $T_a = 25^{\circ}$  C and nominal supply voltage.
② The former value of 2 and 1 are applied to Standard Floppy, and the latter value of 4 and 2 are applied to Mini-floppy.

③ Under Software Control. The range is from 1 ms to 16 ms at 8 MHz Clock Period, and 2 to 32 ms at 4 MHz Clock Period.

### TIMING WAVEFORMS




### **FDD READ OPERATION**




	PRESHIFT 0	PRESHIFT 1
NORMAL	. 0	0
LATE	, 0	1
EARLY	1	Q
INVALID	. 1	. 1

### μPD765



## TIMING WAVEFORMS (CONT.)

### FDD READ OPERATION



Note: Either polarity data window is valid.



INTERNAL REGISTERS

The  $\mu$ PD765 contains two registers which may be accessed by the main system processor; a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), which stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and  $\mu$ PD765.

The relationship between the Status/Data registers and the signals  $\overline{RD},\overline{WR},$  and  $A_0$  is shown below.


A <sub>0</sub>	RD	WR	FUNCTION		
0	0	1	Read Status Register		
0	1	0	Illegal		
0	0	. 0	Illegal		
1	0	0	Illegal		
1	0	1	Read from Data Register		
1	1	0	Write into Data Register		

### INTERNAL REGISTERS (CONT.)

The bits in the Main Status Register are defined as follows:

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB <sub>0</sub>	FDD 0 Busy	D <sub>0</sub> B	FDD number 0 is in the Seek mode.
DB <sub>1</sub>	FDD 1 Busy	D <sub>1</sub> B	FDD number 1 is in the Seek mode.
DB <sub>2</sub>	FDD 2 Busy	D <sub>2</sub> B	FDD number 2 is in the Seek mode.
DB3	FDD 3 Busy	D <sub>3</sub> B	FDD number 3 is in the Seek mode.
DB <sub>4</sub>	FDC Busy	СВ	A read or write command is in process.
DB <sub>5</sub>	Non-DMA mode	NDM	The FDC is in the non-DMA mode.
DB <sub>6</sub>	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1" then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB <sub>7</sub>	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and RQM should be used to perform the handshaking functions of "ready" and "direction" to the processor.


The DIO and RQM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus.



Notes. A - Data register ready to be written into by processor

- B Data register not ready to be written into by processor
- C Data register ready for next data byte to be read by the processor
- D Data register not ready for next data byte to be read by processor

## PACKAGE OUTLINE μPD765C



ITEM	MILLIMETERS	INCHES				
Α'	51.5 MAX	2,028 MAX				
В	1,62	0,064				
С	2.54 ± 0.1	0.10 ± 0.004				
D	0.5 ± 0.1	0.019 ± 0.004				
E	48.26	1.9				
F	1.2 MIN	0.047 MIN				
G	2.54 MIN	0.10 MIN				
н	0.5 MIN	0.019 MIN				
1	5,22 MAX	0,206 MAX :				
J	5.72 MAX	0,225 MAX				
K	15.24	0,600				
Ł.,	13.2	0.520				
м	0.25 <sup>+ 0.1</sup> - 0.05	0.010 + 0.004				

### **COMMAND SEQUENCE**

The  $\mu$ PD765 is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the  $\mu$ PD765 and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase:

The FDC receives all information required to perform a particular

operation from the processor.

Execution Phase:

The FDC performs the operation it was instructed to do.

Result Phase:

After completion of the operation, status and other housekeeping

information are made available to the processor.

			<del> </del>	·	r	<del>`</del>	
PHASE	R/W	DATA BUS	DEMARKS	DU		DATA BUS	05046500
FRASE	n/vv	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	REMARKS	PHASE	R/W	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	REMARKS
		READ DATA		0	т	READ A TRACK	
Command	w	MT MF SK 0 0 1 1 0 X X X X X HD US1 US0	Command Codes	Command	w	0 MF SK 0 0 0 1 0 X X X X X HD US1 US0	Command Codes
	w	C	Sector ID information prior		l	X X X X X HD US1 US0	
	w	Н-	to Command execution		w	Н	Sector ID information prior to Command execution
	w				w	R	
	w	N			w	N	
	w				w		
	w	DTL-			w	DTL	
Execution			Data-transfer between the	Execution			Data-transfer between the
		*	FDD and main-system				FDD and main-system. FDC
Result	R	ST 0	Status information after				reads all of cylinders contents from index hole to EOT.
	R		Command execution	Ī			
	R	ST 2	Sector ID information after	Result	R	ST 0	Status information after Command execution
	R	———н———	Command execution		R		Command execution
	R		,		R	c	Sector ID information after
			<u></u>	ł	R	H	Command execution
Commoded		READ DELETED DATA		<u> </u>	R	N	
Command	w	MT MF SK 0 1 1 0 0 X X X X X HD US1 US0	Command Codes			· READ ID	
	w	C	Sector ID information	Command	w	0 MF 0 0 1 0 1 0	Commands
	w		Sector ID information prior to Command execution		w	X X X X X HD US1 US0	
	w			Execution			The first correct ID information
	w	N			l		on the Cylinder is stored in
	w	GPL		1			Data Register
	w	DTL		Result	R		Status information after
Execution			Data-transfer between the		R	ST 1 ———————————————————————————————————	Command execution
			FDD and main-system		R	c	Sector ID information during
Result	R		Status information after		R	——н———	Execution Phase
	R		Command execution		R	R	
	R	ST 2	Sector ID information after			FORMAT A TRACK	L
	R	н	Command execution	Command	w	0 MF 0 0 1 1 0 1	Command Codes
	R	R		Commune	w	X X X X X HD US1 US0	Command Codes
		WRITE DATA	L		w	N	Bytes/Sector
Command	w	MT MF 0 0 0 1 0 1	Command Codes	•	w	sc	Sectors/Track
Command	w	X X X X X HD US1 US0	Command Codes		w	GPL	Gap 3 Filler Byte
ì	w		Sector ID information prior	i	"		·
	w	———н———	to Command execution	Execution			FDC formats an entire cylinder
	w			Result	R	ST 0	Status information after
	w	EOT		1	R	ST 1	Command execution
	w	——————————————————————————————————————		1	R	c	In this case, the ID information
	W	DTL			R	H	has no meaning
Execution			Data-transfer between the	1	R	N	
			main-system and FDD			SCAN EQUAL	
Result	R	ST 0	Status information after	Command	w	MT MF SK 1 0 0 0 1	Command Codes
	R	ST 1————————————————————————————————————	Command execution		w	X X X X X HD US1 US0	
	R	C	Sector ID information after		w	c	Sector ID information prior
	R		Command execution	·	w	H	to Command execution
	R	N			w	N	
		WRITE DELETED DATA			w	EOT	
Command	w	MT MF 0 0 1 0 0 1	Command Codes	1	w	GPL	
	w	X X X X X HD US1 US0			1		
	w		Sector ID information prior	Execution	1		Data-compared between the FDD and main-system
	w	B	to Command execution	l	l .		
	w	N		Result	R	ST 0	Status information after Command execution
	w	EOT		l	R		
	w	——————————————————————————————————————		l	R		Sector ID information after
E			B		R		Command execution
Execution			Data-transfer between the FDD and main-system		R	N	
	_		· ·	l		· ·	
Result	R.	ST 0	Status information after Command execution	}			
	R	ST 2	1.60	ŀ			
	R	C	Sector ID information after		)	ì	'
	R		Command execution	1			
	R	N		1	1		
	L		L	L		1	<u> </u>

Note: 1 Symbols used in this table are described at the end of this section.

② A<sub>0</sub> should equal binary 1 for all operations.

<sup>3</sup> X = Don't care, usually made to equal binary 0.


					DA	TA BI	JS			·						D.	ATA	BU	s			
PHASE	R/W	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	REMARKS	PHASE	R/W	D <sub>7</sub>	D <sub>6</sub>	D	5 D	4 [	9	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	REMARKS
				5	CAN	LO	VOR	EQU	AL								REC	ALI	BRA	ATE		
Command	w	МТ	MF	SK	1	1	0	0	1	Command Codes	Command	W	0	0	(	) (	0	0	1	1	1	Command Codes
	w	×	Х	Х	X	×	HD	US1	US0			W	×	×	>	( ×	(	×	С	US1	USO	
	W					с				Sector ID information prior	Execution											Head retracted to Track 0
1	w	_								Command execution					s	ENS	E IN	TER	RUP	T ST	ATUS	
	W	_				N					Command	W	0	0	C	) (	)	1 -	0	0	0	Command Codes
	w					:01- 3PL-					Result	R					- ST (	)				Status information at the end
	W				5	STP —						R	_				-PCI	٧				of seek-operation about the FDC
Execution										Data-compared between the								SPEC	CIFY			
										FDD and main-system	Command	W	0	0	(	) (	) .	0	0	1	1	Command Codes
Result	R									Status information after		·W					_			- HU		
1 1	R· R					ST 1-				Command execution		- ٧٧			-					TATU		
	R				;	c —				Sector ID information after	Command	w	n	0				0		0	0	Command Codes
'	R	_				H			<del></del>	Command execution		w								-	USO	Command Codes
	R					N						• •	ı î	-								
,				s	CAN	HIG	I OR	EQU	AL		Result	R			_		ST	-				Status information about FDD
Command	W	MT	MF	SK	1	1	1	0	1	Command Codes				_	_			SEE				
	w	×	×	X	×	X	НD	US1	US0		Command	w	-	-			0				1 USO	Command Codes
	w					c				Sector ID information prior		w					-NC					:
	w					н— В—				Command execution	Execution	••										1
	w	_				N	<u></u>			* .									•			Head is positioned over proper Cylinder on
	w										1								• *	٠.		Diskette
	w					STP —							L									
Execution										Data-compared between the	ļ.,								ALIC			
										FDD and main-system	Command	w				Inva	ilid C	ode	s —			Invalid Command Codes (NoOp — FDC goes into Standby State)
Result	R R R				9					Status information after Command execution	Result	R					-ST	0 —				ST 0 = 80 (16)
	R R	_			_	с— н—				Sector ID information after Command execution		* 1										(10)
	R R					N —									_							

# COMMAND SYMBOL DESCRIPTION

SYMBOL	NAME .	DESCRIPTION
Α0	Address Line 0	$A_0$ controls selection of Main Status Register ( $A_0 = 0$ ) or Data Register ( $A_0 = 1$ )
С	Cylinder Number	C stands for the current 'selected Cylinder (track) number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector
D <sub>7</sub> ·D <sub>0</sub>	Data Bus	8-bit Data Bus, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
DTL Data Length		When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT End of Track		EOT stands for the final Sector number on a Cylinder.
GPL	Gap Length .	GPL stands for the length of Gap 3 (spacing between Sectors excluding VCO Sync. Field).
Н	Head Address	H stands for head number 0 or 1, as specified in ID field.
HD .	Head	HD stands for a selected head number 0 or 1. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 256 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write operation has
		occurred (0 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
MT	Multi-Track	If MT is high, a multi-track operation is to be performed. (A cylinder under both HD0 and HD1 will be read or written.)

SYMBOL	. NAME	DESCRIPTION
N	Number	N stands for the number of data bytes written in a Sector.
NCN-	New Cylinder Number	NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the com- pletion of SENSE INTERRUPT STATUS Command. Position of Head at present time.
R	Record	R stands for the Sector number, which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data Address Mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD. (1 to 16 ms in 1 ms increments.) Must be defined for each of the four drives.
ST 0 ST 1 ST 2 ST 3	Status 0 Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status-register (selected by A <sub>0</sub> = 0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.
STP		During a Scan operation, if STP = 1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP = 2, then alternate sectors are read and compared.
US0, US1	Unit Select	US stands for a selected drive number 0 or 1.

## COMMAND SYMBOL DESCRIPTION (CONT.)



### SYSTEM CONFIGURATION

### PROCESSOR INTERFACE

During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the  $\mu$ PD765. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the  $\mu$ PD765. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the  $\mu$ PD765 is required in only the Command and Result Phases, and NOT during the Execution Phase.

During the Execution Phase, the Main Status Register need not be read. If the  $\mu$ PD765 is in the NON-DMA Mode, then the receipt of each data byte (if  $\mu$ PD765 is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal ( $\overline{RD}$  = 0) will reset the Interrupt as well as output the Data onto the Data Bus. If the processor cannot handle Interrupts fast enough (every 13  $\mu$ s) then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the  $\overline{WR}$  signal performs the reset to the Interrupt signal.

If the  $\mu$ PD765 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The  $\mu$ PD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a  $\overline{D}$ ACK = 0 (DMA Acknowledge) and a  $\overline{R}D$  = 0 (Read signal). When the DMA Acknowledge signal goes low ( $\overline{D}$ ACK = 0) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a  $\overline{W}$ R signal will appear instead of  $\overline{R}D$ . After the Execution Phase has been completed (Terminal Count has occurred) then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The  $\mu$ PD765 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The  $\mu$ PD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after successfully completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the  $\mu$ PD765 to form the Command Phase, and are read out of the  $\mu$ PD765 in the Result Phase, must occur in the order shown in the Command Table. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the  $\mu$ PD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the  $\mu$ PD765 is ready for a new command. A command may be truncated (prematurely ended) by simply sending a Terminal Count signal to pin 16 (TC = 1). This is a convenient means of ensuring that the processor may always get the  $\mu$ PD765's attention even if the disk system hangs up in an abnormal manner.

### μPD765

#### **READ DATA**

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data hus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MF (MFM/FM), and N (Number of Bytes/Sector). Table 1 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette
0	0	00	(128) (26) = 3,328	26 at Side 0
0	. 1	. 01	(256)(26) = 6,656	or 26 at Side 1
1	0	00	(128) (52) = 6,656	26 at Side 1
1	1	01	(256)(52) = 13,312	Zo at Side i
0	0	01	(256) (15) = 3,840	15 at Side 0
0	1	02	(512)(15) = 7,680	or 15 at Side 1
1	.0	-01	(256) (30) = 7,680	15 at Side 1
1	1	02	(512) (30) = 15,360	15 at Side i
0	0	02	(512) (8) = 4,096	8 at Side 0
0	1	03	(1024)(8) = 8,192	or 8 at Side 1
1	0	02	(512) (16) = 8,192	8 at Side 1
1	1	03	(1024) (16) = 16,384	o at side i

Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 0, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

Status Register 2 to a 1 (high), and terminates the Read Data Command.

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the DM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27  $\mu$ s in the FM Mode, and every 13  $\mu$ s in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

# FUNCTIONAL DESCRIPTION OF COMMANDS

### FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

MT	EOT	E. 10 T	IDI	nformation	at Result P	hase
IVII	EOI	Final Sector Transferred to Processor	С	′ H	R ·	N
	1A	Sector 1 to 25 at Side 0				
	• OF	Sector 1 to 14 at Side 0	NC -	NC	R + 1	NC
	08	Sector 1 to 7 at Side 0		4, 1		
	1A	Sector 26 at Side 0	-			
	0F	Sector 15 at Side 0	C + 1	NC	R = 01	NC
0	08	Sector 8 at Side 0		1		
0	,1A	Sector 1 to 25 at Side 1				
	OF .	Sector 1 to 14 at Side 1	NC	NC .	R + 1	NC.
ļ	08	Sector 1 to 7 at Side 1				
	1A	Sector 26 at Side 1				
	0F	Sector 15 at Side 1	C + 1	NC	R = 01	NC
L	. 08	Sector 8 at Side 1				
	1A	Sector 1 to 25 at Side 0			- 11	
	0F	Sector 1 to 14 at Side 0	NC -	NC	R + 1 .	NC
	80	Sector 1 to 7 at Side 0				
	1A	Sector 26 at Side 0				
	0F	Sector 15 at Side 0	NC	LSB	R = 01	NC
1	08	Sector 8 at Side 0				
l '	1A	Sector 1 to 25 at Side 1			.15	
	0F	Sector 1 to 14 at Side 1	NC -	NC	- R + 1	·NC·
	08	Sector 1 to 7 at Side 1				,
	1A	Sector 26 at Side 1				
	0F	Sector 15 at Side 1	C + 1	LSB	R = 01	NC
	08	Sector 8 at Side 1				

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution,

2 LSB (Least Significant Bit): The least significant bit of H is complemented.

Table 2: ID Information When Processor Terminates Command

### WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified heat settling time (defined in the Specify Command), and begins reading ID Fields. When the current sector number ("F"), stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Tyrminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current store to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) mag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- Transfer Capacity
- Head Unload Time Interval
- EN (End of Cylinder) Flag
- ID Information when the processor terminates command (see Table 2
- ND (No Data) Flag Definition of DTL when N = 0 and when  $N \neq 0$

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 31  $\mu$ s in the FM mode, and every 15  $\mu$ s in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

### WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

### READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (lowl), it will read all the data in the sector and set the MD flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

### μPD765

#### **READ A TRACK**

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire contents of the track are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data on the track, Gap bytes, Address Marks and Data are all read as a continuous data stream. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the NDrflag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when EOT number of sectors have been read (EOT $_{max}$  = FF $_{hex}$  = 255 $_{dec}$ ). If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mask) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively):

#### READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively.

#### FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with non-sequential sector numbers, if desired.

After formatting each sector, the processor must send new values for C, H, R, and N to the  $\mu$ PD765 for each sector on the track. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R + 1 when it is read during the Result Phase. This incrementing and formatting continues for the whole cylinder until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes:

FORMAT	SECTOR SIZE	N	SC	GPL ①	GPL ②	REMARKS
	128 bytes/Sector	00	1A(16)	.07 (16)	1B(16)	IBM Diskette 1
FM Mode	256	01	0F(16)	OE(16)	2A(16)	IBM Diskette 2
	512	02	08	1B(16)	3A(16)	
	1024 bytes/Sector	03	04	_	. –	
FM Mode	2048	04	02	-	_	
	4096	05	01	-	-	
	256	01	1A(16)	OE(16)	36(16)	IBM Diskette 2D
	512	02	0F(16)	1B(16)	54(16)	
MFM Mode	1024	03	08	35(16)	74(16)	IBM Diskette 2D
IVIFIVI IVIOGE	2048	04	04	-	· -	
	4096	05	02	_	-	
	8192	06	01	-	_	

Table 3

Note: ① Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

Suggested values of GPL in format command.

FUNCTIONAL
DESCRIPTION OF
COMMANDS (CONT.)

### FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

#### SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system (Processor in NON-DMA mode, and DMA Controller in DMA mode). The FDC compares the data on a byte-by-by-te basis, and looks for a sector of data which meets the conditions of DFDD = DProcessor. DFDD  $\leq$  DProcessor. Ones complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremented (R + STP  $\rightarrow$  R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command: If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

001111111111111111111111111111111111111	STATUS R	EGISTER 2	COMMENTS		
COMMAND	BIT 2 = SN	BIT 3 = SH			
Scan Equal	b 1	1 0	DFDD = DProcessor DFDD = DProcessor		
Scan Low or Equal	0 0 . 1	1 0 0	DFDD = DProcessor DFDD < DProcessor DFDD & DProcessor		
Scan High or Equal	0 0 1	1 0 0	DFDD = DProcessor DFDD < DProcessor DFDD ≱ DProcessor		

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27  $\mu$ s (FM Mode) or 13  $\mu$ s (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

### SEE

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and if there is a difference performs the following operation:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.) PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at Opera

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

### **∠** PD765

#### RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 1 (high) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

#### SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
  - a. Read Data Command
  - b. Read a Track Command
  - c. Read ID Command
  - d. Read Deleted Data Command
  - e. Write Data Command

  - Format a Cylinder Command Write Deleted Data Command
  - h. Scan Commands
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

SEEK END BIT 5	INTERRUPT CODE		CAUSE
	BIT 6	BIT 7	CAUSE
0	1	1	Ready Line changed state, either polarity
1	0	0	Normal Termination of Seek or Recalibrate Command
1	1	0 -	Abnormal Termination of Seek or Recalibrate Command

Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Senses Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 0 to 240 ms in increments of 16 ms (00 = 0 ms, 01 = 16 ms, 02 = 32 ms, etc.). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 256 ms in increments of 2 ms (00 = 2 ms, 01 = 4 ms, 02 = 6 ms, etc.).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

### SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information.

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

**FUNCTIONAL** DESCRIPTION OF COMMANDS (CONT.)

# STATUS REGISTER IDENTIFICATION

ВІТ			DESCRIPTION			
NO.	NAME	SYMBOL	223			
	STATUS REGISTER 0					
D <sub>7</sub>	Interrupt Code	IC ,	D7 = 0 and D <sub>6</sub> = 0 Normal Termination of Command, (NT). Command was completed and properly executed.			
D <sub>6</sub>			D7 = 0 and D6 = 1 Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.			
			D <sub>7</sub> = 1 and D <sub>6</sub> = 0 Invalid Command issue, (IC). Command which was issued was never started.  D <sub>7</sub> = 1 and D <sub>6</sub> = 1			
		· ·	Abnormal Termination because during command execution the ready signal from FDD changed state.			
D <sub>5</sub>	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).			
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.			
D <sub>3</sub>	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set.  If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.			
D <sub>2</sub>	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.			
D <sub>1</sub>	Unit Select 1	US 1	These flags are used to indicate a Drive Unit			
D <sub>0</sub>	Unit Select 0	US 0	Number at Interrupt			
<u> </u>	STATUS REGISTER 1					
,D <sub>7</sub>	End of Cylinder	EN .	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.			
D <sub>6</sub>			Not used. This bit is always 0 (low).			
D <sub>5</sub>	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.			
D <sub>4</sub>	Over Run	OR	If the FDC is not serviced by the main-systems			
			during data transfers, within a certain time interval, this flag is set.			
Dз			Not used. This bit always 0 (low).			
D <sub>2</sub>	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR			
			Register, this flag is set.			
		:	During executing the READ ID Command, if the FDC cannot read the ID field without an error, then this flag is set.			
			During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.			

# STATUS REGISTER IDENTIFICATION (CONT.)

ВІТ			DESCRIPTION		
NO.	NAME	SYMBOL	DESCRIPTION		
STATUS REGISTER 1 (CONT.)					
D <sub>1</sub>	Not Writable	NW .	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Command, if the FDC detects a write protect signal from the FDD, then this flag is set.		
D <sub>0</sub>	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set.  If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set.  Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.		
		· · ·	ATUS REGISTER 2		
-	· · · · · · · · · · · · · · · · · · ·	317			
D <sub>7</sub>	Control Mark	СМ	Not used. This bit is always 0 (Iow).  During executing the READ DATA or SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.		
D <sub>5</sub>	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.		
D <sub>4</sub>	Wrong Cylinder	WC	This bit is related with the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.		
D <sub>3</sub>	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set.		
D <sub>2</sub>	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.		
D <sub>1</sub>	Bad Cylinder	ВС	This bit is related with the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.		
D <sub>0</sub>	Missing Address Mark in Data Field	MD	When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.		
		STA	ATUS REGISTER 3		
D <sub>7</sub>	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.		
D <sub>6</sub>	Write Protected	WP	This bit is used to indicate the status of the Write Protected signal from the FDD.		
D <sub>5</sub>	Ready	RY	This bit is used to indicate the status of the Ready signal from the FDD.		
D4	Track 0	T0	This bit is used to indicate the status of the Track 0 signal from the FDD.		
D <sub>3</sub>	Two Side	TS	This bit is used to indicate the status of the Two Side signal from the FDD.		
D <sub>2</sub>	Head Address	HD	This bit is used to indicate the status of Side Select signal to the FDD.		
D <sub>1</sub>	Unit Select 1	US 1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.		
D <sub>0</sub>	Unit Select 0	US <sub>j</sub> 0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.		

### **NEC Microcomputers, Inc.**

**NEC** μPD8155 μPD8156

# 2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER


### DESCRIPTION

The  $\mu$ PD8155 and  $\mu$ PD8156 are  $\mu$ PD8085A family components having 256 X 8 Static RAM, 3 programmable I/O ports and a programmable timer. They directly interface to the multiplexed  $\mu$ PD8085A bus with no external logic. The  $\mu$ PD8155 has an active low chip enable while the  $\mu$ PD8156 is active high.

### **FEATURES**

- 256 X 8-Bit Static RAM
- Two Programmable 8-Bit I/O Ports
- One Programmable 6-Bit I/O Port
- Single Power Supplies: +5 Volt
- Directly Interfaces to the μPD8085A
- Available in 40 Pin Plastic Packages

### PIN CONFIGURATION



\*μPD8155: CE μPD8156: CE


### μPD8155/8156

The  $\mu$ PD8155 and  $\mu$ PD8156 contain 2048 bits of Static RAM organized as 256 X 8. The 256 word memory location may be selected anywhere within the 64K memory space by using combinations of the upper 8 bits of address from the  $\mu$ PD8085A as a chip select.

FUNCTIONAL DESCRIPTION

The two general purpose 8-bit ports (PA and PB) may be programmed for input or output either in interrupt or status mode. The single 6-bit port (PC) may be used as control for PA and PB or general purpose input or output port. The  $\mu$ PD8155 and  $\mu$ PD8156 are programmed for their system personalities by writing into their Command/Status Registers (C/S) upon system initialization.

The timer is a single 14-bit down counter which is programmable for 4 modes of operation; see Timer Section.



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS\*

Note: 1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*Ta = 25°C

### PIN IDENTIFICATION

	PIN	l	
NO.	SYMBOL	NAME	FUNCTION
1, 2, 5 39, 38, 37	PC <sub>3</sub> , PC <sub>4</sub> , PC <sub>5</sub> PC <sub>2</sub> , PC <sub>1</sub> , PC <sub>0</sub>	Port C	Used as control for PA and PB or as a 6-bit general purpose port
3	TIMER IN	Timer Clock In	Clock input to the 14-bit binary down counter
4	RESET	Reset In	From µPD8085A system reset to set PA, PB, PC to the input mode
6	TIMER OUT	Timer Counter Output	The output of the timer function
7	IO/M	I/O or Memory Indicator	Selects whether operation to and from the chip is directed to the internal RAM or to I/O ports
8	CE/CE	Chip Enable	Chip Enable Input. Active low for $\mu$ PD8155 and active high for $\mu$ PD8156
9	RD	Read Strobe	Causes Data Read
10	WR	Write Strobe	Causes Data Write
11	ALE	Address Low Enable	Latches low order address in when valid
12-19	AD <sub>0</sub> – AD <sub>7</sub>	Low Address/Data	3-State address/data bus to interface directly to $\mu$ PD8085A
20	V <sub>SS</sub>	Ground	Ground Reference
21-28	PA <sub>0</sub> – PA <sub>7</sub>	Port A	General Purpose I/O Port
29-36	PB <sub>0</sub> – PB <sub>7</sub>	Port B	General Purpose I/O Port
40	V <sub>CC</sub>	5 Volt Input	Power Supply

DC CHARACTERISTICS  $T_a = 0^{\circ}C$  to +70°C;  $V_{CC} = 5V \pm 5\%$ 


			LIMITS			TEST	
PA	RAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Lo	w Voltage	VIL	-0.5		0.8	٧	
Input Hi	gh Voltage	V <sub>IH</sub>	2.0		VCC+0.5	٧.	
Output Low Voltage		VOL			0.45	٧.	IOL = 2 mA
Output I	High Voltage	Voн	2.4		4	٧	IOH = 400 μA
Input Le	akage	-HL		·	±10	μΑ	VIN = VCC to 0V
Output l	_eakage Current	l'L'O			±10	μΑ	0.45V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>
VCC Sup	ply Current	Ičc			180	mΑ	
Chip Enable	μPD8155	IIL (CE)			+100	μΑ	VIN = VCC to 0V
Leakage	μPD8156	IIL(CE)			-100	μΑ	AIM - AGG to OA

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = 5V \pm 5\%$ 


PARAMETER         SYMBOL         MIN         TYP         MAX         UNIT         CONDITIONS           Address to Latch Set Up Time         t.A.         50          ns         Address Hold Time after Latch         t.A.         80          ns           Address Hold Time after Latch         t.L.         100          ns         ns           Valid Data Out Delay from READ Control         t.D.         100          ns         ns           Address Stable to Date Out Valid         t.D.         100          ns         ns           Address Stable to Date Out Valid         t.D.         100          ns         ns           Address Stable to Date Out Valid         t.D.         100          ns         ns           Address Stable to Date Out Valid         t.D.         100          ns         ns           Address Stable to Date Method         t.D.         100          ns         ns           READ/WRITE Control Width         t.C.         250          ns         ns           READ/WRITE Control Width         t.C.         250          ns         ns           Becovery Time Betwee			. 1	IMIT	s		TEST CONDITIONS
Address Hold Time after Latch   1	PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	
Latch to READ/WRITE Control   1	Address to Latch Set Up Time	tAL	50			ns	
Valid Data Out Delay from READ Control         tpD         170         ns           Address Stable to Data Out Valid         tpD         400         ns           Latch Enable Width         tLL         100         ns           Data Bus Float After READ         tpDF         0         100         ns           READ/WRITE Control to Latch Enable         tCL         20         ns           READ/WRITE Control Width         tCC         250         ns           Data In to WRITE Set Up Time         t0w         150         ns           Data In Hold Time Atter WRITE         tWD         0         ns           MRITE to Port Output         tpV         400         ns           Port Input Setup Time         tpR         70         ns           Port Input Both Time         tpR         50         ns           Strobe to Buffer Full         tSBF         400         ns           Strobe to Buffer Full         tSBF         400         ns           Strobe to INTR On         tsI         400         ns           READ to INTR Off         tRDI         400         ns           Port Setup Time to Strobe Strobe         tpRS         50         ns           Port Setup Time to Strobe	Address Hold Time after Latch	tLA	80			ns	i i
Address Stable to Data Out Valid  Latch Enable Width  \$1_L\$  Latch Enable Width  \$1_L\$  100  18  READ/WRITE Control to Latch Enable  \$1_CL  20  18  READ/WRITE Control Width  \$1_CL  20  18  READ/WRITE Control Width  \$1_CL  20  18  READ/WRITE Control Width  \$1_CL  20  18  18  READ/WRITE Control Width  \$1_CL  250  18  18  19  10  10  10  10  10  10  10  10  10	Latch to READ/WRITE Control	tLC	100			ns	1
Latch Enable Width	Valid Data Out Delay from READ Control	tRD			170	ns	
Data Bus Float After READ	Address Stable to Data Out Valid	tAD			400	ns	
READ/WRITE Control to Latch Enable   10	Latch Enable Width	tLL	100			ns	
READ/WRITE Control Width   10C   250     ns	Data Bus Float After READ	tRDF	0		100	ns	1
Data In to WRITE Set Up Time	READ/WRITE Control to Latch Enable	tCL	20			ns	1
Data In Hold Time After WRITE   SWD   0	READ/WRITE Control Width	tcc	250			ns	}
Recovery Time Between Controls   TeV   300	Data In to WRITE Set Up Time	tDW	150			ns	
WRITE to Port Output   Sup	Data In Hold Time After WRITE	twD	0			ns	1
Port Input Setup Time	Recovery Time Between Controls	tRV	300			ns	
Port Input Hold Time	WRITE to Port Output	tWP			400	ns	
Port Input Hold Time	Port Input Setup Time	tpR	70		,	ns	
Strobe Width	Port Input Hold Time	tRP	50			ns	150 pr Load
READ to Buffer Empty	Strobe to Buffer Full	<sup>1</sup> SBF			400	ns	
Strobe to INTR On   15    400   ns	Strobe Width	tss	200			ns	
READ to INTR Off	READ to Buffer Empty	tRBE			400	ns	
Port Setup Time to Strobe Strobe	Strobe to INTR On	tsı			400	ns	1
Port Hold Time After Strobe   TPHS   120   ns	READ to INTR Off	†RDI			400	ns	
Strobe to Buffer Empty	Port Setup Time to Strobe Strobe	tPSS	50			ns	1
WRITE to Buffer Full   1/WBF   400   ns     WRITE to INTR Off   1 twi	Port Hold Time After Strobe	tPHS	120			ns	
WRITE to INTR Off	Strobe to Buffer Empty	†SBE			400	ns	
WRITE to INTR Off         t WI         400 ns           TIMER-IN to TIMER-OUT Low         tTL         400 ns	WRITE to Buffer Full	¹WBF	_	_	400	ns	
TIMER-IN to TIMER-OUT Low tTL 400 ns	WRITE to INTR Off	<del></del>			400	ns	1
	TIMER-IN to TIMER-OUT Low				400	ns	1
, rimeri   1400   ns	TIMER-IN to TIMER-OUT High	tTH			400	ns	1
Data Bus Enable from READ Control tRDE 10 ns	Data Bus Enable from READ Control	tRDE	10		Ī	ns	1

AC CHARACTERISTICS


### **TIMING WAVEFORMS**









### STROBED INPUT MODE




### STROBED OUTPUT MODE




### **BASIC INPUT MODE**



### BASIC OUTPUT MODE



### TIMER OUTPUT



### COUNTDOWN FROM 3 TO 0

320 ns MIN.

TRISE & TEALL t1

30 ns MAX. 80 ns MIN.

120 ns MIN.
TIMER-IN TO TIMER-OUT LOW (TO BE DEFINED). t2 tTL TIMER-IN TO TIMER-OUT HIGH (TO BE DEFINED). tTH

### **µPD8155/8156**

The Command Status Register is an 8-bit register which must be programmed before the  $\mu$ PD8155/8156 may perform any useful functions. Its purpose is to define the mode of operation for the three ports and the timer. Programming of the device may be accomplished by writing to I/O address XXXXX000 (X denotes don't care) with a specific bit pattern. Reading of the Command Status Register can be accomplished by performing an I/O read operation at address XXXXX000. The pattern returned will be a 7-bit status report of PA, PB and the Timer. The bit patterns for the Command Status Register are defined as follows:

# COMMAND STATUS REGISTER

#### **COMMAND STATUS WRITE**

TM2	TM1	IEB	IEA	PC <sub>2</sub>	PC <sub>1</sub>	PB	PA
					L		

#### where:

TM2-TM1	Define Timer Mode
IEB	Enable Port B Interrupt
IEA	Enable Port A Interrupt
PC2-PC1	Define Port C Mode
PB/PA	Define Port B/A as In or Out ①

The Timer mode of operation is programmed as follows during command status write:

TM2	TM1	TIMER MODE
0	0	Don't Affect Timer Operation
0	1	Stop Timer Counting
1	0	Stop Counting after TC
1	1	Start Timer Operation

Interrupt enable status is programmed as follows:

IEB/IEA	INTERRUPT ENABLE PORT B/A		
0	No		
1	Yes		

Port C may be placed in four possible modes of operation as outlined below. The modes are selected during command status write as follows:

PC <sub>2</sub>	PC <sub>1</sub>	PORT C MODE
0	0	ALT 1
0	. 1	ALT 3
1	0	ALT 4
1	1	ALT 2

The function of each pin of port C in the four possible modes is outlined as follows:

PIN	ALT 1	ALT 2	ALT 3 ②	ALT 4 ②
PC0	IN	OUT	A INTR	A INTR
PC1	IN .	OUT	A BF	A BF
PC2	IN	OUT	A STB	A STB
PC3	IN	OUT	OUT	B INTR
PC4	IN ·	OUT	OUT	B BF
PC5	IN	OUT	OUT	B ŠTB

Notes: ① PB/PA Sets Port B/A Mode: 0 = Input; 1 = Output

2 In ALT 3 and ALT 4 mode the control signals are initialized as follows:

CONTROL	INPUT	OUTPUT
STB (Input Strobe)	Input Control	Input Control
INTR (Interrupt Request)	Low	High
BF (Buffer Full)	Low	Low

# COMMAND STATUS REGISTER (CONT.)

#### **COMMAND STATUS READ**

TI	INTE	В	INTR	INTE	Α	INTR
''	В	BF	В	. A	BF	Α

Where the function of each bit is as follows:

ТІ	Defines a Timer Interrupt. Latched high at TC and reset after reading the CS register or starting a new count.
INTE B/A	Defines If Port B/A Interrupt is Enabled. High = enabled.
B/A BF	Defines If Port B/A Buffer is Full-Input Mode or Empty-Output Mode. High = active.
INTR B/A	Port B/A Interrupt Request. High = active.

The programming address summary for the status, ports, and timer are as follows:

I/O Address	Number of Bits	Function	
XXXXX000	8	Command Status	
XXXXX001	8	PA	
XXXXX010	8	PB	
XXXXX011	6	PC	
XXXXX100	8	Timer-Low	
XXXXX101	8	Timer-High	

### TIMER

The Internal Timer is a 14-bit binary down counter capable of operating in 4 modes. Its desired mode of operation is programmable at any time during operation. Any TTL clock meeting timer in requirements (See AC Characteristics) may be used as a time base and fed to the timer input. The timer output may be looped around and cause an interrupt or used as I/O control. The operational modes are defined as follows and programmed along with the 6 high bits of timer data.


M2	M1	Operation
0	0	High at Start, Low During Second Half of Count
0	1	Square Wave (Period = Count Length, Auto Reload at TC)
1	0	Single Pulse at TC
1	1	Single Pulse at TC with Auto Reload

Programming the timer requires two words to be written to the  $\mu$ PD8155/8156 at I/O address XXXXX100 and XXXXX101 for the low and high order bytes respectively. Valid count length must be between 2<sub>H</sub> and 3FFF<sub>H</sub>. The bit assignments for the high and low programming words are as follows:

Word	Bit Pattern							I/O Address	
High Byte	M <sub>2</sub>	M <sub>1</sub>	T13	T12	T11	T10	Т9	Т8	XXXXX101
Low Byte	T7	Т6	T5	T4	Т3	T2	T1	то	XXXXX100

The control of the timer is performed by TM2 and TM1 of the Command Status Word.

## $\mu$ PD8155/8156



PACKAGE OUTLINE μPD8155C μPD8156C

Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1,62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0,019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0,225 MAX
К	15.24	0,600
L	13.2	0.520
М	0.25 <sup>+ 0.1</sup> - 0.05	0.010 <sup>+</sup> 0.004 - 0.002

## **NEC Microcomputers, Inc.**



### **EIGHT-BIT INPUT/OUTPUT PORT**

### **DESCRIPTION**

The µPB8212 input/output port consists of an 8-bit latch with three-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the control and generation of interrupts to the microprocessor.

The device is multimode in nature and can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

### **FEATURES**

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current 0.25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to 8080A Processor
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count
- Available in 24-pin Plastic and Cerdip Packages

### PIN CONFIGURATION

DS <sub>1</sub>	ď٦		$\overline{}$	:	24	٧cc
MD				:	23	ĪŅŢ
DI <sub>1</sub>	□.3			:	22	DI8
$DO_1$	$d_4$			:	21	DO8
$DI_2$	<b>5</b>			2	20	DI7
$DO_2$	6		μРВ	1	19	DO <sub>7</sub>
DI <sub>3</sub>	- 1	8	3212	1	18	DI <sub>6</sub>
DO <sub>3</sub>	d۶			1	17	DO <sub>6</sub>
DI <sub>4</sub>	d <sub>9</sub>				16	DI <sub>5</sub>
DO <sub>4</sub>	<b>d</b> 10			÷.	15	DO <sub>5</sub>
STB	<b>□</b> 11				14	CLR
GND	<b>-</b> 12	- 1		٠.	13	DS <sub>2</sub>

### PIN NAMES

Data In
Data Out
Device Select
Mode
Strobe
Interrupt (Active Low)
Clear (Active Low)

### **μPB8212**

#### Data Latch

The 8 flip-flops that compose the data latch are of a "D" type design. The output (Q) of the flip-flop follows the data input (D) while the clock input (C) is high. Latching occurs when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input ( $\overline{CLR}$ ). (Note: Clock (C) Overrides Reset ( $\overline{CLR}$ ).)

#### **Output Buffer**

The output of the data latch (Q) are connected to three-state, non-inverting output buffers. These buffers have a common control line (EN); enabling the buffer to transmit the data from the outputs of the data latch (Q) or disabling the buffer, forcing the output into a high impedance state (three-state).

This high-impedance state allows the designer to connect the  $\mu$ PB8212 directly to the microprocessor bi-directional data bus.

#### **Control Logic**

The  $\mu$ PB8212 has four control inputs:  $\overline{DS}_1$ , DS<sub>2</sub>, MD and STB. These inputs are employed to control device selection, data latching, output buffer state and the service request flip-flop.

### DS<sub>1</sub>, DS<sub>2</sub> (Device Select)

These two inputs are employed for device selection. When  $\overline{DS}_1$  is low and  $DS_2$  is high  $(\overline{DS}_1 \cdot DS_2)$  the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

### Service Request Flip-Flop (SR)

The (SR) flip-flop is employed to generate and control interrupts in microcomputer systems. It is asynchronously set by the  $\overline{\text{CLR}}$  input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output (Q) of the (SR) flip-flop is connected to an inverting input of a "NOR" gate. The other input of the "NOR" gate is non-inverting and is connected to the device selection logic ( $\overline{DS}_1 \cdot DS_2$ ). The output of the "NOR" gate ( $\overline{INT}$ ) is active low (interrupting state) for connection to active low input priority generating circuits.

#### MD (Mode)

This input is employed to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is in the output mode (high) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic  $(\overline{DS}_1 \cdot DS_2)$ .

When MD is in the input mode (low) the output buffer state is determined by the device selection logic  $(\overline{DS}_1 \cdot DS_2)$  and the source of clock (C) to the data latch is the STB (Strobe) input.

#### STB (Strobe)


STB is employed as the clock (C) to the data latch for the input mode (MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop triggers on the negative edge of STB which overrides CLR.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ABSOLUTE MAXIMUM RATINGS\*

**FUNCTIONAL DESCRIPTION** 



STB	MD	(DS <sub>1</sub> · DS <sub>2</sub> )	DATA OUT
0	0	. 0	Three-State
1	0	0	Three-State
0	1	0	Data Latch
1	1	··· 0	Data Latch
0	0	.1	Data Latch
1	0	1	Data In
0	1	1	Data In
1	1	1	Data In

CLR	$(\overline{\text{DS}}_1 \cdot \text{DS}_2)$	STB	SR ②	INT
0	0.	0	1	1
0	1	0	1	0
1	0	0	3	3
1	1	0	1	1
1	0 -		0	0
1	1	0	1	0
1	1	abla	0	0

Notes: ① CLR resets data latch sets SR flip-flop. (No effect on output buffer)

- ② Internal SR flip-flop
- ③ Previous data remains

### DC CHARACTERISTICS

-	000	70°C.	1/00 -	· E37	+ E0/

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
PANAMETER	MIN TYP MAX		ONT	TEST CONDITIONS		
Input Load Current ACK, DS2,	ΙF		0.14	-0.25	mA	VF = 0.45V
CR, DI <sub>1</sub> - DI <sub>8</sub> Inputs		l				
Input Load Current MD Input	ΙF		-0.25	-0.75	mA	VF = 0.45V
Input Load Current DS <sub>1</sub> Input	IF		-0.26	-1.0	mA	VF = 0.45V
Input Leakage Current ACK,	1 <sub>R</sub>			. 10	μΑ	V <sub>R</sub> = 5.25V
DS, CR, DI <sub>1</sub> - DI <sub>8</sub> Inputs						
Input Leakage Current MD	l <sub>R</sub>			30	μΑ	V <sub>R</sub> = 5.25V
Input	,	1			-	
Input Leakage Current DS <sub>1</sub>	1 <sub>R</sub>			40	μΑ	V <sub>R</sub> = 5.25V
Input				4		
Input Forward Voltage Clamp	٧c		-0.85	-1,3	·v	1C = -5 mA
Input "Low" Voltage	۷ıL			0.85	٧	
Input "High" Voltage	٧ <sub>IH</sub>	2.0			V	
Output "Low" Voltage	VOL		0.26	0.45	٧	IOL = 15 mA
Output "High" Voltage	۷он	3.65	4.0		٧	I <sub>OH</sub> = -1 mA
Short Circuit Output Current	Isc	-15	-38	-75	mΑ	V0 = 0V
Output Leakage Current High	lo			20	μΑ	$V_0 = 0.45V/5.25V$
Impedance State						
Power Supply Current	Icc		103	130	mA	

## μPB8212


 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 

A C	CHI	D /	CTE	D	CT	100
AL	CHA	NKA	ハレーヒ	ĸ	151	いい

	0.44001	LIMITS					
PARAMETER	SYMBOL	MIN	MIN TYP MAX		UNIT	TEST CONDITIONS	
Pulse Width	tpw	30			ns	Inp	ut Pulse
Data To Output Delay	t <sub>pd</sub>		20	30	ns	Am	plitude = 2.5V
Write Enable To Output Delay	t <sub>we</sub>			40	ns	Inpu	ut Rise and Fall
Data Setup Time	t <sub>set</sub>	15			ns	Tim	ies = 5 ns
Data Hold Time	th	20			ns	Betv	ween 1V and 2V
Reset to Output Delay	t <sub>r</sub>			40	ns		surement made
Set To Output Delay	ts			- 30	ns	at 1	.5V with 15 mA
Output Enable/Disable Time	t <sub>e</sub> /t <sub>d</sub>			45	ns	1	and 30 pF Test Load
Clear To Output Delay	t <sub>c</sub>			55	ns	2	Test Load


Notes: ① R<sub>1</sub> =  $300\Omega/10K\Omega$ ; R<sub>2</sub> =  $600\Omega/1K\Omega$ 

②  $R_1 = 300\Omega$ ;  $R_2 = 600\Omega$ 



### TEST CIRCUIT

Note: ① Including Jig and Probe Capacitance




TIMING WAVEFORMS

 $T_a = 25^{\circ}C$ ;  $V_{CC} = +5V$ ;  $V_{BIAS} = 2.5V$ ; f = 1 MHz


		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		.7	,12	pF	DS <sub>1</sub> , MD
Input Capacitance	CIN		4	9	pF	DS <sub>2</sub> , CLR, STB, DI <sub>1</sub> - DI <sub>8</sub>
Output Capacitance	COUT		6	12	рF	DO <sub>1</sub> – DÒ <sub>8</sub>

1 This parameter is periodically sampled and not 100% tested

### TYPICAL CHARACTERISTICS




## μPB8212



PACKAGE OUTLINE μPB8212C/D

### μPB8212C (Plastic)

ITEM	MILLIMETERS	INCHES
Α	33 MAX	1.3 MAX
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
Н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0.6
L	13.2	0.52
М	0.25 <sup>+0.10</sup> -0.05	0.01 +0.004 -0.0019



### μPB8212D (Cerdip)

ITEM	MILLIMETERS	INCHES		
Α	33.5 MAX.	1.32 MAX.		
В	2.78	0.11		
С	2.54	0.1		
D	0.46	0.018		
E	27.94	1,1		
F	1.5	0.059		
G	2.54 MIN.	0.1 MIN.		
Н	0.5 MIN.	0.019 MIN.		
I	4.58 MAX.	0.181 MAX.		
J	5.08 MAX.	0.2 MAX.		
К	15.24	0.6		
L	13.5 0.53			
М	0.25 <sup>+0.10</sup> -0.05	0.01+0.004		

### PRIORITY INTERRUPT CONTROLLER

### **DESCRIPTION**

The µPB8214 is an eight-level priority interrupt controller. Designed to simplify interrupt driven microcomputer systems, the µPB8214 requires a single +5V power supply and is packaged in a 24 pin plastic Dual-in-line package.


The  $\mu$ PB8214 accepts up to eight interrupts, determines which has the highest priority and then compares that priority with a software created current status register. If the incoming requires is of a higher priority than the interrupt currently being serviced, an interrupt request to the processor is generated. Vector information that identifies the interrupting device is also generated.

The interrupt structure of the microcomputer system can be expanded beyond eight interrupt levels by cascading  $\mu$ PB8214s. The  $\mu$ PB8214's interrupt and vector information outputs are open collector and control signals are provided to simplify expansion of the interrupt structure.

### **FEATURES**

- Eight Priority Levels
- Current Status Register and Priority Comparator
- Easily Expanded Interrupt Structure
- Single +5 Volt Supply

### PIN CONFIGURATION




### PIN NAMES

Inputs		•						
R <sub>0</sub> ·R <sub>7</sub>	Request Levels (R <sub>7</sub> Hi	Request Levels (R7 Highest Priority)						
B <sub>0</sub> B <sub>2</sub>	Current Status							
SGS	Status Group Select .							
ÉCS	Enable Current Status							
INTE	Interrupt Enable							
CLK	Clock (INT F-F)	- 1						
ELR	Enable Level Read							
ETLG	Enable This Level Gro	up .						
Outputs								
$\overline{A_0}$ $\overline{A_2}$	Request Levels	Open						
ĪNT.	Interrupt (Act Low)	Collector ·						
ENLG	Enable Next Level Group							

7

BLOCK DIAGRAM



### General

The  $\mu$ PB8214 is an LSI device designed to simplify the circuitry required to implement an interrupt driven microcomputer system. Up to eight interrupting devices can be connected to a  $\mu$ PB8214, which will assign priority to incoming interrupt requests and accept the highest. It will also compare the priority of the highest incoming request with the priority of the interrupt being serviced. If the serviced interrupt has a higher priority, the incoming request will not be accepted.

A system with more than eight interrupting devices can be implemented by interconnecting additional  $\mu$ PB8214s. In order to facilitate this expansion, control signals are provided for cascading the controllers so that there is a priority established among the controllers. In addition, the interrupt and vector information outputs are open collector.

#### Priority Encoder and Request Latch

The priority encoder portion of the  $\mu$ PB8214 accepts up to eight active low interrupt requests ( $\overline{R}_0-\overline{R}_7$ ). The circuit assigns priority to the incoming requests, with  $\overline{R}_7$  having the highest priority and  $\overline{R}_0$  the lowest. If two or more requests occur simultaneously, the  $\mu$ PB8214 accepts the one having the highest priority. Once an incoming interrupt request is accepted, it is stored by the request latch and a three-bit code is output. As shown in the following table, the outputs, ( $\overline{A}_0-\overline{A}_2$ ) are the complement of the request level (modulo 8) and directly correspond to the bit pattern required to generate the one byte RESTART (RST) instructions recognized by an 8080A. Simultaneously with the  $\overline{A}_0-\overline{A}_2$  outputs, a system interrupt request ( $\overline{\text{INT}}$ ) is output by the  $\mu$ PB8214. It should be noted that incoming interrupt requests that are *not* accepted are not latched and must remain as an input to the  $\mu$ PB8214 in order to be serviced.

FUNCTIONAL DESCRIPTION

### FUNCTIONAL DESCRIPTION (CONT.)

			RE:	START	GENE	RATIO	N TAB	LE			
				D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	PRIORIT REQUES		RST	1	1	Ā <sub>2</sub> ⟨	A <sub>1</sub>	A <sub>0</sub>	1	1	1
	LOWEST	$\overline{R_0}$	7	1	1	1	1	1	1	1	1
1		$R_1$	6	1,	1	1	1	۰,0	1 ·	1	1
		$\overline{R}_2$	5	1	1	1	0	1	1	1	1
		$R_3$	4	1	1	1	0	0	1	1	1
-		R <sub>4</sub>	3 .	. 1	1	0	1	1	1	1	1
		R <sub>5</sub>	2	. 1	. 1	0	1	0	1	1	1
1	1	R <sub>6</sub>	1	1	1	0	0	1	1	1	1
	HIGHEST	R <sub>7</sub>	0*	1	1	0	0	0	1	1	1 .

\*CAUTION: RST 0 will vector the program counter to location 0 (zero) and invoke the same routine as the "RESET" input to 8080A.

### **Current Status Register**

The current status register is designed to prevent an incoming interrupt request from overriding the servicing of an interrupt with higher priority. Via software, the priority level of the interrupt being serviced by the microprocessor is written into the current status register on  $\overline{B_0} - \overline{B_2}$ . The bit pattern written should be the complement of the interrupt level.

The interrupt level currently being serviced is written into the current status register by driving  $\overline{\text{ECS}}$  (Enable Current Status) low. The  $\mu\text{PB8214}$  will only accept interrupts with a higher priority than the value contained by the current status register. Note that the programmer is free to use the current status register for other than as above. Other levels may be written into it. The comparison may be completely disabled by driving  $\overline{\text{SGS}}$  (Status Group Select) low when  $\overline{\text{ECS}}$  is driven low. This will cause the  $\mu\text{PB8214}$  to accept incoming interrupts only on the basis of their priority to each other.

#### **Priority Comparator**

The priority comparator circuitry compares the level of the interrupt accepted by the priority encoder and request latch with the contents of the current status register. If the incoming request has a priority level higher than that of the current status register, the  $\overline{\text{INT}}$  output is enabled. Note that this comparison can be disabled by loading the current status register with  $\overline{\text{SGS}}$ =0.

#### **Expansion Control Signals**

A microcomputer design may often require more than eight different interrupts. The  $\mu$ PB8214 is designed so that interrupt system expansion is easily performed via the use of three signals: ETLG (Enable This Level Group); ENLG (Enable Next Level Group); and ELR (Enable Level Read). A high input to ETLG indicates that the  $\mu$ PB8214 may accept an interrupt. In a typical system, the ENLG output from one  $\mu$ PB8214 is connected to the ETLG input of another  $\mu$ PB8214, etc. The ETLG of the  $\mu$ PB8214 with the highest priority is tied high. This configuration sets up priority among the cascaded  $\mu$ PB8214's. The ENLG output will be high for any device that does not have an interrupt pending, thereby allowing a device with lower priority to accept interrupts. The ELR input is basically a chip enable and allows hardware or software to selectively disable/enable individual  $\mu$ PB8214's. A low on the ELR input enables the device.

### μPB8214


#### Interrupt Control Circuitry

The  $\mu$ PB8214 contains two flip-flops and several gates which determine whether an accepted interrupt request to the  $\mu$ PB8214 will generate a system interrupt to the 8080A. A condition gate drives the D input of the interrupt flip-flop whenever an interrupt request has been completely accepted. This requires that: the ETLG (Enable This Level Group) and INTE (Interrupt Enable) inputs to the  $\mu$ PB8214 are high; the  $\overline{\text{ELR}}$  input is low; the incoming request must be of a higher priority than the contents of the current status register; and the  $\mu$ PB8214 must have been enabled to accept interrupt requests by the clearing of the interrupt disable flip-flop.

Once the condition gate drives the D input of the interrupt flip-flop high, a system interrupt ( $\overline{\text{INT}}$ ) to the 8080A is generated on the next rising edge of the  $\overline{\text{CLK}}$  input to the  $\mu\text{PB8214}$ . This  $\overline{\text{CLK}}$  input is typically connected to the  $\phi2$  (TTL) output of an 8224 so that 8080A set-up time specifications are met. When  $\overline{\text{INT}}$  is generated, it sets the interrupt disable flip-flop so that no additional system interrupts will be generated until it is reset. It is reset by driving  $\overline{\text{ECS}}$  (Enable Current Status) low, thereby writing into the current status register.

It should be noted that the open collector  $\overline{\text{INT}}$  output from the  $\mu\text{PB8214}$  is active for only one clock period and thus must be externally latched for inputting to the 8080A. Also, because the  $\overline{\text{INT}}$  output is open collector, when  $\mu\text{PB8214}$ 's are cascaded, an  $\overline{\text{INT}}$  output from any one will set all of the interrupt disable flipflops in the array. Each  $\mu\text{PB8214}$ 's interrupt disable flipflop must then be cleared individually in order to generate subsequent system interrupts.

FUNCTIONAL DESCRIPTION (CONT.)



TYPICAL μPB8214 CIRCUITRY

Operating Temperature	. <b></b> .	0°C to +70°C
Storage Temperature		-65°C to +125°C
All Output and Supply Voltages		-0.5 to +7 Volts
All Input Voltages		
Output Currents		

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$ 

ABSOLUTE MAXIMUM RATINGS\*

### DC CHARACTERISTICS $T_a = 0^{\circ} C \text{ to } +70^{\circ} C$ , $V_{CC} = 5V \pm 5\%$

0.0.445750	03/44001	LIMITS					
PARAMETER	SYMBOL	MIN.	TYP. ①	MAX.	UNIT	TEST CONDITIONS	
Input Clamp Voltage (all inputs)	٧c			- 1.0	· V	IC=-5mA	
Input Forward Current: ETLG input	IF :	11	15	-0.5	mA	VF=0.45V	
all other inputs			08	-0.25	mA ·		
Input Reverse Current: ETLG input	I <sub>R</sub>			80	μA	V <sub>R</sub> =5.25V	
all other inputs				40	μΑ		
Input LOW Voltage: all inputs	VIL.			0.8	V	V <sub>CC</sub> =5.0V	
Input HIGH Voltage: all inputs	VIH ·	2.0			V	V <sub>CC</sub> =5.0V	
Power Supply Current	Icc		90	130	mA	2	
Output LOW Voltage: all outputs	. VOL		3	.45	V	IOL=10mA	
Output HIGH Voltage: ENLG output	Voн	2.4	3.0		· V	IOH=- 1mA.	
Short Circuit Output Current: ENLG output	los:	- 20	-35	- 55	mA·	VOS=0V, VCC=5.0V	
Output Leakage Current: INT and A0-A2	ICEX			100	μΑ .	V <sub>CEX</sub> =5.25V	

### CAPACITANCE @ Ta = 25°C

			LIMITS	·		TEAT CONDITIONS
PARAMETER	SYMBOL	MIN.	TYP.①	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	CIN		5	10	pF -	VBIAS=2.5V
Output Capacitance	COUT :	, .	7	12	pF	V <sub>CC</sub> =5V
* * *			ļ		1	f=1mHz


AC CHARACTERISTICS  $T_a = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ 

	LIMITS					
PARAMETER	SYMBOL	MIN.	TYP.①	MAX.	UNIT	TEST CONDITIONS
CLK Cycle Time	tCY	80	50		ns	Input pulse
CLK, ECS, INT Pulse Width	tPW	25	15		ns	amplitude: 2.5 Volts
INTE Setup Time to CLK	tiss	16	12		ns	
INTE Hold Time after CLK	tISH	20	10		ns	
ETLG Setup Time to CLK	tETCS <sup>4</sup>	25	12		'ns	Input rise and fall
ETLG Hold Time After CLK	tETCH 4	. 20	10		ns	times: 5 ns between
ECS Setup Time to CLK	tECCS 4	80	50		ns	1 and 2 Volts
ECS Hold Time After CLK	tECCH (5)	0			ns	
ECS Setup Time to CLK	tECRS 5	110	70		ns	
ECS Hold Time After CLK	tECRH (5)	0			-	Output loading of
ECS Setup Time to CLK	tECSS 4	75	70		ns	15 mA and 30 pF.
ECS Hold Time After CLK	tECSH 4	. 0			ns	
SGS and B0-B2 Setup Time to CLK	tDCS 4	70	50		ns	
SGS and B0-B2 Hold Time After CLK	tDCH 4	0			ns	Speed measurements
R <sub>0</sub> -R <sub>7</sub> Setup Time to CLK	tRCS 5	90	55		ns	taken at the 1.5 Volts
R <sub>0</sub> R <sub>7</sub> Hold Time After CLK	tRCH®	0			ns	levels.
INT Setup Time to CLK	tICS	55	35		ns	
CLK to INT Propagation Delay	tCI		15	25	ns	
R <sub>0</sub> -R <sub>7</sub> Setup Time to INT	tRIS ®	10	0		ns	
R <sub>0</sub> -R <sub>7</sub> Hold Time After INT	tRIH 6	35	20		ns	
R <sub>0</sub> -R <sub>7</sub> to A <sub>0</sub> -A <sub>2</sub> Propagation Delay	tRA		80	100	ns	
ELR to A <sub>0</sub> -A <sub>2</sub> Propagation Delay	tELA		40	55	ns	
ECS to A <sub>0</sub> -A <sub>2</sub> Propagation Delay	tECA		100	120	ns	
ETLG to A0-A2 Propagation Delay	tET <sub>A</sub>		35	70	ns	
SGS and B0-B2 Setup Time to ECS	tDECS 6	15	10		ns	
SGS and B0-B2 Hold Time After ECS	tDECH ®	15	10		ns	
R <sub>0</sub> -R <sub>7</sub> to ENLG Propagation Delay	tREN		45	70	ns	
ELTG to ENLG Propagation Delay	tETEN .		20	25	ns	]
ECS to ENLG Propagation Delay	tECRN		85	90	ns	
ECS to ENLG Propagation Delay	tECSN		35	55	ns	

- Typical values are for T<sub>a</sub>=25°C, V<sub>CC</sub>=5.0V  $\overline{B_0}$ – $\overline{B_2}$ ,  $\overline{SGS}$ ,  $\overline{CLK}$ ,  $\overline{R_0}$ – $\overline{R_4}$  grounded, all other inputs and all outputs
- This parameter is periodically sampled and not 100% tested.
- Required for proper operation if INTE is enabled during next clock pulse.
- These times are not required for proper operation but for desired change in interrupt flip-flop.
- Required for new request or status to be properly loaded.

## μPB8214

### TIMING WAVEFORMS



PACKAGE OUTLINE  $\mu$ PB8214C

H	A
7	
	B = - =   C   =

TEM .	MILLIMETERS	INCHES
A	33 MAX.	1.28
В .	2.53	0.1
C	2,54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F .	1.5	0.059
G	3.2 MIN.	0.125 MIN.
Н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5,72 MAX,	0.225 MAX.
K	15,24	0.6
·L	13,2	0.52
M	0.25 ± 0.1	0.01 ± 0.004

## **NEC Microcomputers, Inc.**




## **4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER**

### **DESCRIPTION**

All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V (VOH), and for high capacitance terminated bus structures, the DB outputs provide a high 55 mA (IOI) capability.

- FEATURES Data Bus Buffer Driver for μCOM-8 Microprocessor Family
  - Low Input Load Current 0.25 mA Maximum
  - High Output Drive Capability for Driving System Data Bus
  - 3.65V Output High Voltage for Direct Interface to μ COM-8 Microprocessor Family
  - Three State Outputs
  - Reduces System Package Count
  - Available in 16 pin packages: Cerdip and Plastic

### PIN CONFIGURATION



#### **PIN NAMES**

DBO - DB3	Data Bus Bi Directional
DI <sub>0</sub> DI <sub>3</sub>	Data Input
DO <sub>0</sub> - DO <sub>3</sub>	Data Output
DIEN	Data in Enable Direction Control
CŚ	Chip Select

### μPB8216/8226

Microprocessors like the  $\mu$ PD8080A are MOS devices and are generally capable of driving a single TTL load. This also applies to MOS memory devices. This type of drive is sufficient for small systems with a few components, but often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

FUNCTIONAL DESCRIPTION

The  $\mu$ PD8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

#### **Bi-Directional Driver**


Each buffered line of the four bit driver consists of two separate buffers. They are three state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this is used to interface to the system side components such as memories, I/O, etc. Its interface is directly TTL compatible and it has high drive (55 mA). For maximum flexibility on the other side of the driver the inputs and outputs are separate. They can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080A Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080A processor is achieved with an adequate amount of noise immunity (650 mV worst case).


### Control Gating CS, DIEN

The  $\overline{CS}$  input is used for device selection. When  $\overline{CS}$  is "high" the output drivers are all forced to their high-impedance state. When it is "low" the device is selected (enabled) and the data flow direction is determined by the  $\overline{D1EN}$  input.

The DIEN input controls the data flow direction (see Block Diagrams for complete truth table). This directional control is accomplished by forcing one of the pair of buffers to its high impedance state. This allows the other to transmit its data. This is accomplished by a simple two gate circuit.

The  $\mu$ PB8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.





### **BLOCK DIAGRAMS**

	DIEN	cs	RESULT
İ	0	0	DI → DB
	1	0	DB → DO
	0	1	\u:-b !
	1	1	High Impedance

## 7

# ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature 0°C	
Storage Temperature (Cerdip)	+150°C
(Plastic)	+125°C
All Output and Supply Voltages	+7 Volts
All Input Voltages	5.5 Volts
Output Currents	125 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

### DC CHARACTERISTICS

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V +5\%$ 

PARAMETER				LIMITS		UNIT	TEST CONDITIONS
		SYMBOL	MIN	TYP ①	MAX		
Input Load Current DIEN, CS		lF1			-0.5	mA	V <sub>F</sub> = 0.45
Input Load Current All Other Inputs		.lF2			-0.25°	mA .	V <sub>F</sub> = 0.45
Input Leakage Current DIEN, CS		lR1			20	μΑ	V <sub>R</sub> = 5.25V
Input Leakage Current DI Inputs		I <sub>R2</sub>			10	μΑ	V <sub>R</sub> = 5.25V
Input Forward Voltage Clamp		V <sub>C</sub>			-1.0	<b>&gt;</b>	Ic = -5 mA
Input "Low" Voltage		VIL			0.95	٧	
Input "High" Voltage		ViH	2.0			V	
Output Leakage Current (3-State)	DO DB	10 10			20 100	μΑ	V <sub>O</sub> = 0.45/5.25V
Power Supply Current	8216	<sup>1</sup> CC			130	mA	
Fower Supply Current	8226	<sup>1</sup> CC			120	mĄ.	
Output "Low" Voltage		VOL1			0.48	V	DO Outputs IOL = 15 mA DB Outputs IOL = 25 mA
Output "Low" Voltage	8216	VOL2			0.7	· V	DB Outputs IOL = 55 mA
Output Low voitage	8226	V <sub>OL2</sub>			0.7	V	DB Outputs IOH = 50 mA
Output "High" Voltage		VoH1	3.65			V	DO Outputs IOH = -1 mA
Output "High" Voltage		V <sub>OH2</sub>	2.4			V	DB Outputs IOH = -10 mA
Output Short Circuit		los	-15		65	mA	DO Outputs VO = 0V
Current		los	-30		-120	mA	DB Outputs VCC = 5.0V

Note: ① Typical values are for  $T_a = 25^{\circ}C$ ,  $V_{CC} = 5.0V$ .

### CAPACITANCE ①

PARAMETER	SYMBOL	LIMITS			UNIT	TEST	
PARAMETER	STIVIBUL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Capacitance	CIN			8	рF	V <sub>BIAS</sub> = 2.5V	
Output Capacitance	COUT1			10②	рF	V <sub>CC</sub> = 5V	
Output Capacitance	COUT2			18③	pF	T <sub>a</sub> = 25°C f = 1 MHz	

Notes: ① This parameter is periodically sampled and not 100% tested.

- ② DO Output.
- 3 DB Output.

## μPB8216/8226

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 


DADAMETED	CVMDOL	LIMITS				TEST CONDITIONS		
PARAMETER	SYMBOL	MIN	TYP ① MAX		UNIT	TEST CONDITIONS		
Input to Output Delay DO Outputs		· tPD1			25	ns	$C_L = 30 \text{ pF}, R_1 = 300\Omega,$ $R_2 = 600\Omega         $	
Input to Output Delay	8216	tPD2			30	ns	$C_L = 300 \text{ pF}, R_1 = 90\Omega,$	
DB Outputs	8226	tPD2			25	ns	$R_2 = 180\Omega 4$	
Output Enable Time	utput Enable Time 8216 tE		65		ns	2 4		
	8226	t <sub>E</sub> .			54	ns		
Output Disable Time		tD			35	ns	3 4	

AC CHARACTERISTICS


Notes: ① Typical values are for T<sub>a</sub> = 25°C, V<sub>CC</sub> = 5.0V

- ② DO Outputs,  $C_L$  = 30 pF,  $R_1$  = 300/10 K $\Omega$ ,  $R_2$  = 600/1 K $\Omega$ , DB Outputs,  $C_L = 300$  pF,  $R_1 = 90/10$  K $\Omega$ ,  $R_2 = 180/1$  K $\Omega$ .
- 3 DO Outputs, C<sub>L</sub> = 5 pF, R<sub>1</sub> = 300/10 K $\Omega$ , R<sub>2</sub> = 600/1 K $\Omega$ , DB Outputs, CL = 5 pF, R<sub>1</sub> = 90/10 K $\Omega$ , R<sub>2</sub> = 180/1 K $\Omega$ .
- 4 Input pulse amplitude: 2.5V Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 10 pF. Speed measurements are made at 1.5 volt levels.

**TEST CIRCUIT** 



### TIMING WAVEFORMS



AA	к—— 
-B	0-15°

ITEM	MILLIMETERS	INCHES
A	19.9 MAX	0.784 MAX
В	1.06	0.042
С	2.54	0.10
D	0.46 1 0.10	0.018 1 0.004
E	17.78	0.70
F	1.5	0.059
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
ı	4.58 MAX	0 181 MAX
J	5.08 MAX	0 20 MAX
К	7 62	0.30
L	6:4	0.25
м	0 25 + 0.10	0 0098 + 0 0039

Cerdip

PACKAGE OUTLINE
μPB8216C/D
μPB8226C/D

ITEM	MILLIMETERS	INCHES
Α	19.4 MAX	0 76 MAX
- В	0.81	0.03
С	2 54	0.10
D	0.5	0 02
E	17 78	0.70
F	1 3	0.051
G	2 54 MIN	0.10 MIN
н	0.5 MIN	0 02 MIN
1	4 05 MAX	0 16 MAX
J	4 55 MAX	0 18 MAX
к	7 62	0 30
L	6.4	0 25

Plastic

## **NEC** Microcomputers, Inc.

# CLOCK GENERATOR AND DRIVER FOR 8080A PROCESSORS

### **DESCRIPTION**

The  $\mu$ PB8224 is a single chip clock generator and driver for 8080A processors. The clock frequency is determined by a user specified crystal and is capable of meeting the timing requirements of the entire 8080A family of processors. MOS and TTL level clock outputs are generated.

Additional logic circuitry of the  $\mu$ PB8224 provides signals for power-up reset, an advance status strobe and properly synchronizes the ready signal to the processor. This greatly reduces the number of chips needed for 8080A systems.

The  $\mu$ PB8224 is fabricated using NEC's Schottky bipolar process.

### **FEATURES**

- Crystal Controlled Clocks
- Oscillator Output for External Timing
- MOS Level Clocks for 8080A Processor
- TTL Level Clock for DMA Activities
- Power-up Reset for 8080A Processor
- Ready Synchronization
- Advanced Status Strobe
- Reduces System Package Count
- Available in 16-pin Cerdip and Plastic Packages

### PIN CONFIGURATION

RESET [	1	~~	16	b vcc
RESIN	2		15	XTAL 1
RDYIN [	3		14	XTAL 2
READY [	4	μРВ	13	TANK
SYNC [	5	8224	12	osc
⊅2 (TTL) <b>[</b>	6		11	Φ1
STSTB [	7		10	Φ2
GND [	8		9	□ v <sub>DD</sub>

#### PIN NAMES

RESIN	Reset Input .
RESET	Reset Output
RDYIN	Ready Input
READY	Ready Output
SYNC	Sync Input
STSTB	Status STB Output
<b>01</b>	Processor
φ2	∫ . Clocks
XTAL 1	Crystal
XTAL 2	∫ Connections
	Used With
TANK	Overtone
	Crystal
000	Oscillator
OSC	Output
(771)	o₂ CLK
φ <sub>2</sub> (TTL)	(TTL Level)
Vcc .	+5V
V <sub>DD</sub>	+12V
GND	0V

Z


Clock Generator

The clock generator circuitry consists of a crystal controlled oscillator and a divide-by-nine counter. The crystal frequency is a function of the 8080A processor speed and is basically nine times the processor frequency, i.e.:

Crystal frequency = 
$$\frac{9}{\text{tCY}}$$

where toy is the 8080A processor clock period.

A series resonant fundamental mode crystal is normally used and is connected across input pins XTAL1 and XTAL2. If an overtone mode crystal is used, an additional LC network, AC coupled to ground, must be connected to the TANK input of the  $\mu$ PB8224 as shown in the following figure.



The formula for the LC network is:

LC = 
$$\left(\frac{1}{2\pi F}\right)^2$$

where F is the desired frequency of oscillation.

The output of the oscillator is input to the divide-by-nine counter. It is also buffered and brought out on the QSC pin, allowing this stable, crystal controlled source to be used for derivation of other system timing signals. The divide-by-nine counter generates the two non-overlapping processor clocks,  $\phi_1$  and  $\phi_2$ , which are buffered and at MOS levels, a TTL level  $\phi_2$  and internal timing signals.

The  $\phi_1$  and  $\phi_2$  high level outputs are generated in a 2-5-2 digital pattern, with  $\phi_1$  being high for two oscillator periods,  $\phi_2$  being high for five oscillator periods, and then neither being high for two oscillator periods. The TTL level  $\phi_2,\phi_2$  (TTL), is normally used for DMA activities by gating the external device onto the 8080A bus once a Hold Acknowledge (HLDA) has been issued.

#### Additional Logic


In addition to the clock generator circuitry, the  $\mu$ PB8224 contains additional logic to aid the system designer in the proper timing of several interface signals.

The  $\overline{\text{STSTB}}$  signal indicates, at the earliest possible moment, when the status signals output from the 8080A processor are stable on the data bus.  $\overline{\text{STSTB}}$  is designed to connect directly to the  $\mu\text{PB8228}$  System Controller and automatically resets the  $\mu\text{PB8228}$  during power-on Reset.

The RESIN input to the µPB8224 is used to automatically generate a RESET signal to the 8080A during power initialization. The slow rise of the power supply voltage in an external RC network is sensed by an internal Schmitt Trigger. The output of the Schmitt Trigger is gated to generate an 8080A compatible RESET. An active low manual switch may also be attached to the RC circuit for manual system reset.

The RDYIN input to the  $\mu$ PB8224 accepts an asynchronous "wait request" and generates a READY output to the 8080A that is fully synchronized to meet the 8080A timing requirements.

### **BLOCK DIAGRAM**



## ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature
Storage Temperature
All Output Voltages (TTL)
All Output Voltages (MOS)
All Input Voltages
Supply Voltage V <sub>CC</sub>
Supply Voltage VDD
Output Currents

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 ${}^{\star}T_a = 25^{\circ}C$ 

### DC CHARACTERISTICS

 $T_a$  = 0°C to +70°C;  $V_{CC}$  = +5V +5%,  $V_{DD}$  = +12V +5%  $\cdot$ 

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
		MIN	TYP	MAX		,
Input Current Loading	1 <sub>F</sub>			-0.25	mA	V <sub>F</sub> · 0.45V ·
Input Leakage Current	1 <sub>R</sub>			10	μΑ	V <sub>R</sub> - 5 25V
Input Forward Clamp Voltage	Vс			-1.0	V	Ic · −5 mA
Input "Low" Voltage	VIL			0.8	V	V <sub>CC</sub> = 5 0V
Input "High" Voltage	VIH	2.6			V	Reset Input
		2.0				All Other Inputs
RESIN Input Hysteresis	VIH-VIL	0.25			V .,	V <sub>CC</sub> - 5 0V
Output "Low" Voltage	VOL			0.45	٧.	(ο <sub>1</sub> , ο <sub>2</sub> ), Ready, Reset, STSTB
				-		IOL - 2.5 mA
				0 45	V	All Other Inputs
						IOL = 15 mA
Output "High" Voltage	VOH					
$\phi_1, \phi_2$		94			V	I <sub>OH</sub> = -100 μA
READY, RESET		3 6			V.	I <sub>OH</sub> = -100 µA
All Other Outputs		2.4			V	I <sub>OH</sub> 1 mA
Output Short Circuit Current	· ISC D	~10		-60	mA	V <sub>O</sub> - 0V
(All Low Voltage Outputs Only)						V <sub>CC</sub> : 5 0V
Power Supply Current	¹cc			115	mA	
Power Supply Current	1DD			15	mA	

Note: 1 Caution,  $\phi_1$  and  $\phi_2$  output drivers do not have short circuit protection

 $T_a = 25^{\circ}C$ ; f = 1 MHz;  $V_{CC} = 5V$ ;  $V_{DD} = 12V$ ;  $V_{BIAS} = 2.5V$ 

### CAPACITANCE ①


PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX	,	
Input Capacitance	c <sub>IN</sub>			8	pF	

Note: 1 This parameter is periodically sampled and not 100% tested.


 $T_a = 0^{\circ} C \text{ to}^{\frac{1}{2}} + 70^{\circ} C; V_{CC} = +5 \text{V} \pm 5\%; V_{DD} = +12 \text{V} \pm 5\%$ 

PARAMETER	SYMBOL	LIMITS ①			UŅIT	TEST CONDITIONS
		MIN	TYP	MAX		
φ <sub>1</sub> Pulse Width	<sup>t</sup> ø1	$\frac{2t_{CY}}{9}$ -20 ns				
φ <sub>2</sub> Pulse Width	tφ2	5t <sub>CY</sub> -35 ns				
φ <sub>1</sub> to φ <sub>2</sub> Delay	<sup>t</sup> D1	. 0			ns	
φ <sub>2</sub> to φ <sub>1</sub> Delay	t <sub>D2</sub>	$\frac{2t_{CY}}{9}$ -14 ns		,		C <sub>L</sub> = 20 pF to 50 pF
$\phi_1$ to $\phi_2$ Delay	<sup>t</sup> D3	2t <sub>CY</sub>		$\frac{2t_{CY}}{9}$ +20 ns		
$\phi_1$ and $\phi_2$ Rise Time	tR			20		
$\phi_1$ and $\phi_2$ Fall Time	te			20		
$\phi_2$ to $\phi_2$ (TTL) Delay	t <sub>D</sub> φ2	-5		+15	ns	$\phi_2$ TTL, CL = 30 pF
						R <sub>1</sub> = 30052
						R <sub>2</sub> = 600Ω
₼2 to STSTB Delay	†DSS	6t <sub>CY</sub> -30 ns		6tCY 9	ns	
STSTB Pulse Width	tPW	t <sub>CY</sub> -15 ns				STSTB, CL = 15 pF
RDYIN Setup Time to STSTB	<sup>t</sup> DRS	50 ns - $\frac{4t_{CY}}{9}$			ns	R <sub>1</sub> = 2K R <sub>2</sub> = 4K
RDYIN Hold Time After STSB	<sup>t</sup> DRH	4tCY 9				
READY or RESET to $\phi_2$ Delay	<sup>t</sup> DR	4t <sub>CY</sub> -25 ns			ns	Ready and Reset  CL = 10 pF  R <sub>1</sub> = 2K  R <sub>2</sub> = 4K
Crystal Frequency	fCLK		9 tCY		MHz	112 - 410
Maximum Oscillating Frequency	fMAX			27	MHz	

Note: 1 t<sub>CY</sub> represents the processor clock period



**TEST CIRCUIT** 



Voltage Measurement Points:  $\phi_1, \phi_2$  Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.


TIMING WAVEFORMS

### CRYSTAL REQUIREMENTS

Tolerance	70°C
Resonance	1) ①
Load Capacitance	
Equivalent Resistance	ohms
Power Dissipation (Min)	l mW


Note: 1 With tank circuit use 3rd overtone mode.

### PACKAGE OUTLINE μPB8224C/D




### μPB8224C (Plastic)

ITEM	MILLIMETERS	INCHES
Α	19.4 MAX.	0.76 MAX.
В	0.81	0.03
C ′	2.54	0.10
D	0.5	0.02
Е	17.78	0.70
F	1.3	0.051
G	2.54 MIN.	0.10 MIN
Н	0.5 MIN.	0.02 MIN.
I	4.05 MAX.	0.16 MAX.
J	4.55 MAX	0.18 MAX.
К	7.62	0.30
L	6.4	0.25
М	0.25 +0.10 0.05	0.01



### μPB8224D (Cerdip)

ITEM	MILLIMETERS	INCHES
Α	19.9 MAX	0.784 MAX
В	1.06	0.042
С	2.54	0 10
D	0.46 ± 0.10	0.018 ± 0.004
E	17.78	0 70
F	1.5	0.059
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	4.58 MAX	0.181 MAX
J	5.08 MAX	0.20 MAX
К	7.62	0.30
L	6.8	0.27
м	0.25 <sup>+ 0.10</sup> - 0.05	0.0098 + 0.0039



### 8080A SYSTEM CONTROLLER AND BUS DRIVER

### DESCRIPTION

The µPB8228/8238 is a single chip controller and bus driver for 8080A based systems. All the required interface signals necessary to connect RAM, ROM and I/O components to a  $\mu$ PD8080A are generated.

The µPB8228/8238 provides a bi-directional three-state bus driver for high TTL fan-out and isolation of the processor data bus from the system data bus for increased noise immunity.

The system controller portion of the  $\mu$ PB8228/8238 consists of a status latch for definition of processor machine cycles and a gating array to decode this information for direct interface to system components. The controller can enable gating of a multi-byte interrupt onto the data bus or can automatically insert a RESTART 7 onto the data bus without any additional components.

Two devices are provided. The µPB8228 for small systems without tight write timing constraints and the µPB8238 for larger systems.

- FEATURES System Controller for 8080A Systems
  - Bi-Directional Data Bus for Processor Isolation
  - 3.60V Output High Voltage for Direct Interface to 8080A Processor
  - Three State Outputs on System Data Bus
  - · Enables Use of Multi-Byte Interrupt Instructions
  - Generates RST 7 Interrupt Instruction
  - μPB8228 for Small Memory Systems
  - μPB8238 for Large Memory Systems
  - Reduces System Package Count
  - · Schottky Bipolar Technology

### PIN CONFIGURATION

1		28	Þ vcc
2		27	1/ow
3		26	MEMW
4		25	I/OR
5		24	MEMR
6	DD	23	D INTA
7	μΡΒ 8228/	22	BUSEN
8	8238	21	□ □6
9		20	□ DB <sub>6</sub>
10		19	D D5
11		18	DB <sub>5</sub>
12		17	D <sub>1</sub>
13		16	DB <sub>1</sub>
14	;	15	<b>□</b> .D0
	3 4 5 6 7 8 9 10 11 12	3 4 5 6 µPB 7 8228/8 8238 9 10 11 12 13	2 27 3 26 4 25 5 24 6 23 7 8228/ 22 8 8238 21 9 20 10 19 11 18 12 17 13 16

NC: No Connection

#### PIN NAMES

D7 - D0	Data Bus (Processor Side)
DB7 - DB0	Data Bus (System Side)
I/OR	I'/O Read
I/OW	I/O Write
MEMR	Memory Read
MEMW	Memory Write
DBIN	DBIN (From Processor)
INTA	Interrupt Acknowledge
HLDA	HLDA (From Processor)
WR	WR (From Processor)
BUSEN	Bus Enable Input
STSTB	Status Strobe (From µPB8224)
Vcc	+5V
GND	0 Volts

### μPB8228/8238

#### Bi-Directional Bus Driver

The eight bit, bi-directional bus driver provides buffering between the processor data bus and the system data bus. On the processor side, the  $\mu$ PB8228/8238 exceeds the minimum input voltage requirements (3.0V) of the  $\mu$ PD8080A. On the system side, the driver is capable of adequate drive current (10 mA) for connection of a large number of memory and I/O devices to the bus. Signal flow in the bus driver is controlled by the gating array and its outputs can be forced into a high impedance state by use of the BUSEN input.

#### Status Latch

The Status Latch in the  $\mu$ PB8228/8238 stores the status information placed on the data bus by the 8080A at the beginning of each machine cycle. The information is latched when  $\overline{\text{STSTB}}$  goes low and is then decoded by the gating array for the generation of control signals.

#### **Gating Array**

The Gating Array generates "active low" control signals for direct interfacing to system components by gating the contents of the status latch with control signals from the 8080A.

 $\overline{\text{MEM/R}}$ ,  $\overline{\text{I/OR}}$  and  $\overline{\text{INTA}}$  are generated by gating the DBIN signal from the processor with the contents of the status latch.  $\overline{\text{I/OR}}$  is used to enable an I/O input onto the system data bus.  $\overline{\text{MEM/R}}$  is used to enable a memory input.

 $\overline{\text{INTA}}$  is normally used to gate an interrupt instruction onto the system data bus. When used with the  $\mu\text{PD8080A}$  processor, the  $\mu\text{PB8228/8238}$  will decode an interrupt acknowledge status word during all three machine cycles for a multi-byte interrupt instruction. For 8080A type processors that do not generate an interrupt acknowledge status word during the second and third machine cycles of a multi-byte interrupt instruction, the  $\mu\text{PB8228/8238}$  will internally generate an  $\overline{\text{INTA}}$  pulse for those machine cycles.

The  $\mu$ PB8228/8238 also provides the designer the ability to place a single interrupt instruction onto the bus without adding additional components. By connecting the +12 volt supply to the  $\overline{\text{INTA}}$  output (pin 23) of the  $\mu$ PB8228/8238 through a 1 K ohm series resistor, RESTART 7 will be gated onto the processor data bus when DBIN is active during an interrupt acknowledge machine cycle.

MEM/W and I/OW are generated by gating the WR signal from the processor with the contents of the status latch. I/OW indicates that an output port write is about to occur. MEM/W indicates that a memory write will occur.

The data bus output buffers and control signal buffers can be asynchronously forced into a high impedance state by placing a high on the  $\overline{\text{BUSEN}}$  pin of the  $\mu\text{PB8228}/8238$ . Normal operation is performed with  $\overline{\text{BUSEN}}$  low.

DB<sub>0</sub> DB<sub>1</sub> DB<sub>2</sub> (9)  $DB_3$ PROCESSOR BI-DIRECTIONAL BUS DRIVER SYSTEM DATA BUS (5) DB<sub>4</sub> BUS DB<sub>5</sub> (18) DBc DB 7 DRIVER CONTROL LATCH MEMR VCC (28 GND (14 (26) MEMW GATING 1/0 R (27) 1/0 W BUSEN WB (23) INTA

**FUNCTIONAL DESCRIPTION** 

BLOCK DIAGRAM

# ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature		
Storage Temperature	• • • • • • • • • • • • • • •	−65°C to +150°C
All Output or Supply Voltages		0.5 to +7 Volts
All Input Voltages		1.5 to 5.5 Volts
Output Currents		100 mA


COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

### DC CHARACTERISTICS

 $T_a$  = 0°C to 70°C,  $V_{CC}$  = 5V ± 5%

	LIMITS					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Clamp Voltage, All Inputs	VC			-1.0	V	V <sub>CC</sub> = 4.75V; I <sub>CC</sub> = -5 mA
Input Load Current, STSTB	ΙF			500	μА	
D <sub>2</sub> and D <sub>6</sub>	,			750	μА	V <sub>CC</sub> = 5.25V
D <sub>0</sub> , D <sub>1</sub> , D <sub>4</sub> , D <sub>5</sub> , and D <sub>7</sub>				250	μА	V <sub>F</sub> = 0.45V
All Other Inputs				250	μА	
Input Leakage Current, STSTB	<sup>I</sup> R			100	μA	
DB <sub>0</sub> through DB <sub>7</sub>				20	μА	V <sub>CC</sub> = 5.25V
All Other Inputs				100	μА	V <sub>R</sub> ≈ 5.0V
Input Threshold Voltage, All Inputs	VTH	0.8		2.0	V	V <sub>CC</sub> = 5V
Power Supply Current	, lcc			190	mA	V <sub>CC</sub> = 5.25V
Output Low Voltage, D <sub>0</sub> through D <sub>7</sub>	VOL			0.45	V	V <sub>CC</sub> = 4.75V; I <sub>OL</sub> = 2 mA
All Other Outputs				0.48	V	I <sub>OL</sub> = 10 mA
Output High Voltage, D <sub>0</sub> through D <sub>7</sub>	Voн	3.6			V	V <sub>CC</sub> = 4.75V; I <sub>OH</sub> = -10 μA
All Other Outputs		2.4			V.	I <sub>OH</sub> = -1 mA
Short Circuit Current, All Outputs	los	15	-2"	90	mA	V <sub>CC</sub> = 5V
Off State Output Current,	<sup>I</sup> O(off)			100	μΑ	V <sub>CC</sub> = 5.25V; V <sub>O</sub> = 5.0V
All Control Outputs			,	-100	μA	V <sub>O</sub> = 0.45V
INTA Current	INT			5 .	mA	(See Figure below)



INTA TEST CIRCUIT

### CAPACITANCE

$$T_a = 25^{\circ}C$$


	,	LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			· 12	pF	V <sub>BIAS</sub> = 2.5V,
Output Capacitance Control Signals	C <sub>OUT</sub> .	,		15	pF	V <sub>CC</sub> = 5.0V,
I/O Capacitance (D or DB)	, c <sub>I/O</sub>			15	pF	f = 1 MHz

NOTE: This parameter is periodically sampled and not 100% tested.

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Width of Status Strobe	tPW	22			ns	
Setup Time, Status Inputs D <sub>0</sub> -D <sub>7</sub> ,	tss	. 8			ns	
Hold Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>	tSH	5			ns	
Delay from STSTB to any Control Signal	†DC	20		60	ns	C <sub>L</sub> = 100 pF
Delay from DBIN to Control Outputs	trr			30	ns	CL = 100 pF.
Delay from DBIN to Enable/ Disable 8080A Bus	<sup>t</sup> RE			45	ns	C <sub>L</sub> = 25 pF
Delay from System Bus to 8080A Bus during Read	<sup>t</sup> RD			30	ns	C <sub>L</sub> = 25 pF
Delay from WR to Control Outputs	twR	5		45	ns	C <sub>L</sub> = 100 pF
Delay to Enable System Bus DB <sub>0</sub> -DB <sub>7</sub> after STSTB	twe			30	ns	C <sub>L</sub> = 100 pF
Delay from 8080A Bus D <sub>0</sub> -D <sub>7</sub> to System Bus DB <sub>0</sub> -DB <sub>7</sub> during Write	tWD .	5		40	ns	C <sub>L</sub> = 100 pF
Delay from System Bus Enable to System Bus DB <sub>0</sub> -DB <sub>7</sub>	†E			30	ns	C <sub>L</sub> = 100 pF
HLDA to Read Status Outputs	tHD			25	ns	
Setup Time, System Bus Inputs to HLDA	t <sub>DS</sub>	10			ns	
Hold Time, System Bus Inputs to HLDA	tDH.	20			ns	CL = 100 pF




### TEST CIRCUIT



TIMING WAVEFORMS

/80	STATE.	INC. INCORNA	ME CTON	MER YES ESCH	27.4 WA 12.2	37.7 PEAO   FE	Mac Maire	OUT READ	THU TOWN	MY KARUDY AS	TACK (M. CKNOWI ES	C A CAN OM CO CO CO CO CO CO CO CO CO CO CO CO CO
		1	2	3	4	(5)	6	7	8	9	100	
$D_0$	INTA	0	0	0	0	0	0	0	1	0	1	
$D_1$	WO	1	1	0	1	0	1	0	1	1	1	
$D_2$	STACK	0	0	0	1	1	0	0	0	0	0	
$D_3$	HLTA	0	0	0	0	0	0	0	0	1	1	μPD8080A
$D_4$	OUT	0	0	0	0	0	0	1	0	0	0	OUTPUT
$D_5$	M <sub>1</sub>	1	0	0	0	0	0	0	1	0	1	001101
$D_6$	INP	Û	0	0	0	ũ	1	0	0	0	0	* .
D <sub>7</sub>	MEMR	1	1.	0	1	0	0	0	0	1	0	*
24	MEMR	0	0	1	0	1	1	1	1	1	1	
26	MEMW	1	1	0	1	0	1	1	1	1	1	μPB8228/8238
25	I/OR	1	1	1	1	1	0	1	1	1	1	OUTPUT
27	I/OW	1	1	1	1	1	1	0	1	1	1	
23	ĪNTĀ	1	1	1	1	1	1	1	0	0	1	
PI	N		′		S		L STA		OLON.			

STATUS WORD CHART




PACKAGE OUTLINE  $\mu$ PB8228C/D  $\mu$ PB8238C/D

## μPB8228/8238C

ı	D	1	_			:	_	١	
l	г	ı	a	S	ι	ı	u	,	

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
ı	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
К	15.24	0.6
L	13.2	0.52
. М	0.25 + 0.10	0.01 + 0.004



### μPB8228/8238D

### (Ceramic)

ITEM	MILLIMETERS	INCHES
А	36.0 MAX	141 MAX.
В	15 MAX.	0.059 MAX
С	2 54	0.1
D	0.50 * 0 1	0.02 · 0.004
E	33.0	1.299
F	1 27	0.05
G	3.2 MIN.	0.126 MIN
Н	1.0 MIN	0.04 MIN
- 1	3.3 MAX.	0 13 MAX.
J	5.2 MAX.	0.20 MAX
К	15.3	0 60
L	13 9	0.55 .
M	0.30 · 0 1	0 012 · 0.004

# INPUT/OUTPUT EXPANDER FOR μPD8048/8748/8035

### **DESCRIPTION**

The  $\mu$ PD8243 input/output expander is directly compatible with the  $\mu$ PD8048 family of single-chip microcomputers. Using NMOS technology the  $\mu$ PD8243 provides high drive capabilities while requiring only a single +5V supply voltage.

The  $\mu$ PD8243 interfaces to the  $\mu$ PD8048 family through a 4-bit I/O port and offers four 4-bit bi-directional static I/O ports. The ease of expansion allows for multiple  $\mu$ PD8243's to be added using the bus port.

The bi-directional I/O ports of the  $\mu$ PD8243 act as an extension of the I/O capabilities of the  $\mu$ PD8048 microcomputer family. They are accessible with their own ANL, MOV, and ORL instructions.

### **FEATURES**

- Four 4-Bit I/O Ports
- Fully Compatible with μPD8048 Microcomputer Family
- High Output Drive
- NMOS Technology
- Single +5V Supply
- Direct Extension of Resident μPD8048 I/O Ports
- Logical AND and OR Directly to Ports
- Compatible with Industry Standard 8243
- Available in 24-Pin Plastic and Ceramic Packages

### PIN CONFIGURATION

P50 □	1		24	þ vcc
P40 □	2		23	P <sub>51</sub>
P41 [	3		22	P <sub>52</sub>
P42	4		21	P <sub>53</sub>
P43 🗆	5		20	P60
ĊŠ □	6	μPD	19	P61
PROG [	7	8243	18	P62
P23 🗀	8		17	P <sub>63</sub>
P22 [	9		16	□ P73
P <sub>21</sub>	10		15	P72
P20 [	11		14	P71
GND 🗀	12	1 .	13	P70

### **µPD8243**

#### **General Operation**

FUNCTIONAL DESCRIPTION

The I/O capabilities of the µPD8048/8748/8035 can be enhanced in four 4-bit I/O port increments using one or more µPD8243's. These additional I/O lines are addressed as ports 4-7. The following lists the operations which can be performed on ports 4-7.

- Logical AND Accumulator to Port.
- · Logical OR Accumulator to Port.
- Transfer Port to Accumulator.
- · Transfer Accumulator to Port.

Port 2 (P20-P23) forms the 4-bit bus through which the  $\mu$ PD8243 communicates with the host processor. The PROG output from the  $\mu$ PD8048/8748/8035 provides the necessary timing to the  $\mu$ PD8243. There are two 4-bit nibbles involved in each data transfer. The first nibble contains the op-code and port address followed by the second nibble containing the 4-bit data. Multiple  $\mu$ PD8243's can be used for additional I/O. The output lines from the  $\mu$ PD8048/8748/8035 can be used to form the chip selects for the additional  $\mu$ PD8243's.

#### **Power On Initialization**

Applying power to the  $\mu$ PD8243 sets ports 4-7 to the tri-state mode and port 2 to the input mode. The state of the PROG pin at power on may be either high or low. The PROG pin must make a high-to-low transition in order to exit from the power on mode. The power on sequence is initiated any time  $V_{CC}$  drops below 1V. The table below shows how the 4-bit nibbles on Port 2 correspond to the  $\mu$ PD8243 operations.

Port Address			Op-	Code	
P <sub>21</sub>	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

For example an 0010 appearing on P<sub>20</sub>-P<sub>23</sub>, respectively, would result in a Write to Port 4.

#### Read Mode

There is one Read mode in the  $\mu$ PD8243. A falling edge on the PROG pin latches the op-code and port address from input Port 2. The port address and Read operation are then decoded causing the appropriate outputs to be tri-stated and the input buffers switched on. The rising edge of PROG terminates the Read operation. The Port (4,5,6, or 7) that was selected by the Port address (P21-P20) is returned to the tri-state mode, and Port 2 is switched to the input mode.


Generally, in the read mode, a port will be an input and in the write mode it will be an output. If during program operation, the µPD8243's modes are changed, the first read pulse immediately following a write should be ignored. The subsequent read signals are valid. Reading a port will then force that port to a high impedance state.

#### Write Modes

There are three write modes in the  $\mu PD8243$ . The MOVD  $P_p$ ,A instruction from the  $\mu PD8048/8748/8035$  writes the new data directly to the specified port (4,5,6, or 7). The old data previously latched at that port is lost. The ORLD Pp,A instruction performs a logical OR between the new data and the data currently latched at the selected port. The result is then latched at that port. The final write mode uses the ANLD Pp,A instruction. It performs a logical AND between the new data and the data currently latched at the specified port. The result is latched at that port.

The data remains latched at the selected port following the logical manipulation until new data is written to that port.

### BLOCK DIAGRAM



### PIN IDENTIFICATION

( F	IN					
NO.	SYMBOL	FUNCTION				
2-5 1, 21-23 17-20 13-16	P40-P43 P50-P53 P60-P63 P70-P73	The four 4-bit static bi-directional I/O ports. They are programmable into the following modes: input mode (during a Read operation); low impedance latched output mode (after a Write operation); and the tri-state mode (following a Read operation). Data appearing on I/O lines P20-P23 can be written directly. That data can also be logically ANDed or ORed with the previous data on those lines.				
6	ĊŚ	Chip Select input (active-low). When the $\mu$ PD8343 is deselected ( $\overline{\text{CS}}$ = 1), output or internal status changes are inhibited.				
7	PROG	Clock input pin. The control and address information are present on port lines P <sub>20</sub> -P <sub>23</sub> when PROG makes a high-to-low transition. Data is present on port lines P <sub>20</sub> -P <sub>23</sub> when PROG makes a low-to-high transition.				
8-11	P20-P23	P20-P23 form a 4-bit bi-directional port. Refer to PROG function for contents of P20-P23 at the rising and falling edges of PROG. Data from a selected port is present on P20-P23 prior to the rising edge of PROG if during a Read operation.				
12 .	GND	The μPD8041/8741 ground potential.				
24	. v <sub>CC</sub>	+5 volt supply				

### μPD8243

Operating Temperature 0°C to +70°C	ABSOLUTE MAXIMUM
Storage Temperature (Ceramic Package)65°C to +150°C	RATINGS*
Storage Temperature (Plastic Package)65°C to +125°C	
Voltage on Any Pin	
Power Dissipation	

Note: 1 With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 

			LIMI	TS		TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT		
Input Low Voltage	VIL	-0.5		0.8	٧		
Input High Voltage	VIH	2.0		V <sub>CC</sub> + 0.5	٧		
Output Low Voltage (Ports 4-7)	V <sub>OL1</sub>			0.45	٧	IOL = 5 mA ①	
Output Low Voltage (Port 7)	VOL2	T		1	٧	IOL = 20 mA	
Output Low Voltage (Port 2)	V <sub>OL3</sub>			0.45	٧	IOL = 0.6 mA	
Output High Voltage (Ports 4-7)	V <sub>OH1</sub>	2.4			٧	IOH = 240 μA	
Output High Voltage (Port 2)	V <sub>OH2</sub>	2.4			٧	I <sub>OH</sub> = 100 μA	
Sum of All IOL From 16 Outputs	loL			100	mA	5 mA Each Pin	
Input Leakage Current (Ports 4-7)	l <sub>IL1</sub>	-10		20	μΑ	VIN = VCC to 0V	
Input Leakage Current (Port 2, CS, PROG)	IL2	-10		10	μА	V <sub>IN</sub> = V <sub>CC</sub> to 0V	
V <sub>CC</sub> Supply Current	lcc		10	20	mΑ		

Note: 1 Refer to graph of additional sink current drive.

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 

			LIMITS	S .		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS	
Code Valid Before PROG	t <sub>A</sub>	100			ns	80 pF Load	
Code Valid After PROG	tB	60			ns	20 pF Load	
Data Valid Before PROG	<sup>t</sup> C	200			ns	80 pF Load	
Data Valid After PROG	tD	20			ns	20 pF Load	
Port 2 Floating After PROG	tн	0		150	ns	20 pF Load	
PROG Negative Pulse Width	t <sub>K</sub>	900			ns		
Ports 4-7 Valid After PROG	tPO			70Ŏ	ns	100 pF Load	
Ports 4-7 Valid Before/After PROG	tLP1	100			ns		
Port 2 Valid After PROG	tACC			750	ns	80 pF Load	
CS Valid Before/After PROG	tCS	50			ns		


DC CHARACTERISTICS

**AC CHARACTERISTICS** 

**TIMING WAVEFORMS** 

## 7/


## CURRENT SINKING CAPABILITY ①




Note: ① This curve plots the guaranteed worst case current sinking capability of any I/O port line versus the total sink current of all pins.

The μPD8243 is capable of sinking 5 mA (for V<sub>OL</sub> = 0.4V) through each of the 16 I/O lines simultaneously. The current sinking curve shows how the individual I/O line drive increases if all the I/O lines are not fully loaded.


## PACKAGE OUTLINES $\mu PD8243C/D$



ITEM	MILLIMETERS	INCHES		
Α	33 MAX	1.3 MAX		
В	2.53	0.1		
С	2.54	0.1		
D	0.5 ± 0.1	0.02 + 0.004		
Е	27.94	1,1		
F	1.5	0.059		
G	2.54 MIN	0.1 MIN		
H	0.5 MIN	0.02 MIN		
I	5.22 MAX	0.205 MAX		
J	5.72 MAX	0.225 MAX		
К	15.24	0.6		
L	13.2	0.52		
м	0.25 <sup>+0.10</sup> -0.05	0.01 +0.004 -0.0019		



ITEM	MILLIMETERS	INCHES
А	33.5 MAX.	1.32 MAX.
В	2.78	0.11
С	2.54	0.1
D	0.46	0.018
E	27.94	1.1
F.	1.5	0.059
G ·	2.54 MIN.	0.1 MIN.
н	0.5 MIN.	0.019 MIN.
I	4.58 MAX.	0.181 MAX.
J .	5.08 MAX.	0.2 MAX.
к	15.24	0.6
L	13.5	0.53
м	0.25 <sup>+0.10</sup> -0.05	0.01 <sup>+0.004</sup> <sub>-0.002</sub>



## PROGRAMMABLE COMMUNICATION INTERFACES

#### DESCRIPTION

The  $\mu$ PD8251 and  $\mu$ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the  $\mu$ PD8080 or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or transmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.

#### **FEATURES**

- Asynchronous or Synchronous Operation
  - Asynchronous:

5-8 Bit Characters

Clock Rate - 1, 16 or 64 x Baud Rate

Break Character Generation

Select 1, 1-1/2, or 2 Stop Bits

False Start Bit Detector

Automatic Break Detect and Handling (µPD8251A)

- Synchronous:

5-8 Bit Characters

Internal or External Character Synchronization

Automatic Sync Insertion

Single or Double Sync Characters

- Baud Rate Synchronous DC to 56K Baud (μPD8251)
  - DC to 64K Baud (μPD8251A)
  - Asynchronous DC to 9.6K Baud
- Full Duplex, Double Buffered Transmitter and Receiver
- Parity, Overrun and Framing Flags
- Fully Compatible with 8080/8085/μPD780 (Z80<sup>TM</sup>)
- All Inputs and Outputs are TTL Compatible
- Single +5 Volt Supply
- · Separate Device, Receive and Transmit TTL Clocks
- 28 Pin Plastic DIP Package
- N-Channel MOS Technology

#### PIN CONFIGURATION

D <sub>2</sub>	1		28	<b>□</b> D <sub>1</sub>
D3 🗀	2		27	□ D <sub>0</sub> .
RxD 🗀	3		26	□ vcc
GND 🗀	4		25	RxC
D4 🗀	5		24	DTR
D <sub>5</sub>	6	μPD	23	☐ RTS
□6 □	7	8251/	22	DSR
D7 🗀	8	8251A	21	J RESET
TxC	9		20	J clk
WR [	10		19	☐ T×D
<u>cs</u> ⊏	11		18	] TxE
C/D	12		17	] CTS
RD 🗀	13		16	J SYNDET (μPD8251) SYNDET/BD (μPD8251A
R×RDY [	14		15	TXRDY

#### PIN NAMES

	D <sub>7</sub> -D <sub>0</sub>	Data Bus (8 bits)
	C/D	Control or Data is to be Written or Read
	RD	Read Data Command
	WR	Write Data or Control Command
	CS	Chip Enable
	CLK	Clock Pulse (TTL)
	RESET	Reset
	TxC	Transmitter Clock (TTL)
•	TxD	Transmitter Data
	RxC	Receiver Clock (TTL)
	RxD	Receiver Data
	RxRDY	Receiver Ready (has character for 8080)
	TxRDY	Transmitter Ready (ready for char, from 8080)
	DSR	Data Set Ready
	DTR	Data Terminal Ready
	SYNDET	Sync Detect
	SYNDET/BD	Sync Detect/Break Detect
	RTS	Request to Send Data
	CTS	. Clear to Send Data
	TxE	Transmitter Empty
)	Vcc	+5 Volt Supply
	GND	Ground

TM: Z80 is a registered trademark of Zilog.

The  $\mu$ PD8251 and  $\mu$ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the  $\mu$ PD8251 and  $\mu$ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

FUNCTIONAL DESCRIPTION

In the receive mode, the  $\mu$ PD8251 or  $\mu$ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

μPD8251A FEATURES AND ENHANCEMENTS

The  $\mu$ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and  $\mu$ PD780 (Z80<sup>TM</sup>). The additional features and enhancements of the  $\mu$ PD8251A over the  $\mu$ PD8251 are listed below.


- The data paths are double-buffered with separate I/O registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- 2. The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- The Receiver is prevented from starting when in "break" state by a refined Rx initialization. This also prevents a disconnected USART from causing unwanted interrupts.
- 4. When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- 5. The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middle of a word.
- Internal Sync Detect is disabled when External Sync Detect is programmed. An External Sync Detect Status is provided through a flip-flop which clears itself upon a status read.
- 7. The possibility of a false sync detect is minimized by:
  - ensuring that if a double sync character is programmed, the characters be contiguously detected.
  - clearing the Rx register to all Logic 1s (VOH) whenever the Enter Hunt command is issued in Sync mode.
- 8. The  $\overline{RD}$  and  $\overline{WR}$  do not affect the internal operation of the device as long as the  $\mu PD8251A$  is not selected.
- 9. The  $\mu PD8251A$  Status can be read at any time, however, the status update will be inhibited during status read.
- The µPD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K.

C/D RD WR CS 0 0 1 0  $\mu$ PD8251/ $\mu$ PD8251A  $\rightarrow$  Data Bus n 1 0 0 Data Bus  $\rightarrow \mu PD8251/\mu PD8251A$ 1 0 1 0 Status → Data Bus 1  $\overline{0}$ 0 Data Bus → Control X X X 1 Data Bus → 3-State Х

TM: Z80 is a registered trademark of Zilog.

BASIC OPERATION

#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM **RATINGS\***

Storage Temperature ......-65°C to +125°C -0.5 to +7 Volts -0.5 to +7 Volts Supply Voltages ...........

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### $T_a = 25^{\circ}C$

#### DC CHARACTERISTICS

 $T_a = 0^{\circ} \text{C to } 70^{\circ} \text{C}; V_{CC} = 5.0 \text{V} \pm 5\%; \text{GND} = 0 \text{V}$ 

			LIMITS								
		μPD8251		μPD8251A							
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	MAX	UNIT	TEST CONDITIONS			
Input Low Voltage	VIL	-0.5		0.8	0.5	0.8	٧				
Input High Voltage	VIH	2.0		vcc	2.0	Vcc	V				
Output Low Voltage	V			0.45		0.45	V	μPD8251: I <sub>OL</sub> = 1.7 mA			
Output Low Voltage	VOL		0.45		1.	0.43	· · ·	μPD8251A: IOL = 2.2 mA			
Output High Voltage	Voн	2.4			2.4		V	μPD8251: I <sub>OH</sub> = -10G μA			
Output riigii vortage		2.4						μPD8251A: I <sub>OH</sub> = -400 μA			
Data Bus Leakage		. In.	. 10.	· In			-50		-10	μА	V <sub>OUT</sub> = 0.45V
Data bus Leakage	IDL .			10		10	μА	V <sub>OUT</sub> = V <sub>CC</sub>			
Input Load Current	HL			10		10	μА	At 5.5V			
Power Supply Current			15	45 80		100	mA	μPD8251A: All Outputs =			
Tower Supply Current	ICC		45			100	IIIA	Logic 1			

CAPACITANCE T<sub>a</sub> = 25°C; V<sub>CC</sub> = GND = 0V

	LIMITS					TEST	
PARAMETER	SYMBOL	MIN	MIN TYP		UNIT	CONDITIONS	
Input Capacitance	CIN	1		10	pF	, fc = 1 MHz	
I/O Capacitance	C <sub>1/O</sub>		, ,	20	pF	Unmeasured pins returned to GND	

#### $T_a = 0^{\circ} C \text{ to } 70^{\circ} C; V_{CC} = 5.0 V \pm 5\%; GND = 0 V.$

		LIMITS						
	SYMBOL		08251	μPD8215A			TEST	
PARAMETER		MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
		RE	AD					
Address Stable before READ, (CS, C/D)	tAR	50		0		ns		
Address Hold Time for READ, (CS, CD)	tRA	5		0		ns		
READ Pulse Width	tRR	430		250		ns		
Data Delay from READ	†RD		350		200	ns	µPD8251: С <sub>L</sub> = 100 pF µPD8251A: С <sub>L</sub> = 150 pF	
READ to Data Floating	†DF	25	200	10	100	ns	μPD8251 C <sub>L</sub> = 100 pF C <sub>L</sub> = 15 pF	
		WR	TE					
Address Stable before WRITE	tAW	20		0		ns		
Address Hold Time for WRITE	twa .	20		0		ns		
WRITE Pulse Width	tww	400		250		ns		
Data Set-Up Time for WRITE	†DW	200		150		ns		
Data Hold Time for WRITE	tWD	40		0		ns		
Recovery Time Between WRITES (2)	tRV	6		6		tCY		
		OTHER '	TIMING			101	L	
Clock Period (3)	tCY	0.420	1.35	0.32	1.35	иs		
Clock Pulse Width High	t <sub>Ø</sub> W	220	0.7tgy	120	tCY-90			
Clock Pulse Width Low	t <sub>ØW</sub>	220	0.7169	90	(CA-an	ns		
Clock Rise and Fall Time	t <sub>B</sub> ,t <sub>E</sub>	0	50	5	20	ns		
TxD Delay from Falling Edge of TxC		ļ -	1		1	ns		
Rx Data Set-Up Time to Sampling Pulse	<sup>t</sup> DTx	2	<u> </u>	2	<del>- '-</del>	μs		
Rx Data Hold Time to Sampling Pulse	tSRx	2		2		μs	μPD8251: C <sub>L</sub> = 100 pF	
Transmitter Input Clock Frequency	tHR×	-		- 2		μs		
1X Baud Rate	fTx	DC	56		64	kHz		
16X Baud Rate		DC	520		310	kHz		
64X Baud Rate	ļ	DC	520		615	kHz		
Transmitter Input Clock Pulse Width 1X Baud Rate	tTPW	12		12				
16X and 64X Baud Rate	1	1		1	-	tCY tCY		
Transmitter Input Clock Pulse Delay	tTPD					-01		
1X Baud Rate		15		15		tCY		
16X and 64X Baud Rate		3		3		tCY		
Receiver Input Clock Frequency 1X Baud Rate	fRx	DC	56		ا ا			
16X Baud Rate		DC	520	ļ	64 310	kHz kHz		
64X Baud Rate		DC	520		615	kHz		
Receiver Input Clock Pulse Width	tRPW							
1 X Baud Rate 16X and 64X Baud Rate		12		12		tCY		
Receiver Input Clock Pulse Delay	tRPD	<u> </u>		<u> </u>		(CY		
1X Baud Rate	'HPU	15		15		†CY		
16X and 64X Baud Rate	<u> </u>	3		3		tCY		
TxRDY Delay from Center of Data Bit	tTx		16		8	tCY	μPD8251. C <sub>L</sub> = 50 pF	
RxRDY Delay from Center of Data Bit	tRX		20		24	*CY		
Internal SYNDET Delay from Center of Data Bit	tis		25		24	tCY		
External SYNDET Set-Up Time before Falling Edge of RxC	tES		16		16	tCY		
TxEMPTY Delay from Center of Data Bit	<sup>†</sup> T×E		16		20	tCY	μPD8251: C <sub>L</sub> = 50 pF	
Control Delay <u>from Rising</u> Edge of WRITE (TxE, DTR, RTS)	twc		16		8	tCY		
Control to READ Set-Up Time (DSR, CTS)	†CR		16		20	tCY		


Notes. ① AC timings measured at V<sub>OH</sub> = 2.0, V<sub>OL</sub> = 0.8, and with load circuit of Figure 1.


② This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.

A OUTPUT DELAY (ns)

The TxC and RxC frequencies have the following limitations with respect to CLK.
For 1X Baud Rate, fT<sub>X</sub> or fq<sub>X</sub> \( \frac{4}{1/(30 \) (CY)} \)
For 16X and 64X Baud Rate, fT<sub>X</sub> or fq<sub>X</sub> \( \frac{1}{1/(4.5 \) (CY)} \)

4 Reset Pulse Width = 6 tcy minimum.






Δ CAPACITANCE (pF) Typical  $\Delta$  Output


Delay Versus  $\Delta$  Capacitance (pF)

#### **TIMING WAVEFORM**




#### SYSTEM CLOCK INPUT







RECEIVER CLOCK AND DATA



WRITE DATA CYCLE (PROCESSOR → USART)




READ DATA CYCLE (PROCESSOR ← USART)




TIMING WAVEFORM (CONT.)

WRITE CONTROL OR OUTPUT PORT CYCLE (PROCESSOR → USART)



## READ CONTROL OR INPUT PORT CYCLE (PROCESSOR ← USART)


- NOTES: 1 TWC Includes the response timing of a control byte.
  - 2 TCR Includes the effect of CTS on the TxENBL circuitry




TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)

## 7

## TIMING WAVEFORM (CONT.)




## RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)



EXAMPLE FORMAT = 5 BIT CHARACTER WITH PARITY AND 2 SYNC CHARACTERS

## TRANSMITTER CONTROL AND FLAG TIMING (SYNC MODE)



## RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes: ① Internal sync, 2 sync characters, 5 bits, with parity.

2 External sync, 5 bits, with parity.

Р	INI	IDEN <sup>-</sup>	TIF	ICA-	LIUNI

PIN		IN	EUNCTION			
NO.	SYMBOL	NAME	FUNCTION			
1, 2, 27, 28 5 — 8	D <sub>7</sub> – D <sub>0</sub>	Data Bus Buffer	An 8-bit, 3-state bi-directional buffer used to interface the USART to the processor data bus. Data is transmitted or received by the buffer in response to input/output or Read/ Write instructions from the processor. The Data Bus Buffer also transfers Control words, Command words, and Status.			
26	Vcc	V <sub>CC</sub> Supply Voltage	+5 volt supply			
4	GND	Ground	Ground			
	Read/Write	e Control Logic	This logic block accepts inputs from the pro- cessor Control Bus and generates control signals for overall USART operation. The Mode Instruction and Command Instruction registers that store the control formats for device func- tional definition are located in the Read/ Write Control Logic.			
21	RESET	Reset .	A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitialized with a new set of control words. Minimum RESET pulse width is 6 tcy.			
20	CLK	Clock Pulse	The CLK input provides for internal device timing and is usually connected to the Phase 2 (TTL) output of the µPB8224 Clock Generator. External inputs and outputs are not referenced to CLK, but the CLK frequency must be at least 30 times the Receiver or Transmitter clocks in the synchronous mode and 4.5 times for the asynchronous mode.			
10	WR	Write Data	A "zero" on this input instructs the USART to accept the data or control word which the processor is writing out on the data bus.			
13	RD	Read Data	A "zero" on this input instructs the USART to place the data or status information onto the Data Bus for the processor to read.			
12	C/D	Control/Data	The Control/Data input, in conjunction with the WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 = Data; 1 = Control.			
11	ĊŚ	Chip Select	A "zero" on this input enables the USART to read from or write to the processor.			
	Mode	m Control	The µPD8251 and µPD8251A have a set of control inputs and outputs which may be used to simplify the interface to a Modem.			
22	DSR	Data Set Ready	The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modem Data Set Ready condition.			
24	DTR	Data Terminal Ready	The Data Terminal Ready output can be controlled via the Command word. The DTR output is normally used to drive Modem Data Terminal Ready or Rate Select lines.			
23	RTS	Request to Send	The Request to Send output can be controlled via the Command word. The RTS output is normally used to drive the Modem Request to Send line.			
17	CTS	Clear to Send	A "zero" on the Clear to Send input enables the USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one).			


### TRANSMIT BUFFER

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

## PIN IDENTIFICATION (CONT.)

		PIN	FUNCTION					
NO.	SYMBOL	NAME	PONCTION					
Transmit Control Logic		it Control Logic	The Transmit Control Logic accepts and outputs all external and internal signals necessary for serial data transmission.					
15	TxRDY	Transmitter Ready	Transmitter Ready signals the processor that the transmitter is ready to accept a data character. TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.					
18	TxE	Transmitter Empty	The Transmitter Empty output signals the processor that the USART has no further characters to transmit. TxE is automatically reset upon receiving a data character from the processor. In half-duplex, TxE can be used to signal end of a transmission and request the processor to "turn the line around." The TxEn bit in the command instruction does not effect TxE. In the Synchronous mode, a "one" on this output indicates that a Sync character or characters are about to be automatically transmitted as "fillers" because the next data character has not been loaded.					
9	TxC	Transmitter Clock	The Transmitter Clock controls the serial character transmission rate. In the Asynchronous mode, the $\overline{T\times C}$ frequency is a multiple of the actual Baud Rate. Two bits of the Mode Instruction select the multiple to be 1x, 16x, or 64x the Baud Rate. In the Synchronous mode, the $\overline{T\times C}$ frequency is automatically selected to equal the actual Baud Rate. Note that for both Synchronous and Asynchronous modes, serial data is shifted out of the USART by the falling edge of $\overline{T\times C}$ .					
19	TxD	Transmitter Data	The Transmit Control Logic outputs the composite serial data stream on this pin.					

μPD8251 AND μPD8251A INTERFACE TO 8080 STANDARD SYSTEM BUS



The Receive Buffer accepts serial data input at the  $\overline{\text{RxD}}$  pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the  $\mu\text{PD8251}$  and  $\mu\text{PD8251A}$  set the extra bits to "zero."

#### RECEIVE BUFFER

PIN IDENTIFICATION (CONT.)

	PIN		FUNCTION			
NO.	SYMBOL	NAME				
	Receiver Co	ontrol Logic	This block manages all activities related to incoming data.			
14	R×RDY	Receiver Ready	The Receiver Ready output indicates that the Receiver Buffer is ready with an "assembled" character for input to the processor. For Polled operation, the processor can check RXRDY using a Status Read or RXRDY can be connected to the processor interrupt structure. Note that reading the character to the processor automatically resets RXRDY.			
25	Āx <b>C</b>	Receiver Clock	The Receiver Clock determines the rate at which the incoming character is received. In the Asynchronous mode, the $\overline{R\times C}$ frequency may be 1.16 or 64 times the actual Baud Rate but in the Synchronous mode the $\overline{R\times C}$ frequency must equal the Baud Rate. Two bits in the mode instruction select Asynchronous at 1x, 16x or 64x or Synchronous operation at 1x the Baud Rate. Unlike $\overline{T\times C}$ , data is sampled by the $\mu$ PD8251 and $\mu$ PD8251A on the rising edge of $\overline{R\times C}$ . ①			
3 .	RxD	Receiver Data	A composite serial data stream is received by the Receiver Control Logic on this pin.			
16	SYNDET (μPD8251)	Sync Detect	The SYNC Detect pin is only used in the Synchronous mode. The $\mu$ PD8251 may be programmed through the Mode Instruction to operate in either the internal or external Sync mode and SYNDET then functions as an output or input respectively. In the internal Sync mode, the SYNDET output will go to a "one" when the $\mu$ PD8251 has located the SYNC character in the Receive mode. If double SYNC character (bi-sync) operation has been programmed, SYNDET will go to "one" in the middle of the last bit of the second SYNC character. SYNDET is automatically reset to "zero" upon a Status Read or RESET. In the external SYNC mode, a "zero" to "one" transition on the SYNDET input will cause the $\mu$ PD8251 to start assembling data character on the next falling edge of RXC. The length of the SYNDET input should be at least one RXC period, but may be removed once the $\mu$ PD8251 is in SYNC.			
16	SYNDET/BD (µPD8251A)	Sync Detect/ Break Detect	The SYNDET/BD pin is used in both Synchronous and Asynchronous modes. When in SYNC mode the features for the SYNDET pin described above apply. When in Asynchronous mode, the Break Detect output will go high when an all zero word of the programmed length is received. This word consists of: start bit, data bit, parity bit and one stop bit. Reset only occurs when Rx data returns to a logic one state or upon chip reset. The state of Break Detect can be read as a status bit.			

Note: 1

Since the  $\mu$ PD8251 and  $\mu$ PD8251A will frequently be handling both the reception and transmission for a given link, the Receive and Transmit Baud Rates will be same.  $\overline{RxC}$  and  $\overline{TxC}$  then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator.

Examples:

ff the Baud Rate equals 110 (Async):

RXC or TXC equals 110 Hz (1x)

RxC or TxC equals 1.76 KHz (16x) RxC or TxC equals 7.04 KHz (64x) If the Baud Rate equals 300:

RXC or TXC equals 300 Hz (1x) A or S RXC or TXC equals 4800 Hz (16x) A only RXC or TXC equals 19.2 KHz (64x) A only

## 7

## OPERATIONAL DESCRIPTION

A set of control words must be sent to the  $\mu$ PD8251 and  $\mu$ PD8251A to define the desired mode and communications format. The control words will specify the BAUD RATE FACTOR (1x, 16x, 64x), CHARACTER LENGTH (5 to 8), NUMBER OF STOP BITS (1, 1-1/2, 2) ASYNCHRONOUS or SYNCHRONOUS MODE, SYNDET (IN or OUT), PARITY, etc.

After receiving the control words, the  $\mu$ PD8251 and  $\mu$ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.

Concurrently, the  $\mu$ PD8251 and  $\mu$ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.

Note:

The  $\mu$ PD8251 and  $\mu$ PD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.

The  $\mu$ PD8251 and  $\mu$ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the  $\overline{\text{CTS}}$  (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.

#### USART PROGRAMMING

The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A Reset (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ( $C/\overline{D}=1$ ) followed by a software reset command instruction (40 Hex) can be used to initialize the  $\mu$ PD8251 and  $\mu$ PD8251A.

There are two control word formats:

- 1. Mode Instruction
- 2. Command Instruction


#### MODE INSTRUCTION

This control word specifies the general characteristics of the interface regarding the SYNCHRONOUS or ASYNCHRONOUS MODE, BAUD RATE FACTOR, CHARACTER LENGTH, PARITY, and NUMBER OF STOP BITS. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content.

#### COMMAND INSTRUCTION

This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.

TYPICAL DATA BLOCK



NOTE (1)

The second SYNC character is skipped if MODE instruction has programmed the  $\mu$ PD8251 and  $\mu$ PD8251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the  $\mu$ PD8251 and  $\mu$ PD8251A to ASYNC mode.

The  $\mu$ PD8251 and  $\mu$ PD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components, one asynchronous and the other synchronous, which share the same support circuits and package. Although the format definition can be changed at will or "on the fly", the two modes will be explained separately for clarity.

DEFINITION

MODE INSTRUCTION

When a data character is written into the  $\mu PD8251$  and  $\mu PD8251A$ , the USART automatically adds a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on  $\overline{CTS}$  and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of TxC at TxC, TxC/16 or TxC/64, as defined by the Mode Instruction.


ASYNCHRONOUS TRANSMISSION

If no data characters have been loaded into the  $\mu$ PD8251 and  $\mu$ PD8251A, or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.


The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the date, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of  $\overline{\text{RxC}}$ . If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the  $\mu$ PD8251 and  $\mu$ PD8251A and the RxRDY signal is raised to indicate to the processor that a character is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.

ASYNCHRONOUS RECEIVE

### MODE INSTRUCTION FORMAT ASYNCHRONOUS MODE



# TRANSMIT/RECEIVE FORMAT ASYNCHRONOUS MODE



- Notes: ① Generated by  $\mu PD8251/8251A$ 
  - 2 Does not appear on the Data Bus.
  - 3 If character length is defined as 5, 6, or 7 bits, the unused bits are set to "zero."

As in Asynchronous transmission, the TxD output remains "high" (marking) until the  $\mu$ PD8251 and  $\mu$ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of  $\overline{\text{TxC}}$  and the same rate as  $\overline{\text{TxC}}$ .

SYNCHRONOUS TRANSMISSION

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the  $\overline{\text{TxC}}$  rate or SYNC will be lost. If a data character is not provided by the processor before the  $\mu\text{PD8251}$  and  $\mu\text{PD8251A}$  Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the  $\mu\text{PD8251}$  and  $\mu\text{PD8251A}$  become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC characters are being transmitted. TxEMPTY is automatically reset by the next character from the processor.

In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.


SYNCHRONOUS RECEIVE

Incoming data on the RxD input is sampled on the rising edge of  $\overline{RxC}$ , and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the  $\mu$ PD8251 and  $\mu$ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.

If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one  $\overline{R\times C}$  cycle will synchronize the USART.

Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format

The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.




MODE INSTRUCTION FORMAT SYNCHRONOUS MODE

# TRANSMIT/RECEIVE FORMAT SYNCHRONOUS MODE




ASSEMBLED SERIAL DATA OUTPUT (TxD)



#### TRANSMIT FORMAT





Note: 1 If character length is defined as 5, 6 or 7 bits, the unused bits are set to "zero.".

## COMMAND INSTRUCTION FORMAT

After the functional definition of the  $\mu$ PD8251 and  $\mu$ PD8251A has been specified by the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode), the USART is ready to receive Command Instructions and begin communication. A Command Instruction is used to control the specific operation of the format selected by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modem Controls are controlled by the Command Instruction.

After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all subsequent "control writes" ( $C/\overline{D}=1$ ) will load or overwrite the Command Instruction register. A Reset operation (internal via CMD IR or external via the RESET input) will cause the  $\mu$ PD8251 and  $\mu$ PD8251A to interpret the next "control write", which must immediately follow the reset, as a Mode Instruction.

#### STATUS READ FORMAT

It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The  $\mu$ PD8251 and  $\mu$ PD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the  $C/\overline{D}$  input "high" to obtain device Status Information. Many of the bits in the status register are copies of external pins. This dual status arrangement allows the  $\mu$ PD8251 and  $\mu$ PD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the  $\mu$ PD8251 and 28 clock periods in the  $\mu$ PD8251A.

#### PARITY ERROR

When a parity error is detected, the PE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. PE being set does not inhibit USART operation.


#### **OVERRUN ERROR**

If the processor fails to read a data character before the one following is available, the OE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. Although OE being set does not inhibit USART operation, the previously received character is overwritten and lost.

### FRAMING ERROR ①


If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.

Note: 1 ASYNC mode only.




TxRDY status bit = DB Buffer Empty


## APPLICATION OF THE $\mu$ PD8251 AND $\mu$ PD8251A




## ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD




#### ASYNCHRONOUS INTERFACE TO TELEPHONE LINES



#### SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE




SYNCHRONOUS INTERFACE TO TELEPHONE LINES



PACKAGE OUTLINES  $\mu PD8251C/D$   $\mu PD8251AC/D$ 

### Plastic

ITEM	MILLIMETERS	INCHES			
Α	38.0 MAX.	1.496 MAX.			
В	2.49	0.098			
С	2.54	0.10			
D	0.5 ± 0.1	0.02 ± 0.004			
E	33.02	1.3			
F	1.5	0.059			
G	2.54 MIN.	0.10 MIN.			
Н	0.5 MIN.	0.02 MIN.			
I	5.22 MAX.	0.205 MAX.			
J	5.72 MAX.	0.225 MAX.			
К	15.24	0.6			
L	13.2	0.52			
М	0.25 <sup>+ 0.10</sup> 0.05	0.01 <sup>+ 0.004</sup> 0.002			



#### Ceramic

ITEM	MILLIMETERS	INCHES
Α	36.0 MAX.	1.41 MAX.
В .	1.5 MAX.	0.059 MAX
С	2.54	0.1
D	0.50 + 0.1	0.02 + 0.004
E	33.0	1.299
F	1.27	0.05
G	3.2 MIN.	0.126 MIN
Н	1.0 MIN	0.04 MIN
. 1	3.3 MAX.	0.13 MAX.
J	5.2 MAX.	0.20 MAX.
· K	15.3	0.60
L	13.9	0.55
М	0.30 ± 0.1	0.012 ± 0.004

### PROGRAMMABLE INTERVAL TIMER

#### **DESCRIPTION**

The NEC  $\mu$ PD8253 contains three independent, programmable, multi-modal 16-bit counter/timers. It is designed as a general purpose device, fully compatible with the 8080 family. The  $\mu$ PD8253 interfaces directly to the busses of the processor as an array of I/O ports.

The  $\mu$ PD8253 can generate accurate time delays under the control of system software. The three independent 16-bit counters can be clocked at rates from DC to 2 MHz. The system software controls the loading and starting of the counters to provide accurate multiple time delays. The counter output flags the processor at the completion of the time-out cycles.

System overhead is greatly improved by relieving the software from the maintenance of timing loops. Some other common uses for the  $\mu PD8253$  in microprocessor based systems are:

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

#### **FEATURES**

- Three Indpendent 16-Bit Counters
- · Clock Rate: DC to 3 MHz
- Programmable Counter Modes
- · Count Binary or BCD
- Single +5 Volt Supply
- 24 Pin Dual-In-Line Plastic Package

#### PIN CONFIGURATION

. D7 ☐	1		24	b∨cc .
D <sub>6</sub> □	2		23	□ WR
D <sub>5</sub> [	3		22	RD
D4 [	4		21	□ cs
D3 [	5		20	<b>□</b> A1
D <sub>2</sub> [	6	μPD	19	Þ <sub>40</sub>
D <sub>1</sub> □	7	8253/	18.	CLK 2
□0 □	8	8253-5	17	OUT 2
CLK 0	9		16	GATE 2
OUT 0	10		15	CLK 1
GATE 0	11		14	GATE 1
GND _	12		13	OUT 1

#### PIN NAMES

D <sub>7</sub> -D <sub>0</sub>	Data Bus (8-Bit)			
CLK N	Counter Clock Inputs			
GATEN	Counter Gate Inputs			
OUT N	Counter Outputs			
RD	Read Counter			
WR	Write Command or Data			
<del>cs</del>	Chip Select			
A <sub>0</sub> , A <sub>1</sub>	Counter Select			
V <sub>CC</sub>	+5 Volts			
GND	Ground			

7

### μPD8253

#### Data Bus Buffer

The 3-state, 8-bit, bi-directional Data Bus Buffer interfaces the  $\mu$ PD8253 to the 8080A microprocessor system. It will transmit or receive data in accordance with the INput or OUTput instructions executed by the processor. There are three basic functions of the Data Bus Buffer.

FUNCTIONAL DESCRIPTION

- 1. Program the modes of the  $\mu$ PD8253
- 2. Load the count registers.
- 3. Read the count values.

#### Read/Write Logic

The Read/Write Logic controls the overall operation of the  $\mu$ PD8253 and is governed by inputs received from the processor system bus.

#### Control Word Register

Two bits from the address bus of the processor,  $A_0$  and  $A_1$ , select the Control Word Register when both are at a logic "1" (active-high logic). When selected, the Control Word Register stores data from the Data Bus Buffer in a register. This data is then used to control:

- 1. The operational MODE of the counters.
- 2. The selection of BCD or Binary counting.
- 3. The loading of the count registers.

#### RD (Read)

This active-low signal instructs the  $\mu PD8253$  to transmit the selected counter value to the processor.

#### WR (Write)

This active-low signal instructs the  $\mu PD8253$  to receive MODE information or counter input data from the processor.

#### A1, A0

The  $A_1$  and  $A_0$  inputs are normally connected to the address bus of the processor. They control the one-of-three counter selection and address the control word register to select one of the six operational MODES.

#### CS (Chip Select)

The  $\mu$ PD8253 is enabled when an active-low signal is applied to this input. Reading or writing from this device is inhibited when the chip is disabled. The counter operation, however, is not affected.

#### Counters #0, #1, #2


The three identical, 16-bit down counters are functionally independent allowing for separate MODE configuration and counting operation. They function as Binary or BCD counters with their gate, input and output line configuration determined by the operational MODE data stored in the Control Word Register. The system software overhead time can be reduced by allowing the control word to govern the loading of the count data.

The programmer, with READ operations, has access to each counter's contents. The  $\mu$ PD8253 contains the commands and logic to read each counter's contents while still counting without disturbing its operation.

The following is a table showing how the counters are manipulated by the input signals to the Read/Write Logic.

<del>cs</del>	RD	WR	Α1	A <sub>0</sub>	FUNCTION
0	1	0	0	0	Load Counter No. 0
0	- 1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation, 3-State
1	X	Х	X	Х	Disable, 3-State
0	1	1	Х	Х	No-Operation, 3-State

#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM **RATINGS\***

 $0^{\circ}$ C to  $+70^{\circ}$ C 

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device realiability.

 $*T_a = 25^{\circ} C$ 

DC CHARACTERISTICS  $T_a$  = 0°C to +70°C;  $V_{CC}$  = +5V ± 5%

			LIM	ITS	TEST		
PARAMETER	SYMBOL	MIN TYP		MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	V		
Input High Voltage	VIH	2.0		V <sub>CC</sub> +0.5	· V		
Output Low Voltage	VOL			0.45	V	I <sub>OL</sub> = 2.2 mA	
Output High Voltage	V <sub>OH</sub>	2.4			V	$I_{OH} = -400  \mu A$	
Input Load Current	HL			±10	μА	$V_{IN} = V_{CC}$ to 0 V	
Output Float Leakage Current	IOFL			±10	μΑ	VOUT = VCC to 0 V	
V <sub>CC</sub> Supply Current	l cc			95	mA		

CAPACITANCE  $T_a = 25^{\circ}C$ ;  $V_{CC} = GND = 0V$ 


		LIMITS		LIMITS		LIMITS			·
PARAMETER .	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS			
Input Capacitance	C <sub>IN</sub> .			1.0	рF	f <sub>C</sub> = 1 MHz			
Input/Output Capacitance	C <sub>I/O</sub>			20	рF	Unmeasured pins returned to VSS.			

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%; GND = 0V$ 

				LIN	IITS				
PARAMETER	SYMBOL		₄PD825	3	3 μPD8253-			UNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		CONDITIONS
			REAL	)					
Address Stable Before READ	†AR	50			50			ns	
Address Hold Time for READ	†RA	5			5			ns	
READ Pulse Width	<sup>t</sup> RR	400			300			ns	
Data Delay from READ	tRD			300			200	ns	CL = 100 pF
READ to Data Floating	<sup>t</sup> DF	25		125	25		100	ns	CL = 100 pF
			WRIT	E					
Address Stable Before WRITE	<sup>t</sup> AW	20			20	,		ns	
Address Hold Time for WRITE	tWA	20			20			ns	
WRITE Pulse Width	tww	400			300			ņs	
Data Set Up Time for WRITE	tDW	200			200			ns	
Data Hold Time for WRITE	twD	40			30			ns	
Recovery Time Between WRITES	<sup>t</sup> RV	1			1		:	μs	
	CL	OCK A	ND GA	TE TIN	ING				
Clock Period	<sup>t</sup> CLK	. 300		DC	300	T	DC	ns	
High Pulse Width	tPWH	200			200			ns	
Low Pulse Width	†PWL	100			100			ns	
Gate Pulse Width High	tGW	150			150			ns	
Gate Set Up Time to Clock 1	tGS	100			100			ns	
Gate Hold Time After Clock †	<sup>t</sup> GH	50			50			ns	
Low Gate Width	tGL	100			100			ns	
Output Delay from Clock ↓	tOD			300			300	ns	CL = 100 pF
Output Delay from Gate	todg		T	300			300	ns	CL = 100 pF

Note: ① AC Timing Measured at  $V_{OH} = 2.2V$ ;  $V_{OL} = 0.8V$ .

#### TIMING WAVEFORMS



**CLOCK AND GATE TIMING** 

#### PROGRAMMING THE μPD8253

The programmer can select any of the six operational MODES for the counters using system software. Individual counter programming is accomplished by loading the CONTROL WORD REGISTER with the appropriate control word data (A<sub>0</sub>, A<sub>1</sub> = 11).

#### CONTROL WORD FORMAT

D7	D <sub>6</sub>	D <sub>5</sub>	D4	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SC1	SC0	RL1	RL0	M2	M1	MO	BCD

#### SC - Select Counter

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1 .	Invalid

#### RL - Read/Load

RL1	RL0	
0	0	Counter Latching Operation
. 1	0	Read/Load Most Significant Byte Only
0	1	Read/Load Least Significant Byte Only
1	1	Read/Load Least Significant Byte First, Then Most Significant Byte

#### BCD

0	Binary Counter, 16-Bits
1	BCD Counter, 4-Decades


#### M-Mode

M2	M1	MO	
0	. 0	0	Mode 0
0	0	1 1 1	Mode 1
Х	1	0	Mode 2
Х	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

Each of the three counters can be individually programmed with different operating MODES by appropriately formatted Control Words. The following is a summary of the MODE operations.


#### Mode 0: Interrupt on Terminal Count

The initial MODE set operation forces the OUTPUT low. When the specified counter is loaded with the count value, it will begin counting. The OUTPUT will remain low until the terminal count sets it high. It will remain in the high state until the trailing edge of the second  $\overline{WR}$  pulse loads in COUNT data. If data is loaded during the counting process, the first  $\overline{WR}$  stops the count. Counting starts with the new count data triggered by the falling clock edge after the second  $\overline{WR}$ . If a GATE pulse is asserted while counting, the count is terminated for the duration of GATE. The falling edge of CLK following the removal of GATE restarts counting from the terminated point.




#### Mode 1: Programmable One-Shot

The OUTPUT is set low by the falling edge of CLOCK following the trailing edge of GATE. The OUTPUT is set high again at the terminal count. The output pulse is not affected if new count data is loaded while the OUTPUT is low. The new data will be loaded on the rising edge of the next trigger pulse. The assertion of a trigger pulse while OUTPUT is low, resets and retriggers the One-Shot. The OUTPUT will remain low for the full count value after the rising edge of TRIGGER.



#### Mode 2: Rate Generator

The RATE GENERATOR is a variable modulus counter. The OUTPUT goes low for one full CLOCK period as shown in following timing diagram. The count data sets the time between OUTPUT pulses. If the count register is reloaded between output pulses the present period will not be affected. The subsequent period will reflect the new value. The OUTPUT will remain high for the duration of the asserted GATE input. Normal operation resumes on the falling CLOCK edge following the rising edge of GATE.




Note: ① All internal counter events occur at the falling edge of the associated clock in all modes of operation.

## OPERATIONAL MODES (Cont.)

#### Mode 3: Square Wave Generator

MODE 3 resembles MODE 2 except the OUTPUT will be high for half of the count and low for the other half (for even values of data). For odd values of count data the OUTPUT will be high one clock cycle longer than when it is low (High Period  $\rightarrow \frac{N+1}{2}$  clock cycles; Low Period  $\rightarrow \frac{N-1}{2}$  clock periods, where N is the decimal value of count data). If the count register is reloaded with a new value during counting, the new value will be reflected immediately after the output transition of the current count.


The OUTPUT will be held in the high state while GATE is asserted. Counting will start from the full count data after the GATE has been removed.



#### Mode 4: Software Triggered Strobe


The OUTPUT goes high when MODE 4 is set, and counting begins after the second byte of data has been loaded. When the terminal count is reached, the OUTPUT will pulse low for one clock period. Changes in count data are reflected in the OUTPUT as soon as the new data has been loaded into the count registers. During the loading of new data, the OUTPUT is held high and counting is inhibited.

The OUTPUT is held high for the duration of GATE. The counters are reset and counting begins from the full data value after GATE is removed.





#### Mode 5: Hardware Triggered Strobe

Loading MODE 5 sets OUTPUT high. Counting begins when count data is loaded and GATE goes high. After terminal count is reached, the OUTPUT will pulse low for one clock period. Subsequent trigger pulses will restart the counting sequence with the OUTPUT pulsing low on terminal count following the last rising edge of the trigger input (Reference bottom half of timing diagram).



## $\mu$ PD8253





TEM	MILLIMETERS	INCHES				
A 33 MAX		13 MAX				
В	2.53	0.1				
С	2.54	0.1				
D	0.5 ± 0.1	0.02 ± 0.004				
Е	27.94	1.1				
F 1.5 G 2.54 MIN H 0.5 MIN I 5.22 MAX		0.059				
		0.1 MIN				
		0.02 MIN 0.205 MAX				
					J	5.72 MAX
K	15.24	0.6				
L	13.2					
M 0.25 +0.10 -0.05		0.01 +0.004				

PACKAGE OUTLINE μPD8253C μPD8253C-5

### PROGRAMMABLE PERIPHERAL INTERFACES


#### DESCRIPTION

The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are general purpose programmable INPUT/OUTPUT devices designed for use with the 8080A/8085A microprocessors. Twenty-four (24) I/O lines may be programmed in two groups of twelve (group I and group II) and used in three modes of operation. In the Basic mode, (MODE 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In the Strobed mode, (MODE 1), each group may be programmed to have 8 lines of input or output. Three of the remaining four pins in each group are used for handshaking strobes and interrupt control signals. The Bidirectional Bus mode, (MODE 2), uses the 8 lines of Port A for a bidirectional bus, and five lines from Port C for bus control signals. The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are packaged in 40 pin plastic dual-in-line packages.

#### **FEATURES**

- Fully Compatible with the 8080A/8085 Microprocessor Families
- All Inputs and Outputs TTL Compatible
- 24 Programmable I/O Pins
- Direct Bit SET/RESET Eases Control Application Interfaces
- 8 2 mA Darlington Drive Outputs for Printers and Displays ( $\mu$ PD8255)
- 8 4 mA Darlington Drive Outputs for Printers and Displays (μPD8255A-5)
- LSI Drastically Reduces System Package Count
- Standard 40 Pin Dual-In-Line Plastic Package

#### PIN CONFIGURATION



#### PIN NAMES

Data Bus (Bi-Directional)
Réset Input
Chip Select
Read Input
Write Input
Port Address
Port A (Bit)
Port B (Bit)
Port C (Bit)
+5 Volts
0 Volts

<sup>\*</sup>All data pertaining to the  $\mu$ PD8255A-5 is preliminary.

### μPD8255/8255A-5

#### General

FUNCTIONAL DESCRIPTION

The  $\mu$ PD8255 and  $\mu$ PD8255A-5 Programmable Peripheral Interfaces (PPI) are designed for use in 8080A/8085A microprocessor systems. Peripheral equipment can be effectively and efficiently interfaced to the 8080A/8085A data and control busses with the  $\mu$ PD8255 and  $\mu$ PD8255A-5. The  $\mu$ PD8255 and  $\mu$ PD8255A-5 are functionally configured to be programmed by system software to avoid external logic for peripheral interfaces.

#### Data Bus Buffer

The 3-state, bidirectional, eight bit Data Bus Buffer (D<sub>0</sub>-D<sub>7</sub>) of the  $\mu$ PD8255 and  $\mu$ PD8255A-5 can be directly interfaced to the processor's system Data Bus (D<sub>0</sub>-D<sub>7</sub>). The Data Bus Buffer is controlled by execution of IN and OUT instructions by the processor. Control Words and Status information are also transmitted via the Data Bus Buffer.

#### Read/Write and Control Logic

This block manages all of the internal and external transfers of Data, Control and Status. Through this block, the processor Address and Control busses can control the peripheral interfaces.

#### Chip Select, CS, pin 6

A Logic Low, V<sub>1</sub>L, on this input enables the  $\mu$ PD8255 and  $\mu$ PD8255A-5 for communication with the 8080A/8085A.

#### Read, RD, pin 5

A Logic Low, V<sub>1</sub>L, on this input enables the  $\mu$ PD8255 and  $\mu$ PD8255A-5 to send Data or Status to the processor via the Data Bus Buffer.

#### Write, WR, pin 36

A Logic Low, V<sub>IL</sub>, on this input enables the Data Bus Buffer to receive Data or Control Words from the processor.

#### Port Select 0, A<sub>0</sub>, pin 9

#### Port Select 1, A<sub>1</sub>, pin 8

These two inputs are used in conjunction with  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  to control the selection of one of three ports on the Control Word Register. A<sub>0</sub> and A<sub>1</sub> are usually connected to A<sub>0</sub> and A<sub>1</sub> of the processor Address Bus.

#### Reset, pin 35

A Logic High, V<sub>IH</sub>, on this input clears the Control Register and sets ports A, B, and C to the input mode. The input latches in ports A, B, and C are not cleared.

#### Group I and Group II Controls

Through an OUT instruction in System Software from the processor, a control word is transmitted to the  $\mu$ PD8255 and  $\mu$ PD8255A-5. Information such as "MODE," "Bit SET," and "Bit RESET" is used to initialize the functional configuration of each I/O port.

Each group (I and II) accepts "commands" from the Read/Write Control Logic and "control words" from the internal data bus and in turn controls its associated I/O ports

Group I — Port A and upper Port C (PC7-PC4)

Group II — Port B and lower Port C (PC3-PC0)

While the Control Word Register can be written <u>into</u>, the contents cannot be read back to the processor.

#### Ports A, B, and C

The three 8-bit I/O ports (A, B, and C) in the  $\mu$ PD8255 and  $\mu$ PD8255A-5 can all be configured to meet a wide variety of functional requirements through system software. The effectiveness and flexibility of the  $\mu$ PD8255 and  $\mu$ PD8255A-5 is further enhanced by special features unique to each of the ports.


Port A = An 8-bit data output latch/buffer and data input latch.

Port B = An 8-bit data input/output latch/buffer and an 8-bit data input buffer.

Port C = An 8-bit output latch/buffer and a data input buffer (input not latched).

Port C may be divided into two independent 4-bit control and status ports for use with Ports A and B.

#### **BLOCK DIAGRAM**



#### ABSOLUTE MAXIMUM **RATINGS\***

 $0^{\circ}$ C to  $+70^{\circ}$ C -0.5 to +7 Volts Supply Voltages ① .... ..... -0.5 to +7 Volts

Note: 1) With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ} C$ 

#### DC CHARACTERISTICS

 $T_d = 0^{\circ} C \text{ to } +70^{\circ} C, V_{CC} = +5V \pm 5\%; V_{SS} = 0V$ 

		LIMITS								
	SYMBOL	μPD8255			μPD8255A-5			1	TEST	
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage	·VIL	V <sub>SS</sub> -0.5		0.8	-0.5		0.8	V		
Input High Voltage	VIH	- 2		Vcc	2	- 2	Vcc	V		
Output Low Voltage	VOL			0.4			0 45	V	(2),	
Output High Voltage	VOH	2.4			2.4			. V -	(3)	
Darlington Drive Current	loh(1)	1	2	4	-1	-2	-4	mΑ	V <sub>OH</sub> = 1.5V, R <sub>EXT</sub> = 750Ω	
Power Supply Current	¹cc	***	40	120		40	120	mA .	V <sub>CC</sub> = +5V, Output Open	
Input Leakage Current	ILIH			10			10	μΑ	VIN = VCC	
Input Leakage Current	ILIL			-10			-10	μA·	V <sub>IN</sub> - 0.4V	
Output Leakage Current	JLOH			10			10	μΑ	V <sub>OUT</sub> - V <sub>CC</sub> , CS = 2 0V	
Output Leakage Current	LOL			-10			-10	μА	V <sub>OUT</sub> = 0 4V, CS = 2 0V	

Notes. 1) Any set of eight (8) outputs from either Port A, B, or C can source 2 mA into 1 5V for µPD8255, or 4 mA into 1 5V for µPD8255A-5.

For μPD8255 IOL - 1.7 mA

For μPD8255A-5 | I<sub>OH</sub> = 2.5 mA for DB Port, 1.7 mA for Peripheral Ports For μPD8255 | I<sub>OH</sub> = 1.00 μs for DB Port, 50 μs for Peripheral Ports For μPD8255A-5 | I<sub>OH</sub> = -400 μs for DB Port, -200 μs for Peripheral Ports

#### CAPACITANCE

 $T_a = 25^{\circ}C$ ;  $V_{CC} = V_{SS} = 0V$ 

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	ρF	f <sub>c</sub> = 1 MHz
I/O Capacitance	C <sub>I/O</sub>		-	20	pΕ	Unmeasured pins returned to VSS


## μPD8255/8255A-5

Ta = 0°C to +70°C; VCC = +5V ± 5%; VSS = 0V

AC CHARACTERISTICS


	l		LIM					
	l				255A-5	]	TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
		REA	D					
Address Stable Before READ	†AR	50		0		ns		
Address Stable After READ	<sup>t</sup> RA	0		0		ns		
READ Pulse Width	tRR.	405		300		ns		
Data Valid From READ	tRD.		295		200	ns	8255: C <sub>L</sub> = 100 pF 8255A-5: C <sub>L</sub> = 150 pl	
Data Float After READ	<sup>t</sup> DF	10	150	10	100	ns ns	CL = 100 pF CL = 15 pF	
Time Between READS and/or WRITES	tR∨	850		850		ns	2	
		WRI	TE		•			
Address Stable Before WRITE	tAW.	20		0		ns		
Address Stable After WRITE	†WA	20		20	<b>-</b>	ns		
WRITE Pulse Width	tww	400		300		ns		
Data Valid To WRITE (L.E.)	tDW	10		100		ns		
Data Valid After WRITE	tWD	35		30		ns		
	01	HER T	MING		-			
WR = 0 To Output	†WB		500		350	ns	8255: CL = 50 pF 8255A-5: CL = 150 pF	
Peripheral Data Before RD	t <sub>IR</sub>	0		0		ns		
Peripheral Data After RD	tHR	50		0		ns		
ACK Pulse Width	†AK	500		300		ns		
STB Pulse Width	tST	350		500		ns		
Per. Data Before T.E. Of STB	tPS	60		0		ns		
Per. Data After T.E. Of STB	tРН	150		180		ns		
ACK = 0 To Output	<sup>t</sup> AD		400		300	ns	8255: C <sub>L</sub> = 50 pF 8255A-5: C <sub>L</sub> = 150 pF	
ACK = 0 To Output Float	¹KD	20	300	20	250	ns	8255 CL = 50 pF CL = 15 pF	
WR = 1 To OBF = 0	twos		300		650	ns		
ACK = 0 To OBF = 1	†AOB		450		350	ns		
STB = 0 To IBF = 1	tSIB		450		300	ns	8255: CL = 50 pF	
RD = 1 To IBF = 0	†RIB		360		300	ns	0200. CL # 50 pr	
RD = 0 To INTR = 0	†BJT		450		400	ns		
STB = 1 To INTR = 1	†SIT		400		300	ns	8255A-5: C <sub>L</sub> = 150 pf	
ACK = 1 To INTR = 1	†AIT		400		350	ns		
WR = 0 To INTR = 0	twiT		850	l	850	ns		


Notes: 1 Period of Reset pulse must be at least 50  $\mu$ s during or after power on. Subsequent Reset pulse can be 500 ns min.




TIMING WAVEFORMS MODE 0

# TIMING WAVEFORMS (CONT.) MODE 1





#### MODE 2



- $\textbf{Note: } \underbrace{ \textcircled{1} } \text{ Any sequence } \underbrace{ \text{where } \overline{\text{WR}} \text{ occurs before } \overline{\text{ACK}} \text{ and } \overline{\text{STB}} \text{ occurs before } \overline{\text{RD}} \text{ is permissible.}$   $(\text{INTR} = \text{IBF} \cdot \overline{\text{MASK}} \cdot \overline{\text{STB}} \cdot \overline{\text{RD}} + \overline{\text{OBF}} \cdot \overline{\text{MASK}} \cdot \overline{\text{ACK}} \cdot \overline{\text{WR}})$ 
  - ② When the  $\mu PD8255A-5$  is set to Mode 1 or 2,  $\overline{OBF}$  is reset to be high (logic 1).

# μPD8255/8255A-5

The  $\mu$ PD8255 and  $\mu$ PD8255A-5 can be operated in modes (0, 1 or 2) which are selected by appropriate control words and are detailed below.

MODE 0 provides for basic Input and Output operations through each of the ports
A, B, and C. Output data is latched and input data follows the peripheral. No "handshaking" strobes are needed.

16 different configurations in MODE 0

Two 8-bit ports and two 4-bit ports

Inputs are not latched

Outputs are latched

MODE 1 provides for Strobed Input and Output operations with data transferred through Port A or B and handshaking through Port C.

Two I/O Groups (I and II)

Both groups contain an 8-bit data port and a 4-bit control/data port

Both 8-bit data ports can be either Latched Input or Latched Output

MODE 2 provides for Strobed bidirectional operation using PA $_0$ -7 as the bidirectional latched data bus. PC $_3$ -7 is used for interrupts and "handshaking" bus flow controls similar to Mode 1. Note that PB $_0$ -7 and PC $_0$ -2 may be defined as Mode 0 or 1, input or output in conjunction with Port A in Mode 2.

An 8-bit latched bidirectional bus port (PA<sub>0.7</sub>) and a 5-bit control port (PC<sub>3.7</sub>)

Both inputs and outputs are latched

An additional 8-bit input or output port with a 3-bit control port

MODE 0

MODE 1

MODE 2

BASIC OPERATION


INPUT OPERATION (READ)										
Α1	A <sub>1</sub> A <sub>0</sub> RD WR CS									
0	0	0	1	0	PORT A DATA BUS					
0	1	0	1	0	PORT B-DATA BUS					
1	0	0	1	0	PORT C DATA BUS					

OUTPUT OPERATION (WRITE)									
A <sub>1</sub> A <sub>0</sub> RD WR CS									
0	0	1	0	0	DATA BUS				
0	1	1	0	0	DATA BUS PORT B				
1	0	1	0	0	DATA BUS PORT C				
1	1	1	0	0	DATA BUS CONTROL				

DISABLE FUNCTION								
Α1	A <sub>0</sub>	RD	WR	CS				
×	×	×	V	1	DATA BUS ->			
^`		^		'	HIGH Z STATE			
· ·	V	1		0	DATA BUS ->			
^	^	( '	1	0	HIGH Z STATE			

NOTES: 1 X means "DO NOT CARE."


2 All conditions not listed are illegal and should be avoided.



FORMATS


PACKAGE OUTLINE  $\mu$ PD8255C/D  $\mu$ PD8255AC/D-5

Members of the  $\mu$ PD8085 Family are housed in both plastic and ceramic 40 pin packages. The drawings and tables below apply to all five of the NEC Microcomputer parts covered in this data sheet.




**Plastic** 

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I.	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
К	15.24	0,600
L	13.2	0,520
М	0.25 <sup>+ 0.1</sup> - 0.05	0.010 <sup>+ 0.004</sup>



Ceramic

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2,028 MAX
. В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
Н	1.0 MIN	0.04 MIN
I	4.2 MAX	0.17 MAX
J	5.2 MAX	0.205 MAX
,K	15.24 ± 0.1	0.6 ± 0.004
L	13.5 + 0.2 13.5 - 0.25	0.531 <sup>+ 0.008</sup> - 0.010
М	0.30 ± 0.1	0.012 ± 0.004



# PROGRAMMABLE DMA CONTROLLER

#### DESCRIPTION

The  $\mu$ PD8257 is a programmable four-channel Direct Memory Access (DMA) controller It is designed to simplify high speed transfers between peripheral devices and memories. Upon a peripheral request, the 8257 generates a sequential memory address, thus allowing the peripheral to read or write data directly to or from memory. Peripheral requests are prioritized within the 8257 so that the system bus may be acquired by the generation of a single HOLD command to the 8080. DMA cycle counts are maintained for each of the four channels, and a control signal notifies the peripheral when the preprogrammed member of DMA cycles has occurred. Output control signals are also provided which allow simplified sectored data transfers and expansion to other 8257 devices for systems requiring more than four DMA channels.

#### **FEATURES**

- Four Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal Count and Modulo 128 Outputs
- Automatic Load Mode
- Single TTL Clock
- Single +5V Supply
- Expandable
- 40 Pin Plastic Dual-In-Line Package

#### PIN CONFIGURATION

V TOR	1	_	40	<b>Ь</b> А,
ī/OW □	-2		39	<b>5</b> ₄′
MEMR C	3		38	A <sub>5</sub>
MEMW C	4		37	
MARK 🗖	5		36	<b>р</b> тċ
READY 🗖	6		35	<b>□</b> A <sub>3</sub>
HLDA 🗖	7		34	$\triangleright$ $A_2$
ADDSTB C	8		33	$\triangleright$ $A_1$
AEN C	9	μPD	32	$\triangleright$ $\land$
HRQ 🗀	10	8257/	31	□ v <sub>cc</sub>
cs ⊏	11	8257-5	30	
CLK C	12		29	□ □₁
RESET C	13		28	$\square$ $D_2$
DACK <sub>2</sub>	14		27	$\square$ $D_3$
DACK <sub>3</sub>	15		26	□ D₄
DRQ3	16		25	DACK
DRQ2	17		24	DACK1
DRQ <sub>1</sub>	18		23	<b>□</b> □ 5
DRQ0	19		22	<b>□</b> 0 <sub>6</sub>
GND	20		21	P 07
				•

#### PIN NAMES

	, iii iii iii iii
D <sub>7</sub> -D <sub>0</sub>	Data Bus
A <sub>7</sub> -A <sub>0</sub>	Address Bus
I/OR	I/O Read
I/OW	I/O Write
MEMR	Memory Read
MEMW	Memory Write
CLK	Clock Input
RESET	Reset Input
READY	Ready
HRQ	Hold Request (to 8080A)
HLDA	Hold Acknowledge (from 8080A)
AEN	Address Enable
ADSTB	Address Strobe
TC	Terminal Count
MARK	Modulo 128 Mark
DRQ3-DRQ0	DMA Request Input
DACK <sub>3</sub> -DACK <sub>0</sub>	DMA Acknowledge Out
CS .	Chip Select
V <sub>CC</sub>	+5 Volts
GND	Ground

# **μPD8257**

The 8257 is a programmable, Direct Memory Access (DMA) device and when used with an 8212 I/O port device, it provides a complete four-channel DMA controller for use in 8080 based systems. Once initialized by an 8080 CPU, the 8257 will block transfer up to 16,364 bytes of data between memory and a peripheral device without any attention from the CPU, and it will do this on all 4-DMA channels. After receiving a DMA transfer request from a peripheral, the following sequence of events occur within the 8257.

- It acquires control of the system bus (placing 8080 in hold mode).
- Resolves priority conflicts if multiple DMA requests are made;
- A 16 bit memory address word is generated with the aid of an 8212 in the following manner:

The 8257 outputs the least significant eight bits  $(A_0 - A_7)$  which go directly onto the address bus.

The 8257 outputs the most significant eight bits  $(A_8,A_{15})$  onto the data bus where they are latched into an 8212 and then sent to the high order bits on the address bus.


 The appropriate memory and I/O read/write control signals are generated allowing the peripheral to receive or deposit a data byte directly from or to the appropriate memory location

Block transfer of data (e.g., a sector of data on a floppy disk) either to or from a peripheral may be accomplished as long as the peripheral maintains its DMA Request (DRQ $_{\rm n}$ ). The 8257 retains control of the system bus as long as DRQ $_{\rm n}$  remains high or until the Terminal Count (TC) is reached. When the Terminal Count occurs, TC goes high, informing the CPU that the operation is complete.

There are three different modes of operation:

- DMA read; which causes data to be transferred from memory to a peripheral;
- DMA write; which causes data to be transferred from a peripheral to memory; and
- DMA verify; which does not actually involve the transfer of data.

The DMA read and write modes are the normal operating conditions for the 8257. The DMA verify mode responds in the same manner as read/write except no memory or I/O read/write control signals are generated, thus preventing the transfer of data. The peripheral gains control of the system bus and obtains DMA Acknowledgements for its requests, thus allowing it to access each byte of a data block for check purposes or accumulation of a CRC (Cyclic Redundancy Code) checkword. In some applications it is necessary for a block of DMA read or write cycles to be followed by a block of DMA verify cycles to allow the peripheral to verify its newly acquired data.



FUNCTIONAL DESCRIPTION

**BLOCK DIAGRAM** 

## AC CHARACTERISTICS PERIPHERAL (SLAVE) MODE

#### BUS PARAMETERS


 $T_a = 0^{\circ} C \text{ to } 70^{\circ} C; V_{CC} = 5V \pm 5\%; GND = 0V \text{ } 1$ 

		LIMITS						TEST	
PARAMETER	SYMBOL	BOL µPD8257		7			-5	UNIT	CONDITION
		MIN	TYP	MAX	MIN	TYP	MAX		00.10
		- 1	EAD						
Adr or CS1 Setup to Rd1	TAR	0			ó		**	ns	
Adr or CSt Hold from Rdt	TRA	0			,0			ns	
Data Access from Rd+	TRDE	0		300	0		200	ns	C <sub>L</sub> = 100 p
DB→Float Delay from Rd1	TRDF	20		150	20		150	ns ns	C <sub>L</sub> = 100 p
Rd Width	TRW	250			250			ns	1,
	·	v	RITE				- 1		
CSI Setup to Wri	T <sub>CW</sub>	300			300			ns	
CSt Hold from Wrt	Twc	20			20			ns	
Adr Setup to Wri	TAW	20			. 20	,		ns	
Adr Hold from Wrt	TWA	0			0			ns	
Data Setup to Wri	TDW	200			200	4.		ns	
Data Hold from Wr↑	TWD	0			0			- ns	
Wr Width	Twws	200		, -	200			ns	
		ОТНЕ	R TIM	ING -	-		-3	٠,,	
Reset Pulse Width	TRSTW	300			300			ns	
Power Supply †(VCC) Setup to Reset+	TRSTD	500			500		. 1 3 1	μs	
Signal Rise Time	Tr			· 20			20	ns	
Signal Fall Time	Tf			20			20	ns	-
Reset to First IOWR	TRSTS	. 2			2			tĊY.	


Note: ① All timing measurements are made at the following reference voltages unless specified otherwise. Input "1" at 2.0V, "0" at 0.8V, Output "1" at 2.0V, "0" at 0.8V.

# TIMING WAVEFORMS PERIPHERAL (SLAVE) MODE

#### **READ TIMING**



#### WRITE TIMING



# AC CHARACTERISTICS DMA (MASTER) MODE

		LIMITS						
PARAMETER	SYMBOL	μPD8257		μPD82	57-5	UNIT	TEST	
	·	MIN	MAX	MIN	MAX	·	CONDITIONS	
Cycle Time (Period)	TCY	0.320	4	0.320	4	μs		
Clock Active (High)	Τ <sub>θ</sub>	120	.8T <sub>CY</sub>	80 . :	8T <sub>CY</sub>	ns		
DRQ↑ Setup to θ↓ (SI, S4)	Tas	120		120	<u> </u>			
DRQ↓ Hold from HLDA↑	ТОН	0		0			4	
HRQ↑ or ↓Delay from θ↑ (SI, S4) (measured at 2.0V)	T <sub>DQ</sub> .		160		160	ns	, ,. ①	
HRQ↑ or ↓ Delay from ⊕↑ (SI, S4) (measured at 3.3V)	T <sub>DQ1</sub>		250	2.11	250	ns	3	
HLDA↑ or ↓Setup to θ↓ (SI, S4)	THS	100		100		ns		
AEN† Delay from θ ↓ (S1)	TAEL		300		300	ns	①	
AEN↓ Delay from θ↑ (SI)	TAET		200		200	ns	<u> </u>	
Adr (AB) (Active) Delay from AEN† (S1)	TAEA	20		20		ns	<u>(4)</u>	
Adr (AB) (Active) Delay from θ↑ (S1)	TFAAB		250	20	250	ns	②	
Adr (AB) (Float) Delay from $\theta\uparrow$ (SI)		<u> </u>	150		150	ns	2	
<del></del>	TAFAB		250		250	ns	2	
Adr (AB) (Stable) Delay from θ1 (S1)	TASM	T 50	250	T 50	250	ns		
Adr (AB) (Stable) Hold from θ↑ (S1)	ТАН	T <sub>ASM</sub> -50		T <sub>ASM</sub> -50			2	
Adr (AB) (Valid) Hold from Rd1 (S1, SI)	TAHR	60		60		ns	<u> </u>	
Adr (AB) (Valid) Hold from Wrt (S1, SI)	TAHW	300		300		ns	<u>4</u>	
Adr (DB) (Active) Delay from θ.1 (S1)	TFADB		300		300	ns	<u> </u>	
Adr (DB) (Float) Delay from θ↑ (S2)	TAFDB	T <sub>STT</sub> +20	250	T <sub>STT</sub> +20	170	ns∙	<u> </u>	
Adr (DB) Setup to Adr Stb. (S1-S2)	TASS	100		100		ns		
Adr (DB) (Valid) Hold from Adr Stb↓ç(S2)	TAHS	50		50		ns	4	
Adr Stb <sup>†</sup> Delay from θ <sup>†</sup> (S1)	TSTL		200		200	ns	1	
Adr Stb↓ Delay from θ↑ (S2)	TSTT		140		140	ns	1	
Adr Stb Width (S1-S2)	T <sub>SW</sub>	T <sub>CY</sub> -100		T <sub>CY</sub> -100		ns	4	
Rd↓ or Wr (Ext)↓ Delay from Adr Stb↓ (S2)	TASC	70		70		ns	4	
Rd↓ or Wr (Ext)↓ Delay from Adr (DB) (Float) (S2)	TDBC	20		20		ns	4	
DACK $\uparrow$ or $\downarrow$ Delay from $\theta \downarrow$ (\$2, \$1) and TC/Mark $\uparrow$ Delay from $\theta \uparrow$ (\$3) and TC/Mark $\downarrow$ Delay from $\theta \uparrow$ (\$4)	TAK		250		250	ns	①⑤	
$\overline{\text{Rd}}\downarrow$ or $\overline{\text{Wr}}$ (Ext) $\downarrow$ Delay from $\theta\uparrow$ (S2) and $\overline{\text{Wr}}\downarrow$ Delay from $\theta\uparrow$ (S3)	TDCL		200		200	ns	26	
$\overline{Rd}\uparrow$ Delay from $\theta\downarrow$ (S1, SI) and $\overline{Wr}\uparrow$ Delay from $\theta\uparrow$ (S4)	TDCT		200		200	ns	27	
Rd or Wr (Active) from θ↑ (S1)	TFAC		300		300	ns	2	
Rd or Wr (Float) from θ↑ (SI)	TAFC		150		150	ns	2	
Rd Width (S2-S1 or SI)	TRWM	2T <sub>CY</sub> + T <sub>θ</sub> -50		2T <sub>CY</sub> + T <sub>θ</sub> -50		ns	4	
Wr Width (S3-S4)	Twwm	T <sub>CY</sub> -50		T <sub>CY</sub> -50		ns	4	
Wr (Ext) Width (S2-S4)	TWWME	2T <sub>CY</sub> -50		2TCY-50		ns	4	
READY Set Up Time to #1 (\$3, Sw)	TRS	30		30		ns		
READY Hold Time from θ↑ (S3, Sw)	TRH	20		20		ns		

Notes: 1 Load = 1 TTL

② Load = 1 TTL + 50 pF

③ Load = 1 TTL + (R<sub>L</sub> = 3.3K), V<sub>OH</sub> = 3.3V


<sup>4</sup> Tracking Specification

⑤ ΔT<sub>AK</sub> < 50 ns

 $<sup>\</sup>bigcirc$   $\Delta T_{DGL} < 50 \text{ ns}$ 

⑦ ΔT<sub>DCT</sub> < 50 ns

## TIMING WAVEFORMS DMA (MASTER) MODE



## **µPD8257**

DMA OPERATION


Internally the 8257 contains six different states (S0, S1, S2, S3, S4 and SW), the duration of each state is determined by the input clock. In the idle state, (S1), no DMA operation is being executed. A DMA cycle is started upon receipt of one or more DMA Requests (DRQ<sub>n</sub>), then the 8257 enters the S0 state. During state S0 a Hold Request (HRQ) is sent to the 8080 and the 8257 waits in S0 until the 8080 issues a Hold Acknowledge (HLDA) back. During S0, DMA Requests are sampled and DMA priority is resolved (based upon either the fixed or priority scheme). After receipt of HLDA, the DMA Acknowledge line ( $\overline{DACK_n}$ ) with the highest priority is driven low selecting that particular peripheral for the DMA cycle. The DMA Request line (DRQ<sub>n</sub>) must remain high until either a DMA Acknowledge ( $\overline{DACK_n}$ ) or both  $\overline{DACK_n}$  and TC (Terminal Count) occur, indicating the end of a block or sector transfer (burst mode).

The DMA cycle consists of four internal states; S1, S2, S3 and S4. If the access time of the memory or I/O device is not fast enough to return a Ready command to the 8257 after it reaches state S3, then a Wait state is initiated (SW). One or more than one Wait state occurs until a Ready signal is received, and the 8257 is allowed to go into state S4. Either the extended write option or the DMA Verify mode may eliminate any Wait state.

If the 8257 should lose control of the system bus (i.e., HLDA goes low) then the current DMA cycle is completed, the device goes into the S1 state, and no more DMA cycles occur until the bus is reacquired. Ready setup time (tps), write setup time (tpw), read data access time (tpd) and HLDA setup time (tos) should all be carefully observed during the handshaking mode between the 8257 and the 8080.


During DMA write cycles, the I/O Read ( $\overline{\text{I/O R}}$ ) output is generated at the beginning of state S2 and the Memory Write ( $\overline{\text{MEMW}}$ ) output is generated at the beginning of S3. During DMA read cycles, the Memory Read ( $\overline{\text{MEMR}}$ ) output is generated at the beginning of state S2 and the I/O Write ( $\overline{\text{I/O W}}$ ) goes low at the beginning of state S3. No Read or Write control signals are generated during DMA verify cycles.

DMA OPERATION STATE DIAGRAM



- Notes: 1 HRQ is set if DRQn is active.
  - ② HRQ is reset if DRQ<sub>n</sub> is not active.

TYPICAL 8257 SYSTEM INTERFACE SCHEMATIC



# μ PD8257

Operating Temperature		
Storage Temperature6		
Voltage on Any Pin0.5	to +7 Volts ①	
Power Dissipation	1 Watt	

Note: 1 With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 


 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5 V \pm 5\%; GND = 0V$ 

PARAMETER	SYMBOL		LIMITS			TEST CONDITIONS	
FANAMETEN	STIMBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
Input Low Voltage	: V <sub>IL</sub>	-0.5		0.8	Volts		
Input High Voltage	· V <sub>IH</sub>	2.0		V <sub>CC</sub> + 0.5	Volts		
Output Low Voltage	VOL			0.45	Volts	I <sub>OL</sub> = 1.6 mA	
Output High Voltage	v <sub>он</sub>	2.4		v <sub>cc</sub>	Volts	$I_{OH} = -150 \mu A$ for AB, DB and AEN	
						I <sub>OH</sub> = -80 μA for others	
HRQ Output High Voltage	V <sub>HH</sub>	3.3		v <sub>cc</sub>	Volts	I <sub>OH</sub> = -80 μA	
V <sub>CC</sub> Current Drain	Icc			120	mA	,	
Input Leakage	IIL			10	μΑ	V <sub>IN</sub> = V <sub>CC</sub>	
Output Leakage During Float	l <sub>OFL</sub>			10	μΑ	v <sub>out</sub> ①	

Note: ① V<sub>CC</sub> > V<sub>OUT</sub> > GND + 0.45V

 $T_2 = 25^{\circ}C; V_{CC} = GND = 0V$ 

	'a , 'CC									
I	DADAMETED	OVMDOL		LIMITS	*		TEST CONDITIONS			
ı	PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS			
	Input Capacitance	c <sub>IN</sub>			10	pF	f <sub>C</sub> = 1 MHz			
ľ	I/O Capacitance	c <sub>I/O</sub>			20	pF	Unmeasured pins			



ITEM	MILLIMETERS	INCHES				
Α	51.5 MAX	2.028 MAX				
В	1.62	0.064				
;. c	2.54 ± 0.1	0.10 ± 0.004				
D	0.5 ± 0.1	0.019 ± 0.004				
. E	48.26	1.9				
F	1.2 MIN	0.047 MIN				
G	2.54 MIN	0.10 MIN				
įΗ	0.5 MIN	0.019 MIN				
I	5.22 MAX	0.206 MAX				
J	5.72 MAX	0.225 MAX				
K	15.24	0.600				
L	13.2	0.520				
М	0.25 <sup>+ 0.1</sup> - 0.05	0.010 + 0.004				

## DC CHARACTERISTICS

CAPACITANCE

PACKAGE OUTLINE μPD8257C μPD8257C-5

# **NEC Microcomputers, Inc.**

**NEC** μPD8259 μPD8259-5\*

## PROGRAMMABLE INTERRUPT CONTROLLER


#### DESCRIPTION

The NEC  $\mu$ PD8259 is a programmable interrupt controller directly compatible with the 8080A/8085A/ $\mu$ PD780(Z80<sup>TM</sup>). It can service eight levels of interrupts and contains on-chip logic to expand interrupt capabilities up to sixty-four levels with the addition of other  $\mu$ PD8259's. The user is offered a selection of priority algorithms to tailor the priority processing to meet his systems requirements. These algorithms can be dynamically modified during operation, expanding the versatility of the microprocessor system.

#### **FEATURES**

- · Eight Level Priority Controller
- Programmable Base Vector Address
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- Full Compatibility with 8080A/μPD780(Z80<sup>TM</sup>)
- μPD8259-5 Compatible with 8085A Speeds
- Available in 28 Pin Plastic and Ceramic Packages

#### PIN CONFIGURATION



<sup>\*</sup>All data pertaining to the  $\mu$ PD8259-5 is preliminary.

TM: Z80 is a registered trademark of Zilog, Inc.

# μ PD8259

#### INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupt request register and in-service register store the in-coming interrupt request signals appearing on the IR0-7 lines (refer to functional block diagram). The inputs requesting service are stored in the IRR while the interrupts actually being serviced are stored in the ISR.

A positive transition on an IR input sets the corresponding bit in the Interrupt Request Register, and at the same time the INT output of the  $\mu$ PD8259 is set high. The IR input line must remain high until the first  $\overline{\text{INTA}}$  input has been received. Multiple, non-masked interrupts occurring simultaneously can be stored in the IRR. The incoming  $\overline{\text{INTA}}$  sets the appropriate ISR bit (determined by the programmed interrupt algorithm) and resets the corresponding IRR bit. The ISR bit stays high-active during the interrupt service subroutine until it is reset by the programmed End-of-Interrupt (EOI) command.

#### PRIORITY RESOLVER

The priority resolver decides the priority of the interrupt levels in the IRR. When the highest priority interrupt is determined it is loaded into the appropriate bit of the In-Service register by the first INTA pulse.

#### **DATA BUS BUFFER**

The 3-state, 8-bit, bi-directional data bus buffer interfaces the  $\mu$ PD8259 to the processor's system bus. It buffers the Control Word and Status Data transfers between the  $\mu$ PD8259 and the processor bus.

#### READ/WRITE LOGIC

The read/write logic accepts processor data and stores it in its Initialization Command Word (ICW) and Operation Command Word (OCW) registers. It also controls the transfer of the Status Data to the processor's data bus.

#### CHIP SELECT (CS)

The  $\mu$ PD8259 is enabled when an active-low signal is received at this input. Reading or writing of the  $\mu$ PD8259 is inhibited when it is not selected.

#### WRITE (WR)

This active-low signal instructs the  $\mu PD8259$  to receive Command Data from the processor.

#### READ (RD)

When an active-low signal is received on the  $\overline{\text{RD}}$  input, the status of the Interrupt Request Register, In-Service Register, Interrupt Mask Register or binary code of the Interrupt Level is placed on the data bus.

#### INTERRUPT (INT)

The interrupt output from the  $\mu$ PD8259 is directly connected to the processor's INT input. The voltage levels of this output are compatible with the 8080's input voltage and timing requirements.

#### INTERRUPT MASK REGISTER (IMR)

The interrupt mask register stores the bits for the individual interrupt bits to be masked. The IMR masks the data in the ISR. Lower priority lines are not affected by masking a higher priority line.

# BASIC FUNCTIONAL DESCRIPTION

# FUNCTIONAL DESCRIPTION (CONT.)

#### INTERRUPT ACKNOWLEDGE (INTA)

The interrupt acknowledge signal is usually received from the 8228 (system controller for the 8080A). The system controller generates three INTA pulses to signal the 8259 to issue a 3-byte CALL instruction onto the data bus.

#### Aο

 $A_0$  is usually connected to the processor's address bus. Together with  $\overline{WR}$  and  $\overline{RD}$  signals it directs the loading of data into the command register or the reading of status data. The following table illustrates the basic operations performed. Note that it is divided into three functions: Input, Output and Bus Disable distinguished by the  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{CS}$  inputs.

	DDOOFO DA GIO ODED A TIONI										
	-			μΡι	08259	BASIC OPERATION					
A <sub>0</sub>	D4	D3	RD	WR	CS	PROCESSOR INPUT OPERATION (READ)					
0			0	. 1	0	IRR, ISR or IR → Data Bus ①					
1			0	1	0	IMR → Data Bus					
			٠.			PROCESSOR OUTPUT OPERATION (WRITE)					
0	0	0	1	0	0	Data Bus → OCW2					
0	0	1	1	0	0	Data Bus → OCW3					
0	1	Х	1	0	0	Data Bus → ICW1					
1	Х	X	1	0	0	Data Bus → OCW1, ICW2, ICW3 ②					
						DISABLE FUNCTION					
Х	Х	Х	1	1	0	Data Bus → 3-State					
×	Х	Х	Х	×	1	Data Bus → 3-State					

Notes: ① The contents of OCW2 written prior to the READ operation governs the selection of the IRR, ISR or Interrupt Level.

② The sequencer logic on the  $\mu$ PD8259 aligns these commands in the proper order.


#### CASCADE BUFFER/COMPARATOR. (For Use in Multiple µPD8259 Array.)

The ID's of all  $\mu$ PD8259's are buffered and compared in the cascade buffer/comparator. The master  $\mu$ PD8259 will send the ID of the interrupting slave device along the CASO, 1, 2 lines to all slave devices. The cascade buffer/comparator compares its preprogrammed ID to the CASO, 1, 2 lines. The next two  $\overline{\text{INTA}}$  pulses strobe the preprogrammed, 2 byte CALL routine address onto the data bus from the slave whose ID matches the code on the CASO, 1, 2 lines.

#### SLAVE PROGRAM (SP). (For Use in Multiple µPD8259 Array.)

The interrupt capability can be expanded to 64 levels by cascading multiple  $\mu PD8259$ 's in a master-plus-slaves array. The master controls the slaves through the CASO, 1, 2 lines. The  $\overline{SP}$  input to the device selects the CASO-2 lines as either outputs ( $\overline{SP}=1$ ) for the master or as inputs ( $\overline{SP}=0$ ) for the slaves. For one device only the  $\overline{SP}$  must be set to a logic "1" since it is functioning as a master.

**BLOCK DIAGRAM** 



Power Dissipation ..... 1W

ABSOLUTE MAXIMUM **RATINGS\*** 

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

Τa	=	25°	C;	VCC	= GN	1D =	0V
_	_		_		_	_	

			LIMITS			TEST		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS  f <sub>C</sub> = 1 MHz		
Input Capacitance	CIN	,		10	pF	f <sub>C</sub> = 1 MHz		
I/O Capacitance	C <sub>I/O</sub>		٠.	20	pF	Unmeasured Pins Returned to VSS		


**CAPACITANCE** 

## DC CHARACTERISTICS

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5V \pm 5\%$ 


				TEST			
PARAMETER	SYMBOL	MIN TYP MA		MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	-0.5		0.8	V		
Input High Voltage	ViH	2.0	1, 1	V <sub>CC</sub> + 0.5V	V		
Output Low Voltage	V <sub>OL</sub>			0.45	٧	I <sub>OL</sub> = 2 mA	
Output High Voltage	·V <sub>OH</sub>	2.4			. V	I <sub>OH</sub> = -400 μA	
Interrupt Output-	V <sub>OH-INT</sub>	2.4			V	Ι <sub>ΟΗ</sub> = -400 μΑ	
High Voltage		3.5			V	I <sub>OH</sub> = -50 μA	
Input Leakage Current	I <sub>IL (IR<sub>0-7</sub>)</sub>			-300	μА	V <sub>IN</sub> = 0V	
for IR <sub>0-7</sub>	120.7		-	10	μΑ	VIN = VCC	
Input Leakage Current for other Inputs	I <sub>IL</sub>			10	μА	V <sub>IN</sub> = V <sub>CC</sub> to 0V	
Output Leakage Current	I <sub>LOL</sub>			- 10	μA	VOUT = 0.45 V	
Output Leakage Current	Ì <sub>LOH</sub>			10	μА	V <sub>OUT</sub> = V <sub>CC</sub>	
V <sub>CC</sub> Supply Current	I <sub>CC</sub>			100	mΑ		

# PACKAGE OUTLINE μPD8259C/D



## (Plastic)

ITEM	MILLIMETERS	INCHES				
Α	38.0 MAX.	1.496 MAX.				
В	2.49	0.098				
С	2.54	0.10				
D	0.5 ± 0.1	0.02 ± 0.004				
E	33.02	1.3				
P	1.5	0.059				
G	2.54 MIN.	0.10 MIN.				
н	0.5 MIN.	0.02 MIN.				
	5.22 MAX.	0.205 MAX.				
J	5.72 MAX.	0.225 MAX.				
к	15.24	0.6				
L	13.2	0.52				
м	0.25 + 0.10	0.01 + 0.004				




# (Ceramic)

ITEM	MILLIMETERS	INCHES			
Α	36.0 MAX	1.41 MAX			
8	1.5 MAX.	0.059 MAX			
С	2.54	0 1			
D	0.50 * 0.1	0.02 · 0.004			
E	33.0	1 299			
F	1.27	0.05			
G	3.2 MIN.	0.126 MIN			
н	1.0 MIN	0.04 MIN			
1	3.3 MAX	0.13 MAX.			
J	5.2 MAX.	0.20 MAX.			
K	15.3	0.60			
L	13.9	0.55			
M	0.30 • 0.1	0.012 • 0.004			

## **AC CHARACTERISTICS**

			LIM	ITS	,		
* 15	1.	8259		82	59-5		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
		READ	)				
CS/A <sub>0</sub> Stable Before RD or INTA	<sup>t</sup> AR	50		50		ns	
CS/A <sub>0</sub> Stable After RD or INTA	<sup>t</sup> RA	50		30	5	ns	
RD Pulse Width	tRR	420		300		ns	
Data Valid From RD/INTA	<sup>t</sup> RD		300	,	200	ns	0
Data Float After RD/INTA	<sup>t</sup> DF	20	200	20	100	ns	0
		WRIT					
A <sub>0</sub> Stable Before WR	tAW	50		50		ns	
A <sub>0</sub> Stable After WR	tWA	20		30		ns	
CS Stable Before WR	tcw	50				ns	
CS Stable After WR	. tWC	20				ns	
WR Pulse Width	tww	400		300		ns	
Data Valid to WR (T.E.)	<sup>t</sup> DW	300		250		ns	
Data Valid After WR	two	40		30		ns	
		OTHER	}				
Width of Interrupt Request Pulse	tıW	100		100		ns	
INT↑ After IR ↑	ÍINT	400		350		ns	
Cascade Line Stable After INTA ↑	tIC	400		400		ns	

**Note:** 1 For  $\mu$ PD8259:  $C_L = 100 \text{ pf}$ ; for  $\mu$ PD8259-5:  $C_L = 150 \text{ pf}$ 




# CHIP SELECT ADDRESS BUS DATA BUS TOW TWA

WRITE


## TIMING WAVEFORMS

# TIMING WAVEFORMS (CONT.)

#### READ STATUS/POLL MODE




#### **OTHER**




Note: IR must stay "high" at least until the leading edge of 1st INTA.

#### **INPUT WAVEFORMS FOR AC TESTS**



#### INITIALIZATION SEQUENCE



## **μPD8259**

The  $\mu$ PD8259 derives its versatility from its programmable interrupt modes and its ability to jump to any memory address through programmable CALL instructions. The following sequence demonstrates how the  $\mu$ PD8259 interacts with the processor.

DETAILED OPERATIONAL DESCRIPTION


- An interrupt or interrupts appearing on IR<sub>0-7</sub> sets the corresponding IR bit(s) high. This in turn sets the corresponding IRR bit(s) high.
- Once the IRR bit(s) has been set, the µPD8259 will resolve the priorities
  according to the preprogrammed interrupt algorithm. It then issues an INT signal
  to the processor.
- 3. The processor group issues an INTA to the  $\mu$ PD8259 when it receives the INT.
- 4. The INTA input to the μPD8259 from the processor group sets the highest priority ISR bit and resets the corresponding IRR bit. The INTA also signals the μPD8259 to issue an 8-bit CALL instruction op-code (11001101) onto its Data bus lines.
- The CALL instruction code instructs the processor group to issue two more INTA pulses to the μPD8259.
- The two INTA pulses signal the μPD8259 to place its preprogrammed interrupt vector address onto the Data bus. The first INTA releases the low-order 8-bits of the address and the second INTA releases the high-order 8-bits.
- The μPD8259's CALL instruction sequence is complete. A preprogrammed EOI (End-of-Interrupt) command is issued to the μPD8259 at the end of an interrupt service routine to reset the ISR bit and allow the μPD8259 to service the next interrupt.

Two types of command words are required from the processor to fully define the operating modes of the  $\mu$ PD8259.

PROGRAMMING THE μPD8259

#### 1. Initialization Command Words (ICWs)

Each µPD8259 in the interrupt array must be initialized prior to normal operation. The initialization is performed by a 2 or 3-byte sequence clocked by WR pulses. Figure 1 shows this sequence. (Refer to Figure 2 for bit definitions.)



**INITIALIZATION SEQUENCE - FIGURE 1.** 

# PROGRAMMING THE μPD8259 (CONT.)

#### 2. Operation Command Words (OCWs)

The operation command words are used to program the various interrupt algorithms listed below:

- · Fully Nested Mode
- · Rotating Priority Mode
- Special Mask Mode
- Polled Mode


Once the µPD8259 has been initialized, OCWs can be written at any time.

# INITIALIZATION COMMAND WORDS 1 and 2 (ICW1 and ICW2)

When  $A_0 = 0$  and  $D_4 = 1$  in a command to the  $\mu PD8259$ , together with  $\overline{CS} = 0$ , it is recognized as Initialization Command Word 1. This is the start of the initialization sequence and causes the following to occur:

- The Interrupt Request edge-sense circuitry is reset so that an input must make a low-to-high transition to generate its interrupt.
- The initialization sequence clears Interrupt Mask Register to all unmasked and resets the Special Mask Mode and Status Read Flip-Flops.
- 1R7 input is set to priority 7.

There are eight equally-spaced base vector addresses in memory for the eight interrupt inputs. The interval between the base vector addresses can be programmed to be either four or eight requiring 32 or 64 bytes in memory, respectively. The following shows how the address format is mapped onto the Data bus.





The  $\mu$ PD8259 automatically defines Aq.4 with a separate address for each interrupt input. The base vector addresses A<sub>15.6</sub> are programmed by ICW1 and ICW2. A<sub>5</sub> is either defined by the  $\mu$ PD8259 if the address interval is eight or must be user-defined if the interval is 4. The 8-byte CALL interval is consistent with 8080A processor RESTAR instruction software. The 4-byte CALL interval can be used for a compact jump table. Refer to Figure 4 for a table of address formats.

The following is an example of an interrupt acknowledge sequence. The  $\mu$ PD8259 has been programmed for a CALL address (base vector address) interval of eight (F = 0) and there is an interrupt appearing on IR4. The 3-byte sequence is strobed out to the Data bus by three  $\overline{\text{INTA}}$  pulses.

687	D <sub>7</sub>	D <sub>6</sub>	D5	D <sub>4</sub>	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Section 1
1ST INTA	1	1	0	0	1	1	0	· 1	CALL CODE
· .									
2ND INTA	Α7	A <sub>6</sub>	1	0	0 -	0	0	. 0	LOWER ROUTINE
				,					ADDRESS (FROM FIGURE 4)
									1100(12.4)
3RD INTA	A <sub>15</sub>	A <sub>14</sub>	A13	A <sub>12</sub>	A11	A10	Ag	A8	HIGHER ROUTINE ADDRESS

# μ PD8259

It is only necessary to program ICW3 when there are multiple  $\mu$ PD8259s in the interrupt array, i.e., S = 0. There are two types of ICW3s. The first is for programming the master  $\mu$ PD8259. The second is for the slaves.

INITIALIZATION COMMAND WORD 3 (ICW3)

- ICW3-Master μPD8259. A "1" is set in S<sub>0-7</sub> for each corresponding slave in the interrupt array. The S<sub>0-7</sub> bits, together with SP = 1, instructs the cascade buffer/comparator to send the ID of the interrupting slave on the CAS<sub>0,1,2</sub> lines.
- 2. ICW3-SLAVE μPD8259(s). Bits D7-D3 are "don't care" bits and have no effect on ICW3. The ID of each slave is programmed by bits D0-2 (ID0,1,2). Once the master μPD8259 has sent out the first byte of the CALL sequence, the slave device(s) with their SP inputs set to Logic 0, compare their IDs appearing on the CAS0,1,2 lines through the cascade buffer/comparator. The slave whose ID matches the CAS0,1,2 code then issues bytes 2 and 3 of the CALL sequence.

Once the  $\mu$ PD8259 has been programmed with Initialization Command Words, it can now be programmed for the appropriate interrupt algorithm by the Operation Command Words. Interrupt algorithms in the  $\mu$ PD8259 can be changed at any time during program operation by issuing another set of Operation Command Words. The following sections describe the various algorithms available and their associated OCWs.

OPERATIONAL COMMAND WORDS (OCWs) 2

#### **INTERRUPT MASKS**

The individual Interrupt Request input lines are maskable by setting the corresponding bits in the Interrupt Mask Register to a logic "1" through OCW1. The actual masking is performed upon the contents of the In-Service Register (e.g., if Interrupt Request line 3 is to be masked, then only bit 3 of the IMR is set to logic "1." The IMR in turn acts upon the contents of the ISR to mask bit 3). Once the  $\mu$ PD8259 has acknowledged an interrupt, i.e., the  $\mu$ PD8259 has sent an INT signal to the processor and the system controller has sent it an INTA signal, the interrupt input, although it is masked, will inhibit lower priority requests from being acknowledged. There are two means of enabling these lower priority interrupt lines. The first is by issuing an End-of-Interrupt (EOI) through Operation Command Word 2 (OCW2), thereby resetting the appropriate ISR bit. The second approach is to select the Special Mask Mode through OCW3. The Special Mask Mode (SMM) and End-of-Interrupt (EOI) will be described in more detail further on.

#### **FULLY NESTED MODE**

The fully nested mode is the  $\mu$ PD8259's basic operating mode. It will operate in this mode after the initialization sequence, requiring no Operation Command Words for formatting. Priorities are set IR0 through IR7 with IR0 the highest priority. After the interrupt has been acknowledged by the processor and system controller, only higher priorities will be serviced. Upon receiving an  $\overline{\text{INTA}}$ , the priority resolver determines the priority of the interrupt, the corresponding ISR bit is set, and the vector address is output to the Data bus. The EOI command resets the corresponding ISR bit at the end of its service routine.

Notes: 1 Reference Figure 2

(2) Reference Figure 2

# OPERATIONAL COMMAND WORDS (CONT.)


#### ROTATING PRIORITY MODE COMMANDS

The two variations of Rotating Priorities are the Auto Rotate and Specific Rotate modes. These two modes are typically used to service interrupting devices of equivalent priorities.

#### 1. Auto Rotate Mode


Programming the Auto Rotate Mode through OCW2 assigns priorities 0-7 to the interrupt request input lines. Interrupt line IR<sub>0</sub> is set to the highest priority and IR<sub>7</sub> to the lowest. Once an interrupt has been serviced it is automatically assigned the lowest priority. That same input must then wait for the devices ahead of it to be serviced before it can be acknowledged again. The Auto Rotate Mode is selected by programming OCW2 in the following way (refer to Figure 3): set Rotate Priority bit "R" to a logic "1"; program EOI to a logic "1" and SEOI to a logic "0." The EOI and SEOI commands are discussed further on. The following is an example of the Auto Rotate Mode with devices requesting interrupts on lines IR<sub>2</sub> and IR<sub>5</sub>.

Before Interrupts are Serviced:



According to the Priority Status Register, IR2 has a higher priority than IR5 and will be serviced first.

After Servicing:



At the completion of IR2's service routine the corresponding In-Service Register bit, IS2 is reset to "0" by the preprogrammed EOI command. IR2 is then assigned the lowest priority level in the Priority Status Register. The  $\mu$ PD8259 is now ready to service the next highest interrupt, which in this case, is IR5.

#### 2. Specific Rotate Mode

The priorities are set by programming the lowest level through OCW2. The  $\mu$ PD8259 then automatically assigns the highest priority. If, for example, IR<sub>3</sub> is set to the lowest priority (bits L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> form the binary code of the bottom priority level), then IR<sub>4</sub> will be set to the highest priority. The Specific Rotate Mode is selected by programming OCW2 in the following manner: set Rotate Priority bit "R" to a logic "1," program EOI to a logic "0," SEOI to a logic "1" and L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> to the lowest priority level. If EOI is set to a logic "1," the ISR bit defined by L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> is reset.

#### END-OF-INTERRUPT (EOI) AND SPECIFIC END-OF-INTERRUPT (SEOI)

The End-of-Interrupt or Specific End-of-Interrupt command must be issued to reset the appropriate In-Service Register bit before the completion of a service routine. Once the ISR bit has been reset to logic "0," the µPD8259 is ready to service the next interrupt.

OPERATIONAL COMMAND WORDS (CONT.)

Two types of EOIs are available to clear the appropriate ISR bit depending on the  $\mu PD8259$ 's operating mode.

1. Non-Specific End-of-Interrupt (EOI)

When operating in interrupt modes where the priority order of the interrupt inputs is preserved (e.g., fully nested mode), the particular ISR bit to be reset at the completion of the service routine can be determined. A non-specific EOI command will automatically reset the highest priority ISR bit of those set. The highest priority ISR bit must necessarily be the interrupt being serviced and must necessarily be the service subroutine returned from.

2. Specific End-of-Interrupt (SEOI)

When operating in interrupt modes where the priority order of the interrupt inputs is not preserved (e.g., rotating priority mode) the last serviced interrupt level may not be known. In these modes a Specific End-of-Interrupt must be issued to clear the ISR bit at the completion of the interrupt service routine. The SEOI is programmed by setting the appropriate bits in OCW3 (Figure 2) to logic "1"s. Both the EOI and SEOI bits of OCW3 must be set to a logic "1" with L2, L1, L0 forming the binary code of the ISR bit to be reset.

#### SPECIAL MASK MODE

Setting up an interrupt mask through the Interrupt Mask Register (refer to Interrupt Mask Register section) by setting the appropriate bits in OCW1 to a logic "1" will inhibit lower priority interrupts from being acknowledged. In applications requiring that the lower priorities be enabled while the IMR is set, the Special Mask Mode can be used. The SMM is programmed in OCW3 by setting the appropriate bits to a logic "1." Once the SMM is set, the  $\mu$ PD8259 remains in this mode until it is reset. The Special Mask Mode does not affect the higher priority interrupts.

#### **POLLED MODE**

In the Poll Mode the processor must be instructed to disable its interrupt input (INT). Interrupt service is initiated through software by a Poll Command. The Poll Mode is programmed by setting the Poll Mode bit in OCW3 (P=1), during a  $\overline{\rm WR}$  pulse. The following  $\overline{\rm RD}$  pulse is then considered as an interrupt acknowledge. If an interrupt input is present, that  $\overline{\rm RD}$  pulse sets the appropriate ISR bit and reads the interrupt priority level. The Poll Mode is a one-time operation and must be programmed through OCW3 before every read. The word strobed onto the Data bus during Poll Mode is of the form:

	_	_	-	_	$D_2$			
I	X	Х	Х	X	W <sub>2</sub>	W <sub>1</sub>	W <sub>0</sub>	

where: I = 1 if there is an interrupt requesting service

= 0 if there are no interrupts

W2-0 forms the binary code of the highest priority level of the interrupts requesting service

The Poll Mode can be used when an interrupt service routine is common to several interrupt inputs. The INTA sequence is no longer required offering a saving in ROM space. The Poll Mode can also be used to expand the number of interrupts beyond 64.

#### READING µPD8259 STATUS

The following major regi\_ters' status is available to the processor by appropriately formatting OCW3 and issuing RD command.

#### **INTERRUPT REQUEST REGISTER (8-BITS)**

The Interrupt Request Register stores the interrupt levels awaiting acknowledgement. Once it has been acknowledged, the highest priority in-service bit is reset. (Note that the Interrupt Mask Register has no effect on the IRR.) A  $\overline{\text{WR}}$  command must be issued with OCW3 prior to issuing the  $\overline{\text{RD}}$  command. The bits which determine whether the IRR and ISR are being read from are RIS and ERIS. To read contents of the IRR, ERIS must be logic "1" and RIS a logic "0."

#### **IN-SERVICE REGISTER (8-BITS)**

The In-Service Register stores the priorities of the interrupt levels being serviced. Assertion of an End-of-Interrupt (EOI) updates the ISR to the next priority level. A  $\overline{\rm WR}$  command must be issued with OCW3 prior to issuing the  $\overline{\rm RD}$  command. Both ERIS and RIS should be set to a logic "1."

#### **INTERRUPT MASK REGISTER (8-BITS)**

The Interrupt Mask Register holds mask data modifying interrupt levels. To read the IMR status a  $\overline{\text{WR}}$  pulse preceding the  $\overline{\text{RD}}$  is not necessary. The IMR data is available to the data bus when  $\overline{\text{RD}}$  is asserted with A $_{\Omega}$  at a logic "1."

A single OCW3 is sufficient to enable successive status reads providing it is of the same register. A status read is over-ridden by the Poll Mode where bits P and ERIS of OCW3 are set to a logic "1."

# CASCADING MULTIPLE µPD8259s


If more than eight interrupt levels are required, multiple  $\mu$ PD8259s can be cascaded with one master and up to eight slaves, to accommodate up to 64 levels of interrupt,

As shown in Figure 5, the master device directs the appropriate slave to release its CALL address through its three cascade lines (CAS0,1,2).


The INT output of the slave devices go to the IR inputs of the master device. The master  $\mu$ PD8259's INT output is connected to the processor's control bus. When the slave device signals the master that it has acknowledged an interrupt, the master issues an 8080A CALL Op-code at the first INTA pulse. The master then signals that slave device (via CAS0,1,2) to issue the appropriate CALL address during the second and third INTA pulses.

The slave address code is present on cascade lines 0,1,2 (active-high logic) from the trailing edge of the first  $\overline{\text{INTA}}$  to the trailing edge of the third  $\overline{\text{INTA}}$ . Each device in the  $\mu\text{PD8259}$  array must be individually initialized and can be programmed in different operating modes. Two End-of-Interrupt commands must be issued for the master and its corresponding slave. An address decoder is used to drive the Chip Select inputs for each  $\mu\text{PD8259}$  in the array. The Slave Program  $\overline{\text{(SP)}}$  input must be held at a logic "0" level for each slave device and held at logic "1" level for the master. The  $\overline{\text{SP}}$  input selects the Cascade lines as either inputs  $\overline{\text{(SP = 0)}}$  or outputs  $\overline{\text{(SP = 1)}}$ .

# μ PD8259



INITIALIZATION COMMAND WORD FORMAT



OPERATION COMMAND WORD FORMAT

## SUMMARY OF OPERATION COMMAND WORD PROGRAMMING

1	A <sub>0</sub>	D <sub>4</sub>	D <sub>3</sub>	l			
OCW1	1	х	×		M <sub>7</sub> -M	0	IMR (Interrupt Mask Register) WR loads IMR data while
OCW2	0	0	0	R	SEOI	EOI	
				0	0	0	No Action
	į			0	0	1	Non-Specific End-of-Interrupt
		0 1 0		Ó	No Action		
				0	1	1	Specific-End-of-Interrupt $L_2$ , $L_1$ , $L_0$ forms binary representation of level to be reset.
				1	0	0	No Action
				1	0	1	Rotate Priority at End-of-Interrupt (Auto Mode)
				1	1	0	Rotate Priority, L <sub>2</sub> , L <sub>1</sub> , L <sub>0</sub> specifies bottom priority without End-of-Interrupt
				1	1	1	Rotate Priority at End-of-Interrupt (Specific Mode). $L_2$ , $L_1$ , $L_0$ specifies bottom priority, and its In-Service Register bit is reset.
OCW3	0	.0	1	E	SMM	SMM	
				,	0	0	Special Mask not affected
					0	1	Special Mask not affected
					1	0_	Reset Special Mask
					1	1	Set Special Mask
	, · ·			EI	RIS	RIS	
				0		0	No Action
						1	140 Action
					1	0	Read IR Register Status
					1	1	Read IS Register Status


## LOWER MEMORY INTERRUPT VECTOR ADDRESS

	INTERVAL = 4								INTERVAL = 8							
	D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
IR <sub>7</sub>	Α7	Å6	A <sub>5</sub>	1	1	1	0	0	A7	. A <sub>6</sub>	1	1	1	0	0	0
IR <sub>6</sub>	Α7	A <sub>6</sub>	A <sub>5</sub>	1	1	0	0	0	A7	A <sub>6</sub>	1	1	0	0	0	0
IR <sub>5</sub>	Α7	A <sub>6</sub>	A <sub>5</sub>	1	. 0	1	0	0	A <sub>7</sub>	A <sub>6</sub>	1	0	1	0	0	0
IR <sub>4</sub>	Α7	A <sub>6</sub>	A <sub>5</sub>	1	0	0	0	0	Α7	A <sub>6</sub>	1	0	0	0	0	0
IR <sub>3</sub>	Α7	A <sub>6</sub>	A <sub>5</sub>	0	1	1	0	0	A7	A <sub>6</sub>	0	1	1	0	0	0
IR <sub>2</sub>	Α7	A <sub>6</sub>	A <sub>5</sub>	0	1	0	0	0	A7	A <sub>6</sub>	0	1	0	0	0	0
IR <sub>1</sub>	Α7	A <sub>6</sub>	A5	0	0	1	0.	0	A7	A <sub>6</sub>	0	0	1	0	0	0
IR <sub>0</sub>	A7	A <sub>6</sub>	A <sub>5</sub>	0	0	0	0	0	A7	A <sub>6</sub>	0	0	0	0	0	0

FIGURE 4

Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all µPD8259s.

Instruction



D<sub>0</sub>

0

Operation Description

Byte 1 Initialization,

Priority Line.

Read IS Register

Read Requests Register

Set Special Mask Mode

Reset Special Mask Mode

Poll Mode

0

Format = 4, Single 2 ICW1 B 0 Α7 0 0 0 Byte 1 Initialization, Α6 Α5 1 Format = 4, Not Single 3 ICW1 C 0 0 Α7 Α5 0 0 Byte 1 Initialization. Α6 1 Format = 8. Single 4 ICW1 D Byte 1 Initialization, 0 Α7 Α6 Α5 1 0 0 0 0 Format = 8. Not Single 5 ICW2 Byte 2 Initialization A15 A14 A<sub>13</sub> A12 A11 A10 Αg Α8 (Address No. 2) 6 ICW3 M S<sub>7</sub> Byte 2 Initialization -1 S<sub>6</sub>  $S_5$ S4 Sз  $s_2$  $s_0$ MASTER 7 ICW3 S Byte 3 Initialization -1 0 0 0 0 0  $s_2$ s<sub>1</sub>  $s_0$ SLAVE 8 Load Mask Register, OCW1 М7 М6 Мз  $M_5$ Μ4 М2 M<sub>1</sub> M<sub>0</sub> Read Mask Register 9 OCW2 F 0 0 n 0 Non-Specific EOI 0 1 0 0 0 OCW2 SE Specific EOI, L<sub>2</sub>, L<sub>1</sub>, L<sub>0</sub> 10 0 0 1 0 0 L<sub>2</sub> L1 L<sub>0</sub> Code of IS to be Reset 11 OCW2 RE 0 1 0 1 0 0 0 0 0 Rotate at EOI (Auto Mode) 12 OCW2 RSE 0 1 0 0  $L_2$ L1 L<sub>0</sub> Rotate at EOI (Specific Mode). L2, L1, L0 Code of Line to be Reset and Selected as Bottom Priority. 13 OCW2 RS 0 1 0 0 0  $L_2$ L<sub>1</sub> L<sub>0</sub>  $L_2$ ,  $L_1$ ,  $L_0$  — Code of Bottom

0

D6 D<sub>5</sub>

Α6 Α5

0 Α7 INSTRUCTION SET

0 Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all µPD8259s.

0 1 0 0 0

0

0 0 0

14

15

16

17

18

OCW3 P

OCW3 RIS

OCW3 RR

OCW3 SM

OCW3 RSM

0

0

0

0

٥. 0 0 1 1 0 0

0 0 0 1 0 1 1

0 0 0 1 0

1

# PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

#### DESCRIPTION

The  $\mu$ PD8279-5 is a programmable keyboard and display Input/Output device. It provides the user with the ability to display data on alphanumeric segment displays or simple indicators. The display RAM can be programmed as 16 x 8 or a dual 16 x 4 and loaded or read by the host processor. The display can be loaded with right or left entry with an auto-increment of the display RAM address.

The keyboard interface provides a scanned signal to a 64 contact key matrix expandable to 128. General sensors or strobed keys may also be used. Keystrokes are stored in an 8 character FIFO and can be either 2 key lockout or N key rollover. Keyboard entries generate an interrupt to the processor.

#### **FEATURES**

- Programmable by Processor
- 32 HEX or 16 Alphanumeric Displays
- 64 Expandable to 128 Keyboard
- Simultaneous Keyboard and Display
- 8 Character Keyboard FIFO
- · 2 Key Lockout or N Key Rollover
- Contact Debounce
- Programmable Scan Timer
- Interrupt on Key Entry
- Single +5 Volt Supply
- Fully Compatible with 8080A, 8085A, μPD780 (Z80TM)
- Available in 40 Pin Plastic Package

## PIN CONFIGURATION

								_		
	$RL_2$		1		$\mathcal{C}$		40.	Þ	V <sub>CC</sub>	
	$RL_3$		2				39		$RL_1$	
	CLK		3				38	$\Box$	$RL_0$	
	IRQ		4				37	口	CNT	L/STE
	$RL_4$		5				36		SHIF	Т
	$RL_5$		6				35	$\Box$	$SL_3$	
	RL <sub>6</sub>		. 7				34	$\Box$	$SL_2$	
	RL7		8		· DD		33	$\Box$	$SL_1$	
RI	ESET		.9		ιPD		32	Þ	$SL_0$	
	RD		10	82	279-5		31	口	OUT	Bo
	WR		11				30	Ь	OUT	B <sub>1</sub>
	DB <sub>0</sub>		12				29	Þ	OUT	В <sub>2</sub>
	$DB_1$		13				28	Þ	OUT	Вз
	$DB_2$		14				27	Þ	OUT	An
	$DB_3$		15				26		OUT	
	$DB_4$		16	. ,			25	Þ	OUT	A2
	$DB_5$		17				24		OUT	A3
	$DB_6$		18				23		BD	
	$DB_7$	d	19				22	Ь	CS	A.
	$v_{SS}$		20				21		Α0	
						<del></del>		,		

#### PIN NAMES

Data Bus (Bi-directional)
Clock Input
Reset Input
Chip Select
Read Input
Write Input
Buffer Address
Interrupt Request Output
Scan Lines
Return Lines
Shift Input
Control/Strobe Input
Display (A) Outputs
Display (B) Outputs
Bland Display Output

# **µ**PD8279-5

The  $\mu$ PD8279-5 has two basic functions: 1) to control displays to output and 2) to control a keyboard for input. Its specific purpose is to unburden the host processor from monitoring keys and refreshing displays. The  $\mu$ PD8279-5 is designed to directly interface the microprocessor bus. The microprocessor must program the operating mode to the  $\mu$ PD8279-5, these modes are as follows:

# **FUNCTIONAL DESCRIPTION**


#### **Output Modes**

- 8 or 16 Character Display
- · Right or Left Entry

#### Input Modes

- Scanned Keyboard with Encoded 8 x 8 x 4 Key Format or Decoded 4 x 8 x 8 Scan Lines.
- Scanned Sensor Matrix with Encoded 8 x 8 or Decoded 4 x 8 Scan Lines.
- Strobed Input.

#### **BLOCK DIAGRAM**



ABSOLUTE MAXIMUM RATINGS\*

#### Note: (1) With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $<sup>*</sup>T_a = 25^{\circ}C$ 

# PIN IDENTIFICATION

	PIN		
NO.	SYMBOL	NAME	DESCRIPTION
1, 2, 5, 6, 7, 8, 38, 39	RL <sub>0-7</sub> ,	Return Lines	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.
3	CLK	Clock	Clock from system used to generate internal timing.
4	IRQ	Interrupt Request	Interrupt Request. In a keyboard mode, the interrupt line is high when there is data in the FIFO/Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.
9	Reset	Reset Input	A high signal on this pin resets the μPD8279-5.
10	RD	Read Input	Input/Output read and write. These signals enable
11	WR	Write Input	the data buffers to either send data to the external bus or receive it from the external bus.
12-19	DB <sub>0-7</sub>	Data Bus	Bi-Directional data bus. All data and commands between the processor and the $\mu\text{PD8279-5}$ are transmitted on these lines.
20	VSS	Ground Reference	Power Supply Ground
21	A <sub>0</sub>	Buffer Address	Buffer Address. A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.
22	<u>CS</u>	Chip Select	Chip Select. A low on this pin enables the interface functions to receive or transmit.
23	BD	Blank Display Output	Blank Display. This output is used to blank the display during digit switching or by a display blanking command.
24-27	OUT A <sub>0-3</sub>	Display A Outputs	These two ports are the outputs for the 16 x 4 display refresh registers. The data from these out-
28-31	OUT B <sub>0-3</sub>	Display B Outputs	puts is synchronized to the scan lines (SL <sub>0</sub> -SL <sub>3</sub> ) for multiplexed digit displays. The two 4-bit ports may be blanked independently. These two ports may also be considered as one 8-bit port.
32-35	SL <sub>0-3</sub>	Scan Lines	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).
36	Shift	Shift Input	The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.
37	CNTL/STB	Control/ Strobe Input	For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in Strobed input mode (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.
40	VCC.	+5V Input	Power Supply Input

$0^{\circ}$ C to +70°C; V <sub>CC</sub> = +5V ± 10%;	VSS = 0V.		DC CHARACTERISTICS
	LIMITS	TEOT	

PARAMETER	SYMBOL		LIMI	TS	UNIT	TEST
FANAIVIETEN	STWBOL	MIN	TYP	MAX	ONII	CONDITIONS
Input Low Voltage for Shift, Control and Return Lines	VIL1	-0.5		1.4	V	
Input Low Voltage (Others)	V <sub>IL2</sub>	-0.5		8.0	V	
Input High Voltage for Shift, Control and Return Lines	V <sub>IH1</sub>	2.2			V	
Input High Voltage (Others)	V <sub>IH2</sub>	2.0			V	
Output Low Voltage	VOL			0.45	V	IOL = 2.2 mA
Output High Voltage on Interrupt Line	Voн	3.5			V .	IOH = -400 μA
Input Current on Shift,	IIL1			+10	μΑ	VIN = VCC
Control and Return Lines				-100	μΑ	V <sub>IN</sub> = 0V
Input Leakage Current (Others)	llL2			±10	μΑ	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Float Leakage	IOFL			±10	μA·	VOUT = VCC to 0V
Power Supply Current	<sup>1</sup> CC			120	mA	

PARAMETER	SYMBOL		LIMITS	3	UNIT	TEST
PARAMETER	STIVIBUL	MIN	TYP	MAX	OMII	CONDITIONS
Input Capacitance	CIN	5		10	pF	VIN = VCC
Output Capacitance	COUT	10		20	pF√	VOUT = VCC

CAPACITANCE

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C$ ;  $V_{CC} = +5V \pm 10\%$ ;  $V_{SS} = 0V$ 

AC CHARACTERISTICS

PARAMETER	SYMBOL		LIMIT	S		TEST
PARAMETER	SAMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
	REA	AD.				
Address Stable Before READ	tAR	0			ns	
Address Hold Time for READ	tRA	0			ns	
READ Pulse Width	tRR	250			ns	
Data Delay from READ	tRD			150	ns	CL = 150 pF
Address to Data Valid	tAD			250	ns	C <sub>L</sub> = 150 pF
READ to Data Floating	tDF	10		100	ns	
Read Cycle Time	tRCY	1			μs	
	WRI	TE				
Address Stable Before WRITE	tAW	0			ns	
Address Hold Time for WRITE	tWA	0			ns	
WRITE Pulse Width	tww	250			ns	
Data Set Up Time for WRITE	tDW	150			ns	
Data Hold Time for WRITE	tWD	0			ns	
	ОТН	ER				
Clock Pulse Width	$t_{oldsymbol{\phi}}W$	120			ns	
Clock Period	tCY	320			ns	, , , , , , , , , , , , , , , , , , , ,

#### **GENERAL TIMING**

Keyboard Scan Time:

5.1 ms

Digit-on Time: Blanking Time: 480 μs

Keyboard Debounce Time:

10.3 ms 80 μs .

Internal Clock Cycle:


160 μs 10 μs

Key Scan Time: Display Scan Time:


10.3 ms




READ



#### WRITE



#### **CLOCK INPUT**



# μPD8279-5

The following is a description of each section of the  $\mu$ PD8279-5. See the block diagram for functional reference.

OPERATIONAL DESCRIPTION

#### I/O Control and Data Buffers

Communication to and from the  $\mu$ PD8279-5 is performed by selecting  $\overline{CS}$ ,  $A_0$ ,  $\overline{RD}$  and  $\overline{WR}$ . The type of information written or read by the processor is selected by  $A_0$ . A logic 0 states that information is data while a 1 selects command or status.  $\overline{RD}$  and  $\overline{WR}$  select the direction by which the transfer occurs through the Data Buffers. When the chip is deselected ( $\overline{CS}$  = 1) the bi-directional Data Buffers are in a high impedance state thus enabling the  $\mu$ PD8279-5 to be tied directly to the processor data bus.

#### **Timing Registers and Timing Control**

The Timing Registers store the display and keyboard modes and other conditions programmed by the processor. The timing control contains the timing counter chain. One counter is a divide by N scaler which may be programmed to match the processor cycle time. The scaler must take a value between 2 and 31 in binary. A value which scales the internal frequency to 100 KHz gives a 5.1 ms scan time and 10.3 ms switch debounce. The other counters divide down to make key, row matrix and display scans.

#### Scan Counter

The scan counter can operate in either the encoded or decoded mode. In the encoded mode, the counter provides a count which must be decoded to provide the scan lines. In the decoded mode, the counter provides a 1 out of 4 decoded scan. In the encoded mode the scan lines are active high and in the decoded mode they are active low.

#### Return Buffers, Keyboard Debounce and Control

The eight return lines are buffered and latched by the return buffers. In the keyboard mode these lines are scanned sampling for key closures in each row. If the debounce circuit senses a closure, about 10 ms are timed out and a check is performed again. If the switch is still pressed, the address of the switch matrix plus the status of shift and control are written into the FIFO. In the scanned sensor mode, the contents of return lines are sent directly to the sensor RAM (FIFO) each key scan. In the strobed mode, the transfer takes place on the rising edge of CNTL/STB.

#### FIFO/Sensor RAM and Status

This section is a dual purpose 8 x 8 RAM. In strobe or keyboard mode it is a FIFO. Each entry is pushed into the FIFO and read in order. Status keeps track of the number of entries in the FIFO. Too many reads or writes to the FIFO will be treated as an error condition. The status logic generates an IRQ whenever the FIFO has an entry. In the sensor mode the memory is a sensor RAM which detects changes in the status of a sensor. If a change occurs, the IRQ is generated until the change is acknowledged.

#### Display Address Registers and Display RAM

The Display Address Register contains the address of the word being read or written by the processor, as well as the word being displayed. This address may be programmed to auto-increment after each read or write. The display RAM may be read by the processor any time after the mode and address is set. Data entry to the display RAM may be set to either right or left entry.

# 7

#### **COMMAND OPERATION**

The commands programmable to the  $\mu PD8279.5$  via the data bus with  $\overline{CS}$  active (0) and Ag high are as follows:

#### Keyboard/Display Mode Set

	0	0	0	D	D	Κ	Κ	Κ	
N.	1SB							LS	В

#### Display Mode:

#### DD

0 0 8-8-bit character display — Left entry

) 1<sup>①</sup> 1 0

16-8 bit character display — Left entry
 8-8 bit character display — Right entry

1 1

16-8 bit character display - Right entry

Note: 1 Power on default condition

#### Keyboard Mode:

#### KKK

0 0 Encoded Scan — 2 Key Lockout

0 0 1 Decoded Scan — 2 Key Lockout

0 1 0 Encoded Scan - N Key Rollover

0 1 1 Decoded Scan - N Key Rollover

0 0 Encoded Scan-Sensor Matrix

1 0 1 Decoded Scan-Sensor Matrix

1 1 0 Strobed Input, Encoded Display Scan

1 1 Strobed Input, Decoded Display Scan

#### **Program Clock**

0	0	1	Р	Р	Р	Р	Р

Where PPPPP is the prescaler value between 2 and 31 this prescaler divides the external clock by PPPPP to develop its internal frequency. After reset, a default value of 31 is generated.

# Read FIFO/Sensor RAM

AI is the auto-increment flag. AAA is the row to be read by the processor. The read command is accomplished with  $(\overline{CS} \cdot RD \cdot \overline{A0})$  by the processor. If AI is 1, the row select counter will be incremented after each read. Note that auto-incrementing has no effect on the display.

#### Read Display RAM

Where A<sub>I</sub> is the auto-increment flag and AAAA is the character which the processor is about to read.

#### Write Display RAM

_							
11	0	0	A1	A	Α	Α	Α
			_				

where AAAA is the character the processor is about to write.

#### Display Write Inhibit Blanking

	5-57				.1			
.1	0	. 1	X	IW	·IW	BL	BL	_
				Α	В	Α	В	

Where IWA and IWB are Inhibit Writing nibble A and B respectively, and BLA, BLB are blanking. When using the display as a dual 4-bit, it is necessary to mask one of the 4-bit halves to eliminate interaction between the two halves. This is accomplished with the IW flags. The BL flags allow the programmer to blank either half of the display independently. To blank a display formatted as a single 8-bit, it is necessary to set both BLA and BLB. Default after a reset is all zeros. All signals are active high (1).

# μPD8279-5

						Ų.	Cy.			
			1	1	0	CD	CD	CD	CF	CA
$c_D$	CD	CD					.**			
1	0	X	All z	eros					*	
1.	1	0 -	AB, =	2016	i					
1	1	1	All o	nes						

Disable clear display

COMMAND OPERATION (CONT.)

This command is used to clear the display RAM, the FIFO, or both. The CD options allow the user the ability to clear the display RAM to either all zeros or all ones.

Clear

CF clears the FIFO.

Х

C<sub>A</sub> clears all.

Χ

Clearing the display takes one complete display scan. During this time the processor can't write to the display RAM.

CF will set the FIFO empty flag and reset IRQ. The sensor matrix mode RAM pointer will then be set to row 0.

 $C_{\mbox{\scriptsize A}}$  is equivalent to  $C_{\mbox{\scriptsize F}}$  and  $C_{\mbox{\scriptsize D}}$ . The display is cleared using the display clear code specified and resets the internal timing logic to synchronize it.

# End Interrupt/Error Mode Set

						,	·
1	1	1	Ε	$X_{\rm t}$	X	Х	Х

In the sensor matrix mode, this instruction clears IRQ and allows writing into RAM.

In N key rollover, setting the E bit to 1 allows for operating in the special Error mode. See Description of FIFO status.

#### FIFO Status

Dυ	S/E	0	U	F	N	N	N

Where: D<sub>U</sub> = Display Unavailable because a clear display or clear all command is in progress.

S/E = Sensor Error flag due to multiple closure of switch matrix.

O = FIFO Overrun since an attempt was made to push too many characters into the FIFO.

U = FIFO Underrun. An indication that the processor tried to read an empty FIFO.

F = FIFO Full Flag.

NNN = The Number of characters presently in the FIFO.

The FIFO Status is Read with An high and CS, RD active low.

The Display not available is an indication that the C<sub>D</sub> or C<sub>A</sub> command has not completed its clearing. The S/E flags are used to show an error in multiple closures has occurred. The O or U, overrun or underrun, flags occur when too many characters are written into the FIFO or the processor tries to read an empty FIFO. F is an indication that the FIFO is full and NNN is the number of characters in the FIFO.

#### Data Read

Data can be read during  $A_0=0$  and when  $\overline{CS}$ ,  $\overline{RD}$  are active low. The source of the data is determined by the Read Display or Read FIFO commands.

#### **Data Write**

Data is written to the chip when  $A_0$ ,  $\overline{CS}$ , and  $\overline{WR}$  are active low. Data will be written into the display RAM with its address selected by the latest Read or Write Display command.

# **μPD8279-5**

COMMAND OPERATION (CONT.)

#### **Data Format**

1	CNTI	SH	SCAN	BET
1	CIVIL	311	SCAN	1161

In the Scanned Key mode, the characters in the FIFO correspond to the above format where CNTL and SH are the most significant bits and the SCAN and return lines are the scan and column counters.


RL7	RL <sub>6</sub>	RL5	RL4	RL3	RL <sub>2</sub>	RL1	RL <sub>0</sub>	

In the Sensor Matrix mode, the data corresponds directly to the row of the sensor RAM being scanned. Shift and control (SH, CNTL) are not used in this mode.

#### **Control Address Summary**

<u>A0</u>	`			<u>D</u> ,	ATA				
	MS	В						LSB	
1	0	0	0	D	D	Κ	Κ	К	Keyboard Display Mode Set
1	0	0	1	Р	Р	Р	Р	Р	Load Program Clock
0	0	1	0	A <sub>1</sub>	Х	Α	Α	Α	Read FIFO/Sensor RAM
0	0	1	1	A <sub>1</sub>	Α	Α	Α	Α	Read Display RAM
1	1	0	0	A <sub>1</sub>	Α	Α	Α	Α	Write Display RAM
1	1	0	1	х	IW A	IW B	BL A	BL B	Display Write Inhibit/Blanking
1	1	1	0	CD	CD	CD	CF	CA	Clear
1	1	1	1	E	Х	Х	Х	Х	End Interrupt/Error Mode Set
1	Dυ	S/E	0	U	F	N	N	N	FIFO Status


## **PACKAGE OUTLINE** μPD8279C-5



(Plastic)

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
· J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13.2	0.520
М	0.25 <sup>+ 0.1</sup> 0.05	0.010 <sup>+</sup> 0.004 - 0.002

SP8279-9-78-GN-CAT



# 16,384 BIT ROM WITH I/O PORTS 16,384 BIT EPROM WITH I/O PORTS\*

# DESCRIPTION

The  $\mu$ PD8355 and the  $\mu$ PD8755A are  $\mu$ PD8085A Family components with the  $\mu$ PD8355 containing 2048 X 8 bits of mask ROM and the  $\mu$ PD8755A containing 2048 X 8 bits of mask EPROM for program development. Both components also contain two general purpose 8-bit I/O ports. They are housed in 40 pin packages, are designed to directly interface to the  $\mu$ PD8085A and are pin for pin compatible to each other.

# **FEATURES**

- 2048 X 8 Bits Mask ROM (μPD8355)
- 2048 X 8 Bits Mask EPROM (μPD8755A)
- 2 Programmable I/O Ports
- Single Power Supplies: +5V
- Directly Interfaces to the μPD8085A
- Pin for Pin Compatible
- μPD8755A: UV Eraseable and Electrically Programmable
- μPD8355 available in Plastic Package
- μPD8755A Available in Ceramic Package

# PIN CONFIGURATIONS

Œ d	1	<del></del>	40 🗖 V <sub>CC</sub>	ᅋᆸ	1 ·	40	ob vcc
CE 🗖	2		39 <b>F</b> PB7	CE 🗖	2	30	9 🗖 PB7
CLK 🗖	3		38 🗖 PB6	CLK	3	L Pas	PB <sub>6</sub>
RESET [	4		37 🗖 PB5	RESET 🗖	4	. Well F 3	
NC 🗖	5		36 🗖 PB4	V <sub>DD</sub>	5	36	6 🗖 PB4
READY 🗖	6		35 🗖 PB3	READY 🗖	616	39	5 <b>þ</b> PB3
10/⋒ 🗖	7		34 🗖 PB <sub>2</sub>	10/М 🗖	<b>♦</b>	34	4 🗀 PB2
IOR 🗖	8		33 🗖 PB <sub>1</sub>	TOR 🗖	8	33	3 🗀 PB1
RD 🗆	9		32 🗖 PB <sub>0</sub>	RD 🗖	9	32	2 PB <sub>0</sub>
iow 🗖	10	$\mu$ PD	31 🗖 PA7	iow 🗖	1,0	<b>uPD</b> 31	1 PA7
ALE 🗖	11	8355	30 🗖 PA6	ALE 🗖	11 87	<b>755A</b> 30	D   PA6
AD <sub>0</sub> □	12		29 🏳 PA5	AD <sub>0</sub> □	12	29	9 <b> </b> PA <sub>5</sub>
AD₁ □	13	- '	28 🗖 PA4	AD <sub>1</sub> □	13	28	B 📮 PA4
AD <sub>2</sub> □	14		27 🏳 PA3	AD <sub>2</sub> □	14	27	7 🏳 PA3
AD3	15		26 🏳 PA2	AD <sub>3</sub>	15	26	6 🏳 PA2
AD4 🗖	16		25 🏻 PA <sub>1</sub>	AD4 🗖	16	25	
AD <sub>5</sub>	17		24 🏳 PA <sub>0</sub>	AD <sub>5</sub> □	17	24	4 PAO
AD <sub>6</sub>	18		23 🗖 A <sub>10</sub>	AD <sub>6</sub> □	18	23	3 P A10
AD7	19		22 🗖 Ag	AD <sub>7</sub>	19	22	2 📮 A9
∨ss □	20		21 🗖 A8	v <sub>ss</sub> $\neg$	20	2	1 P A8
		· ·					

NC: Not Connected


<sup>\*</sup>All data pertaining to the  $\mu$ PD8755A is preliminary.

The  $\mu$ PD8355 and  $\mu$ PD8755A contain 16,384 bits of mask ROM and EPROM respectively, organized as 2048 X 8. The 2048 word memory location may be selected anywhere within the 64K memory space by using the upper 5-bits of address from the  $\mu$ PD8085A as a chip select.

The two general purpose I/O ports may be programmed input or output at any time. Upon power up, they will be reset to the input mode.

**FUNCTIONAL DESCRIPTION** 

**BLOCK DIAGRAM** 



Note: ①  $V_{DD}$  applies to  $\mu PD8755A$  only.

 Operating Temperature ( $\mu$ PD8355)
 0°C to +70°C

 ( $\mu$ PD8755A)
 -10°C to +70°C

 Storage Temperature (Ceramic Package)
 -65°C to +150°C

(Plastic Package) . . . . . . . . . . . -40°C to +125°C

Voltage on Any Pin (μPD8355). - -0.3 to +7 Volts ① (μPD8755A) - -0.5 to +7 Volts ①

Note: ① With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$ 

 $T_a = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = 5V \pm 5\%$ 

			LIMIT	·s		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	۷ <sub>I</sub> L	-0.5		0.8	٧	V <sub>CC</sub> = 5.0V ①
Input High Voltage	VIH	2.0		V <sub>CC</sub> +0.5	٧	V <sub>CC</sub> = 5.0V ①
Output Low Voltage	VOL			0.45	٧	IOL = 2 mA
Output High Voltage	Voн	2.4			٧	I <sub>OH</sub> = -400 μA
Input Leakage	.կլ_			10	μА	V <sub>IN</sub> = V <sub>CC</sub> to 0V
Output Leakage Current	ILO			±10	μΑ	0.45V ≤V <sub>OUT</sub> ≤V <sub>CC</sub>
V <sub>CC</sub> Supply Current	Icc			180	mΑ	

Note: ① These conditions apply to  $\mu$ PD8355 only.

ABSOLUTE MAXIMUM RATINGS\*

DC CHARACTERISTICS

# PIN IDENTIFICATION

	PIN	. A.	4
NO.	SYMBOL	NAME	FUNCTION
1,2	CE, CE	Chip Enables	Enable Chip activity for memory or I/O
3	CLK	Clock Input	Used to Synchronize Ready
4	Reset	Reset Input	Resets PA and PB to all inputs
5 ①	NC	Not Connected	
5 ②	$V_{DD}$	Programming Voltage	Used as a programming voltage, tied to +5V normally
6	Ready	Ready Output	A tri-state output which is active during data direction register loading
7	IO/M	I/O or Memory Indicator	An input signal which is used to indicate I/O or memory activity
8	IOR	I/O Read	I/O Read Strobe In
9	RD	Memory Read	Memory Read Strobe In
10	IOW	I/O Write	I/O Write Strobe In
11	ALE	Address Low Enable	Indicates information on Address/Data lines is valid
12-19	AD <sub>0</sub> -AD <sub>7</sub>	Low Address/Data Bus	Multiplexed Low Address and Data Bus
20	V <sub>SS</sub>	Ground	Ground Reference
21-23	A8-A10	High Address	High Address inputs for ROM reading
24-31	PA <sub>0</sub> -PA <sub>7</sub>	Port A	General Purpose I/O Port
32-39	PB <sub>0</sub> -PB <sub>7</sub>	Port B	General Purpose I/O Port
40	Vcc	5V Input	Power Supply

Notes: ①  $\mu$ PD8355 ②  $\mu$ PD8755A

# I/O PORTS

I/O Port activity is controlled by performing I/O reads and writes to selected I/O port numbers. Any activity to and from the µPD8355 requires the chip enables to be active. This can be accomplished with no external decoding for multiple devices by utilizing the upper address lines for chip selects. ① Port activity is controlled by the following I/O addresses:

AD <sub>1</sub>	AD <sub>0</sub>	PORT SELECTED	FUNCTION
0	0	Α	Read or Write PA
0	1	В	Read or Write PB
1	0	Α	Write PA Data Direction
1	-1	В	Write PB Data Direction

Since the data direction registers for PA and PB are each 8-bits, any pin on PA or PB may be programmed as input or output (0 = in, 1 = out).

Note:  ${\bf 0}$  During ALE time the data/address lines are duplicated on A<sub>15</sub>-A<sub>8</sub>.

# μPD8355/8755A

$T_0 = 0^{\circ}C$ t	+70°C; VCC	= 5V ± 5%

			LIMIT	rs		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Clock Cycle Time	tcyc	320	·		ns		
CLK Pulse Width .	T1	80			ns '	CLOAD = 150 pF	
CLK Pulse Width	T <sub>2</sub>	120			ns	. Ou	
CLK Rise and Fall Time	tf, tr			30	ns	1 10 10 10 10 10	
Address to Latch Set Up Time	tAL	50			ns		
Address Hold Time After Latch	tLA	80			ns	1	
Latch to READ/WRITE Control	tLC	100			ns		
Valid Data Out Delay from READ Control	<sup>t</sup> RD			170 ① 150 ②	ns		
Address Stable to Data Out Valid	†AD			400	ns	150 pF Load	
Latch Enable Width	tLL	100			ns	*	
Data Bus Float After READ	tRDF	0		100	ns		
READ/WRITE Control to Latch Enable	tCL .	20			ns.		
READ/WRITE Control Width	tcc	250			ns		
Data In to WRITE Set Up Time	tDW	150			ns		
Data In Hold Time After WRITE	two:	10			ns		
WRITE to Port Output	twp			400	ns		
Port Input Set Up Time	tPR	50			ns		
Port Input Hold Time	tRP	50			ns		
READY HOLD TIME	tRYH	0 .		160 ① 120 ②	ns		
ADDRESS (CE) to READY	tARY			160	ns		
Recovery Time Between Controls	tRV	300			ns		
Data Out Delay from READ Control	†RDE	10			ns	1	


ROM READ, I/O READ AND WRITE ①

Notes: ① μPD8355 ② μPD8755A

# AC CHARACTERISTICS




TIMING WAVEFORMS.





7

# TIMING WAVEFORMS (CONT.)




# **WAIT STATE TIMING (READY = 0)**






# OUTPUT MODE:



# EPROM PROGRAMMING µPD8755A


Erasure of the µPD8755A occurs when exposed to ultraviolet light sources of wavelengths less than 4000 Å. It is recommended, if the device is exposed to room fluorescent lighting or direct sunlight, that opaque labels be placed over the window to prevent exposure. To erase, expose the device to ultraviolet light at 2537 Å at a minimum of 15 W-sec/cm² (intensity X expose time). After erasure, all bits are in the logic 1 state. Logic 0's must be selectively programmed into the desired locations. It is recommended that NEC's prom programmer be used for this application.

# μPD8355/8755A



Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
Н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0,600
L .	13.2	0.520
М	0.25 <sup>+ 0.1</sup> - 0.05	0.010 <sup>+ 0.004</sup> - 0.002



Ceramic


ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.100 ± 0.004
D	0.50 ± 0.1	0.0197 ± 0.004
E	48.26 ± 0.2	1.900 ± 0.008
F	1.27	0.050
G	3.2 MIN	0.126 MIN
Н	1,0 MIN	0.04 MIN
I	4,2 MAX	0.17 MAX
J	5.2 MAX	0.205 MAX
К	15.24 ± 0.1	0.6 ± 0.004
L	+ 0.2 13.5 - 0.25	0.531 <sup>+ 0.008</sup> - 0.010
М	0.30 ± 0.1	0.012 ± 0.004

# **TK-80A**

# **DESCRIPTION**

The TK-80A is a single-board computer based on NEC Microcomputers' industry standard  $\mu$ PD8080AF. It facilitates understanding and developing 8080A systems and assembly language programs, and consists of the following blocks:

- μPD8080A Microprocessor Chip Set
- Monitor and User ROM
- RAM
- DMA Display
- Programmable I/O
- 25 Key Keyboard
- Tape Cassette Interface



The  $\mu$ PD8080AF Processor,  $\mu$ PB8224 Clock Generator and Driver and the  $\mu$ PB8228 System Controller and Bus Driver comprise the 8080A chip set. The 8080A executes programs stored in memory and supports a large instruction set detailed in the  $\mu$ COM-8 Software Manual. The 8224, coupled with an 18.000 MHz crystal, provides the 2.0 MHz, non-overlapping two-phase MOS clocks required by the 8080A. The 8224 also provides latches for synchronizing the RESET IN and READY IN signals. The 8228 provides bi-directional data bus drivers which buffer the 8080A data bus for on-board and external use. The 8228 also provides a Status Latch and gating array which provide active low memory and I/O read/write strobes, an Interrupt Acknowledge Strobe, and a data control bus enable input. The 8080A address bus is buffered by 3-state low power Schottky drivers with their enable pins tied to the bus enable input of the 8228, thus allowing the address, data and control busses to be asynchronously disabled by a single control line for user DMA.

μPD8080A MICROPROCESSOR CHIP SET

The TK-80A resident monitor is provided in NEC Microcomputers' 1K x 8 electrically erasable read-only memory, the  $\mu$ PD458. Since the 2708 and 458 are pin compatible when installed, (pin 1 to pin 1), either 2708's or 458's may be used to expand the ROM/PROM space. Through proper manipulation of on-board jumpers, any of the following devices may be used:

MONITOR AND USER ROM/PROM

P/N	ORGANIZATION	TYPE	SUPPLIES ①
458	1K x 8	EEPROM	+12, +5
2708	1K x 8	EPROM	+12, +5, -5
2308	1K x 8	Mask ROM	+12, +5, -5
2758	1K x 8	EPROM	. +5
2716	2K x 8	EPROM	+5
2316E	2K x 8	Mask ROM	+5,
2732 ②	4K x 8	EPROM	+5
2332 ②	4K x 8	Mask ROM	+5

Notes: 1 Read Mode.

(2) 0000 through 0FFF only. (All addresses in hexadecimal notation.)

The standard configuration TK-80A has 1K bytes of socketed RAM (2 pieces  $\mu$ PD2114LC) located at 8000 through 83FF. Up to 3K additional RAM may be installed in the sockets dedicated to locations 8400 through 8FFF. All memory and port address decoding is completely implemented to ensure that all possible expansion options are available to the user. The Protect/Enable switch provides for the connection of battery backup to all on-board RAM. If data must be retained for long periods of time with power off, the use of the NEC's 2114-compatible  $\mu$ PD444 CMOS RAM is recommended.

In order to improve throughput and demonstrate Direct Memory Access through "Hidden Refresh", the TK-80A uses an 8-byte block of RAM to control the 8-digit LED display directly. Data bytes, whose bits correspond one-for-one to display segments, are stored in display RAM, where they are directly accessed for display.

The  $\mu$ PD8255 Programmable Peripheral Interface provides the TK-80A with 24 I/O lines. Because the 8255 is a very flexible I/O device, the TK-80A can support considerable user I/O in addition to the Keyboard, Cassette and Display. The 8255 is located at Port Addresses 0F8 through 0FB, thus leaving both conventional and bit select decoding methods open for user expansion.

RAM

DMA DISPLAY

PROGRAMMABLE I/O

# TAPE CASSETTE


The on-board "Kansas City" compatible interface provides means for reliable, inexpensive mass storage using an audio cassette tape recorder. The data transfer rate is software selectable at 300 or 1200 baud. Jumpers in the interface circuitry allow the user to modify record and play back signal polarities to accommodate most tape recorders.

# EXPANSION CONNECTORS

A 50 pin header, J1, for use with flat cable, allows expansion of the TK-80A for use with the EB-80A Expansion Board or other user circuitry. Buffered Address, Data and Control lines, as well as most commonly used interface signals, are available on J1.

J2, a 40 pin header, provides access to the on-board 8255. The 8255 input/output lines can be buffered and/or terminated with optional circuitry installed in sockets provided. Additional interface signals and a 2400 or 1200 Hz interrupt clock are also available on J2.

# **BLOCK DIAGRAM**



# HARDWARE SPECIFICATIONS

- Word Size
  - Instruction: 1, 2, or 3 8-Bit Bytes
  - Data: 8 Bits
- System Clock: 2 MHz.± 0.1%
- Cycle Time
  - Basic Instruction Cycle: 2.0 μs
  - Maximum Instruction Cycle: 9.0 μs
- · Processor Chip Set
  - Processor: μPD8080AF
  - Clock: μPB8224
  - Bus Control: μPB8228

Note: ① Basic Instruction Cycle is defined to be the shortest instruction, i.e., four clock cycles.

# MEMORY ADDRESSES

On-Board ROM/PROM

0000 - 03FF (Monitor)

HARDWARE

SPECIFICATIONS (CONT.)

On-Board RAM

8000 - 83FF

# MEMORY CAPACITY

On-Board ROM/PROM:

4K Bytes using 1K Memories 8K Bytes using 2K Memories

On-Board RAM:

4K Bytes in 1K Increments

Off-Board Expansion:

Up to 64K Bytes Total

# I/O ADDRESSES

On-Board Programmable I/O Controller: µPD8255

Γ	Port	Α	В	С	Control
Γ	Address	F8`	F9	FA	FB

# I/O CAPACITY

• Parallel: 24 Lines

- Expansion to a total of 48 I/O lines (34 uncommitted) is possible using the optional EB-80A Expansion Board and to 256 Ports using customer supplied circuitry.
- Compatible with: 7400, 7403, 7408, 7409, 7426, 7432, 7437 and 7438.
- Cassette:
  - "Kansas City" Compatible
  - 8-Bit Characters
  - One Start Bit and Two Stop Bits
  - 300 or 1200 Baud (Software Select)
  - Sinusoidal FSK Recording
  - Logic "0" 1200 Hz
  - Logic "1" 2400 Hz
  - Output 30 mV or 3V Peak-to-Peak
  - Input 0.3 10V Peak-to-Peak, 2V Peak-to-Peak Nominal

# DISPLAY

• Number:

8 Digits

Size:

0.5 in (1.27 cm)

Type:

LED Seven Segment with Right-Hand Decimal

# **KEYBOARD**

• Keyswitches: Gold Contact Crossbar Type, 0.150 in travel

• Keytops: Double-Shot Removable

# **INTERRUPTS**

On-board logic may be used to auto-vector the processor to 0038 using RESTART 7. External user logic may be used to supply 3-byte interrupts that vector to any memory location.

# **INTERFACES**

- Fully TTL Compatible
- Address and Data Bus
- Control Bus
- Parallel I/O
- Interrupt Request
- Interrupt Clock Available: 2400 Hz TTL Compatible

# 7

# HARDWARE SPECIFICATIONS (CONT.)

# **CONNECTORS**

Power: 1 piece 4 conductor nylon crimp type, 0.156 centers Molex 09-50-7041 or

equivalent (supplied)

4 pieces terminals, crimp, loose Molex 08-50-0106 or equivalent (supplied)

Bus: 50 conductor flat cable connector

3M 3425-0000 or equivalent

.....

Parallel I/O: 40 conductor flat cable connector

3M 3417-0000 or equivalent

• Cassette: In and Out: Standard 1/8" miniature phone plug

Switchcraft "Tini-Plug" 750 or equivalent

# PHYSICAL CHARACTERISTICS

Width:

13.00 in (33.02 cm)

• Depth:

1.40 in (3.56 cm)

Height:

7.50 in (19.05 cm)

Weight:

18 oz (510.3 gm)

# **ELECTRICAL CHARACTERISTICS**

DC POWER ①	WITHOUT DISPLAY	WITH DISPLAY ②
V <sub>CC</sub> = +5V ± 5%	1.1 A max	1.5 A max
V <sub>DD</sub> = +12V ± 5%	150 mA max	150 mA max
V <sub>BB</sub> = -5V ± 5%	34	34

Notes: 1 Standard configuration with 1K EEPROM and 1K RAM.

- 2 All segments and decimal points of all digits on.
- ③ For ROM/PROM, RAM and I/O Expansion power consumption, refer to specific data sheets.
- Ψ VBB for the µPD8080AF and one 2708 is generated from VDD and regulated on board. VBB may be externally supplied via 4-conductor power connector.

# **ENVIRONMENTAL**

• Operating Temperature: 0°C to +50°C


- Display and/or Modify Memory
- Display and/or Modify Registers
- Run User-Written Programs
- Read and Write Cassette Tapes of Memory Images

KEY	USAGE
ADDR	In most commands, before entering an address value
CLEAR	At any time, to change an entry
NEXT	After some commands, to advance an address pointer
· MEM	After an address value, before entering a new memory value
STEP	After an address value, or a previous STEP, to single- step one instruction in a user program
RUN	After an address value, to run a user program in breakpoint or free-running mode
BRK	After an address value which becomes the breakpoint, before entering the breakpoint depth value
REG	Before entering a register name
RESET	To reset all hardware and execute at 0000
0-9, A-F	Hexadecimal value keys

# COMMAND FUNCTIONS

KEY IDENTIFICATION

# MEMORY MODE




- the ADDRESS field displays a selected memory location address.
- the BYTE field displays the contents of memory at that address.

# REGISTER MODE



- the ADDRESS field displays the contents of the user-program program counter.
- the REGISTER field displays the name of a selected processor register; A, B, C, D, E, F, H, L.
- the BYTE field displays the contents of that register.

# REGISTER-PAIR MODE



REGISTER PAIR

- the REGISTER-PAIR field displays the name of a selected register-pair; BC, DE, HL, SP (stack pointer) or ST (top of stack).
- the ADDRESS field displays the contents of the selected register-pair.
- the BYTE field displays the contents of the memory location whose address is displayed in the ADDRESS field.

**DISPLAY MODES** 

# CASSETTE TAPE MASS STORAGE/MEMORY BACKUP

- 1200 Baud is Default Rate
- 300 Baud is Software Selected for Full Kansas-City Standard
- Tape Contains a Block of Consecutive Memory Images, Followed by a Checksum Byte.
- Checksum is Generated Automatically During Record; Checksum is Verified During Playback.

# MEMORY MAP

ADDRESS	MEMORY SIZE	USAGE
	WEWOTT OILE	
0000-03FF	1K	ROM Monitor
0400-0FFF	3K	On-Board ROM Sockets for User Expansion
1000-1FFF	4K	Optional ROM Area ①
2000-7FFF	24K	Unused Area
8000-839F	928	User's RAM Area
83A0-83F7	. 88	Monitor's RAM Work Area
83F8-83FF	8	LED Display
8400-8FFF	3K	On-Board RAM Sockets for User Expansion
9000-FFFF	28K	Unused Area

Note: ① On-board ROM sockets may be jumpered for up to 8K total.

# PROCEDURE FOR ENTERING AND DEBUGGING PROGRAM

- A program is first written by the user to perform a desired function. This program is assembled manually into 8080A instructions and entered into consecutive locations in RAM via the keyboard.
- 2. Next the program is run, under monitor control, in single-step mode with the Step/Auto switch in the Step position. Only one user program instruction is executed at a time. After each instruction, the display informs the user of the results.
- 3. During the debugging process, expected results can be checked by displaying memory or registers. Registers are saved upon entry to the monitor and restored upon exit to the user program. The register values may be altered or displayed.
- 4. When only a few bugs remain in the user program, the program may be run in break-point mode. Alternatively, the user program may be executed in a free-running mode, without monitor control. In the free-running mode, however, the Step/Auto switch should be in the Auto position. This mode permits instruction execution at the full speed of the µPD8080AF.
- 5. The program can be saved on a tape for future use by using the monitor WRITE program. Memory is saved as a block of consecutive locations followed by a monitor-generated checksum, which is displayed at the completion of the write sequence.

To restore the contents of memory, the monitor READ program is used. The checksum which is read from the tape is compared with the checksum calculated during playback, and the two values are displayed. If a visual comparison indicates both checksums are the same, the correct data transfer may be assumed.

# Memory Requirements:

- $\mu PD458 ROM -$  monitor resides in 1K at 0000 03FF.
- $\mu$ PD2114L RAM RAM work area, including stack, at 83A0 83F7.
- Display output generated by hardware DMA at 83F8 83FF.
- μPD8255 Input/Output

PORT ADDRESS	USAGE	
F8	Port A: keypad row input	
F9	Port B: Bit 0: Cassette serial input Bit 7: Cassette zero-crossing feedback	
FA	Port C: Bit 0: Cassette serial output Bit 4, 5, 6: keypad column strobe output	
FB	I/O mode control; Port C bit set/reset control	

NAME	JUMP VECTOR ADDRESS	FUNCTION	PARAMETERS			
DISPLAY						
CL	03CF	clear LED display digits	number of LED digits in B			
MSG	03D2	display an 8-digit message	address-of message in HL			
DLADE	03E1	display a byte as two hexadecimal digits	byte value in A; digit position in DE			
DLHLDE	03E4	display a word as four hexadecimal digits	word value in HL; digit position in DE			
DLHEX	03E7	display a nibble (half-byte) as one hexadecimal digit	nibble value in bits 0-3 of A; digit position in DE			
KEYBOARD						
GETW	03EA	get a 4-digit hexa- decimal word	word value in HL; key count in D; terminator key in A and B			
GETB	03ED	get a 2-digit hexa- decimal byte	byte value in L; key count in D; terminator key in A and B			
KEY	03F3	get any debounced key	key value in A and C; carry set if hexadecimal key			
KYBD	03F0	get an immediate key closure	carry set if key found; key value in A			
	C	ASSETTE INTERFACE				
SERIN	03D5	read a byte from cassette	byte value in D; carry set if error			
SEROT	03D8	write a byte to cassette	byte value in C			
RTP	03DB	read formatted block into memory	start address in HL; end address in DE; carry set if error			
WTP	03DE	write formatted block from memory	start address in HL; end address in DE			
		OTHER				
D1MS	+03F6	delay one millisecond	none			
READ	03F9	stand-alone read tape program	start address in HL; end address in DE			
WRITE	03FC	stand-alone write tape program	start address in HL; end address in DE			

# MEMORY RESOURCE USAGE

# MONITOR SUBROUTINES

# d

# ROM ORDERING PROCEDURE — MEMORIES AND MICROCOMPUTERS

The following NEC products fall under the guidelines set by the ROM Ordering Procedure:

μPD2316E	μPD8049	μPD550
μPD2332	μPD8355	μPD551
μPD2364	μPD546	μPD554
μPD8021	μPD547	μPD650
μPD8041	μPD547L	μPD651
μPD8048	μPD548	μPD652

In order to facilitate the transferal of ROM mask information, NEC Microcomputers, Inc., is able to accept mask patterns in a variety of formats. These are intended to suit various customer needs and minimize the turnaround time. The following is a list of valid media for code transferal.

- Sample ROMs or ROM-based microcomputers
- PROM/EPROM equivalent to ROM parts
- NEC μPD458 EEPROM
- BNPF Paper Tapes
- Hex Paper Tapes.
- Timesharing Files
- Other (Contact NEC Microcomputers, Inc., for arrangements.)

Thoroughly tested verification procedures protect against unnecessary delays or costly mistakes. NEC Microcomputers, Inc., will return the ROM mask patterns to the customer in the most convenient format. Unprogrammed EPROMs, where applicable, if sent with the ROM code can be programmed and returned for verification. HEX paper tapes with the listing are the most convenient means of verification.

Earth satellites and the world-wide GE Mark III timesharing systems provide reliable and instant communication of ROM patterns to the factory. Customers with access to GE-TSS may further reduce the turnaround time by transferring files directly to NEC Microcomputers, Inc.

The following is an example of a ROM mask transferal procedure. The  $\mu$ PD8048 is used here, however the process is the same for the other ROM-based products.

- 1. The customer contacts NEC Microcomputers, Inc., concerning a ROM pattern for the  $\mu$ PD8048 that he would like to send.
- 2. Since an EPROM version of that part is available, the 8748 is proposed as a code transferal medium, or alternatively, a paper tape and listing.
- 3. The paper tape and a blank 8748 for verification are sent to NEC Microcomputers, Inc.
- 4. NEC Microcomputers, Inc., reads the tape, programs the 8748, and enters the code into GE-TSS, returning the 8748 to the customer.
- 5. Once the customer notifies NEC Microcomputers, Inc., in writing that the code is verified, work commences immediately on the development of his μPD8048s.

NORTH AMERICAN REGIONAL SALES OFFICES
Eastern; Room 220; 275 Broadhollow Road; Rt. 110; Melville, New York 11749; 516/293-5660 Western: 2914 E. Katella Avenue; Suite 208; Orange, California 92667; 714/633-2980

Midwestern; Contact NEC Microcomputers, Inc., Wellesley, Massachusetts for address and phone number U.S. REPRESENTATIVES

#### Alahama

20th Century Marketing, Inc. Huntsville AL 35806 205/772-9237

#### Arizona

Eltron Phoenix AZ 85021 602/997-1042

Action Unlimited Arlington TX 76011 817/461-8039

Cerco San Diego CA 92111 714/560-9143 Santana Sales

Costa Mesa CA 92627 714/642-3282

Trident Associates, Inc. Sunnyvale CA 94086 408/734-5900

D/Z Associates, Inc. Denver CO 80204 303/534-3649

## Connecticut

HLM Associates, Inc. Torrington CT 06790 203/482-6880

L&M Associates Pikesville MD 21208 301/484-7970

# District of Columbia

L&M Associates Pikesville MD 21208 301/484-7970

Perrott Associates, Inc. Ft. Lauderdale FL 33318 305/792-2211

Perrott Associates, Inc. Clearwater FL 33518 813/585-3327

Perrott Associates, Inc. Orlando FL 33807 305/275-1132

## Georgia

20th Century Marketing, Inc. Huntsville Al 35806 205/772-9237

## Idaho

Tri-Tronix, N.W. Mercer Island WA 98040 206/232-4993

### Illinois

Technology Sales, Inc. Palatine IL 60067 312/991-6600

### Indiana

Technology Sales, Inc. Palatine IL 60067 312/991-6600 414

## Iowa

Electronic Innovators, Inc. Minneapolis MN 55420 612/884-7471

Burton-Medley Associates Grandview MO 64030 816/763-5385

### Kentucky Imtech, Inc. Dayton OH 45414 513/278-6507

Louisiana Action Unlimited Arlington TX 76011

817/461-8039

Contact Sales, Inc. Burlington MA 01803 617/273-1520

#### Maryland

L & M Associates Pikesville MD 21208 301/484-7970

## Massachusetts

Contact Sales, Inc. Burlington MA 01803 617/273-1520 Stone Component Sales Waltham MA 02154 617/890-1440

## Michigan

R.C. Nordstrom & Company Lathrup Village MI 48076 313/559-7373

### Minnesota

Electronic Innovators, Inc. Minneapolis MN 55420 612/884-7471

# Mississippi

20th Century Marketing, Inc. Huntsville AL 35806 205/772-9237

## Missouri

Burton-Medley Associates Grandview MO 64030 816/763-5385

# Montana

Tri-Tronix, N.W. Mercer Island WA 98040 206/232-4993

### Nebraska

Burton-Medley Associates Grandview MO 64030 816/763-5385

### Nevada

Eltron Phoenix AZ 85021 602/997-1042 Trident Associates, Inc. Sunnyvale CA 94086 408/734-5900

# New Hampshire

Contact Sales, Inc. Burlington MA 01803 617/273-1520

#### New Jersey

HLM Associates, Inc. Parsippany NJ 07054 201/263-1535

Harry Nash Associates. Willow Grove PA 19090 215/657-2213

# New Mexico

Tri-Tronix Albuquerque NM 87110 505/265-8409

## New York

HLM Associates, Inc. Northport NY 11768 516/757-1606 Nycom, Inc.

East Syracuse NY 15307 315/437-8343

#### North Carolina

Wolffs Electronic Sales, Inc. Raleigh NC 27619 919/851-2800

#### North Dakota

Electronic Innovators, Inc. Minneapolis MN 55420 612/884-7471

### Ohio

Imtech, Inc. Cleveland OH 44130 216/826-3400 Imtech, Inc. Dayton OH 45414 513/278-6507

### Oklahoma

Action Unlimited Arlington TX 76011 817/461-8039

### Oregon

Tri-Tronix, N.W. Mercer Island WA 98040 206/232-4993

### Pennsylvania

Imtech. Inc. Cleveland OH 44130 216/826-3400 Harry Nash Associates Willow Grove PA 19090 215/657-2213

# Rhode Island

Stone Component Sales Waltham MA 02154 617/890-1440

Wolffs Electronic Sales, Inc. Raleigh NC 27619 919/851-2800

## South Dakota

Electronic Innovators, Inc. Minneapolis MN 55420 612/884-7471

#### Tennessee

20th Century Marketing, Inc. Knoxville TN 37922 615/966-3608

rate James NFC

#### Texas

Action Unlimited Arlington TX 76011 817/461-8039 Action Unlimited Spring TX 77373 713/353-3195 Tri-Tronix

Albuquerque NM 87110 505/265-8409

D/Z Associates, Inc. Denver CO 80204 303/534-3649

# Vermont

Contact Sales, Inc. Burlington MA 01803 617/273-1520

# Virginia

L & M Associates Montpelier VA 23192 804/883-5551

## Washington

Tri-Tronix, N.W. Mercer Island WA 98040 206/232-4993

# West Virginia

Imtech, Inc. Dayton OH 45414 513/278-6507

Electronic Innovators, Inc. Minneapolis MN 55420 612/884-7471

D/Z Associates, Inc. Denver CO 80204 303/534-3649

# CANADIAN REPRESENTATIVES

Alberta Ontario Manitoba

Kaytronics Limited Downsview Ontario M3J 2C7 416/638-5511

### British Columbia Saskatchewan

Kaytronics Limited Surrey British Columbia V3R 6N7 604/581-7611

New Brunswick Newfoundland Nova Scòtia Ontario Prince Edward Island Quebec

Kaytronics Limited Ville St. Pierre Quebec H8R 1A3 514/487-3434

# NEC

# U.S. DISTRIBUTORS

## Arizona G.S. Marshall

Tempe AZ 85282 602/968-6181 Sterling Electronics Phoenix AZ 85036

Phoenix AZ 85036 602/258-4531

#### California

Diplomat/Westland, Inc. Sunnyvale CA 94086 408/734-1900 Intermark Electronics

San Diego CA 92121 714/279-5200 Intermark Electronics

Santa Ana CA 92705 714/540-1322 Intermark Electronics

Sunnyvale CA 94086 408/738-1111 G.S. Marshall

Canoga Park CA 91304 213/999-5001 G.S. Marshall

El Monte CA 91731 213/686-0141

G.S. Marshall Irvine CA 92707 714/556-6400

G.S. Marshall San Diego CA 92111 714/278-6350

G.S. Marshall Sunnyvale CA 94086 408/732-1100

Sterling Electronics North Hollywood CA 91605 213/764-4111

Sterling Electronics San Diego CA 92111 714/565-2441

Western Microtechnology Sales Sunnyvale CA 94086 408/737-1660

# Colorado

Century Electronics Wheatridge CO 80033 303/424-1985

## Connecticut

Milgray Electronics, Inc. Orange CT 06477 203/795-0711

# Florida

Diplomat/Southland, Inc. Clearwater FL 33515 813/443-4514

## Illinois

Diplomat/Lakeland, Inc. Elk Grove Village IL 60007 312/595-1000 Semiconductor Specialists, Inc. Chicago IL 60666 312/279-1000

#### Louisiana

Sterling Electronics Baton Rouge LA 70806 504/926-9407

#### Maryland

Almo Electronics Corporation Baltimore MD 21227 301/247-5955 Technico, Inc. Columbia MD 21045 301/461-2200

#### Massachusetts

Diplomat/I.P.C. of Massachusetts Chicopee Falls MA 01020 413/592-9441 Diplomat Holliston MA 01746 617/429-4120

Future Electronics Canada Corporation Natick MA 01760 617/879-0860 Semiconductor Specialists, Inc. Burlington MA 01803 617/272-1610 Sterling Electronics Waltham MA 02154

# Michigan

617/894-6200

Diplomat/Northland, Inc. Farmington MI 48024 313/477-3200 Reptron Electronics, Inc. Livonia MI 48150 313/525-2700

Semiconductor Specialists, Inc. Farmington MI 48024 313/478-2700

# Minnesota

Diplomat/Electro-Com Corporation Minneapolis MN 55421 612/788-8601 Semiconductor Specialists, Inc. Minneapolis MN 55420 612/854-8841

#### Missouri

Diplomat/St. Louis, Inc. St. Louis MO 63144 314/645-8550 Semiconductor Specialists, Inc. Hazelwood MO 63042 314/731-2400

#### **New Jersey**

Diplomat/I.P.C. Corporation Mount Laurel NJ 08054 609/234-8080 Diplomat/I.P.C. Corporation Totowa NJ 07512 201/785-1830

#### **New Mexico**

Century Electronics Albuquerque NM 87123 505/292-2700 Sterling Electronics Albuquerque NM 87107 505/345-6601

Diplomat Electronics

#### New York

Corporation
Woodbury NY 11797
516/921-9373
Milgray Electronics, Inc.
Freeport NY 11520
516/546-6000
Summit Distributors, Inc.
Buffelo NY 14202
716/884-3450
Summit Elec. of Rochester, Inc.
Rochester NY 14623
716/442-3494

### North Carolina

Resco/Raleigh Raleigh NC 27612 919/781-5700

# Ohio

Hughes-Peters, Inc. Cincinnati OH 45227 513/351-2000 Norman Davis Electronics South Euclid OH 44121 216/381-0500 Reptron Electronics, Inc. Columbus OH 43205 614/253-7433 Hughes-Peters, Inc. Columbus OH 43221 614/294-5351

# Pennsylvania

412/781-8120

Almo Electronics Corporation Philadelphia PA 19114 215/698-4000 Semiconductor Specialists, Inc. Pittsburgh PA 15238

#### Texas

Kent Electronics Houston TX 77036 713/780-7770 Semiconductor Specialists, Inc. Dallas TX 75220 214/358-5211 Sterling Electronics Dallas TX 75229 214/357-9131 Sterling Electronics

#### Utah

Century Electronics Salt Lake City UT 84119 801/972-6969 Diplomat/Alta-Land, Inc. Salt Lake City UT 84115 801/486-7227

Houston TX 77027

713/627-9800

# Virginia

Technico, Inc. Roanoke VA 24019 703/563-4975

# Washington

Bell Industries Bellevue WA 98005 206/747-1515 Sterling Electronics Tukwila WA 98118 206/575-1910

### Wisconsin

Semiconductor Specialists, Inc. Milwaukee WI 53226 414/257-1330

# CANADIAN DISTRIBUTORS

### Ontario

Future Electronics Corporation Ottawa Ontario K2C 3P2 613/820-9471

Future Electronics Corporation Downsview Ontario M3H 5S9 416/663-5563

### Quebe

Future Electronics Corporation Montreal Quebec H4P 2K5 514/735-5775


# NEC Quality Assurance Procedures

One of the important factors contributing to the final quality of our memory and microcomputer components is the attention given to the parts during the manufacturing process. All Production Operations in NEC follow the procedures of MIL Standard 883A. Of particular importance to the reliability program are three areas that demonstrate NEC's commitment to the production of components of the highest quality.

I. Burn-In — All memory and microcomputer products are dynamically burned in at an ambient temperature sufficient to bring the junction to a temperature of 150 °C. The duration of the burn-in is periodically adjusted to reflect the production history and experience of NEC with each product. 100% of all NEC memory and microcomputer products receive an operational burn-in stress

II. Electrical Test - Memory and microcomputer testing at NEC is not considered a statistical game where the device is subjected to a series of pseudo random address and data patterns. Not only is this unnecessarily time consuming, but it does not effectively eliminate weak or defective parts. NEC's test procedures are based on the internal physical and electrical organization of each device and are designed to provide the maximum electrical margin for solid board operation. For further information on NEC's testing procedures see your local NEC representative.

III. After completion of all 100% test operations, production lots are held in storage until completion of two groups of extended sample testing: an operating life test and a series of environmental tests. Upon successful completion of these tests, the parts are released from storage and sent to final Q.A. testing.



173 Worcester Street Wellesley, Massachusetts 02181 Telephore: 617/237-1910

Telephone: 617/237-1910 TWX 710-383-1745