NCR 5380-53C80 SCSI
Interface Chip
Design Manual



Copyright © 1985, by NCR Corporation Dayton, Ohio All Rights Reserved Printed in U.S.A.

This document contains the latest information available at the time of publication. However, NCR reserves the right to modify the contents of this material at any time. Also, all features, functions and operations described herein may not be marketed by NCR in all parts of the world. Therefore, before using this document, consult your NCR representative or NCR office for the information that is applicable and current.

# **TABLE OF CONTENTS**

SECTION			PAGE							
1.	Genera	ll Description	3							
2.		CSI Background4								
3.	Block Diagram									
4.	Pin Description									
	4.1	Microprocessor Interface Signals	6							
	4.2	SCS1 Interface Signals	8							
5.	Electric	al Characteristics	9							
6.	Internal	l Registers								
	6.0	General	10							
	6.1	Data Registers	10							
	6.1.1	Current SCSI Data Register	10							
	6.1.2	Output Data Register	10							
	6.1.3	Input Data Register	11							
	6.2	Initiator Command Register	11							
	6.3	Mode Register	13							
	6.4	Target Command Register	14							
	6.5	Current SCSI Bus Status Register	15							
	6.6	Select Enable Register	15							
	6.7	Bus and Status Register	15							
	6.8	DMA Registers	16							
	6.8.1	Start DMA Send	16							
	6.8.2	Start DMA Target Receive	17							
	6.8.3	Start DMA Initiator Receive	17							
	6.9	Reset Parity/Interrupt	17							
7.	On-Chi	p SCSI Hardware Support	18							
8.	Interrup	ots								
	8.1	Selection/ Reselection	19							
	8.2	End of Process (EOP) Interrupt	20							
	8.3	SCSI Bus Reset	21							
	8.4	Parity Error	21							
	8.5	Bus Phase Mismatch	22							
	8.6	Loss of BSY	22							

9.	Reset Conditions		23
	9.1 Hardware C	Chip Reset	23
	9.2 SCSI Bus R	Reset Received	23
	9.3 SCSI Bus R	Reset Issued	23
10.	Data Transfers		24
	10.1 Programme	ed I/O Transfers	24
		A Mode	
	10.3 Block Mode	• DMA	24
	10.4 Pseudo DM	IA Mode	25
		MA Operation	
	10.5.1 Using the I	EOP Signal	25
		e Mismatch Interrupt	
		the DMA MODE Bit	
11.	External Timing Dia		
	11.1 CPU Write.	•	26
	11.2 CPU Read		26
		(Non-block Mode) Target Send	
		(Non-block Mode) Initiator Send	
		(Non-block Mode) Target Receive	
	11.6 DMA Read	(Non-block Mode) Initiator Receive	30
	11.7 DMA Write	(Block Mode) Target Send	31
	11.8 DMA Read	(Block Mode) Target Receive	32
	11.9 Reset		33
	11.10 Arbitration .		33
		APPENDICES	
A1.	NCR 5380 vs. NCR	R 5385/86	34
<b>A</b> 2.		are	
<b>A</b> 3.		iagram	
<b>A</b> 4.		ntial Pair Option	
<b>A</b> 5.			
A6.			
A7.		ee Chart	
	J		
	*SCSI/PLUS is a tr	rademark of AMPRO Computers, Inc.	

# SECTION 1 GENERAL DESCRIPTION

The NCR 5380 SCSI interface device is a 40 pin NMOS device designed to accommodate the Small Computer Systems Interface (SCSI) as defined by the ANSI X3T9.2 committee. The NCR 5380 operates in both the initiator and target roles and can therefore be used in host adapter, host port and formatter designs. This device supports arbitration, including reselection. Special high-current open collector output drivers, capable of sinking 48mA at 0.5V, allow for direct connection to the SCSI bus. Differential pair operation is supported using a 48 pin version of this part, designated the NCR 5381 (refer to Appendix A4).

The NCR 5380 communicates with the system microprocessor as a peripheral device. The chip is controlled by reading and writing several internal registers which may be addressed as standard or memory mapped I/O. Minimal processor intervention is required for DMA transfers because the 5380 controls the necessary handshake signals. The NCR 5380 interrupts the MPU when it detects a bus condition that requires attention. Normal and block mode DMA is provided to match many popular DMA controllers. A CMOS version of the NCR 5380, the NCR 53C80 is available in a 44-pin PLCC or a 48-pin DIP. Refer to Appendix A5 for information on the NCR 53C80.

#### **SCSI INTERFACE**

- \* Asynchronous, interface to 1.5 MBPS
- Supports initiator and target roles
- Parity generation w/optional checking
- \* Supports arbitration
- \* Direct control of all bus signals
- \* High current outputs drive SCSI bus directly

#### **MPU INTERFACE**

- \* Memory or I/O mapped interface
- \* DMA or programmed I/O
- \* Normal or block mode DMA
- \* Optional MPU interrupts

#### **FUNCTIONAL PIN GROUPING**

#### SCSI DATA BUS EOP DB0 . . . 7, DBP READY DMA **BSY** CONTROL DRQ SEL DACK RST CS ATN SCSI IOR ACK **CONTROLS** REGISTER IOW NCR **ADDRESSING** REQ A0 5380 MSG A1 C/D .A2 1/0 **DATA BUS** D0 . . . D7( RESET IRQ $v_{DD}$ GND

#### **PINOUT** DO 40 DB7 39 38 **D3** DB6 DB5 37 **D4 D5** DB4 36 DB3 35 **D6** DB<sub>2</sub> **D7** 34 8 33 **A2** DB<sub>1</sub> NCR 9 DB0 32 A1 DBP □10 VDD 5380 31 **111 GND** 30 **A0** SEL IOW 12 29 **BSY** 28 RESET ACK 27 EOP ATN DACK 26 READY-**RST** 116 | 17 | 18 | 19 1/0 24 IOR C/D 23 IRQ MSG DRQ 22 **[**120 REQ CS 21

# SECTION 2 SCSI BACKGROUND

SCSI (Small Computer Systems Interface) has evolved from the SASI (Shugart Associates Systems Interface) disk controller interface standard developed by Shugart Associates in the late 1970's. NCR and Shugart jointly approached the ANSC X3T9.3 subcommittee in December of 1981 and proposed that a committee be formed to develop an intelligent interface standard based on SASI. The ANSC X3T9.3 subcommittee divided into two groups so that SASI could be pursued. In February of 1982, NCR and Shugart Associates presented SASI as a working document. It was agreed that a separate group should develop the standard and the ANSC X3T9.2 subcommittee was established. This group met in April of that year and formally changed the name to the Small Computer Systems Interface (SCSI).

The proposed standard has since been forwarded from the subcommittee and is becoming a major industry standard. It is expected that other standards organizations such as ECMA (European Computer Manufactures Association) and ISO (International Standards Organization) will adopt the proposed standard as well.

NCR Microelectronics announced the NCR 5385, the first SCSI protocol controller, in April of 1983. This product family includes the NCR 5386 and the soon-to-be-announced NCR 5386S. The NCR 5380 and 5381 were designed to compliment this initial offering. Differences between the product families are described in Appendix A1.

This design manual is not an SCSI specification and assumes some prior knowledge of the SCSI proposed standard. Copies of the proposed standard may be obtained, with pre-payment of \$20, from:

X3 Secretariat, Computer and Business Equipment Manufacturers Association 311 First Street, NW, Suite 500 Washington, D.C. 20001

Please include a self-addressed mailing label.

Other documents which may be useful are:

- NCR 5386 SCSI Protocol Controller Data Sheet (MC-704)
- NCR 5385E/86 SCSI Protocol Controller User's Guide (MC-903)
- SCSI Engineering Notebook

These documents may be obtained by contacting your local NCR Microelectronics sales representative or regional sales office.

#### **Eastern Area**

NCR Microelectronics Division 400 W. Cummings Park Suite 2750 Woburn, MA 01801 Phone: (617) 933-0778

#### **Central Area**


NCR Microelectronics Division 400 Chisholm Place Suite 100 Plano, TX 75075 Phone: (214) 578-9113

#### Western Area

NCR Microelectronics Division 3130 De La Cruz Boulevard Suite 209 Santa Clara, CA 95054-2410 Phone: (408) 727-6575

#### **Southwest Area**

NCR Microelectronics Division 1940 Century Park East Los Angeles, CA 90067 Phone: (213) 556-5396



# SECTION 3 BLOCK DIAGRAM

# SECTION 4 PIN DESCRIPTION

# **4.1 Microprocessor Interface Signals**

Pin Name	Pin #	Description
A0, A1, A2	30, 32, 33	INPUTS These signals are used with $\overline{\text{CS}}$ , $\overline{\text{IOR}}$ or $\overline{\text{IOW}}$ to address all internal registers.
CS	21	INPUT Chip Select enables a read or write of the internal register selected by A0, A1 and A2. $\overline{\text{CS}}$ is an active low signal.
DACK	26	INPUT DMA Acknowledge resets DRQ and selects the data register for input or output data transfers. DACK is an active low signal.
DRQ	22	OUTPUT DMA Request indicates that the data register is ready to be read or written. DRQ occurs only if DMA mode is true in the Command Register. It is cleared by DACK.
D0 D7	1,40 34	BI-DIRECTIONAL, TRI-STATE Microprocessor data bus active high
EOP	27	INPUT The End of Process signal is used to terminate a DMA transfer. If asserted during a DMA cycle, the current byte will be transferred but no additional bytes will be requested.
ĪŌR	24	INPUT I/O Read is used to read an internal register selected by CS and A0, A1 and A2. It also selects the Input Data Register when used with DACK. IOR is active low.

Pin Name	Pin #	Description
ĪOW	29	INPUT I/O Write is used to write an internal register selected by CS and A0, A1 and A2. It also selects the Output Data Register when used with DACK. IOW is active low.
IRQ	23	OUTPUT Interrupt Request alerts a microprocessor of an error condition or an event completion.
READY	25	OUTPUT Ready can be used to control the speed of block mode DMA transfers. This signal goes active to indicate the chip is ready to send/receive data and remains false after a transfer until the last byte is sent or until the DMA Mode bit is reset.
RESET	28	INPUT Reset clears all registers. It does not force the SCSI signal RST to the active state. RESET is an active low signal.
Power Signals		
Pin Name	Pin #	Description
VDD	31	+5 VOLTS
GND	11	GROUND

## 4.2 SCSI Interface Signals

The following signals are all bi-directional, active low, open collector signals. With 48 mA sink capability, all pins interface directly with the SCSI bus.

Pin Name	Pin #	Description
ACK	14	Driven by an initiator, ACK indicates an acknow-ledgment for a REQ/ACK data transfer handshake. In the target role, ACK is received as a response to the REQ signal.
ATN	15	Driven by an initiator, $\overline{\text{ATN}}$ indicates an attention condition. This signal is received in the target role.
BSY	<b>13</b>	This signal indicates that the SCSI bus is being used and can be driven by both the initiator and the target device.
C/D	18	A signal driven by the target, $\overline{C/D}$ indicates Control or Data information is on the data bus. This signal is received by the initiator.
Ī/Ō	17	I/O is a signal driven by a target which controls the direction of data movement on the SCSI bus. True indicates input to the initiator. This signal is also used to distinguish between Selection and Reselection phases.
MSG	19	MSG is a signal driven by the target during the Message phase. This signal is received by the initiator.
REQ	20	Driven by a target, $\overline{\text{REQ}}$ indicates a request for a REQ/ACK data transfer handshake. This signal is received by the initiator.
RST	16	The $\overline{\mbox{RST}}$ signal indicates an SCSI bus RESET condition.
DB0 DB7	92	
DBP	10	These eight data bits (DB0-DB7) plus a parity bit (DBP) form the data bus. DB7 is the most significant bit and has the highest priority during the Arbitration phase. Data parity is odd. Parity is always generated and optionally checked. Parity is not valid during arbitration.
SÉL	12	SEL is used by an initiator to select a target or by a target to reselect an initiator.

# **SECTION 5**

# ELECTRICAL CHARACTERISTICS OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage Supply Current Ambient Temperature	V <sub>DD</sub> I <sub>DD</sub> TA	4.75 0	5.25 145 70	Volts mA. °C

## **INPUT SIGNAL REQUIREMENTS**

PARAMETER	CONDITIONS	MIN	MAX	UNITS
High-level, Input VIH Low-level, Input VIL		2.0 -0.3	5.25 0.8	Volts Volts
SCSI BUS pins 2 20 High-level Input Current, I <sub>IH</sub> Low-level Input Current, I <sub>IL</sub>			50 -50	ца. ца.
All other pins High-level Input Current, IIH Low-level Input Current, IIL			10 -10	<i>µ</i> а. µа.

## **OUTPUT SIGNAL REQUIREMENTS**

PARAMETER	CONDITIONS	MIN	MAX	UNITS
SCSI BUS pins 2 20 Low-level Output VOL	V <sub>DD</sub> = 4.75 V I <sub>OL</sub> = 48.0mA.		0.5	Volts
All other pins High-level Output VOH Low-level Output VOL	V <sub>DD</sub> = 4.75 V I <sub>OH</sub> = -3.0mA. V <sub>DD</sub> = 4.75 V I <sub>OL</sub> = 7.0 mA.	2.4	0.5	Volts Volts

#### **PRELIMINARY**

Notice: This is not a final specification. Some parametric limits are subject to change.

# SECTION 6 INTERNAL REGISTERS

#### 6.0 General

The NCR 5380 SCSI Interface Device appears as a set of eight registers to the controlling CPU. By reading and writing the appropriate registers, the CPU may initiate any SCSI bus activity or may sample and assert any signal on the SCSI bus. This allows the user to implement all or portions of the SCSI protocol in software. These registers are read (written) by activating  $\overline{\text{CS}}$  with an address on A2-A0 and then issuing an  $\overline{\text{IOR}}$  ( $\overline{\text{IOW}}$ ) pulse. This section describes the operation of the internal registers.

SCSI signal names are used to describe the contents of these internal registers. Even though the bus is active low a one (1) is used to indicate signal assertion and a zero (0) is used to indicate the non-asserted or inactive state.

#### **Address**

Addicoo			33		
	A2	<b>A</b> 1	Α0	R/W	Register Name
	0	0	0	R	Current SCSI Data
	0	0	0	W	Output Data
	0	0	1	R/W	Initiator Command
	0	1	0	R/W	Mode
	0	1	1	R/W	Target Command
	1	0	0	R	Current SCSI Bus Status
	1	0	0	W	Select Enable
	1	0	1	R	Bus and Status
	1	0	1	W	Start DMA Send
	1	1	0	R	Input Data
	1	1	0	W	Start DMA Target Receive
	1	1	1	R	Reset Parity/Interrupts
	1	1	1	W	Start DMA Initiator Receive

#### **Register Summary**


#### 6.1 Data Registers

The data registers are used to transfer SCSI commands, data, status, and message bytes between the microprocessor data bus and the SCSI bus. The NCR 5380 does not interpret any information that passes through the data registers. The data registers consist of the transparent Current SCSI Data Register, the Output Data Register, and the Input Data Register.

#### 6.1.1 Current SCSI Data Register— Address 0 (Read-only)

The Current SCSI Data Register is a read-only register which allows the microprocessor to read the active SCSI data bus. This is accomplished by activating  $\overline{CS}$  with an address on A2-A0 of 000 and issuing an  $\overline{IOR}$  pulse. If parity checking is enabled, the SCSI bus parity is checked at the beginning of the read cycle. This register is used during a programmed I/O data read or during arbitration to check for higher priority arbitrating devices. Parity is not guaranteed valid during arbitration.


#### **Current SCSI Data Register**



#### 6.1.2 Output Data Register— Address 0 (write-only)

The Output Data Register is a write-only register that is used to send data to the SCSI bus. This is accomplished by either using a normal MPU write, or under DMA control, by using  $\overline{IOW}$  and  $\overline{DACK}$ . This register is also used to assert the proper ID bits or the SCSI bus during the arbitration and selection phases.


#### **Output Data Register**



## 6.1.3 Input Data Register— Address 6 (Read-only)

The Input Data Register is a read-only register that is used to read latched data from the SCSI bus. Data is latched either during a DMA Target receive operation when  $\overline{ACK}$  (pin 14) goes active or during a DMA Initiator receive when  $\overline{REQ}$  (pin 20) goes active. The DMA Mode bit (port 2, bit 1) must be set before data can be latched in the Input Data Register. This register may be read under DMA control using  $\overline{IOR}$  and  $\overline{DACK}$ . Parity is optionally checked when the Input Data Register is loaded.


#### **Input Data Register**




## 6.2 Initiator Command Register— Address 1 (Read/Write)

The Initiator Command Register is a read/write register which is used to assert certain SCSI bus signals, to monitor those signals, and to monitor the progress of bus arbitration. Many of these bits are significant only when being used as an Initiator; however, most can be used during Target role operation.

# Initiator Command Register (Register Read)



# Initiator Command Register (Register Write)



The following describes the operation of all bits in the Initiator Command Register.

#### **BIT 7—ASSERT RST**

Whenever a one (1) is written to bit 7 of the Initiator Command Register, the RST signal (pin 16) is asserted on the SCSI bus. The RST signal will remain asserted until this bit is reset or until an external RESET (pin 28) occurs. After this bit is set (1), IRQ (pin 23) goes active and all internal logic and control registers are reset (except for the interrupt latch and the ASSERT RST bit). Writing a zero (0) to bit 7 of the Initiator Command Register de-asserts the RST signal. Reading this register simply reflects the status of this bit.

#### BIT 6—AIP (Arbitration in Progress—read bit)

This bit is used to determine if arbitration is in progress. For this bit to be active, the ARBITRATE bit (port 2, bit 0) must have been set previously. It indicates that a bus free condition has been detected and that the chip has asserted BSY (pin 13) and the contents of the Output Data Register (port 0) onto the SCSI bus. AIP will remain active until the ARBITRATE bit is reset.

#### BIT 6—TEST MODE (write bit)

This bit may be written during a test environment to disable all output drivers, effectively removing the NCR 5380 from the circuit. Resetting this bit returns the part to normal operation.

#### BIT 5—LA (Lost Arbitration—read bit)

This bit, when active, indicates that the NCR 5380 detected a bus free condition, arbitrated for use of the bus by asserting BSY (pin 13) and its ID on the data bus and lost arbitration due to SEL (pin 12) being asserted by another bus device. For this bit to be active the ARBITRATE bit (port 2, bit 0) must be active.

#### BIT 5—DIFF ENBL (Differential Enable—write bit)

This bit is not used in the NCR 5380 and is only meaningful in the NCR 5381, a 48 pin device which supports external differential pair transceivers. DIFF ENBL should only be asserted if the device is physically connected as either an Initiator or as a Target. If enabled, the signal TGS (pin 14—NCR 5381) is asserted if the TARGETMODE bit (port 2, bit 6) is set (1) or the signal IGS (pin 12—NCR 5381) is asserted if the TARGETMODE bit is reset (0).

#### BIT 4—ASSERT ACK

This bit is used by the bus initiator to assert ACK (pin 14) on the SCSI bus. In order to assert ACK the TARGETMODE bit (port 2, bit 6) must be false. Writing a zero to this bit resets ACK on the SCSI bus. Reading this register simply reflects the status of this bit.

#### **BIT 3—ASSERT BSY**

Writing a one (1) into this bit position asserts BSY (pin 13) onto the SCSI bus. Conversely, a zero (0) resets the BSY signal. Asserting BSY indicates a successful selection or reselection and resetting this bit creates a bus disconnect condition. Reading this register simply reflects the status of this bit.

#### BIT 2—ASSERT SEL

Writing a one (1) into this bit position asserts SEL (pin 12) onto the SCSI bus. SEL is normally asserted after arbitration has been successfully completed. SEL may be de-asserted by resetting this bit to a zero. A read of this register simply reflects the status of this bit.

#### BIT 1—ASSERT ATN

ATN (pin 15) may be asserted on the SCSI bus by setting this bit to a one (1) if the TARGETMODE bit (port 2, bit 6) is false. ATN is normally asserted by the initiator to request a Message Out bus phase. Note that since ASSERT SEL and ASSERT ATN are in the same register, a select with ATN may be implemented with one MPU write. ATN may be de-asserted by resetting this bit to a zero (0). A read of this register simply reflects the status of this bit.

#### BIT 0-ASSERT DATA BUS

The ASSERT DATA BUS bit, when set, allows the contents of the Output Data Register to be enabled as chip outputs on the signals DBO-DB7. Parity is also generated and asserted on DBP. In the NCR 5381, this bit asserts the DBEN signal (pin 36). Resetting this bit disables the output data bus or the DBEN signal.


When connected as an Initiator, the outputs are only enabled if the TARGETMODE bit (port 2, bit 6) is false, the received signal  $\overline{I/O}$  (pin 17) is false, and the phase signals (C/D, I/O, and MSG) match the contents of the ASSERT  $\overline{C/D}$ , ASSERT  $\overline{I/O}$ , and ASSERT  $\overline{MSG}$  in the Target Command Register.

This bit should also be set during DMA send operations.

# 6.3 Mode Register—Address 2 (Read/Write)

The Mode Register is used to control the operation of the chip. This register determines whether the NCR 5380 operates as an initiator or a target, whether DMA transfers are being used, whether parity is checked, and whether interrupts are generated on various external conditions. This register may be read to check the value of these internal control bits. The following describes the operation of these control bits.

#### **Mode Register**



#### BIT 7—BLOCK MODE DMA

The BLOCK MODE DMA bit controls the characteristics of the DMA DRQ-DACK handshake. When this bit is reset (0) and the DMA MODE bit is active (1), the DMA handshake uses the normal interlocked handshake and the rising edge of DACK (pin 26) indicates the end of each byte being transferred. In block mode operation, BLOCK MODE DMA bit set (1) and DMA MODE bit set (1), the end of IOR (pin 24) or IOW (pin 29) signifies the end of each byte transferred and DACK is allowed to remain active throughout the DMA operation. READY (pin 25) can then be used to request the next transfer.

#### **BIT 6—TARGETMODE**

The TARGETMODE bit allows the NCR 5380 to operate as either an SCSI bus initiator, bit reset (0), or as an SCSI bus target device, bit set (1). In order for the signals ATN (pin 15) and ACK (pin 14) to be asserted on the SCSI bus, the TARGETMODE bit must be reset (0). In order for the signals C/D, I/O, MSG and REQ to be asserted on the SCSI bus, the TARGETMODE bit must be set (1).

#### **BIT 5—ENABLE PARITY CHECKING**

The ENABLE PARITY CHECKING bit determines whether parity errors will be ignored or saved in the parity error latch. If this bit is reset (0), parity will be ignored. Conversely, if this bit is set (1) parity errors will be saved.

#### **BIT 4—ENABLE PARITY INTERRUPT**

The ENABLE PARITY INTERRUPT bit, when set (1), will cause an interrupt (IRQ) to occur if a parity error is detected. A parity interrupt will only be generated if the ENABLE PARITY CHECKING bit (bit 5) is also enabled (1).

#### BIT 3—ENABLE EOP INTERRUPT

The ENABLE EOP INTERRUPT, when set (1), causes an interrupt to occur when an EOP (End of Process) signal (pin 27) is received from the DMA controller logic.

#### **BIT 2—MONITOR BUSY**

The MONITOR BUSY bit, when true (1), causes an interrupt to be generated for an unexpected loss of  $\overline{BSY}$  (pin 13). When the interrupt is generated due to loss of  $\overline{BSY}$ , the lower 6 bits of the Initiator Command Register are reset (0) and all signals are removed from the SCSI bus.

#### BIT 1—DMA MODE

The DMA MODE bit is normally used to enable a DMA transfer and must be set (1) prior to writing ports 5 through 7. Ports 5 through 7 are used to start DMA transfers. The TARGETMODE bit (port 2, bit 6) must be consistent with writes to port 6 and 7 [i.e. set (1) for a write to port 6 and reset (0) for a write to port 7]. The control bit ASSERT DATA BUS (port 1, bit 0) must be true (1) for all DMA send operations. In the DMA mode, REQ (pin 20) and ACK (pin 14) are automatically controlled.

The DMA MODE bit is not reset upon the receipt of an EOP signal. Any DMA transfer may be stopped by writing a zero into this bit location, however care must be taken not to cause  $\overline{\text{CS}}$  and  $\overline{\text{DACK}}$  to be active simultaneously.

Note: BSY must be active in order to set the DMA Mode bit.

#### **BIT 0—ARBITRATE**

The ARBITRATE bit is set (1) to start the arbitration process. Prior to setting this bit the Output Data Register should contain the proper SCSI device ID value. Only one data bit should be active for SCSI bus arbitration. The NCR 5380 will wait for a bus free condition before entering the arbitration phase. The results of the arbitration phase may be determined by reading the status bits LA and AIP (port 1, bits 5 & 6 respectively).

#### 6.4 Target Command Register— Address 3 (Read/Write)


When connected as a target device, the Target Command Register allows the MPU to control the SCSI bus information transfer phase and/or to assert  $\overline{REQ}$  (pin 20) simply by writing this register. The TARGETMODE bit (port 2, bit 6) must be true (1) for bus assertion to occur. The SCSI bus phases are described in the following table.

#### **SCSI Information Transfer Phases**

	ASSERT ASSERT ASSER			
Bus Phase	1/0	C/D	MSG	
Data Out	0	0	0	
Unspecified	0	0	1	
Command	0	1	0	
Message Out	0	1	1	
Data In	1	0	0	
Unspecified	1	0	1	
Status	1	1	0	
Message In	1	1	1	

When connected as an Initiator with DMA Mode true, if the phase lines (I/O, C/D, and MSG) do not match the phase bits in the Target Command Register, a phase mismatch interrupt is generated when REQ (pin 20) goes active. In order to send data as an Initiator, the ASSERT I/O, ASSERT C/D, and ASSERT MSG bits must match the corresponding bits in the Current SCSI Bus Status Register (port 4). The ASSERT REQ bit (bit 3) has no meaning when operating as an Initiator.

#### **Target Command Register**




The NCR 53C80 uses bit 7 of this register to determine when the last byte of a DMA transfer is sent to the SCSI bus. This flag is necessary since the End of DMA bit in the Bus and Status Register only reflects when the last byte was received from the DMA.

## 6.5 Current SCSI Bus Status Register—Address 4 (Read-only)

The Current SCSI Bus Status register is a read-only register which is used to monitor seven SCSI bus control signals plus the data bus parity bit. For example, an Initiator device can use this register to determine the current bus phase and to poll REQ for pending data transfers. This register may also be used to determine why a particular interrupt occurred. The following describes the Current SCSI Bus Status Register.

#### **Current SCSI Bus Status Register**



# 6.6 Select Enable Register—Address 4 (Write-only)

The Select Enable Register is a write-only register which is used as a mask to monitor a single ID during a selection attempt. The simultaneous occurrence of the correct ID bit,  $\overline{BSY}$  false, and  $\overline{SEL}$  true will cause an interrupt. This interrupt can be disabled by resetting all bits in this register. If the ENABLE PARITY CHECK-ING bit (port 2, bit 5) is active (1), parity will be checked during selection.


#### Select Enable Register



# 6.7 Bus and Status Register—Address 5 (Read-only)

The Bus and Status Register is a read-only register which can be used to monitor the remaining SCSI control signals not found in the Current SCSI Bus Status Register (ATN & ACK) as well as six other status bits. The following describes each bit of the Bus and Status Register individually.

#### **Bus and Status Register**



#### **BIT 7—END OF DMA TRANSFER**

The END OF DMA TRANSFER bit is set if EOP (pin 27), DACK (pin 26), and either IOR (pin 24), or IOW (pin 29) are simultaneously active for at least 100 nsec. Since the EOP signal can occur during the last byte sent to the Output Data Register (port 0), the REQ and ACK signals should be monitored to insure that the last byte has been transferred. This bit is reset when the DMA MODE bit is reset (0) in the Mode Register (port 2).

The NCR 53C80 contains a true End of DMA Status bit (last byte sent) in bit 7 of the Target Command Register.

#### **BIT 6—DMA REQUEST**

The DMA REQUEST bit allows the MPU to sample the output pin DRQ (pin 22). DRQ can be cleared by asserting DACK (pin 26) or by resetting the DMA MODE bit (bit 1) in the Mode Register (port 2). The DRQ signal does not reset when a phase mismatch interrupt occurs.

#### **BIT 5—PARITY ERROR**

This bit is set if a parity error occurs during a data receive or a device selection. The PARITY ERROR bit can only be set (1) if the ENABLE PARITY CHECK bit (port 2, bit 5) is active (1). This bit may be cleared by reading the Reset Parity/Interrupt Register (port 7).

#### **BIT 4—INTERRUPT REQUEST ACTIVE**

This bit is set if an enabled interrupt condition occurs. It reflects the current state of the IRQ (pin 23) output and can be cleared by reading the Reset Parity/Interrupt Register (port 7).

#### **BIT 3—PHASE MATCH**

The SCSI signals MSG, C/D, and I/O (pins 19, 18, and 17) represent the current information transfer phase. The PHASE MATCH bit indicates whether the current SCSI bus phase matches the lower 3 bits of the Target Command Register. PHASE MATCH is continuously updated and is only significant when operating as a bus initiator. A Phase Match is required for data transfers to occur on the SCSI bus.

#### **BIT 2—BUSY ERROR**

The BUSY ERROR bit is active if an unexpected loss of the BSY signal (pin 13) has occurred. This level-sensitive latch is set whenever the MONITOR BUSY bit (port 2, bit 2) is true and BSY is false. An unexpected loss of BSY will disable any SCSI outputs and will reset the DMA MODE bit (port 2, bit 1).

#### BIT 1-ATN

This bit reflects the condition of the SCSI bus control signal ATN (pin 15). This signal is normally monitored by the target device.

#### BIT 0-ACK

This bit reflects the condition of the SCSI bus control signal ACK (pin 14). This signal is normally monitored by the target device.

#### 6.8 DMA Registers

Three write-only registers are used to initiate all DMA activity. They are Start DMA Send (port 5), Start DMA Target Receive (port 6) and Start DMA Initiator Receive (port 7). Simply writing these registers starts the DMA transfers. Data presented to the NCR 5380 on signals D0-D7 during the register write is meaningless and has no effect on the operation. Prior to writing these registers the BLOCK MODE DMA bit (bit 7), the DMA MODE bit (bit 1) and the TARGETMODE bit (bit 6) in the Mode Register (port 2) must be appropriately set. The individual registers are briefly described below.

# 6.8.1 Start DMA Send—Address 5 (Write-only)

This register is written to initiate a DMA send, from the DMA to the SCSI bus, for either initiator or target role operations. The DMA MODE bit (port 2, bit 1) must be set prior to writing this register.

# 6.8.2 Start DMA Target Receive—Address 6 (Write-only)

This register is written to initiate a DMA receive, from the SCSI bus to the DMA, for target operation only. The DMA MODE bit (bit 1) and the TARGETMODE bit (bit 6) in the Mode Register (port 2) must both be set (1) prior to writing this register.

# 6.8.3 Start DMA Initiator Receive—Address 7 (Write-only)

This register is written to initiate a DMA receive, from the SCSI bus to the DMA, for initiator operation only. The DMA MODE bit (bit 1) must be true (1) and the TARGETMODE bit (bit 6) must be false (0) in the Mode Register (port 2) prior to writing this register.

# 6.9 Reset Parity/Interrupt—Address 7 (Read-only)

Reading this register resets the PARITY ERROR bit (bit 5), the INTERRUPT REQUEST bit (bit 4) and the BUSY ERROR bit (bit 2) in the Bus and Status Register (port 5).

# SECTION 7 ON-CHIP SCSI HARDWARE SUPPORT

The NCR 5380 is easy to use because of its simple architecture. The chip allows direct control and monitoring of the SCSI bus by providing a latch for each signal. However, portions of the protocol define timings which are much too quick for traditional microprocessors to control. Therefore, hardware support has been provided for DMA transfers, bus arbitration, phase change monitoring, bus disconnection, bus reset, parity generation, parity checking, and device selection/reselection.

Arbitration is accomplished using a bus-free filter to continuously monitor BSY. If BSY remains inactive for at least 400 nsec then the SCSI bus is considered free

and arbitration may begin. Arbitration will begin if the bus is free,  $\overline{SEL}$  is inactive and the ARBITRATION bit (port 2, bit 0) is active. Once arbitration has begun ( $\overline{BSY}$  asserted), an arbitration delay of 2.2  $\mu$ sec must elapse before the data bus can be examined to determine if arbitration has been won. This delay must be implemented in the controlling software driver.

The NCR 5380 is a clockless device. Delays such as bus free delay, bus set delay and bus settle delay are implemented using gate delays. These delays may differ between devices because of inherent process variations, but are well within the proposed ANSI X3T9.2 specification (Revision 17).

# SECTION 8 INTERRUPTS

The NCR 5380 provides an interrupt output (IRQ) to indicate a task completion or an abnormal bus occurrence. The use of interrupts is optional and may be disabled by resetting the appropriate bits in the Mode Register (port 2) or the Select Enable Register (port 4).

When an interrupt occurs, the Bus and Status Register and the Current SCSI Bus Status Register must be read to determine which condition created the interrupt. IRQ (pin 23) can be reset simply by reading the Reset Parity/Interrupt Register (port 7) or by an external chip reset (RESET active for 200 nsec).

Assuming the NCR 5380 has been properly initialized, an interrupt will be generated if the chip is selected or reselected, if an EOP signal occurs during a DMA transfer, if an SCSI bus reset occurs, if a parity error occurs during a data transfer, if a bus phase mismatch occurs, or if an SCSI bus disconnection occurs.

#### 8.1 Selection/Reselection


The NCR 5380 can generate a select interrupt if SEL (pin 12) is true (1), its device ID is true (1) and BSY (pin 13) is false for at least a bus settle delay (400 ns). If I/O (pin 17) is active this should be considered a reselect interrupt. The correct ID bit is determined by a match in the Select Enable Register (port 4). Only a single bit match is required to generate an interrupt. This interrupt may be disabled by writing zeros into all bits of the Select Enable Register.

If parity is supported, parity should also be good during the selection phase. Therefore, if the ENABLE PARITY BIT (port 2, bit 5) is active, then the PARITY ERROR bit should be checked to insure that a proper selection has occurred. The ENABLE PARITY INTERRUPT bit need not be set for this interrupt to be generated.


The proposed SCSI specification also requires that no more than two device IDs be active during the selection process. To insure this, the Current SCSI Data Register (port 0) should be read.

The proper values for the Bus and Status Register (port 5) and the Current SCSI Bus Status Register (port 4) are displayed below.

#### **Bus and Status Register**



#### **Current SCSI Bus Status Register**




#### 8.2 End of Process (EOP) Interrupt

An End of Process signal (EOP, pin 27) which occurs during a DMA transfer (DMAMODE true) will set the END OF DMA status bit (port 5, bit 7) and will optionally generate an interrupt if ENABLE EOP INTERRUPT bit (port 2, bit 3) is true. The EOP pulse will not be recognized (END OF DMA bit set) unless EOP, DACK and either IOR or IOW are concurrently active for at least 100 nsec. DMA transfers can still occur if EOP/ was not asserted at the correct time. This interrupt can be disabled by resetting the ENABLE EOP INTERRUPT bit.

The proper values for the Bus and Status Register (port 5) and the Current SCSI Bus Status Register (port 4) for this interrupt are displayed below.

#### **Bus and Status Register**



#### **Current SCSI Bus Status Register**

7	6	5	4	3	2	11	0
0	1	x	x	x	x	0	x
RST	BSY	REQ	MSG	C/D	1/0	SEL	DBP

The END OF DMA bit is used to determine when a block transfer is complete. Receive operations are complete when there is no data left in the chip and no additional handshakes occurring. The only exception to this is receiving data as an initiator and the target opts to send additional data for the same phase. In this case,  $\overline{REQ}$  goes active and the new data is present in the Input Data Register. Since a phase mismatch interrupt will not occur,  $\overline{REQ}$  and  $\overline{ACK}$  need to be sampled to determine that the Target is attempting to send more data.

For send operations, the END OF DMA bit is set when the DMA finishes its transfer, but the SCSI transfer may still be in progress. If connected as a Target, REQ and ACK should be sampled until both are false. If connected as an Initiator, a phase change interrupt can be used to signal the completion of the previous phase. It is possible for the Target to request additional data for the same phase. In this case, a phase change will not occur and both REQ and ACK must be sampled to determine when the last byte was transferred.

If using the NCR 53C80, Last Byte Sent (bit 7 of the Target Command Register) may be sampled to determine when the last byte has been transferred.

#### 8.3 SCSI Bus Reset

The NCR 5380 generates an interrupt when the RST signal (pin 16) transitions to true. The device releases all bus signals within a bus clear delay (800 nsec) of this transition. This interrupt also occurs after setting the ASSERT RST bit (port 1, bit 7). This interrupt cannot be disabled. (Note: The RST signal is not latched in bit 7 of the Current SCSI Bus Status Register and may not be active when this port is read. For this case, the Bus Reset interrupt may be determined by default.)

The proper values for the Bus and Status Register (port 5) and the Current SCSI Bus Status Register (port 4) are displayed below.

#### **Bus and Status Register**

7	6	5	4	3	2	1	0
0	0	0	1	х	0	0	0
END OF	DMA RE-		RUPT	PHASE MATCH		ATN	ACK
DMA	QUEST		RE- QUEST				
			<b>ACTIVE</b>				

#### **Current SCSI Bus Status Register**


	7	6	5	4	3	2	1	0
	X	0	0	0	0	0	0	0
•	RST	BSY	REQ	MSG	C/D	1/0	SFI	DBP

#### 8.4 Parity Error


An interrupt is generated for a received parity error if the ENABLE PARITY CHECK (bit 5) and the ENABLE PARITY INTERRUPT (bit 4) bits are set (1) in the Mode Register (port 2). Parity is checked during a read of the Current SCSI Data Register (port 0) and during a DMA receive operation. A parity error can be detected without generating an interrupt by disabling the ENABLE PARITY INTERRUPT bit and checking the PARITY ERROR flag (port 5, bit 5).

The proper values for the Bus and Status Register (port 5) and the Current SCSI Bus Status Register (port 4) are displayed below.

#### **Bus and Status Register**



#### **Current SCSI Bus Status Register**



#### 8.5 Bus Phase Mismatch

The SCSI phase lines are comprised of the signals I/O, C/D and MSG. These signals are compared with the corresponding bits in the Target Command Register: ASSERT I/O (bit 0), ASSERT C/D (bit 1) and ASSERT MSG (bit 2). The comparison occurs continually and is reflected in the PHASE MATCH bit (bit 3) of the Bus and Status Register (port 5). If the DMA MODE bit (port 2, bit 1) is active and a phase mismatch occurs when REQ (pin 20) transitions from false to true, an interrupt (IRQ) is generated.

A phase mismatch prevents the recognition of REQ and removes the chip from the bus during an initiator send operation. (DB0-DB7, DBP will not be driven even though the ASSERT DATA BUS bit (port 1, bit 0) is active.) This interrupt is only significant when connected as an Initiator and may be disabled by resetting the DMA MODE bit. (Note: It is possible for this interrupt to occur when connected as a Target if another device is driving the phase lines to a different state.)

The proper values for the Bus and Status Register (port 5) and the Current SCSI Bus Status Register (port 4) are displayed below.

#### **Bus and Status Register**

	7	6	5	4	3	2	1	0
	0	0	0	1	0	0	X	0
•	END OF DMA	DMA RE- QUEST			PHASE MATCH		ĀTN	ACK


#### **Current SCSI Bus Status Register**

7	6	5	4	3	2	11	0
0	1	1	x	X	х	0	X
RST	BSY	RFQ	MSG	C/D	<u> 7/0</u>	SFI	DRP

#### 8.6 Loss of BSY

If the MONITOR BUSY bit (bit 2) in the Mode Register (port 2) is active, an interrupt will be generated if the BSY signal (pin 13) goes false for at least a bus settle delay (400 nsec). This interrupt may be disabled by resetting the MONITOR BUSY bit. Register values are as follows.

#### **Bus and Status Register**



#### **Current SCSI Bus Status Register**

	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0
•	RST	BSY	REQ	MSG	C/D	1/0	SEL	DBP

# SECTION 9 RESET CONDITIONS

Three possible reset situations exist with the NCR 5380, as follows:

#### 9.1 Hardware Chip Reset

When the signal RESET/ (pin 28) is active for at least 200 nsec, the NCR 5380 device is re-initialized and all internal logic and control registers are cleared. This is a chip reset only and does not create an SCSI bus reset condition.

## 9.2 SCSI Bus Reset (RST) Received

When an SCSI RST signal (pin 16) is received, an IRQ interrupt is generated and a chip reset is performed. All internal logic and registers are cleared, except for the IRQ interrupt latch and the ASSERT RST bit (bit 7) in

the Initiator Command Register (port 1). (Note: The RST signal may be sampled by reading the Current SCSI Bus Status Register (port 4); however, this signal is not latched and may not be present when this port is read.)

#### 9.3 SCSI Bus Reset (RST) Issued

If the CPU sets the ASSERT RST bit (bit 7) in the Initiator Command Register (port 1), the RST signal (pin 16) goes active on the SCSI bus and an internal reset is performed. Again, all internal logic and registers are cleared except for the IRQ interrupt latch and the ASSERT RST bit (bit 7) in the Initiator Command Register (port 1). The RST signal will continue to be active until the ASSERT RST bit is reset or until a hardware reset occurs.

# **SECTION 10**DATA TRANSFERS

Data may be transferred between SCSI bus devices in one of four modes: Programmed I/O; Normal DMA; Block Mode DMA; or Pseudo DMA. The following sections describe these modes in detail. (Note: For all data transfers operations DACK and CS should never be active simultaneously.)

#### 10.1 Programmed I/O Transfers

Programmed I/O is the most primitive form of data transfer. The REQ (pin 20) and ACK (pin 14) hand-shake signals are individually monitored and asserted by reading and writing the appropriate register bits. This type of transfer is normally used when transferring small blocks of data such as command blocks or message and status bytes.

An Initiator send operation would begin by setting the  $\overline{C/D}$ ,  $\overline{I/O}$ , and  $\overline{MSG}$  bits in the Target Command Register to the correct state so that a phase match exists. In addition to the phase match condition, it is necessary for the ASSERT DATA BUS bit (port 1, bit 0) to be true and the received  $\overline{I/O}$  signal to be false for the 5380 to send data.

For each transfer, the data is loaded into the Output Data Register (port 0). The MPU then waits for the REQ bit (port 4, bit 5) to become active. Once REQ goes active the PHASE MATCH bit (port 5, bit 3) is checked and the ASSERT ACK bit (port 1, bit 4) is set. The REQ bit is sampled until it becomes false and the MPU resets the ASSERT ACK bit to complete the transfer.

#### 10.2 Normal DMA Mode

DMA transfers are normally used for large block transfers. The SCSI chip outputs a DMA request (DRQ - pin 22) whenever it is ready for a byte transfer. External DMA logic uses this DRQ signal to generate DACK and an IOR or an IOW pulse to the NCR 5380. DRQ goes inactive when DACK is asserted and DACK goes inactive sometime after the minimum read or write pulse width. This process is repeated for every byte. For this mode, DACK should not be allowed to cycle unless a transfer is taking place.

Refer to Section 10.5 for information on halting a DMA transfer.

#### 10.3 Block Mode DMA

Block Mode allows an external DMA device (Intel 8237-type DMA) to perform sequential DMA transfer without relinquishing the data bus to the CPU. Holding DACK active prevents Intel-type CPUs from gaining access to the system bus. The handshake itself does not increase the transfer rate. Preventing the CPU from sharing the system bus increases the DMA transfer rate but also halts the CPU operation.

Block Mode DMA transfers are supported for both Initiator and Target Role operation. When using this mode of operation, DRQ is asserted to signal the beginning of the DMA transfer. In response to DRQ, DACK is asserted and remains asserted throughout the transfer. READY goes active after the IOW or IOR pulse goes inactive, effectively replacing the DRQ signal.

Care must be taken when using this mode due to the operation of READY. If, for example, a phase mismatch interrupt occurs, READY will remain in the inactive state and INT will be active. For this condition the DMA chip must return control of the bus to the CPU so that the 5380 interrupt can be serviced. READY also does not return to the active state when an EOP pulse is received. Therefore, you might want to use EOP to insure that the CPU regains bus control after the last DMA byte has been transferred. As in the non-block DMA mode, the EOP signal does not deassert ACK on the SCSI bus. To successfully complete a DMA send operation, either an additional byte of data must be written to the NCR 5380 to allow ACK to go inactive, or the CPU must reset the DMA Mode bit in the Mode Register.

Non-block mode DMA transfers end when DACK goes false, whereas block mode transfers end when IOR or IOW becomes inactive after each byte. Since this is the case, DMA transfers may be started sooner in a block mode transfer.

To obtain optimum performance in block mode operation, the DMA logic may optionally use the normal DMA mode interlocking handshake. READY is still available to throttle the DMA transfer, but DRQ is 30 to 40 nsec faster than READY and may be used to start the cycle sooner.

The methods described in Section 10.5 "Halting A DMA Operation" apply for all DMA operations.

#### 10.4 Pseudo DMA Mode

To avoid the tedium of monitoring and asserting the request/acknowledge handshake signals for programmed I/O transfers, the system may be designed to implement a pseudo DMA mode. This mode is implemented by programming the NCR 5380 to operate in the DMA mode, but using the MPU to emulate the DMA handshake. DRQ (pin 22) may be detected by polling the DMA REQ bit (bit 6) in the Bus and Status Register (port 5), by sampling the signal through an external port or by using it to generate an MPU interrupt. Once DRQ is detected, the MPU can perform a DMA port read or write data transfer. This MPU read/write is externally decoded to generate the appropriate DACK and  $\overline{\text{IOR}}$  or  $\overline{\text{IOW}}$  signals.

Often, external decoding logic is necessary to generate the NCR 5380  $\overline{\text{CS}}$  signal. This same logic may be used to generate  $\overline{\text{DACK}}$  at no extra system cost and provide an increased performance in programmed IO transfers.

#### 10.5 Halting A DMA Operation

The  $\overline{\text{EOP}}$  signal is not the only way to halt a DMA transfer. A bus phase mismatch or a reset of the DMA MODE bit (port 2, bit 1) can also terminate a DMA cycle for the current bus phase.

## 10.5.1 Using the EOP Signal

If  $\overline{EOP}$  is used, it should be asserted for at least 100 nsec while DACK and  $\overline{IOR}$  or  $\overline{IOW}$  are simultaneously active. Note, however, that if  $\overline{IOR}$  or  $\overline{IOW}$  is not active an interrupt will be generated, but the DMA activity will continue. The  $\overline{EOP}$  signal does not reset the DMA MODE bit. Since the  $\overline{EOP}$  signal can occur during the last byte sent to the Output Data Register (port 0), the REQ and  $\overline{ACK}$  signals should be monitored to insure that the last byte has transferred.

#### 10.5.2 Bus Phase Mismatch Interrupt

A bus phase mismatch interrupt may be used to halt the transfer if operating as an Initiator. Using this method frees the host from maintaining a data length counter and frees the DMA logic from providing the EOP signal. If performing an initiator send operation, the NCR 5380 requires DACK to cycle before ACK goes inactive. Since phase changes cannot occur if ACK is active, either DACK must be cycled after the last byte is sent or the DMA MODE bit must be reset in order to receive the phase mismatch interrupt.


#### 10.5.3 Resetting the DMA MODE Bit

A DMA operation may be halted at any time simply by resetting the DMA MODE bit. It is recommended that the DMA MODE bit be reset after receiving an  $\overline{EOP}$  or bus phase mismatch interrupt. The DMA MODE bit must then be set before writing any of the start DMA registers for subsequent bus phases.

If resetting the DMA MODE bit is used instead of  $\overline{EOP}$  for Target role operation, then care must be taken to reset this bit at the proper time. If receiving data as a target device, the DMA MODE bit must be reset once the last DRQ is received and before  $\overline{DACK}$  is asserted to prevent an additional  $\overline{REQ}$  from occurring. Resetting this bit causes DRQ to go inactive. However, the last byte received remains in the Input Data Register and may be obtained either by performing a normal MPU read or by cycling  $\overline{DACK}$  and  $\overline{IOR}$ . In most cases  $\overline{EOP}$  is easier to use when operating as a Target device.

# SECTION 11 EXTERNAL TIMING DIAGRAMS


## 11.1 CPU WRITE



NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	Address setup to write enable *	20			ns.
T2	Address hold from end write enable *	20			ns.
T3	Write enable width *	70			ns.
T4	Chip select hold from end of $\overline{IOW}$	0			ns.
T5	Data setup to end of write enable *	50			ns.
T6	Data hold time from end of IOW	30			ns.

<sup>\*</sup> Write enable is the occurrence of  $\overline{\text{IOW}}$  and  $\overline{\text{CS}}$ 


#### 11.2 CPU READ



NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
<b>T</b> 1	Address setup to read enable *	20			ns.
T2	Address hold from end read enable *	20			ns.
T3	Chip select hold from end of IOR	0			ns.
T4	Data access time from read enable *			130	ns.
<b>T</b> 5	Data hold time from end of IOR	20			ns.

<sup>\*</sup> Read enable is the occurrence of IOR and CS

## 11.3 DMA WRITE (NON-BLOCK MODE) TARGET SEND




NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	DRQ false from DACK true			130	ns.
T2	DACK false to DRQ true	30			ns.
Т3	Write enable width *	100			ns.
T4	DACK hold from end of IOW	0			ns.
<b>T</b> 5	Data setup to end of write enable *	50			ns.
T6	Data hold time from end of IOW	40			ns.
T7	Width of EOP pulse (note 1)	100			ns.
T8	ACK true to REQ false	25	110	125	ns.
Т9	REQ from end of DACK (ACK false)	30	140	150	ns.
T10	ACK true to DRQ true (target)	15	100	110	ns.
T11	REQ from end of ACK (DACK false)	20	140	150	ns.
T12	DATA hold from write enable	15			ns.
T13	Data setup to REQ true (target)	60			ns.

<sup>\*</sup> Write enable is the occurrence of  $\overline{\text{IOW}}$  and  $\overline{\text{DACK}}$ 

Note 1: EOP, IOW, and DACK must be concurrently true for at least T7 for proper recognition of the EOP pulse.

## 11.4 DMA WRITE (NON-BLOCK MODE) INITIATOR SEND




NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	DRQ false from DACK true			130	ns.
T2	DACK false to DRQ true	30			ns.
T3	Write enable width *	100			ns.
T4	DACK hold from end of IOW	0			ns.
<b>T</b> 5	Data setup to end of write enable *	50			ns.
T6	Data hold time from end of $\overline{\text{IOW}}$	40			ns.
T7	Width of EOP pulse (note 1)	100			ns.
T8	REQ true to ACK true	20	150	160	ns.
Т9	REQ false to DRQ true	20	100	110	ns.
T10	DACK false to ACK false	25	140	150	ns.
T11	IOW false to valid SCSI data			100	ns.
T12	DATA hold from write enable	15			ns.

<sup>\*</sup> Write enable is the occurrence of  $\overline{\text{IOW}}$  and  $\overline{\text{DACK}}$ 

Note 1: EOP, IOW, and DACK must be concurrently true for at least T7 for proper recognition of the EOP pulse.

## 11.5 DMA READ (NON-BLOCK MODE) TARGET RECEIVE




NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	DRQ false from DACK true			130	ns.
T2	DACK false to DRQ true	30			ns.
T3	DACK hold time from end of IOR	0			ns.
T4	Data access time from read enable *			115	ns.
<b>T</b> 5	Data hold time from end of IOR	20			ns.
T6	Width of EOP pulse (note 1)	100			ns.
<b>T</b> 7	ACK true to DRQ true	15	100	110	ns.
T8	DACK false to REQ true (ACK false)	30		150	ns.
Т9	ACK true to REQ false	25	110	125	ns.
T10	ACK false to REQ true (DACK false)	20	140	150	ns.
T11	DATA setup time to ACK	20			ns.
T12	DATA hold time from ACK	50			ns.

<sup>\*</sup> Read enable is the occurrence of  $\overline{\text{IOR}}$  and  $\overline{\text{DACK}}$ 

Note 1:  $\overline{\text{EOP}}$ ,  $\overline{\text{IOR}}$ , and  $\overline{\text{DACK}}$  must be concurrently true for at least T6 for proper recognition of the  $\overline{\text{EOP}}$  pulse.

## 11.6 DMA READ (NON-BLOCK MODE) INITIATOR RECEIVE




NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	DRQ false from DACK true		1	130	ns.
T2	DACK false to DRQ true	30			ns.
T3	DACK hold time from end of IOR	0			ns.
T4	Data access time from read enable *			115	ns.
<b>T</b> 5	Data hold time from end of IOR	20			ns.
T6	Width of EOP pulse (note 1)	100			ns.
T7	REQ true to DRQ true	20	140	150	ns.
T8	DACK false to ACK false (REQ false)	25	140	160	ns.
Т9	REQ true to ACK true	20	150	160	ns.
T10	REQ false to ACK false (DACK false)	15	120	140	ns.
T11	DATA setup time to REQ	20			ns.
T12	DATA hold time from REQ	50			ns.

<sup>\*</sup>Read enable is the occurrence of IOR and DACK

Note 1:  $\overline{\text{EOP}}$ ,  $\overline{\text{IOR}}$ , and  $\overline{\text{DACK}}$  must be concurrently true for at least T6 for proper recognition of the  $\overline{\text{EOP}}$  pulse.

## 11.7 DMA WRITE (BLOCK MODE) TARGET SEND




NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	DRQ false from DACK true			130	ns.
T2	Write enable width *	100			ns.
Т3	Write recovery time	120			ns.
T4	Data setup to end of write enable *	50			ns.
<b>T</b> 5	Data hold time from end of IOW	40			ns.
T6	Width of EOP pulse (note 1)	100			ns.
<b>T</b> 7	ACK true to REQ false	25	110	125	ns.
T8	REQ from end of IOW (ACK false)	40		180	ns.
T9	REQ from end of ACK (IOW false)	20	160	170	ns.
T10	ACK true to READY true	20	130	140	ns.
T11	READY true to IOW false	70			ns.
T12	IOW false to READY false	20	130	140	ns.
T13	DATA hold from ACK true	40			ns.
T14	Data setup to REQ true	60			ns.

<sup>\*</sup> Write enable is the occurrence of  $\overline{\text{IOW}}$  and  $\overline{\text{DACK}}$ 

Note 1:  $\overline{\text{EOP}}$ ,  $\overline{\text{IOW}}$ , and  $\overline{\text{DACK}}$  must be concurrently true for at least T6 for proper recognition of the  $\overline{\text{EOP}}$  pulse.

## 11.8 DMA READ (BLOCK MODE) TARGET RECEIVE




NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	DRQ false from DACK true			130	ns.
T2	IOR recovery time	120			ns.
T3	Data access time from read enable *		100	110	ns.
T4	Data hold time from end of IOR	20			ns.
T5	Width of EOP pulse (note 1)	100			ns.
T6	IOR false to REQ true (ACK false)	30	180	190	ns.
T7	ACK true to REQ false	25	110	125	ns.
T8	ACK false to REQ true (IOR false)	20	160	170	ns.
Т9	ACK true to READY true	20	130	140	ns.
T10	READY true to valid data			50	ns.
T11	IOR false to READY false	20	125	140	ns.
T12	DATA setup time to ACK	20			ns.
T13	DATA hold time from ACK	50			ns.

<sup>\*</sup> Read enable is the occurrence of IOR and DACK


Note 1:  $\overline{\text{EOP}}$ ,  $\overline{\text{IOR}}$ , and  $\overline{\text{DACK}}$  must be concurrently true for at least T5 for proper recognition of the  $\overline{\text{EOP}}$  pulse.

## **11.9 RESET**



NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	Minimum width of reset	200			ns.

## 11.10 ARBITRATION



NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNITS
T1	Bus clear from SEL true			600	ns.
<b>T</b> 2	ARBITRATE start from BSY false	1200		2200	ns.
Т3	Bus clear from BSY false			1100	ns.

# **APPENDICES**

## A1. NCR 5380 vs. NCR 5385/86

The NCR 5380 was designed to provide a low-cost SCSI interface using a minimum number of parts. Much of the intelligence and some of the features included in the NCR 5385E/86 have been removed. In some instances, such as arbitration, this causes the controlling CPU to provide more of the protocol control. The NCR 5385/86 remains appropriate for many applications and will continue to be strongly supported.


The main differences between the NCR 5380 and the NCR 5385E/86 are shown in the following table.

Functional Areas	5380	5385E/86
Arbitration	Optional, Firmware Dependant	Automatically Invoked
Maximum Transfer Rate	1.5 MBPS	2.0 MBPS
Transfer Counter	None	24 bits
Data Buffering	Single	Double
Clock Circuitry	None Req'd	5-10 MHz
Single-Ended Transceivers	On-chip	External
Differential Pair	External (NCR 5381)	External
Synchronous Mode	No Firm Plans	NCR 5386S


## **A2. FLOWCHARTS/SOFTWARE**

Flowcharts and sample software drivers are provided as a guideline to facilitate your firmware development. Firmware will vary depending on the application and the level of the SCSI protocol being supported. In accordance with register definitions, a one (1) designates signal assertion and a zero (0) designates signal non-assertion, or the inactive state.


# **ARBITRATION AND (RE) SELECTION**




# **COMMAND TRANSFER PHASE (TARGET)**



# DATA TRANSFER TO HOST VIA PROGRAMMED I/O



## **DATA TRANSFER VIA DMA**



```
LINE# LOC
            CODE
                        LINE
                            NCR 5380 SCSI PROTOCOL DRIVER
00001
      0000
20000
      0000
                            SUPPORTS BOTH INITIATOR AND TARGET ROLES
00003
      0000
00004
       0000
                         ; ASSUMES THAT THE COMMAND BLOCK (CDB).
00005
      0000
                            DATA BLOCK (DBLK), AND THE EXPECTED PHASE
ØØØØ6
       0000
                         ÷
                            TABLE HAVE BEEN SPECIFIED IN MEMORY
00007
       0000
00008
       0000
                         SLFAIL=$01
                                                 ; SELECTION FAILED STATUS
00009
      0000
                                                 : DISCONNECTED STATUS
00010
       0000
                         DISCNT=$02
                                                 : PARITY ERROR STATUS
00011
       0000
                         PRTYER=$03
                                                 : SCSI BUS RESET STATUS
00012
       0000
                         BUSRST=$04
00013
      0000
                                                 : CHIP FAILURE STATUS
                         CHIPFL=$05
                                                 ; MESSAGE IN BYTE BEING RETND
00014
       0000
                         MESSAG=$06
00015
       0000
                         DIFFPH=$07
                                                 : UNEXPECTED PHASE REQUESTED
00016
       0000
00017
       0000
                         CMDCPL=$00
                                                 : COMMAND COMPLETE MESSAGE
00018
      0000
00019
      0000
                         DATA@=$@@
                                                 ; DATA OUT PHASE
                                                 ; COMMAND PHASE
00020
      0000
                         CMD=$Ø8
                                                 ; STATUS PHASE
00021
       0000
                         STATUS=$@C
                                                ; DATA IN PHASE
00022
      0000
                         DATAI=$04
                                                 : MESSAGE OUT PHASE
00023
      0000
                         MESSO=$18
                                                : MESSAGE IN PHASE
00024
      0000
                         MESSI=$1C
00025
      0000
                         DISCON=$80
                                                 ; FLAG TO DISCONNECT
00026
      0000
                         SELECT=$40
                                                ; FLAG TOWAIT FOR SELECTION
00027
      ଅପ୍ରଥାପ
                                                : 5380 ADDRESS SPACE
00028
      0000
                         S5380=$DE00
                                                ; PSEUDO DMA ADDRESS
00029
      0000
                         SDMA=$DEØC
00030
      0000
                         IID=$DEØ8
                                                ; INIT. ID EXT. LATCH
                                                ; NCR538Ø DEVICE RESET
00031
       0000
                         SRST=$DF@@
00032
      0000
                         BPNTR=$FB
                                                 : DATA BLOCK POINTER
00033
      ଉଉଉଉ
00034
      ଅପସ
                         : *=BPNTR
                                                     ÷
00035
       0000
ØØØ36
      0000
                         ;DATAB . WORD DBLK
00037
       0000
      ଅପଅପ
00038
                                                 ; PROGRAM SPACE ORIGIN
00039
                         *=$C000
      0000
00040 0000
                                                      ; TARGET ID SPACE
                         TID *=*+1
00041
      C001
                         ICRVAL *=*+1
                                                   ; INIT. CMD REG. STORAGE
00042 C002
                                                   ; INITIATOR FLAG
                         INITFL *=*+1
00043 0003
                         OCFLAG *=*+1
                                                    ; OPEN COLL. FLAG
00044 C004
                         PTYFLG *=*+1
                                                   : PARITY FLAG
00045 C005
                         ATNFLG *=*+1
                                                   : ATN FLAG
00046 C006
00047 C006
                         PHSIDX *=*+1
                                                   ; EXPECTED PHASE INDEX
00048 0007
                                                   ; EXPECTED PHASE TABLE
                         XPTPHS *=*+30
00049 C025
00050 C025
                         COUNT
                                                   ; BYTE COUNT
                                *=*+1
00051 C026
                         XCNT
                                                   ; BYTE COUNT MULTIPLIER
                                *=*+1
00052 0027
00053 C027
                         CDB
                                                    : CMD BLOCK STORAGE
                                *=*+12
00054 C033
                                                   ; DATA BLOCK
                         DBLK
                                *=*+512
00055 C233
                         STAT
                                                    : STATUS BYTES
                                *=*+2
```

```
LINE# LOC
            CODE
                         LINE
             27 CØ
                          CDBS
00056
       C235
                                  . WORD CDB, DBLK, STAT
ØØØ56
       C237
             33 00
00056
       0239
             33 C2
00057
       CSSB
00058
       C23B
                            INITIALIZATION
                           ï
00059
       C23B
ØØØ6Ø
       C23B
             A9 00
                          START
                                  LDA #00
                                                    : ZERO ACCUM
00061
       CEED
             8D 06 C0
                                  STA PHSIDX
                                                    : INITIALIZE PHASE INDEX
23000
       0240
             AD 00 DF
                                  LDA SRST
                                                    ; RESET 5380NUMBER
00063
       C243
             A9 Ø4
                                  LDA #%00000100
                                                    ; ENABLE MONITOR BSY INT.
00064
       0245
             AE 04 C0
                                  LDX PTYFLG
                                                    ; LOAD PARITY FLAG
00065
       C248
             FØ 02
                                  BEQ NOPTY
                                                    ; IF ZERO, NO PARITY
                                                    ; OR IN CHECK PARITY BITS
ØØØ66
       C24A
             09 30
                                  ORA #%00110000
             8D Ø2 DE
                                                     : STORE IN MODE REGISTER
00067
       0240
                          NOPTY
                                  STA S5380+2
00068
       C24F
             AE 06 C0
                                                    ; LOAD VALUE OF PHASE INDEX
ØØØ69
       C24F
                                  LDX PHSIDX
00070
             A9 40
                                                    ; GET VALUE OF SEL CMD
       C252
                                  LDA #SELECT
             DD 07 C0
00071
       C254
                                  CMP XPTPHS, X
                                                    ; COMPARE W/CURRENT PHASE
             DØ 03
                                                    ; IF NOT = BEGIN ARBITRATION
00072
       0257
                                  BNE INIT
00073
       0259
             4C 8D C3
                                  JMP TARSEL
                                                   ; ELSE, WAIT FOR TARGET SELECT
00074
       0250
                           ; BEGIN SCSI BUS ARBITRATION
00075
       C25C
00076
       C25C
                                                   ; READ MODE REG.
00077
       0250
             AD Ø2 DE
                                  LDA S5380+2
                           INIT
                                                    ; MASK ARB BIT
00078
       C25F
             29 FE
                                  AND #%1111110
00079
       0261
             8D Ø2 DE
                                  STA S5380+2
                                                     :RESET ARBITRATION BIT
00080
       0264
             AD 08 DE
                          ARB
                                  LDA IID
                                                     ;BEGIN ARBITRATION
                                                     ;LOAD ID INTO ODR
ØØØ81
       C267
             8D 00 DE
                                  STA 55380+0
                                                     ; READ MODE REG.
00082
       C26A
             AD 02 DE
                                  LDA 55380+2
00083
       C26D
             09 01
                                  ORA #%00000001
                                                     SET ARBITRATION BIT
00084
       C26F
              8D 82 53
                                  STA $5380+2
                                                      STORE IN MODE REG.
00085
       C272
                            HAS BUS GONE FREE?
00086
       C272
                           ;
00087
       C272
                           ÷
00088
       0272
             20 Ø1 DE
                          NFREE
                                  BIT S5380+1
                                                      ; BUS FREE?
                                                      ;NO LOOP UNTIL FREE
00089
       0275
             50 FB
                                  BVC NFREE
00090
       C277
                           ij
00091
       C277
             EA
                                  NOF
                                                      ;YES, WAIT AN ARB DELAY (2.2USE
                                                      ;LOAD INIT CMD REG.
00092
       C278
             AD Ø1 DE
                                  LDA S5380+1
                                                      ; MASK ALL BUT LA BIT
00093
       C27B
             29 20
                                  AND #%00100000
00094
       C27D
             DØ DD
                                  BNE INIT
                                                      ; IF LOST ARB, RESTART
00095
       C27F
00096
       C27F
                            CHECK FOR HIGHER PRIORITY ID?
00097
       C27F
                           ï
                                                      ;LOAD CURRENT DATA REG.
00098
       C27F
             AD 00 DE
                                  LDA 55380+0
                                                      ;SET CARRY BIT
00099
       C282
              38
                                  SEC
                                  SBC IID
00100
       0283
             ED 08 DE
                                                      ;SUB YOUR ID FROM DATA REG.
                                                      ; IF EQUAL TO ZERO, WIN ARB
00101
       C286
             FØ Ø8
                                  BEQ WIN
00102
       C288
                                                      ;NOT=, SOMEONE ELSE IS ARB-ING
              38
                                  SEC
                                                      ;SUBTRACT YOUR ID AGAIN
       0289
00103
              ED Ø8 DE
                                  SBC IID
00104
       C28C
                                                      ; IF NEG, YOUR ID WAS HIGHER
             30 02
                                  BMI WIN
00105
              DØ CC
                                                      ;OTHERWISE, RESTART
       C28E
                                  BNE INIT
00106
       0290
00107
                             RECHECK LOST ARBITRATION
       0290
00108
       0290
```

```
LINE# LOC CODE
                              LINE
                                    LDA S5380+1 ;LOAD INIT. CMD REG.
AND #%001000000 ;MASK ALL BUT LA BIT
00109 C290 AD 01 DE WIN
00110 C293 29 20 AND #%00100000 ;MASK ALL BUT LA BIT 00111 C295 D0 C5 BNE INIT ;IF LOST ARB, RESTART 00112 C297 ;
00113 C297 A9 0C LDA #%00001100 ;LOAD VALUE TO SET SEL 00114 C299 AE 05 C0 LDX ATNFLG ;LOAD ATN FLAG 00115 C29C F0 02 BEQ WOATN ; IF ZERO, SEL W/O ATN 00116 C29E 09 02 ORA #%00000010 ; OR IN ATN BIT 00117 C2A0 8D 01 DE WOATN STA 55380+1 ;TURN ON SEL LINE 00118 C2A3 ;
                                                           ;LOAD VALUE TO SET SEL SIGNAL
00119 C2A3
00120 C2A3
                                  WAIT 1.2 USEC
00121 C2A3 EA
                                        NOP
00122 C2A4 AD 02 C0
00123 C2A7 D0 0D
                                       LDA INITFL ;LOAD IN A SOFTWARE FLAG
BNE SEL ;IF FLAG SET, PERFORM INI
                                                             ; IF FLAG SET, PERFORM INIT. SEL
00124 C2A9
00125 C2A9
                               ; ELSE, TARGET RESELECTION
00126 C2A9
00127 C2A9
                               ij
                              LDA $5380+2
                                                         READ MODE REG.
00128 C2A9 AD 02 DE
                                      ORA #%01000000 ;ENABLE TARGET MODE
STA S5380+2 ;SET TARGET MODE
LDA #$01 ;ENABLE ASSERT I/O
STA S5380+3 ;SET ASSERT I/O
00129 C2AC 09 40
                                     STA $5380+2
00130 C2AE 8D 02 DE
00131 C2B1 A9 01
00132 C2B3 8D 03 DE
00133 C2B6
                                      LDA IID ; LOAD INITIATOR ID
ORA TID ; OR IN TARGET ID
STA S5380+0 ;LOAD INT & TAR ID
00134 C2B6 AD 08 DE
                               SEL LDA IID
00135 C2B9 0D 00 C0
                                                           ; OR IN TARGET ID
;LOAD INT & TAR ID'S INTO ODR
00136 C2BC 8D 00 DE
00137 C2BF
00138 C2BF
                               ; TEST FOR DIFFERENTIAL PAIR
00139 C2BF
                                       LDA #%00000101 ;SEL & DATA BUS BITS
LDX OCFLAG ;LOAD IN A SOFTWARE FLAG
00140 C2BF A9 05
                                      LDX OCFLAG ;LOAD IN A SUFTWARE . L...

RNE OPNCOL ;IF FLAG SET, OPEN COLLECTOR
00141 C2C1 AE 03 C0
00142 C2C4 D0 02
00143 C2C6
                               ; DIFFERENTIAL PAIR
00144 C2C6
00145 C2C6
                               ï
00146 C2C6 09 20
                                      ORA #%00100000
                                                           ; OR IN DIFF. ENBL BITS
                               OPNCOL STA $5380+1
00147 C2C8 8D 01 DE
                                                             ;SET SEL, DATA BUS, & (DIFF. PAI
                                      STA ICRVAL
                                                             ; RETAIN VALUE OF INIT CMD REG.
00148 C2CB 8D 01 C0
00149 C2CE
00150 C2CE
                               ; RESET ARBITRATION BIT
00151 C2CE
                                                             READ MODE REGISTER
00152 C2CE AD 02 DE
                                      LDA 55380+2
00153 C2D1 29 FE
                                       AND #%1111110
                                                             :MASK ARB BIT
00154 C2D3 8D 02 DE
                                      STA 55380+2
                                                             RESET ARB BIT
00155 C2D6
00156 C2D6
                               ; DISABLE THE SEL EN REGISTER TO AVOID A SEL INT.
00157 C2D6
                                       LDA #$00 ; ZERO ACCUM.
STA S5380+4 ; ZERO SELECT ENABLE REG.
00158 C2D6 A9 00
00159 C2D8 8D 04 DE
00160 C2DB
                               ; RELEASE BUSY
00161 C2DB
00162 C2DB
00163 C2DB AD 01 C0
                                     LDA ICRVAL
                                                        ; GET INIT CMD REG VALUE
```

```
LINE# LOC CODE LINE
00164 C2DE 29 F7 AND #%11110111 ; MASK DUT BSY BIT 00165 C2E0 8D 01 DE STA S5380+1 ; RESET BSY 00166 C2E3 8D 01 C0 STA ICRVAL ; RETAIN ICR VALUE 00167 C2E6 ;
                                                      .
; NOW WAIT 400NSEC AND BEGIN LOOKING FOR BSY
 00168 C2E6
 00169 C2E6

        00170
        C2E6
        A0 60
        LDY #$60
        ; LOAD UP X REG FOR COUNTER

        00171
        C2E8
        A2 FF
        RELD LDX #$FF
        ; LOAD UP Y REG FOR COUNTER

        00172
        C2EA 2C 04 DE STIM BIT $5380+4
        ; SAMPLE BSY BIT

        00173
        C2ED 70 18
        BVS SLECT
        ; IF BSY ACTIVE, SELECTED

                                                                                                                   : LOAD UP X REG FOR COUNTER
 00170 C2E6 A0 60
                                                                         LDY #$60
 00174 C2EF
00175 C2EF
00176 C2EF
                                                    ; WAIT 250 MSEC

        00176
        C2EF
        CA
        DEX
        ; DELAY

        00177
        C2EF
        CA
        DEX
        ; DELAY

        00178
        C2F0
        D0 F8
        BNE STIM
        ; IF NOT ZERO LOOP

        00179
        C2F2
        88
        DEY
        ; IF Y NOT ZERO RELOAD X

        00180
        C2F3
        D0 F3
        BNE RELD
        ; IF Y NOT ZERO RELOAD X

        00181
        C2F5
        ; SELECTION TIMEOUT
        ;

        00183
        C2F5
        ; SELECTION TIMEOUT
        ;

        00184
        C2F5
        A9 00
        LDA #$00
        ; TAR. DID NOT RESPOND TO SEL

        00185
        C2F7
        8D 00 DE
        STA $5380+0
        ; RESET ID BITS

        00186
        C2FA A2 20
        LDX #$20
        ; LOAD 200 USEC COUNTER

        00187
        C2FC 2C 04 DE
        CHK BIT $5380+4
        ; CHECK BSY AGAIN

        00189
        C301
        CA
        DEX
        ; IF SET SELECTION DK

 00189 C301 CA
                                                                         DEX
 00190 C302 D0 F8
                                                                         BNE CHK
00191 C304
00192 C304
00192 C304
                                                     ; SELECTION FAILED
 00193 C304
                                                       ij
 00194 C304 A9 01
                                                      LDA #SLFAIL ; LOAD STATUS IN ACCUM.
RTS ; RETURN TO CALLING PROM
00195 C306 60
 00196 C307
                                                 ;
; SUCCESSFUL (RE)SELECTION
00196 C307
00197 C307
00198 C307
00209 C322
                                                                                                              ; IF ZERO, INITIATOR ROLE
 00216 C328
                                                                      INITIATOR ROLE

      00216
      C328
      ;
      INITIATOR ROLE

      00217
      C328
      ;

      00218
      C328
      ;
      USE PSEUDO DMA MODE
```

```
LINE# LOC CODE LINE
00220 C328 A9 00 PDMA
00221 C32A 8D 03 DE
00222 C32D AD 02 DE NXT
00223 C330 CC CC
                              LDA #DATAØ ; LOAD TOR W/DATA OUT PHASE
STA 55380+3 ;
                              STA S5380+3 ;
LDA S5380+2 ; GET MODE REGISTER
      C330 09 02
00223
                               ORA #%00000010:OR IN DMA MODE BIT
00224 C332 8D 02 DE
                               STA S5380+2 ; SET DMA MODE BIT
00225 C335 AE 06 C0
                              LDX PHSIDX
                                               ; LOAD X W/PHASE INDEX
                              LDA XPTPHS+1,X; GET PHASE COUNT
STA COUNT ; STORE IN PHASE COUNT BYTE
LDA XPTPHS+2,X; GET COUNT MULTIPLIER
00226 C338 BD 08 C0
00227 C33B 8D 25 C0
00228 C33E BD 09 C0
00229 C341 8D 26 C0
                               STA XCNT : STORE IN MULTIPLIER
00230 C344
00231 C344
                           WAIT FOR PHASE MISMATCH INT.
                        ÷
00232 C344
00233 C344 AD 05 DE
                              LDA S5380+5 ; SAMPLE BUS&STATUS REG.
AND #%000100000 ; LOOK FOR INT. REQ.
                        WAIT LDA 55380+5
00234 C347 29 10
00235 C349 F0 F9
                               BEQ WAIT ; IF NOT SET, WAIT
00236 C34B
                        ; IRQ IS ACTIVE
00237 C34B
00238 C34B
00239 C34B AD 02 DE
                              LDA 55380+2
                                              ; GET MODE REG.
                              AND #%11111101 ; RESET DMA MASK
00240 C34E 29 FD
                             STA S5380+2 ; RESET DMA MODE BIT
LDA S5380+5 ; GET BUS & STATUS R
00241 C350 8D 02 DE
00242 C353 AD 05 DE
                                              ; GET BUS & STATUS REG
00243 C356 AD 05 DE
                              LSR
                                               ; SHIFT RIGHT 3 TIMES
00244 C359 AD 05 DE
                              LSR
00245 C35C AD 05 DE
                              LSR
                                              ; LOSS OF BUSY ERROR
00246 C35F B0 15
                              BCS EBUSY
                            LSR
BCC PHSMM
LSR
00247 C361 B0 15 DE
                                               ; SHIFT
                                              ; IF CARRY CLEAR, MISMATCH
ØØ248 C364 9Ø 76
00249 C366 90 76 DE
                                               : SHIFT TWICE
00250 C369 90 76 DE
                              LSR
                                            ; IF SET, PARITY ERROR
00251 C36C B0 0B
                              BCS EPRTY
00252 C36E 2C 04 DE
                              BIT S5380+4
                                              ; GET CURRENT SCSI BUS STATUS
                                              ; IF BIT 7 SET, BUS RESET OCCURED
00253 C371 30 14
                              BMI BRST
00254 C373 4C 8A C3
                              JMP FAIL
                                               ; SHOULD NOT GET HERE
00255 C376
                        ; RETURN ERROR STATUS TO CALLING PROGRAM
00256 C376
00257 C376
                       EBUSY LDA #DISCNT
00258 C376 A9 02
                                              : SET DISCONNECT FLAG
00259 C378 60
                               RTS
00260 C379 AD 01 C0
                        EPRTY LDA ICRVAL
                                              ; GET INIT. CMD REG. VALUE
                               ORA #%00000010 ; TURN ON ATN SIGNAL
00261 C37C 09 02
00262 C37E 8D 01 DE
                               STA S5380+1 : SET ATN
00263 C381 8D 01 C0
                               STA ICRVAL
00264 C384 A9 03
                                              ; SET PARITY ERROR
                               LDA #PRTYER
00265 C386 60
                               RTS
00266 C387 A9 04
                      BRST
                             LDA #BUSRST
                                              : SET BUS RESET ERROR
                              RTS
00267 C389 60
00268 C38A A9 05
                       FAIL
                                              ; SET CHIP FAIL ERROR
                              LDA #CHIPFL
00269 C38C 60
                               RTS
                                                ; RETURN TO CALLING PRGM
00270 C38D
                        ; WAIT FOR TARGET SELECTION
00271 C38D
00272 C38D
00273 C38D AD 02 DE TARSEL LDA $5380+2 ; GET MODE REG.
```

```
LINE# LOC
             CODE
                        LINE
                                   ORA #%01000000 ; SET TARGET MODE MASK
ØØ274 C39Ø Ø9 4Ø
                                   STA S5380+2 ; SET TARGET MODE BIT
00275 C392 8D 02 DE
                                                    ; GET TARGET ID
00276 C395 AD 08 DE
                                   LDA IID
                                   STA S5380+4 ; STORE IN SELECT ENABLE REG.
LDA S5380+5 ; SAMPLE BUS&STATUS REG.
ØØ277 C398 8D Ø4 DE
00278 C39B AD 05 DE LOOK LDA S5380+5
                                    AND #%00010000 ; LOOK FOR INT REQ
00279 C39E 29 10
00280 C3A0 F0 F9
                                    BEQ LOOK
                                                     : KEEP WAITING
00281 C3A2
00282 C3A2
00283 C3A2
                                CHECK FOR MORE THAN TWO ID'S ACTIVE
                            ï
00284 C3A2
00285 C3A2 AD 00 DE
                                   LDA 55380+0
                                                     ; READ SCSI DATA BUS
                                                     ; SHIFT COUNT
00286 C3A5 A2 09
                                   LDX #$09
                                                     ; INITIALIZE BIT COUNT
                                   LDY #$00
00287 C3A7 A0 00
                            UP
                                                     : SHIFT BIT INTO CARRY BIT
00288 C3A9 A0 00 DE
                                   LSR
                                                   ; SHIFT BIT INTO CARRY BIT
; DECR. SHIFT COUNT
; IF ZERO, DONE COUNTING
; IF CARRY NOT SET, DO NEXT
; IF CARRY SET BUMP BIT CNT
; GET NEXT BIT
; SET CARRY BIT
; PUT Y IN ACCUM
; SUBTRACT 3 FROM BIT COUNT
; IF MINUS, OK
; NOT MINUS, RESET IRQ.
; WAIT FOR GOOD SELECTION
00289 C3AC CA
                                   DEX
00290 C3AD F0 05
                                   BEQ OUT
00291 C3AF 90 F8
                                   BCC UP
00292 C3B1 C8
                                   INY
                           BCS UP
OUT SEC
00293 C3B2 B0 F5
00294 C3B4 38
00295 C3B5 98
                                   TYA
ØØ296 C3B6 E9 Ø3
                                  SBC #$Ø3
                                  BMI CI
00297 C3B8 30 06
                                  LDA S5380+7
00298 C3BA AD 07 DE
ØØ299 C3BD 4C 9B C3
                                  J'MP LOOK
                                                     : WAIT FOR GOOD SELECTION
00300 C3C0
                            ; CHECK INTERRUPT
00301 C3C0
00302 C3C0
                                                     ; SAMPLE AGAIN
00303 C3C0 AD 05 DE
                                  LDA 55380+5
                          CI
00304 C3C3 29 20
                                   AND #%00100000 ; MASK PARITY BIT
                                  BEQ EPRTY ; PARITY SELECTION ERROR LDA $5380+4 ; GET CURRENT SCSI BUS ST.
00305 C3C5 F0 B2
                                 LDA $5380+4
ØØ3Ø6 C3C7 AD Ø4 DE
                                 AND #%00000010 ; CHECK SEL
00307 C3CA 29 02
                               BEQ FAIL : IF NOT SET, FAILURE
LDA #*00001000 ; SET BSY MASK
STA S5380+1 ; SET BSY SEL COMPLETE
STA ICRVAL ; RETAIN ICR VALUE
LDA S5380+7 ; RESET INTERRUPT
00308 C3CC F0 BC
00309 C3CE A9 08
00310 C3D0 8D 01 DE
00311 C3D3 8D 01 C0
00312 C3D6 AD 07 DE
00313 C3D9 4C 2D C4
                                   JMP RES
00314 C3DC
                            ; PHASE MISMATCH CONDITION
00315 C3DC
00316 C3DC
00317 C3DC AE 06 C0
                            PHSMM LDX PHSIDX
                                                     ; LOAD X WITH PHASE POINTER
                                                     : LOAD CURRENT SCSI BUS STATUS
ØØ318 C3DF AD 04 DE
                                   LDA S5380+4
00319 C3E2 29 1C
                                   AND #%00011100 ; MASK ALL BUT PHASE BITS
00320 C3E4 DD 07 C0
00321 C3E7 F0 03
                                   CMP XPTPHS, X ; COMPARE TO XPTED PHASE
                                                      ; YES, PHASE MATCHES
                                    BEQ PHSMTH
                                    JMP DP
                                                     ; ELSE, DIFFERENT PHASE
ØØ322 C3E9 4C B4 C4
00323 C3EC
                            ; PHASE MATCHES EXPECTED PHASE
00324 C3EC
00325 C3EC
00326 C3EC 4C B4 C4 00327 C3EF 4C B4 C4
                                                     ; SHIFT TO TCR REG. FORMAT
                            PHSMTH LSR
                            LSR ;
STA S538Ø+3 ; STORE IN TCR
00328 C3F2 8D 03 DE
```

LINE# LOC

CODE

LINE

LINE# LOC CODE LINE

```
00439 C4BE
                                            ; MESSAGE IN PHASE
00440 C4BE
00441
           C4BE
                                          MESSIN LSR
                                                                                    ; SHIFT TO TOR FORMAT
00442
           C4BE 60 07 C0
           C4C1 60 07 C0
00443
                                                        LSR
           C4C4 8D 03 DE
C4C7 AD 07 DE
                                                                                ; LOAD TCR
00444
                                                        STA S5380+3
                                                                                RESET INT.
                                                       LDA S5380+7
00445

        00445
        C4C7
        AD
        07 DE
        LDA
        $5380+7
        ; RESET INT.

        00446
        C4CA
        AD
        04 DE
        POLL
        LDA
        $5380+4
        ; READ
        CURRENT BUS
        STATUS

        00447
        C4CD
        29 20
        AND
        #%0010000
        ; LOOK
        FOR
        REQ.

        00448
        C4CF
        F0
        F9
        BEQ
        POLL
        ; IF ZERO, NO
        REQ.

        00449
        C4D1
        AD
        01
        C0
        LDA
        ICRVAL
        ; GET CURRENT ICR VALUE

        00450
        C4D4
        09
        10
        ORA
        #%00010000
        ; OR
        IN ASSERT ACK

        00451
        C4D6
        8D
        01
        DE
        STA
        S5380+1
        ; ASSERT ACK

        00452
        C4D9
        8D
        01
        C0
        STILON
        LDA
        S5380+4
        ; READ
        CURRENT
        BUS
        STATUS


        00453
        C4DC
        AD
        04
        DE
        STILON
        LDA
        S5380+4
        ; READ
        CURRENT
        BUS
        STATUS

00457
           C4E5
                                            ; LEAVE ACK ACTIVE SO MESSAGE CAN BE REJECTED
00458
           C4E5
00459 C4E5
00460 C4E5 CD 06 DE
00461 C4E8 D0 0E
                                                                                     ; COMPARE W/MESSAGE
                                                        CMP S5380+6
                                                                              ; COMPARE W/MESSAGE
; IF NOT CMD COMPLTE, DIFF.
: GET ICR VA
                                                        BNE DIFMES
00462 C4EA AD 01 C0
00463 C4ED 29 EF
                                                      LDA ICRVAL
                                                       LDA ICRVAL ; GET ICR VAL
AND #%11101111 ; MASK ACK BIT
00464 C4EF 8D 01 DE
00465 C4F2 8D 01 C0
                                                       STA S5380+1 ; RESET ACK
                                                       STA ICRVAL
                                                                                     ; UPDATE ICR
00466 C4F5 4C 2D C3
                                                        JMP NXT
                                                                                    ; GO TO NEXT PHASE
00467 C4F8
                                             ; NOT MESSAGE COMPLETE, RETURN FOR EVALUATION
00468 C4F8
00469 C4F8
00470 C4F8 AE 06 DE
00471 C4FB A9 06
                                            DIFMES LDX S5380+6
                                                                                   ; GET MESSAGE VALUE
                                                                                   ; LOAD MESSAGE RETN STATUS
                                            LDA #MESSAG
00472 C4FD 60
                                                         RTS
                                                                                      ; RETURN FOR MESSAGE EVALUATION
00473 C4FE
                                             ÷
00474 C4FE
00475 C4FE
                                            ; DMA INPUT
00476 C4FE
                                                                                   ; ZERO ACCUM.
                                             DMAIN LDA #00
00477 C4FE A9 00
00478 C500 AA
                                                         TAX
                                                                                      ; ZERO X
00479 C501
00480 C501
                                             : RESET ASSERT DATA BUS
00481 C501
00482 C501 AD 01 C0
                                                       LDA ICRVAL
                                                                                ; GET ICR VALUE
                                                       AND #%11111110 ; MASK ASSERT DATA BUS
00483 C504 29 FE
           C506 8D 01 DE
                                                      STA S5380+1 ; RESET ASSERT DATA BUS BIT
ØØ484
           C509 8D 01 C0
                                                       STA ICRVAL
                                                                                      ; UPDATE ICR
00485
00486
            C50C
                                             ; WAIT FOR DRQ
00487
            C50C
00488
           C50C
                                             REPT1 BIT S5380+5 ; TEST FOR DRO
BVC REPT1 ; IF NOT THERE,
           C50C 2C 05 DE
00489
00490 C50F 50 FB
                                                                                     ; IF NOT THERE, LOOP
00491
            C511
                                            GO1 LDA SDMA ; READ DMA PORT
STA (BPNTR), Y ; STORE DATA IN BUFFER
00492 C511 AD 0C DE
00493 C514 91 FB
```

LINE# LOC CODE LINE

00494	C516	C8		INY	; INCR. POINTER
00495	C517	CC 25 C0			: DONE?
00496	C51A	DØ FØ		CPY COUNT BNE REPT1	; IF NOT ZERO, REPEAT
00497	C51C	E8		INX	: ZERO. CHECK MULTIPLIER
00498	C51D	EC 26 CØ		CPX XCNT	: COMPARE X WITH MULTIPLIER
00499	C520	FØ 32		BEQ NXTPHS	: IF EQUAL. COUNT DONE
00500	C522	E6 FC	BUMP	INC BENTR+1	; COMPARE X WITH MULTIPLIER ; IF EQUAL, COUNT DONE ; GREATER THAN 256 BYTES BUMP MSB
00501	C524	4C 11 C5		JMP GO1	; GET MORE BYTES
00502	C527		;		4
00503	C527			OUTPUT	
00504	C527		•		
00505	C527	A9 Ø1	DMAGUT	LDA #%000000001	: SET MASK
00506	C529	ØD Ø1 CØ		ORA ICRVAL	OR WITH ICR VALUE
00507	C52C	8D Ø1 DE		STA S5380+1	: SET ASSERT DATA BUS BIT
00508	C52F	8D Ø1 CØ		STA ICRVAL	OR WITH ICR VALUE SET ASSERT DATA BUS BIT UPDATE ICR VALUE
00509	C532	8D 05 DE		STA S538Ø+5	; START DMA INIT SEND
00510	C535		;		,
00511	C535			FOR DMA REQ (DE	RQ)
00512	C535		,		
00513	C535	A9 ØØ	•	LDA #00	; ZERO ACCUM
00514	C537	A8		TAY	; ZERO Y
00515	C538	AA		TAX	; ZERO X
00516	C539	2C Ø5 DE	REPT		SAMPLE DRQ
00517	C53C	50 FB		BVC REPT	; IF NOT SET, REPEAT ; GET BYTE FROM BLOCK
00518	C53E	B1 FB	GO		
00519	C54Ø	8D ØC DE		STA SDMA	; WRITE BYTE TO CHIP
00520	C543	C8		INY	; INC Y POINTER
00521	C544	CC 25 CØ		CPY COUNT	; COMPARE WITH BYTE CNT
00522	C547	DØ FØ		BNE REPT	IF Y NOT EQ. SEND MORE
00523	C549	E8		INX	; IF EQUAL INCR. X ; COMPARE W/ MULTIPLIER ; IF EQ, NEXT PHASE
00524	C54A	EC 26 C0		CPX XCNT	; COMPARE W/ MULTIPLIER
00525	C54D	FØ Ø5		BEQ NXTPHS	; IF EQ, NEXT PHASE
00526	C54F	E6 FC		INC BPNTR+1	; MORE THAN 256 BUMP MSB
00527	C551	4C 3E C5		JMP GO	; SEND MORE DATA
00528	C554		;		
00529	C554		; NE	XT PHASE	
ØØ53Ø	C554		Ŧ		
00531	C554	EE Ø6 CØ	NXTPHS		; PHASE POINTER INDEX +3
00532	C557	EE 06 C0		INC PHSIDX	;
00533	C55A	EE Ø6 CØ		INC PHSIDX	;
00534	C55D	60		RTS	; RETN TO INIT OR TRGT OPER.

LINE# LOC CODE LINE



## A4. NCR 5381—Differential Pair Option

The NCR 5381 is a 48 pin version of the NCR 5380 device, designed to support external differential pair transceivers. These external transceivers are controlled with the additional signals provided in the higher pinout package. The NCR 5381 may still operate as a single-ended device if the SINGLEND signal (pin 2) is active. In single-ended operation, the signals provided for differential support remain functional.


The use of the DIFFERENTIAL ENABLE bit (bit 5) in the Initiator Command Register reflects the only

software difference between the two parts. When active, this bit is used to assert the signals IGS (pin 18) or TGS (pin 14) depending on the status of the TARGETMODE bit (port 2, bit 6). (IGS is active if TARGETMODE is false and TGS is active if TARGETMODE is true.) As in the NCR 5385/86, IGS is used to enable the external drivers for the signals ACK (pin 17) and ATN (pin 18) and TGS is used to enable the external drivers for the signals I/O (pin 20), C/D (pin 21), MSG (pin 22) and REQ (pin 23).

The signal differences between the NCR 5380 and the NCR 5381 are as follows:


Pin	SIGNAL NAME	DESCRIPTION		
2	SINGLEND	This signal, when active (1) selects the single-ended mode of operation. When inactive, the NCR 5381 operates in the differential pair mode.  These signals will change from input/output pins to input only pins if the SINGLEND signal is false.		
			SINGLEND = 1	SINGLEND = 0
		PIN #16	BSY	BSYIN
		PIN #15 PIN #19	SEL RST	SELIN RSTIN
36	DBEN	This signal is asserted whenever the ASSERT DATA BUS bit (port 1, bit 0) and the TARGETMODE bit are set (1). It is also asserted when ASSERT DATA BUS and PHASE MATCH are true and both TARGET-MODE and 1/O are false. This signal is used to enable the external transceivers to drive the data bus.		

Pin	SIGNAL NAME	DESCRIPTION
14	TGS	This signal is active when the TARGETMODE bit and the DIFFERENTIAL ENABLE bit are true. It is used to enable the external transceivers to drive $\overline{I/O}$ , $\overline{C/D}$ , $\overline{MSG}$ , and $\overline{REQ}$ .
12	IGS	This signal is active when the TARGETMODE bit is false and the DIFFERENTIAL ENABLE bit is true. It is used to enable the external transceivers to drive ACK and ATN.
48	ARB	The NCR 5380 chip asserts this signal when the ARBITRATION bit is set and the device has detected a bus free condition. It is used to assert the proper device ID on the bus during the arbitration phase.
25	BSYOUT	This signal is active whenever $\overline{\text{BSY}}$ is asserted. This signal will be inactive at all other times.
24	SELOUT	This signal is active if the ASSERT SEL bit is true. Conversely, this signal is inactive if the ASSERT SEL bit is reset.
38	RSTOUT	This signal is active if the ASSERT RST bit is true. Conversely, this signal is inactive if the ASSERT RST bit is reset.



NCR 5381 PINOUT

NCR 5381 Suggested Differential Pair Interface.



#### **A5. NCR 53C80 PRODUCT INFORMATION**

#### GENERAL:

The NCR 53C80 CMOS SCSI interface device is functionally equivalent to the NMOS NCR 5380 device. However, this chip does not offer pin compatibility.

CMOS and NMOS are entirely different processes with inherently different device characteristics. All CMOS devices are designed to prohibit a condition commonly referred to as 'latch-up'. When the high current 48 ma drivers in the NCR 53C80 switch, noise level is sufficiently high, the output drivers become more prone to 'latch-up'. Therefore, for the CMOS design, pin compatibility has been foresaken for reliabilty. Four additional ground lines have been added to increase design stability. Having additional ground signals also allows the output buffers to switch more quickly, creating the added benefit of a faster design. This does not imply that the NMOS device is marginal in any respect.

#### **DIFFERENCES:**

To make the device easier to design with, the NCR 53C80 contains some minor modifications. An explanation of each is listed below.

#### Spurious RST Interrupt

If the NCR 5380 is not terminated on the SCSI bus, the floating condition on the input of the RST signal can generate spurious interrupts.

The NCR 53C80 contains an internal 30 uamp pull-up on the RST signal to prevent an interrupt due to an un-terminated bus.

#### True End Of DMA Status For Send Operations

If sending data to the NCR 5380 and EOP is asserted on the last byte, the END OF DMA status bit indicates only that the last byte has been received from the DMA device. There is no indication that this byte has been transferred to the SCSI bus.

The NCR 53C80 uses bit 7 of the Target Command register to indicate that the last byte of a DMA transfer has been sent to the SCSI bus.

#### Improved REQ/ACK Transition Times

The NCR 53C80 has improved the response times of the REQ/ACK handshake signals. This has an overall impact on achievable transfer rates. This performance improvement has been attained by increasing the number of ground lines, using faster CMOS cells, and giving cell placement priority to the REQ/ACK signal paths.

# Prevents The Possibility Of An Additional ACK From Occurring


The NCR 5380, upon receipt of an EOP signal, sets the END OF DMA status bit and prevents additional DMA requests (DRQ). It does not reset the DMA Mode bit. If receiving data as an Initiator and the Target continues to request data for the same bus phase, after receiving an EOP pulse, the NCR 5380 will assert ACK without issuing a DMA request (DRQ).

The NCR 53C80 prevents ACK from being asserted until the device is instructed to continue by writing the Start DMA Initiator Receive register.

#### PERFORMANCE:

Even though early material on the NCR 53C80 has demonstrated better performance than the NCR 5380, device characterization was not completed before this section was printed.

#### PINOUT:



DB7/	1		48	
	1		40	DB6/
RST/	2		47	DB5/
GND	3		46	GND
BSY/	4		45	DB4/
SEL/	5		44	DB3/
ATN/	6		43	DB2/
NC	7		42	NC
RESET/	8		41	DB1/
IRQ	9		40	DBO/
DRQ	10		39	GND
EOP/	11	NCR	38	DBP/
DACK/	12	53C80	37	REQ
GND	13		36	ACK
READY	14		35	I/O/
AO	15		34	GND
<b>A</b> 1	16		33	C/D/
A2	17		32	MSG/
NC	18		31	NC
CS/	19		30	DO
IOW/	20		29	D1
IOR/	21		28	D2
D7	22		27	D3
D6	23		26	D4
D5	24		25	VDD

## A6. SCSI/PLUS \*

AMPRO Computers, Inc. is proposing a general enhancement to the SCSI specification which allows the bus to operate as either a single or multi-master high speed parallel bus, capable of accessing up to 64

modules. This new bus structure is referred to as SCSI/PLUS. The table below describes the types of devices that may now be added due to the enhanced SCSI specification.

SCSI/PLUS	EVANDUEO	
DEVICE TYPES	EXAMPLES	
Operating System Processors	UNIX	
and Co-processors	MS-DOS	
	CP/M	
	FORTH	
	Lisp	
	Prolog	
Communication Servers	Modems	
	Arcnet	
	Ethernet	
	SDLC	
	Mainframe links	
Display Controllers	Graphics	
	Text	
	Touch	
System Resources	Printer Spooler	
	Time-of-day clock	
	Speech I/O	
	Protocol Converter	
	DBMS Processor	
	Array Processor	
Real World Interfaces	A/D	
	D/A	
	AC & DC Control	

Examples of SCSI/PLUS Devices

<sup>\*</sup> SCSI/PLUS is a trademark of AMPRO Computers. Inc.

SCSI/PLUS provides three functional additions to the SCSI specification which allow the bus to operate as either a loosely coupled distributed system bus or a low-cost single master I/O bus. As proposed, SCSI/PLUS is a superset of the original specification, and its operation will not interfere with any existing SCSI implementation.

To allow for more complex system configurations, SCSI/PLUS provides Binary Arbitration and Binary Selection phases. The data bus represents a binary address and accommodates 64 physical bus devices, compared to eight in the current specification. In addition, four logical units may be associated with each bus device for a total of 256 logical bus devices. As in the SCSI specification, the arbitration phase is optional.

The addition of a master/slave mode to the specification provides for a cost-effective single-master/multislave configuration. This mode allows the design of SCSI/PLUS Targets which have no on-board intelligence. An optional interrupt protocol allows these "dumb" targets to asynchronously notify the bus master that they desire service.

To encourage board-level interchangability, a recommended board size and interface connector is defined. The preferred board size is the single-wide Eurocard format with the double-wide card used as an option. The proposed interface connector is the DIN 41612—Type C connector. By using this form-factor and connector specification, bussed backplane or ribbon cable systems may be implemented.

The SCSI/PLUS architectural concept has inherent advantages over traditional microprocessor backplane architectures. SCSI/PLUS is CPU-independent, provides flexibility of form factor, operates across a ribbon cable bus, and allows both high-performance multi-master and low-cost single-master operation.

The NCR 5380 is an ideal part for designing an interface to connect to SCSI/PLUS. Its simplicity provides the flexibility needed to support the defined protocol modifications, and its popularity with SCSI users guarantees plug compatibility with existing host adapters.

The NCR 5380 uses the Output Data Register to assert the proper device ID onto the SCSI bus during the Arbitration and Selection phases. Since the user is not restricted by the number of bits he is allowed to assert on the SCSI data bus, the Binary Arbitration and Binary Selection phases can be easily supported. In a Target role the Select Enable Register may be used to generate an interrupt if any bit in this register matches the binary address on the SCSI bus. Here again the NCR 5380 does not restrict this implementation.

The ability to support the master/slave operation requires independent control over the SCSI control signals by the bus slave devices and recognition by the bus master of the newly defined bus phase. The NCR 5380 provides independent signal control during Target operation and can be configured to generate an interrupt when a bus phase mismatch occurs if operating as an Initiator.


As in normal SCSI implementations, the use of on-chip bus transceivers significantly reduces parts count and provides for a highly reliable, cost effective SCSI/PLUS design. An additional advantage of on-chip MOS transceivers is the low leakage current. The NCR 5380 maximum leakage current of 50 uA meets the SCSI/PLUS bus load requirements. Up to 64 devices may occupy SCSI/PLUS bus positions if low-leakage integrated circuits such as the NCR 5380 are used.


#### A7. REGISTER REFERENCE CHART

#### **READ**

## **CURRENT SCSI DATA (00)** 7 6 5 4 3 2 1 0 DB7 . . . DB0 INITIATOR COMMAND REGISTER (01) 7 6 5 4 3 2 1 Assert ASEL Assert BSY Assert ACK Assert ACK Lost Arbitration ation in Progre-Assert Data Bus Arbitration in Progress Assert RST MODE REGISTER (02) 6 5 2 Arbitration DMA Mode Monitor BSY Enable EOP interrupt Enable Parity Interrupt Enable Parity Checking Target Mode Block Mode DMA TARGET COMMAND REGISTER (03) 7 6 5 4 3 2 1 0 0 0 0 Assert I/O Assert C/D Assert MSG Assert REO Last Byte Sent (53C80) CURRENT SCSI BUS STATUS (04) $7 \quad 6 \quad 5 \quad 4 \quad 3 \quad 2 \quad 1 \quad 0$ DBP $\frac{1}{\stackrel{C}{C/D}} \frac{1}{1/O} \stackrel{\frac{1}{SEL}}{\stackrel{SEL}{SEL}}$ MSG REQ $\frac{1}{RST}$ $\frac{1}{BSY}$ BUS & STATUS REGISTER (05) 7 6 5 4 3 2 1 Busy Error Phase Match ipt Request Interrupt Request Parity Error DMA Request End of DMA INPUT DATA REGISTER (06) 7 6 5 4 3 2 1 0 DB7 . . . DB0 RESET PARITY/INTERRUPT (07) 7 6 5 4 3 2 1 x | x | x | x | x | x | x | x

#### **WRITE**







NCR Microelectronics Division 1635 Aeroplaza Drive Logic Products Marketing Colorado Springs, CO 80916 (303) 596-5612 or (800) 525-2252 TELEX 45-2457