National Semiconductor

# National Products for Wireless Communications

DISTRIBUTED BY:



VALUE ADDED ENGINEERING 520 Mercury Drive, Sunnyvale, CA 94086 Phone (408) 730-0300 FAX (408) 730-4782 An Avnet Company 400160

# PRODUCTS FOR WIRELESS COMMUNICATIONS DATABOOK

**1996 Edition** 

Radio Transceiver Components Baseband Processing Components Control and Signal Processing Components Non-Volatile Memory Audio Interface Components Support Circuitry Power Management Complete Cordless Phone Solution Physical Dimensions

#### TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

АВІС™ Abuseable™ AirShare™ Anadig™ APPSTM ARi1™ **ASPECT™** AT/LANTIC™ Auto-Chem Deflasher™ ВСРТМ **BI-FET™** BI-FET II™ BI-LINE™ **BIPLANTM BLCTM** BLX™ ВМАС™ Boomer® Brite-Lite™ **BSI™** BSI-2™ **CDDTM CDLTM CGS™** СІМТМ **CIMBUS™ CLASICTM** COMBO® COMBO ITM COMBO IITM CompactRISC™ CompactSPEECH™ COPS™ microcontrollers COP8TM **CRDTM** CROSSVOLT<sup>TM</sup> **CSNI™** СТІ™ **CYCLONETM** DA4™ **DENSPAKTM** DIRTM DISCERN™ DISTILL™ DNR® **DPVMTM** E<sup>2</sup>CMOS™

ELSTAR™ Embedded System Processor<sup>™</sup> ЕРТМ E-Z-LINK™ FACTIM FACT Quiet Series™ **FAIRCADTM** Fairtech™ **FAST®** FastLock<sup>™</sup> FASTr™ GENIX™ GNX™ **GTO™** HEX 3000™ HiSeC™ **HPCTM** HyBal™ l3ľ® ICMTM Integral ISE™ Intelisplay™ Inter-LERIC™ Inter-RIC™ **ISE™** ISE/06™ ISE/08TM ISE/16™ ISE32™ **ISOPLANAR™** ISOPLANAR-Z™ **LERIC™** LMCMOS™ M<sup>2</sup>CMOSTM Macrobus<sup>TM</sup> Macrocomponent<sup>™</sup> MACSITM **MAPLTM** MAXI-ROM® Microbus™ data bus MICRO-DAC™ µPot™ . µtalker™ Microtalker™ **MICROWIRETM** 

MICROWIRE/PLUS™ **MOLETM** МРА™ MST™ Naked-8™ National® National Semiconductor® National Semiconductor Corp.® NAX 800™ NeuFuz<sup>TM</sup> Nitride Plus™ Nitride Plus Oxide™ **NML™** NOBUS™ NSC800TM **NSCISE™** NSX-16™ NS-XC-16™ **NTERCOM™ NURAM™ OPALTM** Overture™ **OXISS™** P<sup>2</sup>CMOS™ Perfect Watch™ **PLANTM PLANAR™ PLAYER™** PLAYER+™ **PLLatinum™** Plus-2™ Polycraft<sup>™</sup> POPTM Power + Control™ **POWERplanar™ QSTM** QUAD3000™ Quiet Series™ **QUIKLOOK™ RAT™ RIC™ RICKIT™** RTX16™ **SCAN™ SCENIC™** 

SCXTM SERIES/800™ Series 32000® SIMPLE SWITCHER® **SNITM SNIC™** SofChek™ **SONIC™** SpeechPro™ **SPiKe™** SPIRETM Staggered Refresh™ **STARTM** Starlink™ **STARPLEX™** ST-NIC™ SuperAT™ Super-Block™ SuperChip™ SuperI/O™ SuperScript™ Switchers Made Simple® SYS32TM TapePak® TDSTM TeleGate™ The National Anthem® **TinyPaK™** TLČ™ Trapezoidal™ TRI-CODE™ TRI-POLY™ TRI-SAFE™ TRI-STATE® **TROPICTM** Tropic Pele'™ Tropic Reef™ **TURBOTRANSCEIVER™ TWISTER™** VIPTM VR32™ **WATCHDOG™** XMOS™ XPUTM Z STAR™ 883B/RETS™ 883S/RETS™

I<sup>2</sup>C<sup>TM</sup> is a trademark of Philips.

PAL<sup>®</sup> is a registered trademark of and used under license from Advanced Micro Devices, Inc. PC-AT<sup>®</sup> is a registered trademark of International Business Machines Corp. TouchTone™ is a trademark of Western Electric Co., Inc. Z80<sup>®</sup> is a registered trademark of Zilog Corporation.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 1-800-272-9959 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

National Semiconductor

### **Product Status Definitions**

#### **Definition of Terms**

Data Sheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary First Production		This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Obsolete	Not In Production	This data sheet contains specifications on a product that has been discontinued by National Semiconductor Corporation. The data sheet is printed for reference information only.				

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

# **Table of Contents**

Alphanumeric Index	vii
Introduction	ix
Section 1 Radio Transceiver Components	
PHASE-LOCK-LOOPS	
LMX1501A/LMX1511 PLLatinum 1.1 GHz Frequency Synthesizers for RF Personal	
Communications	1-3
LMX2314/LMX2315 PLLatinum 1.2 GHz Frequency Synthesizers for RF Personal	
Communications	1-22
LMX2301 PLLatinum 160 MHz Frequency Synthesizer for RF Personal	
Communications	1-40
LMX2305 PLLatinum 550 MHz Frequency Synthesizer for RF Personal	
	1-41
LMX2320/LMX2325 PLLatinum Frequency Synthesizers for RF Personal	4 40
	1-42
LMX2330A/LMX2331A/LMX2332A PLLatinum Dual Frequency Synthesizers for RF Personal Communications	1 60
LMX2335/LMX2336/LMX2337 PLLatinum Dual Frequency Synthesizers for RF	1-60
Personal Communications	1-75
SINGLE CHIP RADIO TRANSCEIVER	1-75
LMX3160 Single Chip Radio Transceiver	1-90
LOW NOISE AMPLIFIER	1-90
LMX2216 0.1 GHz to 2.0 GHz Low Noise Amplifier/Mixer for RF Personal	
Communications	1-105
	1 100
INTERMEDIATE FREQUENCY RECEIVER	1-116
RADIO TRANSCEIVER APPLICATION NOTES	1 1 10
AN-1000 A Fast Locking Scheme for PLL Frequency Synthesizers	1-126
AN-1001 An Analysis and Performance Evaluation of a Passive Filter Design	=-
Technique for Charge Pump Phase-Locked Loops	1-131
AN-935 Upgrading from the MB150X to National LMX1501A: Replacement Issues	1-138
AN-908 Specification for the DECT ARI Interface to the Radio Frequency Front End	1-141
AN-885 Introduction to Single Chip Microwave PLLs	1-149
AN-884 Integrated LNA and Mixer Basics	1-154
Section 2 Baseband Processing Components	
BASEBAND PROCESSOR	
LMX2411 Baseband Processor for Radio Communications	2-3
Section 3 Control and Signal Processing Components	
MICROCONTROLLER	
COP8 Devices Selection Guide	3-3
COP472-3 Liquid Crystal Display Controller	3-10
DIGITAL SPEECH PROCESSOR	
NSAM265SR/NSAM265SF CompactSPEECH Digital Speech Processors	3-16
MICROCONTROLLER APPLICATION NOTES	
AN-953 LCD Triplex Drive with COP820CJ	3-20
AN-666 DTMF Generation with a 3.58 MHz Crystal	3-44
AN-952 Low Cost A/D Conversion Using COP800	3-72
Section 4 Non-Volatile Memory	
NAND FLASH	
NM29N16 16 MBit (2M x 8-Bit) CMOS NAND FLASH E <sup>2</sup> PROM	4-3
NM29A040 4-Mbit CMOS Serial FLASH E <sup>2</sup> PROM	4-34

# Table of Contents (Continued)

Section 4 Non-Volatile Memory (Continued)	
LOW VOLTAGE EEPROMS NM28C64/NM28C64L/NM28C64A 64K (8K x 8) Parallel Extended Voltage Range	
CMOS EEPROMs	4-45
NM24C02L/NM24C04L/NM24C08L/NM24C16L 2K-/4K-/8K-/16K-Bit Serial	
EEPROMs (I <sup>2</sup> C Synchronous 2-Wire Bus)	4-54
NM93C06L/NM93C46L/NM93C56L/NM93C66L 256-/1024-/2048-/4096-Bit Serial	
EEPROMs with Extended Voltage (2.0V to 5.5V) (MICROWIRE Bus Interface)	4-66
LOW VOLTAGE EEPROM APPLICATION NOTES	
AB-15 Protecting Data in Serial EEPROMs	4-75
AN-338 Designing with the NM93C06: A Versatile Simple to Use EEPROM	4-77
AN-423 The NM93C46—An Amazing Device	4-83
AN-758 Using National's MICROWIRE EEPROM	4-86
AN-794 Using an EEPROM-I <sup>2</sup> C Interface NM24C02/03/04/05/08/09/16/17	4-97
AN-822 Enhancing the Performance of Serial CMOS EEPROMs AN-841 Software for Interfacing the COP800 Family Microcontrollers to National's	4-106
MICROWIRE EEPROMs	4-116
AN-870 Upgrade to National's Wide Voltage Range, Zero Standby Current EEPROMs . AN-910 Interfacing the NM29N16 in a Microcontroller Environment	4-122 4-124
AN-910 Internacing the NM291016 in a Microcontroller Environment	4-124
AN-922 NAND Flash Operation	4-143
Section 5 Audio Interface Components	1140
AUDIO AMPLIFIER	
LM4861 Boomer 1/2 Watt Audio Power Amplifier with Shutdown Mode	5-3
Section 6 Support Circuitry	00
OPERATIONAL AMPLIFIERS	
LMC7101 Tiny Low Power Operational Amplifier with Rail-to-Rail Input and Output	6-3
LMC7111 Tiny CMOS Operational Amplifier with Rail-to-Rail Input and Output	6-19
LMC7211 Tiny CMOS Comparator with Rail-to-Rail Input	6-37
LMC6482 CMOS Dual Rail-to-Rail Input and Output Operational Amplifier	6-48
LMC6484 CMOS Quad Rail-to-Rail Input and Output Operational Amplifier	6-65
LM6142 Dual and LM6144 Quad High Speed/Low Power 17 MHz Rail-to-Rail	
Input-Output Operational Amplifiers	6-81
DISCRETE COMPONENTS	
MOSFET Selection Guide	6-92
NDS351N N-Channel Logic Level Enhancement Mode Field Effect Transistor	6-94
NDS352P P-Channel Logic Level Enhancement Mode Field Effect Transistor	6-99
NDS355N N-Channel Logic Level Enhancement Mode Field Effect Transistor	6-104 6-109
NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor	0-109
Section 7 Power Management TEMPERATURE SENSORS	
LM45B/LM45C SOT-23 Precision Centigrade Temperature Sensors	7-3
LM45B/LM45C SOT-23 Precision Centigrade Temperature Sensors	7-10
VOLTAGE REFERENCES	7-10
LM4040 Precision Micropower Shunt Voltage Reference	7-16
LM4041 Precision Micropower Shunt Voltage Reference	7-35
LOW DROPOUT VOLTAGE REGULATORS	
LP2950/A-XX and LP2951/A-XX Series of Adjustable Micropower Voltage	
Regulators	7-47
LP2956/LP2956A Dual Micropower Low-Dropout Voltage Regulators	7-62
LP2960 Adjustable Micropower 0.5A Low-Dropout Voltage Regulator	7-75

### Table of Contents (Continued)

. . .

. • .

Section 7 Power Management (Continued) LP2980 Micropower SOT, 50 mA Ultra Low-Dropout Regulator LP2952/LP2952A/LP2953/LP2953A Adjustable Micropower Low-Dropout Voltage Regulators	7-90 7-103
SWITCHING REGULATORS LM2574/LM2574HV Series SIMPLE SWITCHER 0.5A Step-Down Voltage Regulators. LM2594 SIMPLE SWITCHER Power Converter 150 KHz 0.5A Step-Down Voltage Regulator	7-118
BATTERY CHARGE CONTROLLER LM3420-4.2, -8.4, -12.6, -16.8 Lithium-Ion Battery Charge Controllers	7-136 7-158
Section 8 Complete Cordless Phone Solution NCL354 Cordless Telephone IC Chipset Section 9 Physical Dimensions	8-3
Physical Dimensions	9-3
Distributors Worldwide Sales Offices	

and a start of the second start

Maria Maria Maria Maria

# Alpha-Numeric Index

AB 15 Protection Date in Serial FEDDOMe
AB-15 Protecting Data in Serial EEPROMs
AN-423 The NM93C46—An Amazing Device
AN-758 Using National's MICROWIRE EEPROM
AN-794 Using an EEPROM-I <sup>2</sup> C Interface NM24C02/03/04/05/08/09/16/17
AN-822 Enhancing the Performance of Serial CMOS EEPROMs
AN-841 Software for Interfacing the COP800 Family Microcontrollers to National's
MICROWIRE EEPROMs
AN-870 Upgrade to National's Wide Voltage Range, Zero Standby Current EEPROMs 4-122
AN-884 Integrated LNA and Mixer Basics
AN-885 Introduction to Single Chip Microwave PLLs
AN-908 Specification for the DECT ARI Interface to the Radio Frequency Front End 1-141
AN-910 Interfacing the NM29N16 in a Microcontroller Environment
AN-921 National's Flash Memories—Hardware Design Guides
AN-922 NAND Flash Operation
AN-935 Upgrading from the MB150X to National LMX1501A: Replacement Issues
AN-952 Low Cost A/D Conversion Using COP800
AN-953 LCD Triplex Drive with COP820CJ
AN-1000 A Fast Locking Scheme for PLL Frequency Synthesizers
AN-1001 An Analysis and Performance Evaluation of a Passive Filter Design Technique for
Charge Pump Phase-Locked Loops 1-131
COP472-3 Liquid Crystal Display Controller
LM45B SOT-23 Precision Centigrade Temperature Sensor
LM45C SOT-23 Precision Centigrade Temperature Sensor
LM50B SOT-23 Precision Centigrade Temperature Sensor
LM50C SOT-23 Precision Centigrade Temperature Sensor
LM2574 Series SIMPLE SWITCHER 0.5A Step-Down Voltage Regulator
LM2574HV Series SIMPLE SWITCHER 0.5A Step-Down Voltage Regulator
LM2594 SIMPLE SWITCHER Power Converter 150 KHz 0.5A Step-Down Voltage Regulator 7-136
LM3420-4.2 Lithium-Ion Battery Charge Controller
LM3420-8.4 Lithium-Ion Battery Charge Controller
LM3420-12.6 Lithium-lon Battery Charge Controller
LM3420-16.8 Lithium-Ion Battery Charge Controller
LM4040 Precision Micropower Shunt Voltage Reference
LM4041 Precision Micropower Shunt Voltage Reference
LM4861 Boomer 1/2 Watt Audio Power Amplifier with Shutdown Mode
LM6142 Dual High Speed/Low Power 17 MHz Rail-to-Rail Input-Output Operational Amplifier 6-81
LM6144 Quad High Speed/Low Power 17 MHz Rail-to-Rail Input-Output Operational Amplifier 6-81
LMC6482 CMOS Dual Rail-to-Rail Input and Output Operational Amplifier
LMC6484 CMOS Quad Rail-to-Rail Input and Output Operational Amplifier
LMC7101 Tiny Low Power Operational Amplifier with Rail-to-Rail Input and Output
LMC7111 Tiny CMOS Operational Amplifier with Rail-to-Rail Input and Output
LMC7211 Tiny CMOS Comparator with Rail-to-Rail Input
LMX1501A PLLatinum 1.1 GHz Frequency Synthesizer for RF Personal Communications
LMX1511 PLLatinum 1.1 GHz Frequency Synthesizer for RF Personal Communications
LMX2216 0.1 GHz to 2.0 GHz Low Noise Amplifier/Mixer for RF Personal Communications 1-105
LMX2240 Intermediate Frequency Receiver
LMX2301 PLLatinum 160 MHz Frequency Synthesizer for RF Personal Communications
LMX2305 PLLatinum 550 MHz Frequency Synthesizer for RF Personal Communications
LMX2314 PLLatinum 1.2 GHz Frequency Synthesizer for RF Personal Communications

# Alpha-Numeric Index (Continued)

LMX2315 PLLatinum 1.2 GHz Frequency Synthesizer for RF Personal Communications LMX2320 PLLatinum 2.0 GHz Frequency Synthesizer for RF Personal Communications LMX2325 PLLatinum 2.5 GHz Frequency Synthesizer for RF Personal Communications LMX2330A PLLatinum 2.5 GHz/510 MHz Dual Frequency Synthesizer for RF Personal Communications	1-42 1-42
LMX2331A PLLatinum 2.0 GHz/510 MHz Dual Frequency Synthesizer for RF Personal Communications LMX2332A PLLatinum 1.2 GHz/510 MHz Dual Frequency Synthesizer for RF Personal	1-60
Communications LMX2335 PLLatinum 1.1 GHz/1.1 GHz Dual Frequency Synthesizer for RF Personal Communications	
LMX2336 PLLatinum 2.0 GHz/1.1 GHz Dual Frequency Synthesizer for RF Personal Communications	1-75
LMX2337 PLLatinum 500 MHz/500 MHz Dual Frequency Synthesizer for RF Personal Communications	1-75
LMX2411 Baseband Processor for Radio Communications	1-90
LP2950/A-XX Series of Adjustable Micropower Voltage Regulators	
LP2952 Adjustable Micropower Low-Dropout Voltage Regulator	
LP2952A Adjustable Micropower Low-Dropout Voltage Regulator	
LP2953 Adjustable Micropower Low-Dropout Voltage Regulator	
LP2953A Adjustable Micropower Low-Dropout Voltage Regulator	
LP2956 Dual Micropower Low-Dropout Voltage Regulator	
LP2960 Adjustable Micropower 0.5A Low-Dropout Voltage Regulator	7-75
LP2980 Micropower SOT, 50 mA Ultra Low-Dropout Regulator	
NCL354 Cordless Telephone IC Chipset	8-3
NDS351N N-Channel Logic Level Enhancement Mode Field Effect Transistor	
NDS352P P-Channel Logic Level Enhancement Mode Field Effect Transistor	
NDS355N N-Channel Logic Level Enhancement Mode Field Effect Transistor	
NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor	
NM24C02L 2K-Bit Serial EEPROM (I <sup>2</sup> C Synchronous 2-Wire Bus)	4-54
NM24C04L 4K-Bit Serial EEPROM (I <sup>2</sup> C Synchronous 2-Wire Bus)	
NM24C08L 8K-Bit Serial EEPROM (I <sup>2</sup> C Synchronous 2-Wire Bus)	4-54
NM24C16L 16K-Bit Serial EEPROM (I <sup>2</sup> C Synchronous 2-Wire Bus)	
NM28C64 64K (8K x 8) Parallel Extended Voltage Range CMOS EEPROM	
NM28C64A 64K (8K x 8) Parallel Extended Voltage Range CMOS EEPROM	4-45
NM28C64L 64K (8K x 8) Parallel Extended Voltage Range CMOS EEPROM	
NM29A040 4-Mbit CMOS Serial FLASH E <sup>2</sup> PROM	4-34
NM29N16 16 MBit (2M x 8-Bit) CMOS NAND FLASH E <sup>2</sup> PROM	4-3
	4-66
NM93C46L 1024-Bit Serial EEPROM with Extended Voltage (2.0V to 5.5V) (MICROWIRE Bus	4-66
NM93C56L 2048-Bit Serial EEPROM with Extended Voltage (2.0V to 5.5V) (MICROWIRE Bus	
Interface) NM93C66L 4096-Bit Serial EEPROM with Extended Voltage (2.0V to 5.5V) (MICROWIRE Bus	4-00
Interface).	4-66
NSAM265SF CompactSPEECH Digital Speech Processor	
NSAM265SR CompactSPEECH Digital Speech Processor	


# Personal Wireless Communication System

#### National Semiconductor

#### **Personal Wireless Communication System**

This data book collects into one complete reference National Semiconductor products that meet the needs of OEMs for the wireless industry. This data book includes existing products as well as some products that are in advanced design stages. Future revisions of this data book will include new individual products as well as total system solutions for wireless communications.

The data book is organized around the seven blocks shown in the figure.



#### **Radio Transceiver**

The PLLatinum<sup>™</sup> phase-lock-loop product family consists of single and dual PLLs that operate up to 2.5 GHz. Each of the single and dual mode PLLatinum PLLs was designed with a dual modulus prescaler with 64/65 and 128/129 divide ratios available. PLLatinum PLLs generate a very stable low noise signal making them ideal for AMPS, DECT, GSM, IS-136, and IS-95. Because the PLLs were designed with wireless communication requirements in mind, their use can lead to significant savings in integration time.

The LMX3160 is a single chip transceiver solution for DECT applications. The LMX3160 transmitter includes a 1.1 GHz PLL, a frequency doubler, and a high frequency doubler. The receiver consists of a 2.0 GHz low noise mixer, an intermediate frequency amplifier, a high gain limiting amplifier, a frequency discriminator and a received signal strength indicator (RSSI). The LMX3160's high level of integration and low current consumption make it ideal for DECT and PCS applications.

#### **Baseband Processing**

The LMX2240 Intermediate Frequency Receiver and the LMX2411 Baseband Processor are designed for use in DECT as well as other digital cellular telephone designs. The LMX2240 consists of a high gain limiting amplifier, a frequency discriminator, and a received signal strength indicator (RSSI). The LMX2240 supports single conversion receivers which reduces power requirements, size, and cost.

The LMX2411 contains both transmit and receive functions. The transmitter utilizes a low power high speed digital-to analog converter (DAC) and a mask programmable ROM to generate a Gaussian filter pulse shape. The receiver includes a high speed, low power voltage comparator with DC compensation.

#### **Control and Signal Processing**

The COP-8 family of microcontrollers offers a wide variety of RAM size, ROM size, UART and WATCHDOG<sup>TM</sup> functionality and interrupt sources. All COP-8 microcontrollers are based on the same CMOS process, use MICROWIRE<sup>TM</sup> serial communication, and have the same development tools which allow for significant reductions in design and integration time.

The NSAM265SF Digital Speech Processor with Compact-SPEECH provides digital answering machine functionality by integrating a 16-bit RISC processor and a Digital Signal Processor (DSP) into one chip. CompactSPEECH implements voice compression and decompression, tone detection and generation, time and date stamp and other answering machine functions in firmware to reduce the cost and complexity associated with designing a digital answering machine.

#### **Non-Volatile Memory**

National Semiconductor has a complete line of low voltage EEPROM devices to meet the needs of the wireless communications market. All EEPROMs are designed using a 0.8 micron CMOS process that allows for access times as low as 100 ns with 3.0V operation.

The EEPROM family is a complete line of low voltage low power memory devices. With memory sizes between 2k and 16k and access times between 120 ns 200 ns.

#### Audio Interface

National Semiconductor's Boomer® family of audio products includes the LM4861 low voltage CMOS audio amplifier. The LM4861 is rated at 0.5W into  $8\Omega$  with less than 1% Total Harmonic Distortion (THD). With a voltage range of 2.7V to 5.5V, the LM4861 is ideal for low voltage wireless communication units.

#### **Support Circuitry**

The Tiny CMOS line of rail-to-rail operational amplifiers and the dual and quad rail-to-rail CMOS operational amplifiers in this book are ideal for mobile communications. The Tiny CMOS family provides rail-to-rail input and output, high open loop gain, and low distortion in a SOT 23-5 package. The dual and quad operational amplifiers provide multiple rail-torail input and output operational amplifiers and a high Common-Mode Voltage Range that make them unique and practical for wireless communication designs. This data book includes a listing of the SO-8 family of single and dual CMOS FETs as well as other N and P-channel FETs that are suited for wireless communication products.

#### **Power Management**

National Semiconductor's line of Temperature Sensors, Voltage References, and Low Drop Out Voltage Regulators are ideal for wireless applications. Precision Centigrade Temperature Sensors do not require calibration or trimming. Their accuracy, ±2°C at room temperature, low power, and their small packaging, SOT-23, make them ideal for wireless applications.

Precision Micropower Shunt Voltage References are available in a SOT-23 surface mount package. The LM4040 reduces design complexity by eliminating the need for any external stabilizing capacitor and by being available with several fixed reverse breakdown voltages between 2,500V and 10,000V.

National Semiconductor has a line Micropower Voltage Regulators. Micropower voltage regulators are available with fixed 3.0V, 3.3V and 5.0V outputs or with adjustable output voltages. The LP2950 line guarantees 100 mA output current while the LP2980 line guarantees 50 mA output current.

#### **Complete Cordless Phone Solution**

National Semiconductor has developed a CMOS chipset that includes all major functionality for 46/49 MHz cordless phones. The chipset offers OEMs a compact, low power cordless phone solution that significantly reduces time to market.



# Section 1 Radio Transceiver Components



#### **Section 1 Contents**

PHASE-LOCK-LOOPS	
LMX1501A/LMX1511 PLLatinum 1.1 GHz Frequency Synthesizers for RF Personal	
Communications	1-3
LMX2314/LMX2315 PLLatinum 1.2 GHz Frequency Synthesizers for RF Personal	
Communications	1-22
LMX2301 PLLatinum 160 MHz Frequency Synthesizer for RF Personal Communications	1-40
LMX2305 PLLatinum 550 MHz Frequency Synthesizer for RF Personal Communications	1-41
LMX2320/LMX2325 PLLatinum Frequency Synthesizers for RF Personal Communications	1-42
LMX2330A/LMX2331A/LMX2332A PLLatinum Dual Frequency Synthesizers for RF Personal	
Communications	1-60
LMX2335/LMX2336/LMX2337 PLLatinum Dual Frequency Synthesizers for RF Personal	
Communications	1-75
SINGLE CHIP RADIO TRANSCEIVER	
LMX3160 Single Chip Radio Transceiver	1-90
LOW NOISE AMPLIFIER	
LMX2216 0.1 GHz to 2.0 GHz Low Noise Amplifier/Mixer for RF Personal Communications	1-105
INTERMEDIATE FREQUENCY RECEIVER	
LMX2240 Intermediate Frequency Receiver	1-116
RADIO TRANSCEIVER APPLICATION NOTES	
AN-1000 A Fast Locking Scheme for PLL Frequency Synthesizers	1-126
AN-1001 An Analysis and Performance Evaluation of a Passive Filter Design Technique for	
Charge Pump Phase-Locked Loops	1-131
AN-935 Upgrading from the MB150X to National LMX1501A: Replacement Issues	1-138
AN-908 Specification for the DECT ARI Interface to the Radio Frequency Front End	1-141
AN-885 Introduction to Single Chip Microwave PLLs	1-149
AN-884 Integrated LNA and Mixer Basics	1-154

LMX1501A/LMX151-

National Semiconductor

#### LMX1501A/LMX1511 PLLatinum<sup>™</sup> 1.1 GHz Frequency Synthesizer for RF Personal Communications

#### **General Description**

The LMX1501A and the LMX1511 are high performance frequency synthesizers with integrated prescalers designed for RF operation up to 1.1 GHz. They are fabricated using National's ABiC IV BiCMOS process.

The LMX1501A and the LMX1511 contain dual modulus prescalers which can select either a 64/65 or a 128/129 divide ratio at input frequencies of up to 1.1 GHz. Using a proprietary digital phase locked loop technique, the LMX1501A/11's linear phase detector characteristics can generate very stable, low noise local oscillator signals.

Serial data is transferred into the LMX1501A and the LMX1511 via a three line MICROWIRE™ interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX1501A and the LMX1511 feature very low current consumption, typically 6 mA at 3V.


The LMX1501A is available in a JEDEC 16-pin surface mount plastic package. The LMX1511 is available in a TSSOP 20-pin surface mount plastic package.

#### Features

- RF operation up to 1.1 GHz
- 2.7V to 5.5V operation
- Low current consumption: I<sub>CC</sub> = 6 mA (typ) at V<sub>CC</sub> = 3V
- Dual modulus prescaler: 64/65 or 128/129
- Internal balanced, low leakage charge pump
- Small-outline, plastic, surface mount JEDEC, 0.150"
- wide, (1501A) or TSSOP, 0.173" wide, (1511) package


#### Applications

- Cellular telephone systems (AMPS, NMT, ETACS)
- Portable wireless communications (PCS/PCN, Cordless)
- Advanced cordless telephone systems
- (CT-1/CT-1+, CT-2, ISM902-928)
- Other wireless communication systems



TL/W/12340-1


#### **Block Diagram**



Order Number LMX1501AM or LMX1501AMX


See NS Package Number M16A

#### **Pin Descriptions**



See NS Package Number MTC20

Pin No. Pin No.		Pin Name	1/0	Description				
1501A 1511 1501A/1511		1501A/1511	1/0	Description				
1	1 1 OSC <sub>IN</sub>		Ι	Oscillator input. A CMOS inverting gate input intended for connection to a crystal resonator for operation as an oscillator. The input has a $V_{CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate. May also be used as a buffer for an externally provided reference oscillator.				
2	3	OSCOUT	0	Oscillator output.				
3	4	V <sub>P</sub>		Power supply for charge pump must be $\geq V_{CC}$ .				
4	5	Vcc		Power supply voltage input. Input may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.				
5	6	Do	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.				
6	7	GND		Ground.				
7	8	LD	0	Lock detect. Output provided to indicate when the VCO frequency is in "lock" When the loop is locked, the pin's output is HIGH with narrow low pulses.				
8	10	f <sub>IN</sub>	1	Prescaler input. Small signal input from the VCO.				
9	11	CLOCK	1	High impedance CMOS Clock input. Data is clocked in on the rising edge, in the various counters and registers.				
10	13	DATA	Ι	Binary serial data input. Data entered MSB first. LSB is control bit. High impedance CMOS input.				
11	14	LE	I	Load enable input (with internal pull-up resistor). When LE transitions HIGH, data stored in the shift registers is loaded into the appropriate latch (control bit dependent). Clock must be low when LE toggles high or low. See Serial Data Input Timing Diagram.				
12	15	FC	I	Phase control select (with internal pull-up resistor). When FC is LOW, the polarity of the phase comparator and charge pump combination is reversed.				
x	16	BISW	0	Analog switch output. When LE is HIGH, the analog switch is ON, routing the internal charge pump output through BISW (as well as through D <sub>0</sub> ).				
13		f <sub>r</sub>	0	Monitor pin of phase comparator input. Programmable reference divider output.				
14		f <sub>p</sub>	0	Monitor pin of phase comparator input. Programmable divider output.				
X	17	fout	0	Monitor pin of phase comparator input. CMOS Output.				
15	18	φ <sub>p</sub>	0	Output for external charge pump. $\phi_{\text{p}}$ is an open drain N-channel transistor and requires a pull-up resistor.				
16	20	φr	0	Output for external charge pump. $\phi_r$ is a CMOS logic output.				
X	2,9,12,19	NC		No connect.				




LMX1501A/LMX1511

1

#### Functional Block Diagram (Continued)

LMX1501A/LMX1511



TL/W/12340-4

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.3V to +6.5V
-0.3V to +6.5V
-0.3V to +6.5V
-65°C to +150°C
+ 260°C

# Recommended Operating Conditions

Power Supply Voltage		
V <sub>CC</sub>		2.7V to 5.5V
VP		V <sub>CC</sub> to 5.5V
Operating Temperature (TA)	-4	0°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

#### **Electrical Characteristics** $V_{CC} = 5.0V$ , $V_P = 5.0V$ ; $-40^{\circ}C < T_A < 85^{\circ}C$ , except as specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
lcc	Power Supply Current	$V_{\rm CC} = 3.0 V$		6.0	8.0	mA
		$V_{\rm CC} = 5.0 V$		6.5	8.5	mA
f <sub>IN</sub>	Maximum Operating Frequency		1.1			GHz
fosc	Maximum Oscillator Frequency		20			MHz
fφ	Maximum Phase Detector Frequency		10			MHz
Pf <sub>IN</sub>	Input Sensitivity	$V_{CC} = 2.7V \text{ to } 5.5V$	-10		+6	dBm
Vosc	Oscillator Sensitivity	OSCIN	0.5			V <sub>PP</sub>
VIH	High-Level Input Voltage	•	0.7 V <sub>CC</sub>			V
VIL	Low-Level Input Voltage	•		ł	0.3 V <sub>CC</sub>	, V
l <sub>IH</sub>	High-Level Input Current (Clock, Data)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μΑ
կլ	Low-Level Input Current (Clock, Data)	$V_{\rm IL} = 0V, V_{\rm CC} = 5.5V$	-1.0		1.0	μΑ
чн	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μΑ
t <sub>IL</sub> _		$V_{\rm IL} = 0V, V_{\rm CC} = 5.5V$	-100			μΑ
Iн	High-Level Input Current (LE, FC)	$V_{IH} = V_{CC} = 5.5V$	- 1.0		1.0	μΑ
۱ <sub>IL</sub>	Low-Level Input Current (LE, FC)	$V_{\rm IL} = 0V, V_{\rm CC} = 5.5V$	- 100		1.0	μΑ


\*Except fIN and OSCIN

-

# LMX1501A/LMX1511


Symbol	Parameter	Conditions	Min	Тур	Max	Units
IDo-source	Charge Pump Output Current	$V_{D_0} = V_P/2$	1. A. 1997	-5.0		mA
I <sub>Do-sink</sub>		$V_{D_0} = V_P/2$		5.0	1	mA
l <sub>Do</sub> -Tri	Charge Pump TRI-STATE® Current	$0.5V \le V_{D_0} \le V_P - 0.5V$ T = 25°C	-5.0		5.0	'nA
VOH	High-Level Output Voltage	$I_{OH} = -1.0 \text{ mA}^{**}$	V <sub>CC</sub> - 0.8			v
VOL	Low-Level Output Voltage	I <sub>OL</sub> = 1.0 mA**			0.4	V
V <sub>OH</sub>	High-Level Output Voltage (OSC <sub>OUT</sub> )	I <sub>OH</sub> = -200 μA	V <sub>CC</sub> - 0.8			V
VOL	Low-Level Output Voltage (OSC <sub>OUT</sub> )	I <sub>OL</sub> = 200 μA			0.4	• • • <b>v</b>
IOL	Open Drain Output Current ( $\phi_p$ )	$V_{CC} = 5.0V, V_{OL} = 0.4V$	1.0			mA
юн	Open Drain Output Current ( $\phi_p$ )	V <sub>OH</sub> = 5.5V		1	100	μA
RON	Analog Switch ON Resistance (1511)			100		Ω
tcs	Data to Clock Set Up Time	See Data Input Timing	50			ns
tсн	Data to Clock Hold Time	See Data Input Timing	10		1. S.	ns
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	50			ns
tCWL	Clock Pulse Width Low	See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Enable Set Up Time	See Data Input Timing	50			ns
tEW	Enable Pulse Width	See Data Input Timing	50	1.1		ns

\*Except OSCOUT




1-9

1



1-10




1-11

U


#### **Functional Description**

The simplified block diagram below shows the 19-bit data register, the 14-bit R Counter and the S Latch, and the 18-bit N Counter (intermediate latches are not shown). The data stream is clocked (on the rising edge) into the DATA input, MSB first. If the Control Bit (last bit input) is HIGH, the DATA is transferred into the R Counter (programmable reference divider) and the S Latch (prescaler select: 64/65 or 128/129). If the Control Bit (LSB) is LOW, the DATA is transferred into the N Counter (programmable divider).



#### PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) AND PRESCALER SELECT (S LATCH)

If the Control Bit (last bit shifted into the Data Register) is HIGH, data is transferred from the 19-bit shift register into a 14-bit latch (which sets the 14-bit R Counter) and the 1-bit S Latch (S15, which sets the prescaler: 64/65 or 128/129). Serial data format is shown below.



TL/W/12340-20

## 14-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
3	0	0	0	0	0	0	0	0	0	0	0	Ó	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	• .	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1


Notes: Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 16383

S1 to S14: These bits select the divide ratio of the programmable reference divider.

C: Control bit (set to HIGH level to load R counter and S Latch) Data is shifted in MSB first.

#### 1-BIT PRESCALER SELECT (S LATCH)




# LMX1501A/LMX1511

#### Functional Description (Continued)

#### PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bit (last bit shifted into the Data Register) is LOW, data is transferred from the 19-bit shift register into a 7-bit latch (which sets the 7-bit Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter). Serial data format is shown below.



Note: S8 to S18: Programmable counter divide ratio control bits (3 to 2047)

### 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	· 0,	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: Divide ratio: 0 to 127

B≥A

#### 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)


Divide Ratio B	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
3	.0	0	0	0	0	0	Ó	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	٠	÷.	٠	٠	•	•
2047	1	1	1	1	1	1	1	1	. 1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited) B > A

#### PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$ 

- f<sub>VCO</sub>: Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter  $(0 \le A \le 127, A \le B)$
- fOSC: Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16383)
- P: Preset modulus of dual modulus prescaler (64 or 128)



Notes: Parenthesis data indicates programmable reference divider data. Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V<sub>CC</sub>/2. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V @ V<sub>CC</sub> = 2.7V and 2.6V @ V<sub>CC</sub> = 5.5V.

#### **Phase Characteristics**


In normal operation, the FC pin is used to reverse the polarity of the phase detector. Both the internal and any external charge pump are affected.

Depending upon VCO characteristics, FC pin should be set accordingly:

When VCO characteristics are like (1), FC should be set HIGH or OPEN CIRCUIT;


When VCO characteristics are like (2), FC should be set LOW.

When FC is set HIGH or OPEN CIRCUIT, the monitor pin of the phase comparator input,  $f_{out}$ , is set to the reference divider output,  $f_r$ . When FC is set LOW,  $f_{out}$  is set to the programmable divider output,  $f_p$ .



12 43 4

#### PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS




Notes: Phase difference detection range:  $-2\pi$  to  $+2\pi$ 

The minimum width pump up and pump down current pulses occur at the Do pin when the loop is locked.

FC = HIGH

#### Analog Switch (1511 only)


The analog switch is useful for radio systems that utilize a frequency scanning mode and a narrow band mode. The purpose of the analog switch is to decrease the loop filter time constant, allowing the VCO to adjust to its new frequency in a shorter amount of time. This is achieved by adding another filter stage in parallel. The output of the charge pump is normally through the  $D_o$  pin, but when LE is set HIGH, the charge pump output also becomes available at BISW. A typical circuit is shown below. The second filter stage (LPF-2) is effective only when the switch is closed (in the scanning mode).



TL/W/12340-25

#### **Typical Crystal Oscillator Circuit**


A typical circuit which can be used to implement a crystal oscillator is shown below.






#### **Typical Lock Detect Circuit**

A lock detect circuit is needed in order to provide a steady LOW signal when the PLL is in the locked state. A typical circuit is shown below.






#### **Operational Notes:**

\*VCO is assumed AC coupled.

\*\*R<sub>IN</sub> increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10Ω to 200Ω depending on the VCO power level. f<sub>IN</sub> RF impedance ranges from 40Ω to 100Ω.

\*\*\*50Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC<sub>IN</sub> may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See *Figure* below)



TL/W/12340-29


Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.

This is a static sensitive device. It should be handled only at static free work stations.

#### **Application Information** LOOP FILTER DESIGN A block diagram of the basic phase locked loop is shown. PUMP PHASE DETECTOR φp LOOP FILTER VCO 1/RD. Φ Z(s) four φ. REFERENCE fp CRYSTAL DIVIDER REFERENCE reference frequency Frequency Synthesizer 1/N fref MAIN DIVIDER

FIGURE 1. Basic Charge Pump Phase Locked Loop

An example of a passive loop filter configuration, including the transfer function of the loop filter, is shown in *Figure 2*.




#### FIGURE 2. 2nd Order Passive Filter

Define the time constants which determine the pole and zero frequencies of the filter transfer function by letting


$$T2 = R2 \bullet C2 \tag{1a}$$

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(1b)

The PLL linear model control circuit is shown along with the open loop transfer function in *Figure 3*. Using the phase detector and VCO gain constants [K $\phi$  and K<sub>VCO</sub>] and the loop filter transfer function [Z(s)], the open loop Bode plot can be calculated. The loop bandwidth is shown on the Bode plot ( $\omega$ p) as the point of unity gain. The phase margin is shown to be the difference between the phase at the unity gain point and  $-180^\circ$ .



 $\begin{array}{l} \mbox{Open Loop Gain} = \ensuremath{\theta_{\theta}} &= \mbox{H(s) G(s)} \\ = \ensuremath{K_{\varphi}} & \mbox{Z(s) K_{VCO}/Ns} \\ \mbox{Closed Loop Gain} = \ensuremath{\theta_{0}}/\ensuremath{\theta_{i}} &= \mbox{G(s)}/[1 + \ensuremath{H(s)} & \mbox{G(s)}] \\ \end{array}$ 



#### FIGURE 3. Open Loop Transfer Function

Thus we can calculate the 3rd order PLL Open Loop Gain in terms of frequency

$$\mathbf{G}(\mathbf{s}) \bullet \mathbf{H}(\mathbf{s})|_{\mathbf{s}} = \mathbf{j} \bullet \boldsymbol{\omega} = \frac{-\mathbf{K}\boldsymbol{\phi} \bullet \mathbf{K}_{\mathbf{VCO}} \left(\mathbf{1} + \mathbf{j}\boldsymbol{\omega} \bullet \mathbf{T2}\right)}{\boldsymbol{\omega}^{2}\mathbf{C1} \bullet \mathbf{N}(\mathbf{1} + \mathbf{j}\boldsymbol{\omega} \bullet \mathbf{T1})} \bullet \frac{\mathbf{T1}}{\mathbf{T2}} \quad (2)$$

From equation 2 we can see that the phase term will be dependent on the single pole and zero such that

 $\phi(\omega) = \tan^{-1} (\omega \bullet T2) - \tan^{-1} (\omega \bullet T1) + 180^{\circ} \quad (3)$ By setting

$$\frac{\mathrm{d}\phi}{\mathrm{d}\omega} = \frac{\mathrm{T2}}{1+(\omega\bullet\mathrm{T2})^2} - \frac{\mathrm{T1}}{1+(\omega\bullet\mathrm{T1})^2} = 0 \tag{4}$$

we find the frequency point corresponding to the phase inflection point in terms of the filter time constants T1 and T2. This relationship is given in equation 5.

$$\omega_{\rm p} = 1/\sqrt{T2 \bullet T1} \tag{5}$$

For the loop to be stable the unity gain point must occur before the phase reaches -180 degrees. We therefore want the phase margin to be at a maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives

$$C1 = \frac{K\phi \bullet K_{VCO} \bullet T1}{\omega_p^2 \bullet N \bullet T2} \left\| \frac{(1 + j\omega_p \bullet T2)}{(1 + j\omega_p \bullet T1)} \right\|$$
(6)

LMX1501A/LMX1511

TL/W/12340-30

Ν

#### Application Information (Continued)

Therefore, if we specify the loop bandwidth,  $\omega_{\rm p}$ , and the phase margin,  $\phi_{\rm D}$ , Equations 1 through 6 allow us to calculate the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec\phi_p - \tan\phi_p}{\omega_p}$$
(7)

$$T2 = \frac{1}{\omega_p^2 \bullet T1}$$
(8)

From the time constants T1, and T2, and the loop bandwidth,  $\omega_{\rm D}$ , the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_{p}^{2} \bullet N} \sqrt{\frac{1 + (\omega_{p} \bullet T2)^{2}}{1 + (\omega_{p} \bullet T1)^{2}}}$$
(9)

$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right) \tag{10}$$

$$R2 = \frac{12}{C2}$$
 (11)

K<sub>VCO</sub> (MHz/V) Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The frequency vs voltage tuning ratio. Phase detector/charge pump gain Kφ (mA) constant. The ratio of the current out-

put to the input phase differential.

Main divider ratio. Equal to RFopt/fref Radio Frequency output of the VCO at RFopt (MHz) which the loop filter is optimized.

fref (kHz) Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing.

In choosing the loop filter components a trade off must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result.

#### THIRD ORDER FILTER

A low pass filter section may be needed for some applications that require additional rejection of the reference sidebands, or spurs. This configuration is given in Figure 4. In order to compensate for the added low pass section, the component values are recalculated using the new open loop unity gain frequency. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2.

The added attenuation from the low pass filter is:

ATTEN = 20 log[
$$(2\pi f_{ref} \bullet R3 \bullet C3)^2 + 1$$
] (12)

Defining the additional time constant as

$$T3 = R3 \bullet C3 \tag{13}$$

Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10^{\text{ATTEN}/20} - 1}{(2\pi \bullet f_{\text{ref}})^2}}$$
(14)

We then use the calculated value for loop bandwidth  $\omega_{c}$  in equation 11, to determine the loop filter component values in equations 15-17.  $\omega_c$  is slightly less than  $\omega_p$ , therefore the frequency jump lock time will increase.

$$T2 = \frac{1}{\omega_c^{2} \bullet (T1 + T3)}$$
(15)  
$$\omega_c = \frac{\tan\phi \bullet (T1 + T3)}{[(T1 + T3)^2 + T1 \bullet T3]} \bullet \left[ \sqrt{1 + \frac{(T1 + T3)^2 + T1 \bullet T3}{[\tan\phi \bullet (T1 + T3)]^2}} - 1 \right]$$
(16)

$$C1 = \frac{T1}{T2} \bullet \frac{K_{\phi} \bullet K_{VCO}}{\omega_{c}^{2} \bullet N} \bullet \left[ \frac{(1 + \omega_{c}^{2} \bullet T2^{2})}{(1 + \omega_{c}^{2} \bullet T1^{2})(1 + \omega_{c}^{2} \bullet T3^{2})} \right]^{\frac{1}{2}}$$

(17)

#### Application Information (Continued)

Example #1  $K_{VCO} = 19.3 \text{ MHz/V}$   $K_{\phi} = 5 \text{ mA (Note 1)}$   $RF_{opt} = 886 \text{ MHz}$   $F_{ref} = 25 \text{ kHz}$   $N = RF_{opt}/f_{ref} = 35440$   $\omega_p = 2\pi * 5 \text{ kHz} = 3.1415e4$   $\phi_p = 43^{\circ}$ ATTEN = 10 dB

$$T1 = \frac{\sec\phi_p - \tan\phi_p}{\omega_p} = 1.38e - 5$$
  

$$T3 = \sqrt{\frac{10(10/20) - 1}{(2\pi \cdot 25e3)^2}} = 9.361e - 6$$
  

$$\omega_c = \frac{(\tan 43^\circ) \cdot (1.38e - 5 + 9.361e - 6)}{(1.38e - 5 + 9.361e - 6)^2 + 1.38e - 5 \cdot 9.361e - 6)}$$

$$\left[\sqrt{1 + \frac{(1.38e - 5 + 9.361e - 6)^2 + 1.38e - 5 \cdot 9.361e - 6}{[(\tan 43^\circ) \cdot (1.38e - 5 + 9.361e - 6)]^2}} - 1\right]$$

$$T2 = \frac{1.38e - 5}{(1.8101e4)^2 \cdot (1.38e - 5 + 9.361e - 6)} = 1.318e - 4$$

$$C1 = \frac{1.38e - 5}{1.318e - 4} \frac{(5e - 3) \cdot 19.3e6}{(1.8101e4)^2 \cdot (35440)} \cdot \left[\frac{[1 + (1.8101e4)^2 \cdot (1.318e - 4)^2]}{[1 + (1.8101e4)^2 \cdot (1.38e - 5)^2][1 + (1.8101e4)^2 \cdot (9.361e - 6)^2]}\right]^{\frac{1}{2}}$$

$$= 2.153 \text{ nF}$$


C2 = 2.153 nF 
$$\left(\frac{1.318e - 4}{1.384e - 5} - 1\right)$$
 = 18.35 nF  
R2 =  $\frac{1.318e - 4}{18.35e - 9}$  = 7.18 kΩ

if we choose R3 = 120k; then C3 =  $\frac{9.361e-6}{120e3}$  = 78 pF.

Converting to standard component values gives the following filter values, which are shown in *Figure 4*.

 $\begin{array}{l} \text{C1} = 2200 \text{ pF} \\ \text{R2} = 8.2 \text{ k}\Omega \\ \text{C2} = 0.018 \text{ }\mu\text{F} \\ \text{R3} = 120 \text{ }k\Omega \\ \text{C3} = 78 \text{ pF} \end{array}$ 

Note 1: See related equation for K\_{\varphi} In Charge Pump Current Specification Definitions. For this example Vp = 5.0V. The value for K\_{\varphi} can then be approximated using the curves in the Typical Performance Characteristics for Charge Pump Current vs D<sub>0</sub> Voltage. The units for K\_{\varphi} are in mA. You may also use K\_{\varphi} = (5 mA/2\pi rad), but in this case you must convert K<sub>VCO</sub> to (rad/V) multiplying by  $2\pi$ .




TL/W/12340-41






# Application Information (Continued)







The reference spurious level is < -66 dBc, due to the loop filter attenuation and the low spurious noise level of the LMX1511.



The phase noise level at 150 Hz offset is -75.5 dBc/Hz.





Of concern in any PLL loop filter design is the time it takes to lock in to a new frequency when switching channels. *Figure 8* shows the switching waveforms for a frequency jump of 857 MHz–915 MHz. By narrowing the frequency span of the HP53310A Modulation Domain Analyzer enables evaluation of the frequency lock time to within  $\pm 1$  kHz. The lock time is seen to be < 1.6 ms for a frequency jump of 58 MHz.

# LMX1501A/LMX1511

#### Application Information (Continued) EXTERNAL CHARGE PUMP

The LMX PLLatimum series of frequency synthesizers are equipped with an internal balanced charge pump as well as outputs for driving an external charge pump. Although the superior performance of NSC's on board charge pump eliminates the need for an external charge pump in most applications, certain system requirements are more stringent. In these cases, using an external charge pump allows the designer to take direct control of such parameters as charge pump voltage swing, current magnitude, TRI-STATE leakage, and temperature compensation.

One possible architecture for an external charge pump current source is shown in *Figure 9*. The signals  $\phi_p$  and  $\phi_r$  in the diagram, correspond to the phase detector outputs of the LMX1501/1511 frequency synthesizers. These logic signals are converted into current pulses, using the circuitry shown in *Figure 9*, to enable either charging or discharging of the loop filter components to control the output frequency of the PLL.

Referring to *Figure 9*, the design goal is to generate a 5 mA current which is relatively constant to within 5V of the power supply rail. To accomplish this, it is important to establish as large of a voltage drop across R5, R8 as possible without saturating Q2, Q4. A voltage of approximately 300 mV provides a good compromise. This allows the current source reference being generated to be relatively repeatable in the absence of good Q1, Q2/Q3, Q4 matching. (Matched transistor pairs is recommended.) The  $\phi p$  and  $\phi r$  outputs are rated for a maximum output load current of 1 mA while 5 mA current sources are desired. The voltages developed across R4, 9 will consequently be approximately 258 mV, or 42 mV  $\langle$  R8, 5, due to the current density differences  $\{0.026^*1n(5mA/1), mA\}$ 

In order to calculate the value of R7 it is necessary to first estimate the forward base to emitter voltage drop (Vfn,p) of the transistors used, the V<sub>OL</sub> drop of  $\phi p$ , and the V<sub>OH</sub> drop of  $\phi r's$  under 1 mA loads. ( $\phi p's V_{OL} < 0.1V$  and  $\phi r;s V_{OH} < 0.1V$ .)

Knowing these parameters along with the desired current allow us to design a simple external charge pump. Separating the pump up and pump down circuits facilitates the nodal analysis and give the following equations.


$$\begin{split} \mathsf{R}_4 &= \frac{\mathsf{V}_{\mathsf{R5}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{source}}}{\mathsf{i}_{\mathsf{p}\;\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_9 &= \frac{\mathsf{V}_{\mathsf{R8}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{sink}}}{\mathsf{i}_{\mathsf{n}\;\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_5 &= \frac{\mathsf{V}_{\mathsf{R5}} \bullet (\beta_\mathsf{p} + \mathsf{1})}{\mathsf{i}_{\mathsf{p}\;\mathsf{max}} \bullet (\beta_\mathsf{p} + \mathsf{1}) - \mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_8 &= \frac{\mathsf{V}_{\mathsf{R8}} \bullet (\beta_\mathsf{n} + \mathsf{1})}{\mathsf{i}_{\mathsf{r}\;\mathsf{max}} \bullet (\beta_\mathsf{n} + \mathsf{1}) - \mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_6 &= \frac{(\mathsf{V}_\mathsf{p} - \mathsf{V}_{\mathsf{VOL}} \diamond \mathsf{p}) - (\mathsf{V}_{\mathsf{R5}} + \mathsf{Vfp})}{\mathsf{i}_{\mathsf{p}\;\mathsf{max}}} \\ \mathsf{R}_7 &= \frac{(\mathsf{V}_\mathsf{p} - \mathsf{V}_{\mathsf{VOH}} \diamond \mathsf{p}) - (\mathsf{V}_{\mathsf{R8}} + \mathsf{Vfn})}{\mathsf{i}_{\mathsf{max}}} \end{split}$$

#### EXAMPLE

Typical Device Parameters  $\beta_n = 100, \beta_p = 50$ Typical System Parameters  $V_p = 5.0V;$   $V_{cntl} = 0.5V - 4.5;$  $V_{\phi p} = 0.0V, V_{\phi r} = 0.0V, V_{\phi r}$ 

Design Parameters

 $\begin{array}{l} \beta_{n} = 100, \, \beta_{p} = 50 \\ V_{p} = 5.0V; \\ V_{cntl} = 0.5V - 4.5V; \\ V_{\phi p} = 0.0V, \, V_{\phi r} = 5.0V \\ I_{SINK} = I_{SOURCE} = 5.0 \, \text{mA}; \\ V_{fn} = V_{fp} = 0.8V \\ I_{rmax} = I_{pmax} = 1 \, \text{mA} \\ V_{R8} = V_{R5} = 0.3V \\ V_{OL\phi p} = V_{OH\phi r} = 100 \, \text{mV} \end{array}$ 



Therefore select

$$\begin{aligned} \mathsf{R}_4 &= \mathsf{R}_9 = \frac{0.3 \mathsf{V} - 0.026 \bullet \mathsf{1n}(5.0 \ \mathsf{mA}/1.0 \ \mathsf{mA})}{5 \ \mathsf{mA}} = 51.6\Omega \\ \mathsf{R}_5 &= \frac{0.3 \mathsf{V} \bullet (50 + 1)}{1.0 \ \mathsf{mA} \bullet (50 + 1) - 5.0 \ \mathsf{mA}} = 332\Omega \\ \mathsf{R}_8 &= \frac{0.3 \mathsf{V} \bullet (100 - 1)}{1.0 \ \mathsf{mA} \bullet (100 + 1) - 5.0 \ \mathsf{mA}} = 315.6\Omega \\ \mathsf{R}_6 &= \mathsf{R}_7 = \frac{(5 \mathsf{V} - 0.1 \mathsf{V}) - (0.3 \mathsf{V} + 0.8 \mathsf{V})}{1.0 \ \mathsf{mA}} = 3.8 \ \mathsf{k}\Omega \end{aligned}$$

National Semiconductor

#### LMX2314/LMX2315 PLLatinum™ 1.2 GHz Frequency Synthesizer for RF Personal Communications

#### **General Description**

The LMX2314 and the LMX2315 are high performance frequency synthesizers with integrated prescalers designed for RF operation up to 1.2 GHz. They are fabricated using National's ABiC IV BiCMOS process.

The LMX2314 and the LMX2315 contain dual modulus prescalers which can select either a 64/65 or a 128/129 divide ratio at input frequencies of up to 1.2 GHz. Using a proprietary digital phase locked loop technique; the LMX2314/15's linear phase detector characteristics can generate very stable, low noise local oscillator signals.

Serial data is transferred into the LMX2314 and the LMX2315 via a three line MICROWIRETM interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2314 and the LMX2315 feature very low current consumption, typically 6 mA at 3V.


The LMX2314 is available in a JEDEC 16-pin surface mount plastic package. The LMX2315 is available in a TSSOP 20-pin surface mount plastic package.


#### **Features**


- RF operation up to 1.2 GHz
- 2.7V to 5.5V operation
- Low current consumption: I<sub>CC</sub> = 6 mA (typ) at V<sub>CC</sub> = 3V
- Dual modulus prescaler: 64/65 or 128/129
- Internal balanced, low leakage charge pump
- Power down feature for sleep mode:  $I_{CC} = 30 \ \mu A$  (typ) at  $V_{CC} = 3V$
- Small-outline, plastic, surface mount JEDEC, 0.150" wide, (2314) or TSSOP, 0.173" wide, (2315) package

#### Applications

- Cellular telephone systems (GSM, IS-54, IS-95, RCR-27)
- Portable wireless communications (DECT, ISM902-928 CT-2)
- Other wireless communication systems







#### 20-Lead (0.173" Wide) Thin Shrink Small Outline Package (TM) Order Number LMX2315TM or LMX2315TMX See NS Package Number MTC20


#### **Pin Descriptions**

Pin No. Pin No. Pin Name		1/0	Description				
2314	2315	2314/2315	1/0	Description			
1	1	OSC <sub>IN</sub>	1	Oscillator input. A CMOS inverting gate input intended for connection to a crystal resonator for operation as an oscillator. The input has a V <sub>CC</sub> /2 input threshold and can be driven from an external CMOS or TTL logic gate. May also be used as a buffer for an externally provided reference oscillator.			
2	3	OSCOUT	0	Oscillator output.			
3	4	VP		Power supply for charge pump. Must be $\geq V_{CC}$ .			
4	5	V <sub>CC</sub>		Power supply voltage input. Input may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.			
5	6	Do	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.			
6	7	GND		Ground.			
7	8	LD	0	Lock detect. Output provided to indicate when the VCO frequency is in "lock". When the loop is locked, the pin's output is HIGH with narrow low pulses.			
8	10	f <sub>IN</sub>	1	Prescaler input. Small signal input from the VCO.			
9	11	CLOCK	1	High impedance CMOS Clock input. Data is clocked in on the rising edge, into the various counters and registers.			
10	13	DATA	1	Binary serial data input. Data entered MSB first. LSB is control bit. High impedance CMOS input.			
11	14	LE	Ι	Load enable input (with internal pull-up resistor). When LE transitions HIGH, data stored in the shift registers is loaded into the appropriate latch (control bit dependent). Clock must be low when LE toggles high or low. See Serial Data Input Timing Diagram.			
12	15	FC	1	Phase control select (with internal pull-up resistor). When FC is LOW, the polarity of the phase comparator and charge pump combination is reversed.			
x	16	BISW	0	Analog switch output. When LE is HIGH, the analog switch is ON, routing the internal charge pump output through BISW (as well as through $D_0$ ).			
13	17	fout	0	Monitor pin of phase comparator input. CMOS output.			
14	18	фр	0	Output for external charge pump, $\phi_{\text{p}}$ is an open drain N-channel transistor and requires a pull-up resistor.			
15	19	PWDN	Ι	Power Down (with internal pull-up resistor). PWDN = HIGH for normal operation. PWDN = LOW for power saving. Power down function is gated by the return of the charge pump to a TRI-STATE condition.			
16	20	φr	0	Output for external charge pump. $\phi_r$ is a CMOS logic output.			
Х	2,9,12	NC		No connect.			

LMX2314/LMX2315



#### **Functional Block Diagram**



#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ower Supply Voltage	
Vcc	-0.3V to +6.5V
VP	-0.3V to +6.5V
oltage on Any Pin	
with $GND = 0V(V_I)$	-0.3V to +6.5V
orage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
ad Temperature (TL) (solder, 4 sec	.) + 260°C
orage Temperature Range (T <sub>S</sub> )	-65°C to +15

# Recommended Operating Conditions

Power Supply Voltage	
Vcc	2.7V to 5.5V
VP	V <sub>CC</sub> to +5.5V
Operating Temperature (T <sub>A</sub> )	-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

#### **Electrical Characteristics** $V_{CC} = 5.0V$ , $V_P = 5.0V$ ; $-40^{\circ}C < T_A < 85^{\circ}C$ , except as specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
lcc	Power Supply Current	$V_{CC} = 3.0V$		6.0	8.0	mΑ	
		$V_{\rm CC} = 5.0 V$		6.5	8.5	mA	
ICC-PWDN	Power Down Current	$V_{CC} = 3.0V$		30	180	μA	
		$V_{CC} = 5.0V$		60	350	μA	
fin	Maximum Operating Frequency		1.2			GHz	
fosc	Maximum Oscillator Frequency		20			MHz	
		No Load on OSC Out	40	·.	··· .	MHz	
f <sub>¢</sub>	Maximum Phase Detector Frequency	· · · · · · · · · · · · · · · · · · ·	10		·	MHz	
Pf <sub>IN</sub>	Input Sensitivity	$V_{CC} = 2.7V \text{ to } 3.3V$	- 15		+6	dBm	
		$V_{CC} = 3.3V \text{ to } 5.5V$	-10		+6		
Vosc	Oscillator Sensitivity	OSCIN	0.5	1	.	Vpp	
VIH	High-Level Input Voltage	•	0.7 V <sub>CC</sub>	·		V	
VIL	Low-Level Input Voltage	•			0.3 V <sub>CC</sub>	V	
l <sub>IH</sub> :	High-Level Input Current (Clock, Data)	$V_{\rm IH} = V_{\rm CC} = 5.5 V$			1.0	μA	
ΙL	Low-Level Input Current (Clock, Data)	$V_{\rm IL} = 0V, V_{\rm CC} = 5.5V$	-1.0	_	1.0	μA	
lih .	Oscillator Input Current	$V_{\rm IH} = V_{\rm CC} = 5.5 V$			100	μA	
1 <sub>IL</sub>		$V_{\rm IL} = 0V, V_{\rm CC} = 5.5V$	-100			μΑ	
lін	High-Level Input Current (LE, FC)	$V_{\rm IH} = V_{\rm CC} = 5.5 V$	-1.0		1.0	μA	
l <sub>IL</sub>	Low-Level Input Current (LE, FC)	$V_{\rm IL} = 0V, V_{\rm CC} = 5.5V$	-100		1.0	μA	


\*Except fIN and OSCIN

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IDo-source	Charge Pump Output Current	$V_{D_0} = V_P/2$	•	-5.0	· •	mA
I <sub>Do</sub> -sink		$V_{D_0} = V_P/2$		5.0		mA
I <sub>Do</sub> -Tri	Charge Pump TRI-STATE® Current	$\begin{array}{l} 0.5 V \leq V_{D_0} \leq V_P - 0.5 V \\ T = 85^\circ C \end{array}$	-2.5		2.5	nA
I <sub>Do</sub> vs V <sub>Do</sub>	Charge Pump Output Current Magnitude Variation vs Voltage (Note 1)	$\begin{array}{l} 0.5V \leq V_{D_0} \leq V_P - 0.5V \\ T = 25^\circ C \end{array}$			15	%
I <sub>Do</sub> -sink vs I <sub>Do</sub> -source	Charge Pump Output Current Sink vs Source Mismatch (Note 2)	V <sub>Do</sub> = V <sub>P</sub> /2 T = 25°C			10	%
l <sub>Do</sub> vs T	Charge Pump Output Current Magnitude Variation vs Temperature (Note 3)	$-40^{\circ}C < T < 85^{\circ}C$ $V_{D_0} = V_P/2$		10		%
V <sub>OH</sub>	High-Level Output Voltage	$I_{OH} = -1.0 \text{ mA}^{**}$	V <sub>CC</sub> - 0.8			V
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 1.0 mA**			0.4	V
V <sub>OH</sub>	High-Level Output Voltage (OSC <sub>OUT</sub> )	I <sub>OH</sub> = -200 μA	V <sub>CC</sub> - 0.8			V
V <sub>OL</sub>	Low-Level Output Voltage (OSC <sub>OUT</sub> )	i <sub>OL</sub> = 200 μA			0.4	V
IOL	Open Drain Output Current ( $\phi_p$ )	$V_{CC} = 5.0V, V_{OL} = 0.4V$	1.0			mA
юн	Open Drain Output Current ( $\phi_p$ )	V <sub>OH</sub> = 5.5V			100	μΑ
R <sub>ON</sub>	Analog Switch ON Resistance (2315)			100		Ω
tcs	Data to Clock Set Up Time	See Data Input Timing	50			ns
tсн	Data to Clock Hold Time	See Data Input Timing	10			ns
tсwн	Clock Pulse Width High	See Data Input Timing	50			nś
tCWL	Clock Pulse Width Low	See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Enable Set Up Time	See Data Input Timing	50			ns
t <sub>EW</sub>	Enable Pulse Width	See Data Input Timing	50			ns


\*\*Except OSC<sub>OUT</sub>


Notes 1, 2, 3: See related equations in Charge Pump Current Specification Definitions





1-27






Note 2: Sensitivity limit is reached when the error of the divided RF output, fourt, is greater than or equal to 1 Hz.

#### **Functional Description**


LMX2314/LMX2315

The simplified block diagram below shows the 19-bit data register, the 14-bit R Counter and the S Latch, and the 18-bit N Counter (intermediate latches are not shown). The data stream is clocked (on the rising edge) into the DATA input, MSB first. If the Control Bit (last bit input) is HIGH, the DATA is transferred into the R Counter (programmable reference divider) and the S Latch (prescaler select: 64/65 or 128/129). If the Control Bit (LSB) is LOW, the DATA is transferred into the N Counter (programmable divider).



#### PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) AND PRESCALER SELECT (S LATCH)

If the Control Bit (last bit shifted into the Data Register) is HIGH, data is transferred from the 19-bit shift register into a 14-bit latch (which sets the 14-bit R Counter) and the 1-bit S Latch (S15, which sets the prescaler: 64/65 or 128/129). Serial data format is shown below.



Divide ratio of the programmable reference divider

TL/W/11766-6

## 14-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	Ö	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	٠	• .	•	•	•	•	•	•	٠	•	•	•
16383	1	1	1	1	.1	1	1	1	-1	1	1	1	1	1

Notes: Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 16383

S1 to S14: These bits select the divide ratio of the programmable reference divider.

C: Control bit (set to HIGH level to load R counter and S Latch) Data is shifted in MSB first.


#### 1-BIT PRESCALER SELECT (S LATCH)

Prescaler Select P	S 15
128/129	0
64/65	1

#### Functional Description (Continued)

#### PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bit (last bit shifted into the Data Register) is LOW, data is transferred from the 19-bit shift register into a 7-bit latch (which sets the 7-bit Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter). Serial data format is shown below.



Note: S8 to S18: Programmable counter divide ratio control bits (3 to 2047)

## 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	٠	•	•	•
127	1	1	1	1	1	1	1

Note: Divide ratio: 0 to 127

B≥A

## 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)


Divide Ratio B	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10-	S 9	S 8
3	0	0	0	0	0	0	0	0	Ö	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	.1	1	1	1	1.	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)  $B \ge A$ 

#### PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$ 

- fvCO: Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter  $(0 \le A \le 127, A \le B)$
- f<sub>OSC</sub>: Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16383)
- P: Preset modulus of dual modulus prescaler (64 or 128)



Notes: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V<sub>CC</sub>/2. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V @ V<sub>CC</sub> = 2.7V and 2.6V @ V<sub>CC</sub> = 5.5V.

#### **Phase Characteristics**

In normal operation, the FC pin is used to reverse the polarity of the phase detector. Both the internal and any external charge pump are affected.

Depending upon VCO characteristics, FC pin should be set accordingly:

When VCO characteristics are like (1), FC should be set HIGH or OPEN CIRCUIT;


When VCO characteristics are like (2), FC should be set LOW.

When FC is set HIGH or OPEN CIRCUIT, the monitor pin of the phase comparator input,  $f_{out}$ , is set to the reference divider output,  $f_r$ . When FC is set LOW,  $f_{out}$  is set to the programmable divider output,  $f_p$ .

VCO Characteristics

 $i \in \mathbb{N}^{n}$ 

#### PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS




Notes: Phase difference detection range:  $-2\pi$  to  $+2\pi$ 

The minimum width pump up and pump down current pulses occur at the Do pin when the loop is locked.

FC = HIGH

### Analog Switch (2315 only)


The analog switch is useful for radio systems that utilize a frequency scanning mode and a narrow band mode. The purpose of the analog switch is to decrease the loop filter time constant, allowing the VCO to adjust to its new frequency in a shorter amount of time. This is achieved by adding another filter stage in parallel. The output of the charge pump is normally through the D<sub>o</sub> pin, but when LE is set HIGH, the charge pump output also becomes available at BISW. A typical circuit is shown below. The second filter stage (LPF-2) is effective only when the switch is closed (in the scanning mode).



#### TL/W/11766-11


### **Typical Crystal Oscillator Circuit**

A typical circuit which can be used to implement a crystal oscillator is shown below.



#### **Typical Lock Detect Circuit**

A lock detect circuit is needed in order to provide a steady LOW signal when the PLL is in the locked state. A typical circuit is shown below.




ſ

LMX2314/LMX2315

#### **Typical Application Example** External Charge Pump Circuit (optional, see text) FROM CONTROLLER BISW PWDN Φρ four FC LE DATA NC CLOCK 16/20 14/18 X/16 12/15 11/14 10/13 15/19 13/17 X/12 9/11 LMX2314/2315 1/1 X/2 2/3 4/5 5/6 6/7 7/8 X/9 8/10 3/4 osc<sub>out</sub> NC OSCIN NC GND LD V. Vcc D, f<sub>IN</sub> 1000p R<sub>in</sub>\*\* \*\*\* ş 51Ω 100p 0.1 ٥ LOCK DETECT CIRCUIT LOCK DETECT CRYSTAL OSC. (SEE TEXT) INPUT **R**.3 VC0\* 100 pF R2 C 1 **Operational Notes:** TL/W/11766-14

- VCO is assumed AC coupled.
- R<sub>IN</sub> increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10Ω to 200Ω depending on the VCO power level. f<sub>IN</sub> RF impedance ranges from 40Ω to 100Ω.
- \*\*\* 50Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC<sub>IN</sub> may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)



- Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.
- This is a static sensitive device. It should be handled only at static free work stations.

#### **Application Information**

#### LOOP FILTER DESIGN

A block diagram of the basic phase locked loop is shown.





FIGURE 1. Basic Charge Pump Phase Locked Loop

An example of a passive loop filter configuration, including the transfer function of the loop filter, is shown in *Figure 2*.



#### FIGURE 2. 2nd Order Passive Filter


Define the time constants which determine the pole and zero frequencies of the filter transfer function by letting

$$T2 = R2 \bullet C2 \tag{1a}$$

and


$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(1b)

The PLL linear model control circuit is shown along with the open loop transfer function in *Figure 3*. Using the phase detector and VCO gain constants [K $\phi$  and K<sub>VCO</sub>] and the loop filter transfer function [Z(s)], the open loop Bode plot can be calculated. The loop bandwidth is shown on the Bode plot ( $\omega$ p) as the point of unity gain. The phase margin is shown to be the difference between the phase at the unity gain point and  $-180^\circ$ .



Open Loop Gain =  $\theta_i/\theta_{\theta}$  = H(s) G(s) = K $\phi$  Z(s) K<sub>VCO</sub>/Ns

Closed Loop Gain =  $\theta_0/\theta_i$  = G(s)/[1 + H(s) G(s)]



TL/W/11766-19

TL/W/11766-16

#### FIGURE 3. Open Loop Transfer Function

Thus we can calculate the 3rd order PLL Open Loop Gain in terms of frequency

$$G(s) \bullet H(s)|_{s = j \bullet \omega} = \frac{-K\phi \bullet K_{VCO} (1 + j\omega \bullet T2)}{\omega^2 C1 \bullet N(1 + j\omega \bullet T1)} \bullet \frac{T1}{T2}$$
(2)

From equation 2 we can see that the phase term will be dependent on the single pole and zero such that

$$\phi(\omega) = \tan^{-1} (\omega \bullet T2) - \tan^{-1} (\omega \bullet T1) + 180^{\circ} \quad (3)$$
 setting

By setting

$$\frac{d\phi}{d\omega} = \frac{T2}{1 + (\omega \bullet T2)^2} - \frac{T1}{1 + (\omega \bullet T1)^2} = 0$$
(4)

we find the frequency point corresponding to the phase inflection point in terms of the filter time constants T1 and T2. This relationship is given in equation 5.

$$\omega_{\rm p} = 1/\sqrt{T2 \bullet T1} \tag{5}$$

For the loop to be stable the unity gain point must occur before the phase reaches -180 degrees. We therefore want the phase margin to be at a maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives

$$C1 = \frac{K\phi \bullet K_{VCO} \bullet T1}{\omega_p^2 \bullet N \bullet T2} \left\| \frac{(1 + j\omega_p \bullet T2)}{(1 + j\omega_p \bullet T1)} \right\|$$
(6)

#### Application Information (Continued)

Therefore, if we specify the loop bandwidth,  $\omega_p$ , and the phase margin,  $\phi_p$ , Equations 1 through 6 allow us to calculate the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p}$$
(7)  
$$T2 = \frac{1}{\omega_p}$$

$$12 = \frac{1}{\omega_p^2 \bullet T1}$$
(8)

From the time constants T1, and T2, and the loop bandwidth,  $\omega_p$ , the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}}$$
(9)

$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right) \tag{10}$$

$$R2 = \frac{T2}{C2} \qquad (11)$$

K<sub>VCO</sub> (MHz/V)

Kφ (mA)

RFopt (MHz)

f<sub>ref</sub> (kHz)

N

Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The frequency vs voltage tuning ratio.

Phase detector/charge pump gain constant. The ratio of the current output to the input phase differential.

Main divider ratio. Equal to RF<sub>opt</sub>/f<sub>ref</sub> Radio Frequency output of the VCO at which the loop filter is optimized.

Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing. In choosing the loop filter components a trade off must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result.

#### THIRD ORDER FILTER

A low pass filter section may be needed for some applications that require additional rejection of the reference sidebands, or spurs. This configuration is given in *Figure 4*. In order to compensate for the added low pass section, the component values are recalculated using the new open loop unity gain frequency. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2.

The added attenuation from the low pass filter is:

ATTEN = 
$$20 \log[(2\pi f_{ref} \bullet R3 \bullet C3)^2 + 1]$$
 (12)

Defining the additional time constant as

$$T3 = R3 \bullet C3$$
 (13)

Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10^{\text{ATTEN}/20} - 1}{(2\pi \bullet f_{\text{ref}})^2}}$$
(14)

We then use the calculated value for loop bandwidth  $\omega_c$  in equation 11, to determine the loop filter component values in equations 15–17.  $\omega_c$  is slightly less than  $\omega_p$ , therefore the frequency jump lock time will increase.

$$T2 = \frac{1}{\omega_c^2 \bullet (T1 + T3)}$$
(15)  

$$\omega_c = \frac{\tan\phi \bullet (T1 + T3)}{[(T1 + T3)^2 + T1 \bullet T3]} \bullet \left[ \sqrt{1 + \frac{(T1 + T3)^2 + T1 \bullet T3}{[\tan\phi \bullet (T1 + T3)]^2}} - 1 \right]$$
(16)  

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_c^2 \bullet N} \bullet \left[ \frac{(1 + \omega_c^2 \bullet T2^2)}{(1 + \omega_c^2 \bullet T2^2)} \right]^{\frac{1}{2}}$$
(17)

# LMX2314/LMX2315

#### Application Information (Continued)

Consider the following application example:

Example #1  $K_{VCO} = 20 \text{ MHz/V}$  $K\phi = 5 \text{ mA}$  (Note 1) RFopt = 900 MHz F<sub>ref</sub> = 200 kHz  $N = RF_{opt}/f_{ref} = 4500$  $\omega_{\rm p} = 2\pi * 20 \, \rm kHz = 1.256e5$  $\phi_p = 45^\circ$ ATTEN = 20 dB

Т

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p} = 3.29e - 6$$

$$T3 = \sqrt{\frac{10(20/20) - 1}{(2\pi \cdot 200e3)^2}} = 2.387e - 6$$
  

$$\omega_c = \frac{(3.29e - 6 + 2.387e - 6)}{[(3.29e - 6 + 2.387e - 6)^2 + 3.29e - 6 \cdot 2.387e - 6]}$$
  

$$\cdot \left[\sqrt{1 + \frac{(3.29e - 6 + 2.387e - 6)^2 + 3.29e - 6 \cdot 2.387e - 6}{[(3.29e - 6 + 2.387e - 6)]^2}} - 1\right]$$
  

$$= 7.045e4$$

$$\begin{aligned} T2 &= \frac{1}{(7.04564)^2 \cdot (3.29e - 6 + 2.387e - 6)} = 3.549e - 5\\ C1 &= \frac{3.29e - 6}{3.549e - 5} \frac{(5e - 3) \cdot 20e6}{(7.04564)^2 \cdot 4500} \cdot \left[ \frac{[1 + (7.04564)^2 \cdot (3.549e - 5)^2]}{[1 + (7.04564)^2 \cdot (3.29e - 6)^2][1 + (7.04564)^2 \cdot (2.387e - 6)^2]} \right]^{1/2}\\ &= 1.085 \text{ nF}\\ C2 &= 1.085 \text{ nF} \cdot \left( \frac{3.55e - 5}{3.29e - 6} - 1 \right) = 10.6 \text{ nF};\\ R2 &= \frac{3.55e - 5}{10.6e - 9} = 3.35 \text{ k}\Omega; \end{aligned}$$

if we choose R3 = 22k; then C3 =  $\frac{2.34e - 6}{22e3}$  = 106 pF.

Converting to standard component values gives the following filter values, which are shown in Figure 4.

C1 = 1000 pF  $R2 = 3.3 k\Omega$  $C2 = 10 \, nF$ 

- $R3 = 22 k\Omega$
- C3 = 100 pF

Note 1: See related equation for  $K\phi$  in Charge Pump Current Specification Definitions. For this example  $V_P = 5.0V$ . The value of K $\phi$  can then be approximated using the curves in the Typical Peformance Characteristics for Charge Pump Current vs. Do Voltage. The units for K $\phi$  are in mA. You may also use K $\phi$  = (5 mA/2 $\pi$  rad), but in this case you must convert K<sub>VCO</sub> to (rad/V) multiplying by  $2\pi$ .





FIGURE 4. ~ 20 kHz Loop Filter


TL/W/11766-20



#### Application Information (Continued)

#### MEASUREMENT RESULTS








FIGURE 8. Frequency Jump Lock Time

Of concern in any PLL loop filter design is the time it takes to lock in to a new frequency when switching channels. *Figure 8* shows the switching waveforms for a frequency jump of 865 MHz to 915 MHz. By narrowing the frequency span of the HP53310A Modulation Domain Analyzer enables evaluation of the frequency lock time to within  $\pm$ 500 Hz. The lock time is seen to be less than 500  $\mu$ s for a frequency jump of 50 MHz.

## LMX2314/LMX2315

#### Application Information (Continued) EXTERNAL CHARGE PUMP

The LMX PLLatimum series of frequency synthesizers are equipped with an internal balanced charge pump as well as outputs for driving an external charge pump. Although the superior performance of NSC's on board charge pump eliminates the need for an external charge pump in most applications, certain system requirements are more stringent. In these cases, using an external charge pump allows the designer to take direct control of such parameters as charge pump voltage swing, current magnitude, TRI-STATE leakage, and temperature compensation.

One possible architecture for an external charge pump current source is shown in *Figure 9*. The signals  $\phi_p$  and  $\phi_r$  in the diagram, correspond to the phase detector outputs of the LMX2314/2315 frequency synthesizers. These logic signals are converted into current pulses, using the circuitry shown in *Figure 9*, to enable either charging or discharging of the loop filter components to control the output frequency of the PLL.

Referring to Figure 9, the design goal is to generate a 5 mA current which is relatively constant to within 5V of the power supply rail. To accomplish this, it is important to establish as large of a voltage drop across R5, R8 as possible without saturating Q2, Q4. A voltage of approximately 300 mV provides a good compromise. This allows the current source reference being generated to be relatively repeatable in the absence of good Q1, Q2/Q3, Q4 matching. (Matched transistor pairs is recommended.) The  $\phi p$  and  $\phi r$  outputs are rated for a maximum output load current of 1 mA while 5 mA current sources are desired. The voltages developed across R4, 9 will consequently be approximately 258 mV, or 42 mV < R8, 5, due to the current density differences {0.026\*1n (5 mA/1 mA)} through the Q1, Q2/Q3, Q4 pairs. In order to calculate the value of R7 it is necessary to first estimate the forward base to emitter voltage drop (Vfn,p) of the transistors used, the V<sub>OL</sub> drop of  $\phi p$ , and the V<sub>OH</sub> drop of  $\phi$ r's under 1 mA loads. ( $\phi$ p's V<sub>OL</sub> < 0.1V and  $\phi$ r's V<sub>OH</sub> < 0.1V.)

Knowing these parameters along with the desired current allow us to design a simple external charge pump. Separating the pump up and pump down circuits facilitates the nodal analysis and give the following equations.


$$\begin{aligned} \mathsf{R}_4 &= \frac{\mathsf{V}_{\mathsf{R5}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{source}}}{\mathsf{i}_{\mathsf{p} \,\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_9 &= \frac{\mathsf{V}_{\mathsf{R8}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{sink}}}{\mathsf{i}_{\mathsf{n} \,\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_5 &= \frac{\mathsf{V}_{\mathsf{R5}} \bullet (\beta_\mathsf{p} + 1)}{\mathsf{i}_{\mathsf{p} \,\mathsf{max}} \bullet (\beta_\mathsf{p} + 1) - \mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_8 &= \frac{\mathsf{V}_{\mathsf{R6}} \bullet (\beta_\mathsf{n} + 1)}{\mathsf{i}_{\mathsf{r} \,\mathsf{max}} \bullet (\beta_\mathsf{n} + 1) \mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_6 &= \frac{(\mathsf{V}_\mathsf{p} - \mathsf{V}_{\mathsf{VOL}\varphi\mathsf{p}}) - (\mathsf{V}_\mathsf{R5} + \mathsf{Vfp})}{\mathsf{i}_{\mathsf{p} \,\mathsf{max}}} \\ \mathsf{R}_7 &= \frac{(\mathsf{V}_\mathsf{P} - \mathsf{V}_{\mathsf{VOH}\varphi\mathsf{r}}) - (\mathsf{V}_\mathsf{R8} + \mathsf{Vfn})}{\mathsf{i}_{\mathsf{max}}} \end{aligned}$$

#### EXAMPLE

Typical Device Parameters Typical System Parameters

**Design Parameters** 

 $\begin{array}{l} \beta_{n} = 100, \, \beta_{p} = 50 \\ V_{P} = 5.0V; \\ V_{cntl} = 0.5V - 4.5V; \\ V_{\phi p} = 0.0V; \, V_{\phi r} = 5.0V \\ I_{SINK} = I_{SOURCE} = 5.0 \, \text{mA}; \\ V_{fn} = V_{fp} = 0.8V \\ I_{rmax} = I_{pmax} = 1 \, \text{mA} \\ V_{R8} = V_{R5} = 0.3V \\ V_{OL\phi p} = V_{OH\phi r} = 100 \, \text{mV} \end{array}$ 



Therefore select

$$\begin{aligned} \mathsf{R}_4 &= \mathsf{R}_9 = \frac{0.3\mathsf{V} - 0.026 \bullet 1n(5.0 \text{ mA}/1.0 \text{ mA})}{5 \text{ mA}} = 51.6\Omega \\ \mathsf{R}_5 &= \frac{0.3\mathsf{V} \bullet (50 + 1)}{1.0 \text{ mA} \bullet (50 + 1) - 5.0 \text{ mA}} = 332\Omega \\ \mathsf{R}_8 &= \frac{0.3\mathsf{V} \bullet (100 - 1)}{1.0 \text{ mA} \bullet (100 + 1) - 5.0 \text{ mA}} = 315.6\Omega \\ \mathsf{R}_6 &= \mathsf{R}_7 = \frac{(5\mathsf{V} - 0.1\mathsf{V}) - (0.3\mathsf{V} + 0.8\mathsf{V})}{1.0 \text{ mA}} = 3.8 \text{ k}\Omega \end{aligned}$$

#### **ADVANCE INFORMATION**

**National** Semiconductor

## LMX2301 PLLatinum<sup>™</sup> 160 MHz Frequency Synthesizer for RF Personal Communications

#### **General Description**

The LMX2301 is a high performance frequency synthesizer designed for RF operation up to 160 MHz. It is fabricated using National's ABiC IV BiCMOS process.

Using a proprietary digital phase locked loop technique, the LMX2301's linear phase detector characteristics can generate very stable, low noise local oscillator signals.

Serial data is transferred into the LMX2301 via a three line MICROWIRE™ interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V.

The LMX2301 features very low current consumption, typically 2 mA at 3V.

The LMX2301 is available in a TSSOP 20-pin surface mount plastic package.

#### Features

- RF operation up to 160 MHz
- 2.7V to 5.5V operation
- Low current consumption: I<sub>CC</sub> = 2 mA (typ) at V<sub>CC</sub> = 3V
- Internal balanced, low leakage charge pump
- Thin Small-outline, plastic, surface mount TSSOP, 0.173" wide package

#### Applications

- Analog Cellular telephone systems (AMPS, ETACS, NMT)
- Portable wireless communications (PCS/PCN, cordless)

PHASE

СОМР


Other wireless communication systems

FLD

MUX

CHARGE

PUMP



CLOCK

DATA

LE

TL/W/12458-1

.**MX230** 

1-BIT

COUNTER

RESET

19-BIT

DATA REGISTER

11-BIT COUNTER

#### **ADVANCE INFORMATION**

## National Semiconductor

## LMX2305 PLLatinum<sup>™</sup> 550 MHz Frequency Synthesizer for RF Personal Communications

#### **General Description**

The LMX2305 is a high performance frequency synthesizer with an integrated prescaler designed for RF operation up to 550 MHz. It is fabricated using National's ABiC IV BiCMOS process.

The LMX2305 contains a dual modulus prescaler which can select either a 64/65 or a 128/129 divide ratio at input frequencies of up to 550 MHz. Using a proprietary digital phase locked loop technique, the LMX2305's linear phase detector characteristics can generate very stable, low noise local oscillator signals.

Serial data is transferred into the LMX2305 via a three line MICROWIRE™ interface (Data, Enable, Clock). Supply voltage can range from 2.65V to 5.5V. The LMX2305 features very low current consumption, typically 3.0 mA at 2.75V.

The LMX2305 is available in a TSSOP 20-pin surface mount plastic package.


#### Features

- RF operation up to 550 MHz
- 2.65V to 5.5V operation
- Low current consumption: I<sub>CC</sub> = 3.0 mA (typ) at V<sub>CC</sub> = 2.75V
- Dual modulus prescaler: 64/65 or 128/129
- Internal balanced, low leakage charge pump
- Small-outline, plastic, surface mount TSSOP, 0.173" wide package

#### **Applications**

- Analog Cellular telephone systems (AMPS, ETACS, NMT)
- Portable wireless communications (PCS/PCN, cordless)
- Wireless local area networks (WLANs)
- Other wireless communication systems

#### **Block Diagram**



TL/W/12459-1

National Semiconductor

## LMX2320/LMX2325 PLLatinum™ Frequency Synthesizer for RF Personal Communications LMX2325 2.5 GHz LMX2320 2.0 GHz

#### **General Description**

The LMX2320 and the LMX2325 are high performance frequency synthesizers with integrated prescalers designed for RF operation up to 2.5 GHz. They are fabricated using National's ABiC IV BiCMOS process.

A 64/65 or a 128/129 divide ratio can be selected for the LMX2320 RF synthesizer at input frequencies of up to 2.0 GHz, while 32/33 and 64/65 divide ratios are available in the 2.5 GHz LMX2325. Using a proprietary digital phase locked loop technique, the LMX2320/25's linear phase detector characteristics can generate very stable, low noise local oscillator signals.

Serial data is transferred into the LMX2320 and the LMX2325 via a three line MICROWIRETM interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2320 and the LMX2325 feature very low current consumption, typically 10 mA and 11 mA respectively.

The LMX2320 and the LMX2325 are available in a TSSOP 20-pin surface mount plastic package.


#### Features

- RF operation up to 2.5 GHz
- 2.7V to 5.5V operation
- Low current consumption
- Dual module prescaler: LM2325 32/33 or 64/65 LM2320 64/65 or 128/129
- Internal balanced, low leakage charge pump
- Power down feature for sleep mode: I<sub>CC</sub> = 30 µA (typ) at V<sub>CC</sub> = 3V
- Small-outline, plastic, surface mount TSSOP, 0.173" wide


#### Applications


- Cellular telephone systems (RCR-27)
- Portable wireless communications (DECT, PHS)
- CATV
- Other wireless communication systems

### **Block Diagram**



TL/W/12339-1





Note 1: The prescalar for the LMX2320 is either 64/65 or 128/129, while the prescalar for the LMX2325 is 32/33 or 64/65. Note 2: The power down function is gated by the charge pump to prevent unwanted frequency jumps. Once the power down pin is brought low the part will go into power down mode when the charge pump reaches a TRI-STATE condition.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. 

Power Supply Voltage	
V <sub>CC</sub>	-0.3V to +6.5V
VP	-0.3V to +6.5V
Voltage on Any Pin	
with GND = $0V(V_{I})$	-0.3V to +6.5V
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
Lead Temperature (TL) (solder, 4 sec.)	+ 260°C

#### **Recommended Operating** Conditions

Power Supply Voltage Vcc Vp

Vcc	2.7V to 5.5V
Vp	V <sub>CC</sub> to +5.5V
Operating Temperature (T <sub>A</sub> )	-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

### Electrical Characteristics $V_{CC} = 3.0V$ , $V_P = 3.0V$ ; $-40^{\circ}C < T_A < 85^{\circ}C$ , except as specified


Symbol	Parameter		Conditions	Min	Тур	Max	Units	
lcc	Power Supply Current	LMX2320	$V_{CC} = 3.0V$		10	13.5	mA	
		LMX2325	$V_{CC} = 3.0V$		11	15	mA	
ICC-PWDN	Power Down Current		$V_{CC} = 3.0V$	- 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10	30	180	μA	
			$V_{CC} = 5.0V$		60	350	μΑ	
f <sub>IN</sub>	Maximum Operating Frequency	LMX2320		2.0			GHz	
		LMX2325		2.5			GHZ	
fosc	OSC Maximum Oscillator Frequency			20			MHz	
			No Load on OSC <sub>out</sub>	40			MHz	
f <sub>ø</sub>	Maximum Phase Detector Frequer		10		·	MHz		
Pf <sub>IN</sub>	Input Sensitivity	$V_{CC} = 2.7V$ to 3.3V	- 15		+6	dBm		
			$V_{CC} = 3.3V \text{ to } 5.5V$	- 10		+6		
Vosc	Oscillator Sensitivity		OSCIN	0.5			V <sub>PP</sub>	
VIH	High-Level Input Voltage		*	0.7 V <sub>CC</sub>			v	
VIL	Low-Level Input Voltage		•			0.3 V <sub>CC</sub>	v	
IIH	High-Level Input Current (Clock, D	ata)	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μA	
۱ <sub>۱L</sub>	Low-Level Input Current (Clock, D	ata)	$V_{IL} = 0V, V_{CC} = 5.5V$	- 1.0		1.0 ·	μA	
ųн	Oscillator Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μA		
IIL			$V_{IL} = 0V, V_{CC} = 5.5V$	-100			μA	
IIH	High-Level Input Current (LE, FC)	$V_{IH} = V_{CC} = 5.5V$	- 1.0		1.0	μA		
hL	Low-Level Input Current (LE, FC)	$V_{IL} = 0V, V_{CC} = 5.5V$	-100		1.0	μA		

\*Except fIN and OSCIN


Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>Do</sub> -source	Charge Pump Output Current	$V_{D_0} = V_P/2$		-2.5	. to	'nA
I <sub>Do</sub> -sink		$V_{D_0} = V_P/2$		2.5	n an	mA
I <sub>Do</sub> -Tri	Charge Pump TRI-STATE® Current	$0.5V \le V_{D_0} \le V_P - 0.5V$ T = 85°C	-2.5		2.5	nA
I <sub>Do</sub> vs V <sub>Do</sub>	Charge Pump Output Current Magnitude Variation vs Voltage (Note 1)	$0.5V \le V_{D_0} \le V_P - 0.5V$ T = 25°C			15	%
I <sub>Do<sup>-</sup>sink</sub> vs I <sub>Do</sub> -source	Charge Pump Output Current Sink vs Source Mismatch (Note 2)	V <sub>Do</sub> = V <sub>P</sub> /2 T = 25℃			10	%
I <sub>Do</sub> vs T	Charge Pump Output Current Magnitude Variation vs Temperature (Note 3)	−40°C < T < 85°C V <sub>Do</sub> = V <sub>P</sub> /2		10		%
VOH	High-Level Output Voltage	l <sub>OH</sub> = -1.0 mA**	V <sub>CC</sub> - 0.8			v
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 1.0 mA**			<sup>.</sup> 0.4	v
V <sub>OH</sub>	High-Level Output Voltage (OSC <sub>OUT</sub> )	l <sub>OH</sub> = −200 μA	V <sub>CC</sub> - 0.8			v
VOL	Low-Level Output Voltage (OSC <sub>OUT</sub> )	l <sub>OL</sub> = 200 μA			0.4	v
IOL 1	Open Drain Output Current ( $\phi_p$ )	$V_{CC} = 5.0V, V_{OL} = 0.4V$	1.0			mA
IOH	Open Drain Output Current ( $\phi_p$ )	V <sub>OH</sub> = 5.5V			100	μA
R <sub>ON</sub>	- Analog Switch ON Resistance (2315)			100		Ω
tcs	Data to Clock Set Up Time	See Data Input Timing	50			ns
t <sub>CH</sub>	Data to Clock Hold Time	See Data Input Timing	10			ns
tCWH_	Clock Pulse Width High	See Data Input Timing	50			ns
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Enable Set Up Time	See Data Input Timing	50	1. 		ns
tEW	Enable Pulse Width	See Data Input Timing	50			ns


••Except OSC<sub>OUT</sub> Notes 1, 2, 3: See related equations in Charge Pump Current Specification Definitions

-



1






1-49

### **Functional Description**


The simplified block diagram below shows the 19-bit data register, the 14-bit R Counter and the S Latch, and the 18-bit N Counter (intermediate latches are not shown). The data stream is clocked (on the rising edge) into the DATA input, MSB first. If the Control Bit (last bit input) is HIGH, the DATA is transferred into the R Counter (programmable reference divider) and the S Latch (prescaler select: LMX2320: 64/65 or 128/129; LMX2325 32/33 and 64/65). If the Control Bit (LSB) is LOW, the DATA is transferred into the N Counter (programmable divider).



TL/W/12339-18

#### PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) AND PRESCALER SELECT (S LATCH)

If the Control Bit (last bit shifted into the Data Register) is HIGH, data is transferred from the 19-bit shift register into a 14-bit latch (which sets the 14-bit R Counter) and the 1-bit S Latch (S15, which sets the prescaler: 64/65 or 128/129 for the LMX2320; or 32/33 or 64/65 for the LMX2325). Serial data format is shown below.



Divide ratio of the programmable reference divider

TL/W/12339-6

#### 14-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide Ratio R	S 14	S 13	S 12	S 11	S 10	S 9	S 8	S 7	S 6	S 5	S 4	S 3	S 2	S 1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	o	1	0	0
•	•	٠	•	•	•	•	•	•	٠	٠	•	٠	٠	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Notes: Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 16383

S1 to S14: These bits select the divide ratio of the programmable reference divider.


C: Control bit (set to HIGH level to load R counter and S Latch) Data is shifted in MSB first.

	Prescale	er Select	s
	LMX2320	LMX2325	15
Γ	128/129	64/65	0
	64/65	32/33	1

#### Functional Description (Continued)

#### PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bit (last bit shifted into the Data Register) is LOW, data is transferred from the 19-bit shift register into a 7-bit latch (which sets the 7-bit Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter). Serial data format is shown below.



Note: S8 to S18: Programmable counter divide ratio control bits (3 to 2047)

## 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	S 7	S 6	S 5	S 4	S 3	S 2	S 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: Divide ratio: 0 to 127

B≥A

#### 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	S 18	S 17	S 16	S 15	S 14	S 13	S 12	S 11	S 10	S 9	S 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)  $B \ge A$ 

#### PULSE SWALLOW FUNCTION


 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$ 

- f<sub>VCO</sub>: Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047).
- A: Preset divide ratio of binary 7-bit swallow counter  $(0 \le A \le 127, A \le B)$

f<sub>OSC</sub>: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16383)

P: Preset modulus of dual modulus prescaler (64 or 128 for 2320 or 32 or 64 for 2325)



Notes: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V<sub>CC</sub>/2. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V @ V<sub>CC</sub> = 2.7V and 2.6V @ V<sub>CC</sub> = 5.5V.

#### **Phase Characteristics**


In normal operation, the FC pin is used to reverse the polarity of the phase detector. Both the internal and any external charge pump are affected.

Depending upon VCO characteristics, FC pin should be set accordingly:


When VCO characteristics are like (1), FC should be set HIGH or OPEN CIRCUIT;

When VCO characteristics are like (2), FC should be set LOW.

When FC is set HIGH or OPEN CIRCUIT, the monitor pin of the phase comparator input,  $f_{out}$ , is set to the reference divider output,  $f_r$ . When FC is set LOW,  $f_{out}$  is set to the programmable divider output,  $f_p$ .



#### PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS




Notes: Phase difference detection range:  $-2\pi$  to  $+2\pi$ 

The minimum width pump up and pump down current pulses occur at the Do pin when the loop is locked.

FC = HIGH

### **Analog Switch**


The analog switch is useful for radio systems that utilize a frequency scanning mode and a narrow band mode. The purpose of the analog switch is to decrease the loop filter time constant, allowing the VCO to adjust to its new frequency in a shorter amount of time. This is achieved by adding another filter stage in parallel. The output of the charge pump is normally through the  $D_o$  pin, but when LE is set HIGH, the charge pump output also becomes available at BISW. A typical circuit is shown below. The second filter stage (LPF-2) is effective only when the switch is closed (in the scanning mode).



TL/W/12339-24


### **Typical Crystal Oscillator Circuit**

A typical circuit which can be used to implement a crystal oscillator is shown below.



#### **Typical Lock Detect Circuit**


A lock detect circuit is needed in order to provide a steady LOW signal when the PLL is in the locked state. A typical circuit is shown below.




LMX2320/LMX2325

#### **Typical Application Example**






- VCO is assumed AC coupled.
- R<sub>IN</sub> increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10Ω to 200Ω depending on the VCO power level. f<sub>IN</sub> RF impedance ranges from 40Ω to 100Ω.
- \*\*\* 50Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC<sub>IN</sub> may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)




Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.

This is a static sensitive device. It should be handled only at static free work stations.



can be calculated. The loop bandwidth is shown on the Bode plot ( $\omega$ p) as the point of unity gain. The phase margin is shown to be the difference between the phase at the unity gain point and -180°. This



Open Loop Gain =  $\theta_i/\theta_{\theta}$  = H(s) G(s) = K $\phi$  Z(s) K<sub>VCO</sub>/Ns Closed Loop Gain =  $\theta_0/\theta_i$  = G(s)/[1 + H(s) G(s)] we find the frequency point corresponding to the phase inflection point in terms of the filter time constants T1 and T2. This relationship is given in equation 5.

$$\omega_{\rm p} = 1/\sqrt{T2 \bullet T1} \tag{5}$$

For the loop to be stable the unity gain point must occur before the phase reaches -180 degrees. We therefore want the phase margin to be at a maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives

$$C1 = \frac{K\phi \bullet K_{VCO} \bullet T1}{\omega_p^2 \bullet N \bullet T2} \left\| \frac{(1 + j\omega_p \bullet T2)}{(1 + j\omega_p \bullet T1)} \right\|$$
(6)

Ν

#### Application Information (Continued)

Therefore, if we specify the loop bandwidth,  $\omega_{\rm p}$ , and the phase margin,  $\phi_p$ , Equations 1 through 6 allow us to calculate the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p}$$
(7)  
$$T2 = \frac{1}{\omega_p^2 \bullet T1}$$
(8)

From the time constants T1, and T2, and the loop bandwidth,  $\omega_p$ , the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\phi \bullet K_{VCO}}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}}$$
(9)

$$C2 = C1 \bullet \left(\frac{12}{T1} - 1\right) \tag{10}$$

$$R2 = \frac{12}{C2}$$
(11)

K<sub>VCO</sub> (MHz/V) Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The frequency vs voltage tuning ratio. Kφ (mA) Phase detector/charge pump gain

constant. The ratio of the current output to the input phase differential.

Main divider ratio. Equal to RFopt/fref RFopt (MHz) Radio Frequency output of the VCO at which the loop filter is optimized.

f<sub>ref</sub> (kHz) Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing.

In choosing the loop filter components a trade off must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result.

#### THIRD ORDER FILTER

A low pass filter section may be needed for some applications that require additional rejection of the reference sidebands, or spurs. This configuration is given in Figure 4. In order to compensate for the added low pass section, the component values are recalculated using the new open loop unity gain frequency. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2.

The added attenuation from the low pass filter is:

т

ATTEN = 
$$20 \log[(2\pi f_{ref} \bullet R3 \bullet C3)^2 + 1]$$
 (12)

Defining the additional time constant as

Then in terms of the attenuation of the reference spurs added by the low pass pole we have

$$T3 = \sqrt{\frac{10^{\text{ATTEN}/20} - 1}{(2\pi \bullet f_{\text{ref}})^2}}$$
(14)

We then use the calculated value for loop bandwidth  $\omega_c$  in equation 11, to determine the loop filter component values in equations 15-17.  $\omega_c$  is slightly less than  $\omega_p$ , therefore the frequency jump lock time will increase.

$$T2 = \frac{1}{\omega_c^2 \cdot (T1 + T3)}$$
(15)  

$$\omega_c = \frac{\tan\phi \cdot (T1 + T3)}{[(T1 + T3)^2 + T1 \cdot T3]} \cdot \left[ \sqrt{1 + \frac{(T1 + T3)^2 + T1 \cdot T3}{[\tan\phi \cdot (T1 + T3)]^2}} - 1 \right]$$
(16)  

$$C1 = \frac{T1}{T2} \cdot \frac{K\phi \cdot K_{VCO}}{\omega_c^2 \cdot N} \cdot \left[ \frac{(1 + \omega_c^2 \cdot T2^2)}{(1 + \omega_c^2 \cdot T1^2)(1 + \omega_c^2 \cdot T3^2)} \right]^{\frac{1}{2}}$$
(17)

#### Application Information (Continued)

Consider the following application example: **Example #1**   $K_{VCO} = 34 \text{ MHz/V}$   $K\phi = 2.8 \text{ mA (Note 1)}$   $RF_{opt} = 1665 \text{ MHz}$   $F_{ref} = 300 \text{ kHz}$   $N = RF_{opt}/f_{ref} = 5550$   $\omega_p = 2\pi * 20 \text{ kHz} = 1.256e5$   $\phi_p = 43$ ATTEN = 12 dB

T3 :

ως

$$T1 = \frac{\sec \phi - \tan \phi}{\omega_p} = 3.462 e - 6$$

$$= \sqrt{\frac{10(12/20) - 1}{(2\pi \cdot 300e3)^2}} = 9.16e - 7$$
  
=  $\frac{\tan 43 (3.862e - 6 + 9.16e - 7)}{(3.462e - 6 + 9.16e - 7)^2 + 3.462e - 6 \cdot 9.16e - 7)}$ 

• 
$$\left[\sqrt{1 + \frac{(3.462e - 6 + 9.16e - 7)^2 + 3.462e - 6 \cdot 9.16e - 7}{[\tan 43 (3.462e - 6 + 9.16e - 7)]^2}} - 1\right]$$

$$T2 = \frac{1}{(9.682e4)^2 (3.462e - 6 + 9.16e - 7)} = 2.437e - 5$$

$$C1 = \frac{3.462e - 6}{2.437e - 5} \frac{(2.8e - 3) \cdot 34e6}{(9.682e4)^2 \cdot 5550} \cdot \left[ \frac{[1 + (9.682e4)^2 \cdot (2.437e - 5)^2]}{[1 + (9.682e4)^2 (3.462e - 6)^2] [1 + (9.682e4)^2 \cdot (9.16e)]} \right]$$

= 0.63 nF  
C2 = 0.63 nF 
$$\left(\frac{2.437e - 5}{3.402e - 6} - 1\right)$$
 = 3.88 nF;

$$R2 = \frac{2.437e - 5}{3.88e - 9} = 6.28 \text{ k}\Omega;$$


if we choose R3 = 27k; then C3 = 
$$\frac{9.16e - 7}{27e3}$$
 = 34 pF.

Converting to standard component values gives the following filter values, which are shown in *Figure 4*.

 $\begin{array}{l} {\rm C1} = \,560 \; {\rm pF} \\ {\rm R2} = \,6.8 \; {\rm k}\Omega \\ {\rm C2} = \,2700 \; {\rm pF} \\ {\rm R3} = \,27 \; {\rm k}\Omega \end{array}$ 

C3 = 56 pF

Note 1: See related equation for Kφ in Charge Pump Current Specification Definitions. For this example V<sub>P</sub> = 3.3V. The value for Kφ can then be approximated using the curves in the Typical Performance Characteristics for Charge Pump Current vs. D<sub>0</sub> Voltage. The units for Kφ are in mA. You may also use Kφ = (2.8 mA/2π rad), but in this case you must convert K<sub>VCO</sub> to (rad/V) multiplying by 2π.




1/2


FIGURE 4. ~ 20 kHz Loop Filter

#### Application Information (Continued)


#### MEASUREMENT RESULTS




The reference spurious level is  $<-65~\rm dBc,$  due to the loop filter attenuation and the low spurious noise level of the LMX2320.



The phase noise level at 20 kHz offset is -80 dBc/Hz.



The phase noise level at 150 Hz offset is -81.1 dBc/Hz. The spurs at 60 and 180 Hz offset are due to 60 Hz line noise from the power supply.



Of concern in any PLL loop filter design is the time it takes to lock in to a new frequency when switching channels. *Figure 8* shows the switching waveforms for a frequency jump of 1650.9 MHz to 1683.9 MHz. By narrowing the frequency span of the HP53310A Modulation Domain Analyzer enables evaluation of the frequency lock time to within  $\pm 1$  kHz. The lock time is seen to be less than 500  $\mu$ s for a frequency jump of 33 MHz.

The LMX PLLatinum series of frequency synthesizers are equipped with an internal balanced charge pump as well as outputs for driving an external charge pump. Although the superior performance of NSC's on board charge pump eliminates the need for an external charge pump in most applications, certain system requirements are more stringent. In these cases, using an external charge pump allows the designer to take direct control of such parameters as charge pump voltage swing, current magnitude, TRI-STATE leakage, and temperature compensation.

One possible architecture for an external charge pump current source is shown in *Figure 9*. The signals  $\phi_p$  and  $\phi_r$  in the diagram, correspond to the phase detector outputs of the 2320/25 frequency synthesizers. These logic signals are converted into current pulses, using the circuitry shown in *Figure 9*, to enable either charging or discharging of the loop filter components to control the output frequency of the PLL.

Referring to Figure 9, the design goal is to generate a 5 mA current which is relatively constant to within 5V of the power supply rail. To accomplish this, it is important to establish as large of a voltage drop across R5, R8 as possible without saturating Q2, Q4. A voltage of approximately 300 mV provides a good compromise. This allows the current source reference being generated to be relatively repeatable in the absence of good Q1, Q2/Q3, Q4 matching. (Matched transistor pairs is recommended.) The  $\phi p$  and  $\phi r$  outputs are rated for a maximum output load current of 1 mA while 5 mA current sources are desired. The voltages developed across R4, 9 will consequently be approximately 258 mV, or 42 mV less than R8, 5, due to the current density differences {0.026\*1n (5 mA/1 mA)} through the Q1, Q2/Q3, Q4 pairs. In order to calculate the value of R7 it is necessary to first estimate the forward base to emitter voltage drop (Vfn,p) of the transistors used, the V<sub>OL</sub> drop of  $\phi p$ , and the V<sub>OH</sub> drop of  $\phi r$  's under 1 mA loads. ( $\phi p$  's  $V_{OL}$  < 0.1V and ( $\phi r$  ,s  $V_{OH}$ < 0.1V).

Knowing these parameters along with the desired current allow us to design a simple external charge pump. Separating the pump up and pump down circuits facilitates the nodal analysis and give the following equations.

$$\begin{aligned} \mathsf{R}_4 &= \frac{\mathsf{V}_{\mathsf{R5}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{source}}}{\mathsf{i}_{\mathsf{p}\,\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_9 &= \frac{\mathsf{V}_{\mathsf{R8}} - \mathsf{V}_\mathsf{T} \bullet \mathsf{ln} \Big( \frac{\mathsf{i}_{\mathsf{sink}}}{\mathsf{i}_{\mathsf{n}\,\mathsf{max}}} \Big)}{\mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_5 &= \frac{\mathsf{V}_{\mathsf{R5}} \bullet (\beta_\mathsf{p} + \mathsf{1})}{\mathsf{i}_{\mathsf{p}\,\mathsf{max}} \bullet (\beta_\mathsf{p} + \mathsf{1}) - \mathsf{i}_{\mathsf{source}}} \\ \mathsf{R}_8 &= \frac{\mathsf{V}_{\mathsf{R8}} \bullet (\beta_\mathsf{n} + \mathsf{1})}{\mathsf{i}_{\mathsf{r}\,\mathsf{max}} \bullet (\beta_\mathsf{n} + \mathsf{1}) \mathsf{i}_{\mathsf{sink}}} \\ \mathsf{R}_6 &= \frac{(\mathsf{V}_\mathsf{p} - \mathsf{V}_{\mathsf{VOL}\varphi\mathsf{p}}) - (\mathsf{V}_{\mathsf{R5}} + \mathsf{Vfp})}{\mathsf{i}_{\mathsf{p}\,\mathsf{max}}} \\ \mathsf{R}_7 &= \frac{(\mathsf{V}_\mathsf{p} - \mathsf{V}_{\mathsf{VOH}\varphi\mathsf{p}}) - (\mathsf{V}_{\mathsf{R8}} + \mathsf{Vfn})}{\mathsf{i}_{\mathsf{max}}} \end{aligned}$$

#### EXAMPLE

Typical Device Parameters Typical System Parameters

Design Parameters

 $\begin{array}{l} \beta_{n} = 100, \ \beta_{p} = 50 \\ V_{p} = 5.0V; \\ V_{cntl} = 0.5V-4.5V; \\ V_{\phi p} = 0.0V, \ V_{\phi r} = 5.0V \\ I_{SINK} = I_{SOURCE} = 5.0 \text{ mA}; \\ Vfn = Vfp = 0.8V \\ I_{rmax} = I_{pmax} = 1 \text{ mA} \\ V_{R8} = V_{R5} = 0.3V \\ V_{OL\phi p} = V_{OH\phi p} = 100 \text{ mV} \end{array}$ 




FIGURE 9

Therefore select

$$R_4 = R_9 = \frac{0.3V - 0.026 \cdot 1n(5.0 \text{ mA}/1.0 \text{ mA})}{5 \text{ mA}} = 51.6\Omega$$

$$R_5 = \frac{0.3V \cdot (50 + 1)}{1.0 \text{ mA} \cdot (50 + 1) - 5.0 \text{ mA}} = 332\Omega$$

$$R_{B} = \frac{0.3V \bullet (100 + 1)}{1.0 \text{ mA} \bullet (100 + 1) - 5.0 \text{ mA}} = 315.6\Omega$$

$$R_6 = R_7 = \frac{(5V - 0.1V) - (0.3V + 0.8V)}{1.0 \text{ mA}} = 3.8 \text{ k}\Omega$$

-

#### PRELIMINARY



National Semiconductor

## LMX2330A/LMX2331A/LMX2332A PLLatinum<sup>™</sup> Dual Frequency Synthesizer for RF Personal Communications

#### LMX2330A 2.5 GHz/510 MHz LMX2331A 2.0 GHz/510 MHz LMX2332A 1.2 GHz/510 MHz

#### **General Description**

The LMX233xA family of monolithic, integrated dual frequency synthesizers, including prescalers, is to be used as a local oscillator for RF and first IF of a dual conversion transceiver. It is fabricated using National's ABiC IV silicon **BiCMOS** process.

The LMX233xA contains dual modulus prescalers. A 64/65 or a 128/129 prescaler (32/33 or 64/65 in the 2.5 GHz LMX2330A) can be selected for the RF synthesizer and a 8/9 or a 16/17 prescaler can be selected for the IF synthesizer. Using a digital phase locked loop technique, the LMX233xA can generate a very stable, low noise signal for the RF and IF local oscillator. Serial data is transferred into the LMX233xA via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX233xA family features very low current consumption; LMX2330A-13 mA at 3V, LMX2331A-12 mA at 3V.

LMX2332A----8 mA at 3V.

The LMX233xA are available in a TSSOP 20-pin surface mount plastic package.

#### Features


- 2.7V to 5.5V operation
- Low current consumption
- Selectable powerdown mode:  $I_{CC} = 1 \ \mu A$  typical at 3V
- Dual modulus prescaler: LMX2330A LMX2331A/32A LMX2330A/31A/32A

(RF) 32/33 or 64/65 (RF) 64/65 or 128/129 (IF) 8/9 or 16/17

- Selectable charge pump TRI-STATE® mode
- Selectable Fastlock™ mode


#### Applications

- Portable Wireless Communications (PCS/PCN, cordless)
- Cordless and cellular telephone systems
  - Wireless Local Area Networks (WLANs)
  - Cable TV tuners (CATV)
  - Other wireless communication systems



## **Functional Block Diagram**


#### **Connection Diagram** Thin Shrink Small Outline Package (TM) ١O V<sub>CC</sub> 1 -20 • V<sub>CC</sub> 2 • V<sub>P</sub> 2 V<sub>P</sub> 1 19 2 D<sub>o</sub> RF — 3 D IF 18 GND -17 - GND 4 f<sub>IN</sub> RF-5 Top View f<sub>IN</sub> IF 16 f<sub>IN</sub> RF-- T<sub>IN.</sub> IF 6 15 - GND GND-7 14 osc<sub>in</sub>-13 -LE 8 12 Data GND -9 F<sub>o</sub>LD -11 - Clock 10



### **Pin Description**

Pin No.	Pin Name	1/0	Description	
1	V <sub>CC</sub> 1		Power supply voltage input. Input may range from 2.7V to 5.5V. $V_{CC}$ 1 must equal $V_{CC}$ 2. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.	
2	V <sub>P</sub> 1	—	Power Supply for RF charge pump. Must be $\geq V_{CC}$ .	
3	D <sub>o</sub> RF	0	Internal charge pump output. For connection to a loop filter for driving the input of an ex VCO.	
4	GND	_	Ground.	
5	f <sub>IN</sub> RF	1	RF prescaler input. Small signal input from the VCO.	
6	f <sub>IN</sub> RF	1	RF prescaler complimentary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with some loss of sensitivity.	
7	GND	1	Ground.	
8	OSC <sub>in</sub>	. 1	Oscillator input. The input has a $V_{CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate.	
9	GND		Ground.	
10	F₀LD	0	Multiplexed output of the RF/IF programmable or reference dividers, RF/IF lock detect signals and Fastlock mode. CMOS output (see Programmable Modes).	
11	Clock	1	High impedance CMOS Clock input. Data for the various counters is clocked in on the ris edge, into the 22-bit shift register.	
12	Data	1	Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input.	
13	LE	1	Load enable CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent).	
14	GND		Ground.	
15	f <sub>IN</sub> IF	I	IF prescaler complimentary input. A bypass capacitor should be placed as close as pose this pin and be connected directly to the ground plane. Capacitor is optional with some l sensitivity.	
16	f <sub>IN</sub> IF	I	IF prescaler input. Small signal input from the VCO.	
17	GND	—	Ground.	
18	D <sub>o</sub> IF	0	IF charge pump output. For connection to a loop filter for driving the input of an external VCO.	
19	V <sub>P</sub> 2		Power Supply for IF charge pump. Must be $\geq V_{CC}$ .	
20	V <sub>CC</sub> 2	-	Power supply voltage input. Input may range from 2.7V to 5.5V. $V_{CC}$ 2 must equal $V_{CC}$ 1. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.	

LMX2330A/LMX2331A/LMX2332A



Note 1: The RF prescalar for the LMX2331A/32A is either 64/65 or 128/129, while the prescalar for the LMX2330A is 32/33 or 64/65. Note 2:  $V_{CC}$ 1 supplies power to the RF prescaler, N-counter and phase detector.  $V_{CC}$ 2 supplies power to the IF prescaler, N-counter and phase detector, RF and IF R-counters along with the OSC<sub>IN</sub> buffer and all digital circuitry.  $V_{CC}$ 1 and  $V_{CC}$ 2 are separated by a diode and must be run at the same voltage level. Note 3:  $V_{P1}$  and  $V_{P2}$  can be run independently as long as  $V_{P} \ge V_{CC}$ .

LMX2330A/LMX2331A/LMX2332A

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage	
V <sub>CC</sub>	-0.3V to +6.5V
VP	-0.3V to +6.5V
Voltage on Any Pin	
with GND = 0V (V <sub>I</sub> )	-0.3V to +6.5V
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
Lead Temperature (solder 4 sec.) ( $T_L$ )	+ 260°C

# Recommended Operating Conditions

Power Supply Voltage	
Vcc	2.7V to 5.5V
VP	V <sub>CC</sub> to +5.5V
Operating Temperature (T <sub>A</sub> )	-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

#### Electrical Characteristics $V_{CC}$ = 3.0V, $V_P$ = 3.0V; -40°C < T<sub>A</sub> < 85°C, except as specified


Symbol	Parameter		Conditions	V		Units	
Symbol	Farameter		Conditions	Min	Тур	Max	Onita
Icc	Power	LMX2330A RF + IF	$V_{CC} = 2.7V \text{ to } 5.5V$		13		
	Supply Current	LMX2330A RF Only			10		
	Current	LMX2331A RF + IF			12		
		LMX2331A RF Only			9	•	mA
		LMX2332A IF + RF			8		
		LMX2332A RF Only			5		
		LMX233XA IF Only			3		
ICC-PWDN	Powerdown Current		$V_{CC} = 3.0V$		1	25	μA
f <sub>IN</sub> RF	Operating	LMX2330A		500		2.5	
	Frequency	LMX2331A		200		2.0	GHz
		LMX2332A		100		1.2	
f <sub>IN</sub> IF	Operating Frequency	LMX233XA		45 ·		510	MHz
fosc	Maximum Oscillator Frequency			40			MHz
f <sub>φ</sub>	Maximum Phase Detector Frequency			10	-		MHz
Pf <sub>IN</sub> RF	RF Input Sensitivity		$V_{CC} = 3.0V$	-15		+4	dBm
			$V_{CC} = 5.0V$	-10		+4	dBm
Pf <sub>IN</sub> IF	IF Input Sensitivity		$V_{CC} = 2.7V \text{ to } 5.5V$	-10		+4	dBm
Vosc	Oscillator Sensitivity	•	OSC <sub>in</sub>	0.5			V <sub>PP</sub>
VIH	High-Level Input Voltage		*	0.8 V <sub>CC</sub>			V
VIL	Low-Level Input Voltage		*			0.2 V <sub>CC</sub>	V
Iн	High-Level Input Current		$V_{IH} = V_{CC} = 5.5V^*$	1.0		1.0	μA
կլ	Low-Level Input Current		$V_{IL} = 0V, V_{CC} = 5.5V^*$	-1.0		1.0	μA
IIH	Oscillator Input Current		$V_{IH} = V_{CC} = 5.5V$			100	μA
IIL	Oscillator Input Current		$V_{IL} = 0V, V_{CC} = 5.5V$	- 100			μA
VOH	High-Level Output Voltage		l <sub>OH</sub> = -500 μA	V <sub>CC</sub> - 0.4			V
VOL	Low-Level Output Voltage		l <sub>OL</sub> = 500 μA			0.4	v
t <sub>CS</sub>	Data to Clock Set Up Time	1	See Data Input Timing	50		· · · · ·	ns
tCH	Data to Clock Hold Time		See Data Input Timing	10		$(1,1,\dots,n)$	ns
tсwн	Clock Pulse Width High		See Data Input Timing	50			ns
t <sub>CWL</sub>	Clock Pulse Width Low		See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Load Enable Set Up Time		See Data Input Timing	50		1	' ns
tew	Load Enable Pulse Width		See Data Input Timing	50			ns


Symbol	Parameter	Conditions		Value		Units
Symbol	Faranieter	Conditions	Min	Тур	Max	Units
Do-SOURCE	Charge Pump Output	$V_{D_0} = V_P/2$ , $I_{CP_0} = HIGH^{**}$		-5.0		mA
Do-SINK	Current	$V_{D_0} = V_P/2$ , $I_{CP_0} = HIGH^{**}$		5.0		mA
Do-SOURCE		$V_{D_0} = V_P/2$ , $I_{CP_0} = LOW^{**}$		-1.25	. •	mA
IDo-SINK		$V_{D_0} = V_P/2$ , $I_{CP_0} = LOW^{**}$		1.25		mA
I <sub>Do</sub> -TRI	Charge Pump TRI-STATE Current	$0.5V \le V_{D_0} \le V_P - 0.5V - 40^{\circ}C < T_A < 85^{\circ}C$	-2.5		2.5	nA
I <sub>Do</sub> -SINK VS I <sub>Do</sub> -SOURCE	CP Sink vs Source Mismatch (Note 2)	$V_{D_0} = V_P/2$ $T_A = 25^{\circ}C$		3	10	%
I <sub>Do</sub> vs V <sub>Do</sub>	CP Current vs Voltage (Note 1)	$0.5 \le V_{D_0} \le V_P - 0.5V$ $T_A = 25^{\circ}C$		10	15	%
I <sub>Do</sub> vs T <sub>A</sub>	CP Current vs Temperature (Note 3)	$V_{D_0} = V_P/2$ -40°C < T <sub>A</sub> < 85°C		10		%

\*\* See PROGRAMMABLE MODES for  ${\rm I_{CP_0}}$  description.

Notes 1, 2, 3: See charge pump current specification definitions below.


#### Charge Pump Current Specification Definitions






1-65

Ŀ



1-66

# LMX2330A/LMX2331A/LMX2332A



0.063 (<sub>dd</sub>) ivity

0.020

0.006

0.002

TL/W/12331-44

50

ensit

 $V_{CC} = 5.5V$ 

20

Frequency (MHz)

30

40

 $V_{CC} = 2.7V$ 

10

Sensitivity (dBm)

-20

-30

-40

-50


-60 0



#### **Functional Description**

The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and the 15- and 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of LE) into the DATA input, MSB first. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:


Contr	ol Bits	DATA Location
C1 `	C2	
0	0	IF R Counter
0	1	RF R Counter
.1	0	IF N Counter
1	1	RF N Counter



TL/W/12331-1

#### PROGRAMMABLE REFERENCE DIVIDERS (IF AND RF R COUNTERS)

If the Control Bits are 00 or 01 (00 for IF and 01 for RF) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.



TL/W/12331-14

#### 15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Ratio	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	٠	•	•	•	•	•	٠	•	٠	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


Notes: Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 32767

R1 to R15: These bits soloct the divide ratio of the programmable reference divider. Data is shifted in MSB first,

#### **PROGRAMMABLE DIVIDER (N COUNTER)**

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for IF counter and 11 for RF counter) data is transferred from the 22-bit shift register into a 4-bit or 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below. For the IF N counter bits 5, 6, and 7 are don't care bits. The RF N counter does not have don't care bits.



#### 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

	RF									
Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1			
0	0	0	0	0	0	0	0			
· 1 ·	0	0	0	0	0	0	1			
•	•	•	٠	•	•	•	•			
127 1 1 1 1 1 1 1										
Notes: Div	ide ra	itio: 0	to 12	27						

Divide N Ν N Ν N Ν N Ratio 7 6 5 4 3 2 1 Α 0 0 Х х Х ۵ 0 0 1 х х х 0 0 0 1 . . . . . . . . 15 х X х 1 1 1 1

IF

 $B \ge A$ 

X = DON'T CARE condition

#### 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	· 0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•		•	٠	•	•	٠	•	٠
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)

B≥A

#### PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$ 

fvco: Output frequency of external voltage controlled oscillator (VCO)

B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)

- A: Preset divide ratio of binary 7-bit swallow counter
- $(0 \le A \le 127 \{RF\}, 0 \le A \le 15 \{IF\}, A \le B)$

f<sub>OSC</sub>: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)

P: Preset modulus of dual modulus prescaler (for IF; P = 8 or 16; for RF; LMX2330A: P = 32 or 64 LMX2331A/32A: P = 64 or 128)

#### PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16-R19 including the phase detector polarity, charge pump TRI-STATE and the output of the F<sub>o</sub>LD pin. The prescaler and powerdown modes are selected with bits N19 and N20. The programmable modes are shown in Table I. Truth table for the programmable modes and F<sub>o</sub>LD output are shown in Table II and Table III.

C1	C2	R16	R17	R18	R19	R20
 0	0	IF Phase Detector Polarity	IF I <sub>CPo</sub>	IF D <sub>o</sub> TRI-STATE	IF LD	IF Fo
 0	1	RF Phase Detector Polarity	RF I <sub>CPo</sub>	RF D <sub>o</sub> TRI-STATE	RF LD	RF Fo

#### **TABLE I. Programmable Modes**

C1	C2	N19	N20
1	0	IF Prescaler	Pwdn IF
1	1	RF Prescaler	Pwdn RF

#### TABLE II. Mode Select Truth Table

	Phase Detector Polarity	D <sub>o</sub> TRI-STATE	I <sub>CPo</sub> (Note 1)	IF Prescaler	2330A RF Prescaler	2331A/32A RF Prescaier	Pwdn (Note 2)
0	Negative	Normal Operation	LOW	8/9	32/33	64/65	Pwrd Up
1	Positive	TRI-STATE	HIGH	16/17	64/65	128/129	Pwrd Dn

Note 1: The  $I_{CP_0}$  LOW current state = 1/4  $\times$   $I_{CP_0}$  HIGH current.

Note 2: Activation of the IF PLL or RF PLL powerdown modes result in the disabling of the respective N counter divider and debiasing of its respective f<sub>IN</sub> inputs (to a high impedance state). Powerdown forces the respective charge pump and phase comparator logic to a TRI-STATE condition after charge pump event. The R counter functionality does not become disabled until *both* IF and RF powerdown bits are activated. The MICROWIRE™ control register remains active and capable of loading and latching data during all of the powerdown modes.

RF R[19] (RF LD)	IF R[19] (IF LD)	RF R[20] (RF F <sub>o</sub> )	IF R[20] (IF F <sub>o</sub> )	F <sub>o</sub> Output State
0	0	0	0	Disabled (Note 1)
0	1		0	IF Lock Detect (Note 2)
1	0	0	0	RF Lock Detect (Note 2)
1	1	0	0	RF/IF Lock Detect (Note 2)
x	0	· · · · 0	1.1	IF Reference Divider Output
x	0	1	0	RF Reference Divider Output
x	1	0	1	IF Programmable Divider Output
x	1	1	0	RF Programmable Divider Output
0	0	1 .	1	Fastlock (Note 3)
0	1	1	1 - Maria	For Internal Use Only
1	0	1	1	For Internal Use Only
1	1	1.	1	Counter Reset (Note 4)

#### TABLE III. The FoLD (Pin 10) Output Truth Table

X = don't care condition

Note 1: When the FoLD output is disabled, it is actively pulled to a low logic state.

Note 2: Lock detect output provided to indicate when the VCO frequency is in "lock." When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF/IF lock detect mode a locked condition is indicated when RF and IF are both locked.

Note 3: The Fastlock mode utilizes the F<sub>o</sub>LD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's lcpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).


Note 4: The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits then N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescalar cycle.) If the Reset bits are activated the R counter is also forced to Reset, allowing smooth acquisition upon powering up.

#### PHASE DETECTOR POLARITY


Depending upon VCO characteristics, R16 bit should be set accordingly: (see figure right)

When VCO characteristics are positive like (1), R16 should be set HIGH;

When VCO characteristics are negative like (2), R16 should be set LOW.



#### SERIAL DATA INPUT TIMING




Notes: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.


Test Conditions: The Serial Data input Timing is tested using a symmetrical waveform around V<sub>CC</sub>/2. The test waveform has an edge rate of 0.6V/ns with amplitudes of 2.2V @ V<sub>CC</sub> = 2.7V and 2.6V @ V<sub>CC</sub> = 5.5V.

#### PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS



Notes: Phase difference detection range:  $-2\pi$  to  $+2\pi$ 

The minimum width pump up and pump down current pulses occur at the  $\mathsf{D}_{\mathsf{o}}$  pin when the loop is locked. R16 = HIGH LMX2330A/LMX2331A/LMX2332A




#### **Operational Notes:**

VCO is assumed AC coupled.

TL/W/12331-19

- R<sub>IN</sub> increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10Ω to 200Ω depending on the VCO power level. f<sub>IN</sub> RF impedance ranges from 40Ω to 100Ω. f<sub>IN</sub> IF impedances are higher.
- \*\*\* 50Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC<sub>in</sub> may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)



Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.

the second second

This is a static sensitive device. It should be handled only at static free work stations.

#### Application Information

A block diagram of the basic phase locked loop is shown in Figure 1.




FIGURE 1. Basic Charge Pump Phase Locked Loop

#### LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in Figure 2. The open loop gain is the product of the phase comparator gain (K $\phi$ ), the VCO gain (K<sub>VCO</sub>/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in Figure 3, while the complex impedance of the filter is given in equation 2.




FIGURE 2. PLL Linear Model




FIGURE 3. Passive Loop Filter

Open loop gain = 
$$H(s) G(s) = \Theta i / \Theta e$$

$$Z(s) = \frac{s(C2 \circ R2) + 1}{s^2(C1 \circ C2 \circ R2) + sC1 + sC2}$$
(1)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(3a)

and

$$T2 = R2 \bullet C2 \tag{3b}$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, ω, the filter time constants T1 and T2, and the design constants  $K_{\phi}$ ,  $K_{VCO}$ , and N.

$$\mathbf{G}(\mathbf{s}) \bullet \mathbf{H}(\mathbf{s})|_{\mathbf{s}} = \mathbf{j} \bullet \boldsymbol{\omega} = \frac{-\mathbf{K}\phi \bullet \mathbf{K}_{VCO} (1 + \mathbf{j}\boldsymbol{\omega} \bullet \mathbf{T}2)}{\boldsymbol{\omega}^2 \mathbf{C} \mathbf{1} \bullet \mathbf{N} (1 + \mathbf{j}\boldsymbol{\omega} \bullet \mathbf{T}1)} \bullet \frac{\mathbf{T}1}{\mathbf{T}2} \quad (4)$$

From equation 3 we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in equation 5.

 $\phi(\omega) = \tan^{-1} (\omega \bullet T2) - \tan^{-1} (\omega \bullet T1) + 180^{\circ}$ (5) A plot of the magnitude and phase of G(s)H(s) for a stable loop, is shown in Figure 4 with a solid trace. The parameter

φ<sub>p</sub> shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.

If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase equations 4 and 5 will have to compensate by the corresponding "1/w" or "1/w2" factor. Examination of equations 3 and 5 indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2wp. K<sub>vco</sub>, K $\phi$ , N, or the net product of these terms can be changed by a factor of 4, to counteract the w<sup>2</sup> term present in the denominator of equation 3. The K
 term was chosen to complete the transformation because it can readily be switch between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.

141

#### **Application Information (Continued)**





FIGURE 4. Open Loop Response Bode Plot

#### FASTLOCK CIRCUIT IMPLEMENTATION

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233xA PLL is shown in *Figure 5*. When a new fraquency is loaded, and the RF lcp<sub>o</sub> bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF lop<sub>o</sub> bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.



#### FIGURE 5. Fastlock PLL Architecture

TL/W/12331-30

National Semiconductor

# LMX2335/LMX2336/LMX2337 PLLatinum™ Dual Frequency Synthesizer

## for RF Personal Communications

LMX2335 1.1 GHz/1.1 GHz LMX2336 2.0 GHz/1.1 GHz LMX2337 550 MHz/550 MHz

#### **General Description**

The LMX2335, LMX2336 and LMX2337 are monolithic, integrated dual frequency synthesizers, including two high frequency prescalers, and are designed for applications requiring two RF phase-lock loops. They are fabricated using National's ABiC IV silicon BiCMOS process.

The LMX2335/36/37 contains two dual modulus prescalers. A 64/65 or a 128/129 prescaler can be selected for each RF synthesizer. A second reference divider chain is included in the IC for improved system noise. Using a digital phase locked loop technique, the LMX2335/36/37 can generate two very stable, low noise signals for the RF local oscillators.

Serial data is transferred into the LMX2335/36/37 via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2335/36/37 feature very low current consumption; LMX2335/37 -9 mA at 3V, LMX2336 -13 mA at 3V. The LMX2335/37 are available in a JEDEC 16-pin surface mount plastic package. The LMX2336 is available in a TSSOP 20-pin surface mount plastic package.


## 2.7V to 5.5V operation Low current consumption

Features

- Selectable powerdown mode:
  - $I_{CC} = 1 \ \mu A \ (typ)$
- Dual modulus prescaler: 64/65 or 128/129
- Selectable charge pump TRI-STATE® mode
- Selectable charge pump current levels
- Selectable Fastlock<sup>TM</sup> mode

#### **Applications**

- Cellular telephone systems (AMPS, ETACS, RCR-27)
- Cordless telephone systems (DECT, ISM, PHS, CT-1+)
- Personal Communication Systems (DCS-1800, PCN-1900)
- Dual Mode PCS phones
- Other wireless communication systems





LMX2335/LMX2336/LMX2337


1-75

#### **Connection Diagrams**










Order Number LMX2336TM NS Package Number MTC20 TL/W/12332-16

#### **Pin Description**

Pin No. 2335/37	Pin No. 2336	Pin Name	ı/o	Description
1	1	V <sub>CC</sub> 1		Power supply voltage input. Input may range from 2.7V to 5.5V. $V_{CC}$ 1 must equal $V_{CC}$ 2. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
2	2	V <sub>p</sub> 1		Power supply for RF1 charge pump. Must be $\geq V_{CC}$ .
3	3	D <sub>o</sub> 1	0	RF1 charge pump output. For connection to a loop filter for driving the input of an external VCO.
4	4	GND		Ground.
5	5	f <sub>IN</sub> 1	1	First RF prescaler input. Small signal input from the VCO.
x	6	f <sub>IN</sub> 1	1	RF 1 prescaler complimentary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with loss of some sensitivity.
х	7	GND		Ground.
6	8	OSC <sub>in</sub>	I	Oscillator input. The input has a $V_{CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate.
7	9	OSCout	0	Oscillator output.
8	10	F₀LD	0	Multiplexed output of the programmable or reference dividers, lock detect signals and Fastlock mode. CMOS output <i>(see Programmable Modes).</i>
9	11	Clock	1.	High impedance CMOS Clock input. Data for the various latches is clocked in on the rising edge, into the 20-bit shift register.
10	12	Data	I	Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input.
11	13	LE	- 1	Load enable CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent).
x	14	GND		Ground.
x	15	Ŧ <sub>IN</sub> 2	1	RF2 prescaler complimentary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with loss of some sensitivity.
12	16	f <sub>IN</sub> 2	1	RF2 prescaler input. Small signal input from the VCO.
13	17	GND		Ground.
14	18	D <sub>o</sub> 2	0	RF2 charge pump output. For connection to a loop filter for driving the input of an external VCO.
15	19	V <sub>p</sub> 2		Power supply for RF2 charge pump. Must be $\geq V_{CC}$ .
16	20	V <sub>CC</sub> 2		Power supply voltage input. Input may range from 2.7V to 5.5V. $V_{CC}$ 2 must equal $V_{CC}$ 1. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.



Note 1:  $V_{CC}$ 1 supplies power to the RF1 prescalar, N-counter and phase detector.  $V_{CC}$ 2 supplies power to the RF2 prescaler, N-counter and phase detector, RF1 and RF2 R-dividers along with the OSC<sub>IN</sub> buffer and all digital circuitry.  $V_{CC}$ 1 and  $V_{CC}$ 2 are separated by a diode and must be run at the same voltage level. Note 2:  $V_{P1}$ 1 and  $V_{P2}$  can be run independently as long as  $V_{P} \ge V_{CC}$ .

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Power Supply Voltage

Fower Supply Voltage	
V <sub>CC</sub>	-0.3V to +6.5V
Vp	-0.3V to +6.5V
Voltage on Any Pin	
with GND = $0V(V_{I})$	-0.3V to +6.5V
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
Lead Temperature (solder 4 sec.) ( $T_L$ )	+260°C

# Recommended Operating Conditions

Power Supply Voltage	1.1	•
V <sub>CC</sub>		2.7V to 5.5V
V <sub>P</sub>	·	V <sub>CC</sub> to + 5.5V
Operating Temperature (T <sub>A</sub> )		-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.


#### **Electrical Characteristics** $V_{CC} = 5.0V$ , $V_P = 5.0V$ ; $-40^{\circ}C < T_A < 85^{\circ}C$ , except as specified

Symbol	Borg	meter	Conditions		Value		Units
Symbol	Para	imeter	Conditions	Min	Тур	Max	Units
ICC	Power Supply Current	LMX2335/37 RF1 and RF2	$V_{CC} = 2.7V \text{ to } 5.5V$		9	12	mA
ICC		LMX2335/37 RF1 only	V <sub>CC</sub> 2.7V to 5.5V		5	7	mA
ICC		LMX2336 RF1 and RF2	$V_{CC} = 2.7V$ to 5.5V		13	18	mA
		LMX2336 RF1 only	$V_{CC} = 2.7V \text{ to } 5.5V$	$\mathcal{I} = \mathcal{I}$	7	11	mA
f <sub>IN</sub> 1	Operating Frequency	LMX2335		0.100		1.1	GHz
f <sub>IN</sub> 2		and a second	an e shan an an an an A	0.050		1.1	GHz
f <sub>IN</sub> 1		LMX2336		0.200		2.0	GHz
f <sub>IN</sub> 2		,		0.050		1.1	GHz
f <sub>IN</sub> 1	· .	LMX2337	n na ser a	100		550	MHz
f <sub>IN</sub> 2			n de la companya de l Companya de la companya de la company	50		550	MHz
ICC-PWDN	Powerdown Current	LMX2335/2336	$V_{CC} = 5.5V$		· 1	25	
		LMX2337		1990 <b>- 1</b> 990 - 1990		100	μΑ
fosc	Maximum Oscillator Fi	requency	an a	20			MHz
fosc			No load on OSCout	40			MHz
f <sub>φ</sub>	Maximum Phase Dete	ctor Frequency			10		MHz
Pf <sub>IN</sub>	RF Input Sensitivity		V <sub>CC</sub> = 3.0V, f > 100 MHz	-15		+4	
Pf <sub>IN</sub>	1		V <sub>CC</sub> = 5.0V, f > 100 MHz	-10		+4	dBm
	<i>x</i>		V <sub>CC</sub> = 2.7 to 5.5V, f < 100 MHz	<sup>.</sup> –10		0	54 S
Vosc	Oscillator Sensitivity		OSC <sub>in</sub>	0.5			VPP
VIH	High-Level Input Volta	ge	**	0.8 V <sub>CC</sub>			V
VIL	Low-Level Input Volta	ge	**			0.2 V <sub>CC</sub>	v
l <sub>IH</sub>	High-Level Input Curre	ent	$V_{IH} = V_{CC} = 5.5V^{**}$	1.0		1.0	μA
IIL	Low-Level Input Curre	nt	$V_{IL} = 0V, V_{CC} = 5.5V^{**}$	-1.0		1.0	μA
lн	Oscillator Input Currer	nt	$V_{\rm IH} = V_{\rm CC} = 5.5 V$			100	μΑ
կլ	Oscillator Input Currer	nt	$V_{IL} = 0V, V_{CC} = 5.5V$	- 100			μA
ID0-SOURCE	Charge Pump Output	Current	$V_{D_0} = V_{CC}/2, I_{CP_0} = LOW^*$		-1.25		mA
ID0-SINK	1		$V_{D_0} = V_{CC}/2$ , $I_{CP_0} = LOW^*$		1.25		mA
ID0-SOURCE	1 <sup>.</sup>		$V_{D_0} = V_{CC}/2$ , $I_{CP_0} = HIGH^*$		-5.0		mA
IDo-SINK	1		$V_{D_0} = V_{CC}/2$ , $I_{CP_0} = HIGH^*$		5.0		mA
ID <sub>0</sub> -TRI	Charge Pump TRI-STATE Current	LMX2335 LMX2336	$0.5V \le V_{D_0} \le V_{CC} - 0.5V$ T = 25°C	-5.0		5.0	nA
I <sub>Do</sub> -TRI	Charge Pump TRI-STATE Current	LMX2337	$0.5V \le V_{D_0} \le V_{CC} - 0.5V$ T = 25°C		5		nA


Cumbal	Parameter	Conditions	v	alue		Units
Symbol	Parameter	Conditions	Min	Тур	Max	Units
VOH	High-Level Output Voltage	I <sub>OH</sub> = −500 μA	V <sub>CC</sub> - 0.4			V
VOL	Low-Level Output Voltage	I <sub>OL</sub> = 500 μA			0.4	V
tcs	Data to Clock Set Up Time	See Data Input Timing	50			ns
tCH	Data to Clock Hold Time	See Data Input Timing	10			ns
tCWH	Clock Pulse Width High	See Data Input Timing	50			ns
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Load Enable Set Up Time	See Data Input Timing	50			ns
t <sub>EW</sub>	Load Enable Pulse Width	See Data Input Timing	50			ns

\*See PROGRAMMABLE MODES for  $I_{CP_0}$  description.

\*\*Clock, Data and LE does not include fIN1, fIN2 and OSCin.



LMX2335/LMX2336/LMX2337




1

#### **Functional Description**


The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and two 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of LE) into the DATA input, MSB first. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:

Contr	ol Bits	DATA Location
C1	C2	
0	0	RF2 R Counter
0	1	RF1 R Counter
1	0	RF2 N Counter
1	1	RF1 N Counter



#### PROGRAMMABLE REFERENCE DIVIDERS (RF1 AND RF2 R COUNTERS)

If the Control Bits are 00 or 01 (00 for RF2 and 01 for RF1) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.



#### 15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide Ratio	R 15	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
٠	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Notes: Divide ratios less than 3 are prohibited.


Divide ratio: 3 to 32767

R1 to R15: These bits select the divide ratio of the programmable reference divider.

Data is shifted in MSB first.

#### PROGRAMMABLE DIVIDER (N COUNTER)

Each N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for RF2 counter and 11 for RF1 counter) data is transferred from the 20-bit shift register into a 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below.



TL/W/12332-5

TL/W/12332-4

#### 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1
Notes: Divi B ≥		tio: 0	to 127	,			

A < P

#### 

.

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	-0	0	0	0	0.	. 0	0	0.	1	0	0
•	•	• *	٠	• ′	•	•	•	•	•	. <b>.</b> .	•
2047	1	1	1	1	1	<sup>'</sup> 1	1	1	1	1	1

A State of A State

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited) . . .

#### PULSE SWALLOW FUNCTION PULSE SWALLOW FUNCTION $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

f<sub>VCO</sub>: Output frequency of external voltage controlled oscillator (VCO)

- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- Preset divide ratio of binary 7-bit swallow counter  $(0 \le A \le B)$ A:  $(0 \le A \le P; A \le B)$

f<sub>OSC</sub>: Output frequency of the external reference frequency oscillator

- Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767) R:
- P: Preset modulus of dual modulus prescaler (P = 64 or 128)

#### PROGRAMMABLE MODES

5.46

Several modes of operation can be programmed with bits R16-R19 including the phase detector polarity, charge pump tristate and the output of the FoLD pin. The prescaler and power down modes are selected with bits N19 and N20. The programmable modes are shown in Table I. Truth table for the programmable modes and FoLD output are shown in Table II and Table III.

C1	C2	R16	R17	R18	R19	R20
0	0	RF2 Phase Detector Polarity	RF2 I <sub>CPo</sub>	RF2 D <sub>o</sub> TRI-STATE	RF2 LD	RF2 Fo
0	1	RF1 Phase Detector Polarity	RF1 I <sub>CPo</sub>	RF1 D <sub>o</sub> TRI-STATE	RF1 LD	RF1 Fo

C1	C2	N19	N20
1	0	RF2 Prescaler	Pwdn RF2
1	1	RF1 Prescaler	Pwdn RF1

#### TABLE I. Programmable Modes

#### TABLE II. Mode Select Truth Table

	Phase Detector Polarity <sup>(3)</sup>	D <sub>o</sub> TRI-STATE	I <sub>CPo</sub> <sup>(1)</sup>	RF1 Prescaler	RF2 Prescaler	Pwdn(2)
0	Negative	Normal Operation	LOW	64/65	64/65	pwrd up
1	Positive	TRI-STATE	HIGH	128/129	128/129	pwrd dn

#### Note 1: The $I_{CP_0}$ LOW current state = $1/4 \times I_{CP_0}$ HIGH current.


Note 2: Activation of the RF2 PLL or RF1 PLL powerdown modes result in the disabling of the respective N counter divider and debiasing of its respective f<sub>IN</sub> inputs (to a high impedance state). Powerdown forces the respective charge pump and phase comparator logic to a TRI-STATE condition. The R counter and Oscillator functionality does not become disabled until *both* RF2 and RF1 powerdown bits are activated. The OSC<sub>in</sub> pin reverts to a high impedance state when this condition exists. The MICROWIRE™ control register remains active and capable of loading and latching data during all of the powerdown modes.

#### Note 3: PHASE DETECTOR POLARITY

Depending upon VCO characteristics, the R16 bits should be set accordingly:

When VCO characteristics are positive like (1), R16 should be set HIGH:

When VCO characteristics are negative like (2), R16 should be set LOW.



VCO INPUT VOLTAGE

TL/W/12332-7

RF1 R[19]	RF1 R[19] RF2 R[19] RF1 R[20] RF2 R[20] F <sub>0</sub> LD												
(RF1 LD)	(RF2 LD)	(RF1 F <sub>O</sub> )	(RF2 F <sub>O</sub> )	Output State									
0	0	· · 0	0	Disabled (Note 1)									
0	1	0	0	RF2 Lock Detect (Note 2)									
1	0.	. 0	0 .	RF1 Lock Detect (Note 2)									
1	1	0	0	RF1/RF2 Lock Detect (Note 2)									
х	0	0	1	RF2 Reference Divider Output									
х	0	1	0	RF1 Reference Divider Output									
х	1	0	1	RF2 Programmable Divider Output									
х	1	1	0	RF1 Programmable Divider Output									
0	0	1	1	Fastlock (Note 3)									
0	1	1	1	For Internal use only									
1	0	1	1	For Internal use only									
1	1	1	1	Counter Reset (Note 4)									

#### TABLE III. The FoLD Output Truth Table


X-don't care condition


Note 1: When the FoLD output is disabled it is actively pulled to a low logic state.

Note 2: Lock detect output provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF1/RF2 lock detect mode a locked condition is indicated when RF2 and RF1 are both locked.

Note 3: The Fastlock mode utilized the FoLD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's Icpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).

Note 4: The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits the N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescalar cycle). If the Reset bits are activated the R counter is also forced to Reset, allowing smooth acquisition upon powering up.





#### Application Information

A block diagram of the basic phase locked loop is shown in Figure 1.





FIGURE 1. Conventional PLL Architecture

#### Loop Gain Equations

A linear control system model of the phase feedback for a PLL in the locked state is shown in Figure 2. The open loop gain is the product of the phase comparator gain ( $K_{\phi}$ ), the VCO gain (K<sub>VCO</sub>/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in Figure 3, while the complex impedance of the filter is given in equation 2.





TL/W/12332-13

(1)





**FIGURE 3. Passive Loop Filter** 

Open L

ç

$$\begin{array}{l} \text{Loop} = H(s) G(s) = \frac{\Theta_i}{\Theta_e} = \frac{K_{\phi} Z(s) K_{VCO}}{Ns} \\ \text{sain} \end{array}$$

$$Z(s) = \frac{s(C2 \bullet R2) + 1}{S^2 (C1 \bullet C2 \bullet R2) + sC1 + sC2}$$
(2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(3a)

$$T2 = R2 \bullet C2 \tag{3b}$$

VCO

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency,  $\omega$ , the filter time contants T1 and T2, and the design constants Ko, KVCO, and N.

$$\mathbf{G}(\mathbf{s}) \bullet \mathbf{H}(\mathbf{s}) \Big|_{\mathbf{S} = \mathbf{j} \bullet \mathbf{w}} = \frac{-\mathbf{K} \phi \bullet \mathbf{K}_{\text{VCO}} (\mathbf{1} + \mathbf{j} \mathbf{w} \bullet \mathbf{T2})}{\mathbf{w}^2 \operatorname{C1} \bullet \mathbf{N} (\mathbf{1} + \mathbf{j} \mathbf{w} \bullet \mathbf{T1})} \bullet \frac{\mathbf{T1}}{\mathbf{T2}}$$
(4)

From equation 3 we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in equation 5.

$$\phi(\omega) = \tan^{-1} (\omega \bullet T2) - \tan^{-1} (\omega \bullet T1) + 180^{\circ}C \qquad (5)$$

A plot of the magnitude and phase of G(s) H(s) for a stable loop, is shown in Figure 4 with a solid trace. The parameter  $\phi_{n}$  shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.


If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve Figure 4 over to a different cutoff frequency, illustrated by dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/ phase relationship at twice the original cutoff frequency, other terms in the gain and phase equations 4 and 5 will have to compensate by the corresponding "1/w" or "1/w2" factor. Examination of equations 3 and 5 indicates the damping resistor variable R2 could be chosen to compensate with "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2 wp.  $K_{VCO}$ ,  $K\phi$ , N, or the net product of these terms can be changed by a factor of 4, to counteract with w<sup>2</sup> term present in the denominator of

#### Application Information (Continued)

equation 3. The K $\phi$  term was chosen to complete the transformation because it can readily be switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.

#### Fastlock Circuit Implementation

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX2335/36/37 PLL is shown in *Figure 5.* When a new frequency is loaded, and the RF1  $I_{CPo}$  bit is set high, the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF1 l<sub>CP0</sub> bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.



#### ADVANCE INFORMATION

LMX316(

National Semiconductor

#### LMX3160 Single Chip Radio Transceiver

#### **General Description**

The Single Chip Radio Transceiver is a monolithic, integrated radio transceiver optimized for use in the Digital European Cordless Telecommunications (DECT) system as well as other mobile telephony and wireless communications applications. It is fabricated using National's ABiC V BiCMOS process ( $f_T = 18$  GHz).

The Single Chip Radio Transceiver contains both transmit and receive functions. The transmitter includes a 1.1 GHz phase locked loop (PLL), a frequency doubler, and a high frequency buffer. The receiver consists of a 2.0 GHz low noise mixer, an intermediate frequency (IF) amplifier, a high gain limiting amplifier, a frequency discriminator, a received signal strength indicator (RSSI), and an analog DC compensation loop. The PLL, doubler, and buffers can be used to implement open loop modulation. The circuit features an onboard voltage regulator to allow wide supply voltages. In addition, the on board voltage regulator has two outputs for regulated discrete stages in the Rx and Tx chain.

The IF amplifier, high gain limiting amplifier, and discriminator operate in the 40 to 150 MHz frequency range, and the total IF gain is 85 dB. The use of the limiter and the discriminator provides a low cost, high performance demodulator for communications systems. The RSSI output can be used for channel quality monitoring.


The Single Chip Radio Transceiver is available in a 48-pin 7mm X 7mm X 1.4mm PQFP surface mount plastic package.

#### Features

- Single chip solution for DECT RF transceiver
- RF sensitivity to -93 dBm; RSSI sensitivity to -100 dBm
- Two regulated voltage outputs for discrete amplifier V<sub>CC</sub>
- High gain (85 dB) intermediate frequency strip
- Allows unregulated 3.0V-5.5V supply voltage range
- Power down mode for increased current savings
- System noise figure 5.4 dB (typ)

#### Applications

- Digital European Cordless Telecommunications (DECT)
- Portable wireless communications (PCS/PCN, cordless)
- Wireless local area networks (WLANs)
- Other wireless communications systems



This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.

	(3160 Pin		-
	•		$\frac{32}{2} = \frac{3}{2} + 3$
	· .		
Pin No.	Pin Name	1/0	Description
1	V <sub>CC</sub>		Power supply voltage input to mixer. Connect to VBAT
2	MIXEROUT	0	IF output signal of the mixer.
3	V <sub>CC</sub>	_	Power supply voltage input to mixer. Connect to VBAT
4	GND		Ground.
5	RFIN	-	RF input to the mixer.
6	GND	—	Ground.
7	Tx V <sub>REG</sub>	0	Supply voltage to external gain stage.
8	V <sub>CC</sub>		Power supply voltage input to analog sections of doubler/PLL. Connect to VBAT
9	GND		Ground.
	TxOUT	0	Doubler output.
10	GND	_	Ground.
10 11			Power supply voltage input to analog sections of doubler/PLL. Connect to VBAT
	V <sub>CC</sub>		
11	V <sub>CC</sub> GND	_	Ground.
11 12		-	Ground. Ground.
11 12 13	GND	- - 1	

# LMX3160

Pin No.	Pin Name	1/0	Description
17	VP	—	Power supply for charge pump.
18	Do	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.
19	V <sub>CC</sub>	_	Power supply input for CMOS section of PLL. Connect to VBAT
20	GND		Ground.
21	Out 0/FL <sub>o</sub>	1/0	Programmable CMOS output. Can be used for FastLock™ output (See Programmable Modes).
22	Out 1/Rx PD	1/0	Programmable CMOS output. Can be used for hardwire receiver power down (See Programmable Modes).
23	Out 2/Tx PD	1/0	Programmable CMOS output. Can be used for hardwire transmitter power down (See Programmable Modes).
24	PLL PD	I	PLL PD = LOW for PLL normal operations. PLL PD = HIGH for PLL power saving.
25	Clock	1	High impedance CMOS clock input.
26	Data	1	Binary serial data input. Data entered MSB first. High impedance CMOS input.
27	LE	1	Load enable input.
28	OSCIN	I	Oscillator input.
29	S Field	1	DC compensation circuit enable. While LOW, the DC compensation circuit is enabled, and the threshold is updated through the DC compensation loop. While HIGH, the switch is opened, and the comparator is held by the external capacitor.
30	RSSIOUT	0	Voltage output of the received signal strength indicator (RSSI).
31	Thresh	0	Threshold level to external comparator.
32	DC COMPIN	i i	Input to DC compensation circuit.
33	DISCOUT	0	Demodulated output of discriminator.
34	GND	—	Ground.
35	V <sub>CC</sub>	· —	Power supply input to discriminator circuit. Connect to VBAT
36	QUADIN	I.	Quadrature input.
37	V <sub>CC</sub>	_	Power supply input to limiter output stage. Connect to VBAT
38	GND	—	Ground.
39	LIMOUT	0	Limiter output to the quadrature tank.
40	GND		Ground.
41	V <sub>CC</sub>	· _	Power supply input for limiter. Connect to VBAT
42	LIMIN	1	IF input to the limiter.
43	GND	_	Ground.
44	GND		Ground.
45	IFOUT	0	IF output to bandpass filter.
46	V <sub>CC</sub>	_	Power supply input for IF amplifier. Connect to VBAT
47	IF <sub>IN</sub>	<u>ا</u> , ا	IF input to IF amplifier.
48	Rx V <sub>REG</sub>	<u></u> .	Supply voltage to external LNA.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.3V to +6.5V -0.3V to +6.5V
-0.3V to +6.5V
-65°C to +150°C
+ 260°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>) Operating Temperature (T<sub>A</sub>) 3.0V to 5.5V - 10°C to + 70°C LMX3160

#### **Electrical Characteristics**

The following specifications are guaranteed over the recommended operating conditions unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Rx I <sub>CC</sub>	Receive Mode Current Consumption (Note 1)	Tx PLL Powered Down	. :*	38	45	mA
Tx I <sub>CC</sub>	(Note 2)	Rx PLL Powered Down		20	25	mĄ
I <sub>PD</sub>	Power Down Current	Tx, Rx, PLL Off		1	10	μΑ
f <sub>RF</sub>	RF Frequency Range		1.7		2.0	GHz
f <sub>max</sub>	Maximum IF Input Frequency		120	150		MHz
f <sub>min</sub>	Minimum IF Input Frequency			18	20	MHz
MIXER		f <sub>IN</sub> = 1.9 GHz				
NF	Single Side Band Noise Figure			5.9	7	dB
GA	Gain		16	18		dB
OIP3	Output Intercept Point		-2	1		dBm
RF-RL	RF Return Loss	$Z_0 = 50\Omega$		15		dB
IF-RL	IF Return Loss	$Z_0 = 200\Omega$		15		dB
f <sub>IN</sub> -RF	f <sub>IN</sub> to RF Isolation			30	1.11	dB
f <sub>IN</sub> –IF	f <sub>IN</sub> to IF Isolation			30		dB
RF-IF	RF to IF Isolation		-	30		dB

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	ER	f <sub>IN</sub> = 120 MHz				en ta
NF	Noise Figure			6	8	dB
Av	Gain		20	25		dB
OIP3	Output Intercept Point	en se	6	7		dBm
Z <sub>IN</sub>	Input Impedance			200		Ω
Z <sub>OUT</sub>	Output Impedance			200		Ω
IF LIMITER	l	f <sub>IN</sub> = 120 MHz				
NF	IF Limiter Noise Figure		24	10	12	dB
Av	Limiter Gain	<ul> <li>A second sec second second sec</li></ul>	55	60		dB
Sens 2	Limiter/Disc. Sensitivity	$BER = 10^{-3}$		-65	1 - 11 <b>2</b> - 16	dBm
IFIN	IF Limiter Input Impedance		· · · ·	200		Ω
IFOUT	IF Limiter Output Impedance			1000		Ω
V <sub>max</sub>	Maximum Input Voltage Level		500	· · ·		mV <sub>PP</sub>
VOUT	Output Swing			500		mV <sub>PP</sub>
	Dynamic Range			60		dB
DISCRIMIN	IATOR	f <sub>IN</sub> = 120 MHz	•	an the same		
Vout	Discriminator Output Peak to Peak Voltage		250	400		mV
Vos	Disc. Output DC Voltage		1.4		1.7	V
DISCOUT	Disc. Output Impedance			150		Ω
RSSI		f <sub>IN</sub> = 120 MHz				
RSSI	RSSI Dynamic Range		70	80		dB
RSSIOUT	RSSI Output Voltage	Pin = -85  dBm	0.1	0.25	0.4	· <b>v</b>
		Pin = 0 dBm	1.15	1.5	1.8	V
	RSSI Slope	Pin = -75 to $-25$ dBm	. 11	20		mV/dE
÷	RSSI Linearity			3		dB
FREQUEN	CY DOUBLER	f <sub>OUT</sub> = 1.89 GHz				
f <sub>IN</sub>	Input Frequency Range		885		950	MHz
V <sub>IN</sub>	Input Signal Level	$Z_{IN} = 200\Omega$	-14	-11.5	9	dBm
Zo	Output Impedance		45	60	80	Ω
	Fundamental Rejection (Note 3)	$V_{IN} = 450 \text{ mV}_{PP}$		30		dB
	Harmonic Suppression (Note 3)	$V_{IN} = 450 \text{ mV}_{PP}$		20		dB
Роџт	Output Power		-10	8	1	dBm

LMX3160

Electrical Characteristics The following specifications are guaranteed over the recommended operating conditions unless otherwise specified (Continued)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
FREQUEN	CY SYNTHESIZER	· · · ·		e 41		
Vosc	Oscillator Sensitivity		0.5	1.0		V <sub>PP</sub>
I <sub>Do-source</sub>	Charge Pump Output Current	$V_{do} = V_P/2$ , $I_{cpo} = LOW$ (Note 4)	· · · ·	-1.5		mA
I <sub>Do-sink</sub>		$V_{do} = V_P/2$ , $I_{cpo} = LOW$ (Note 4)		1.5		mA
I <sub>Do-source</sub>		V <sub>do</sub> = V <sub>P</sub> /2, I <sub>cpo</sub> = HIGH (Note 4)		-6.0		mA
I <sub>Do-sink</sub>		$V_{do} = V_P/2$ , $I_{cpo} = HIGH$ (Note 4)		6.0		mA
I <sub>Do-Tri</sub>		$0.5 \le V_{do} \le V_P - 0.5$ T <sub>A</sub> = 25°C	1.0	0.1	1.0	nA
VOH	High-Level Output Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> -0.4			V
V <sub>OL</sub>	Low-Level Output Voltage	l <sub>OL</sub> = 1.0 mA			0.4	v
VIH	High-Level Input Voltage	·	V <sub>CC</sub> -0.8			٧
VIL	Low-Level Input Voltage		-1°		0.8	۰V
I <sub>IN</sub>	Input Current	$GND < V_{IN} < V_{CC}$	-1.0		1.0	mA
tcs	Data to Clock Set Up Time	See Data Input Timing	50			ns
tCH	Data to Clock Hold Time	See Data Input Timing	10			ns
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	50			ns
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	50	1. A.		ns
t <sub>ES</sub>	Clock to Load Enable Set Up Time	See Data Input Timing	50			ns
t <sub>EW</sub>	Load Enable Pulse Width	See Data Input Timing	50			ns
DC COMPE	INSATION SAMPLE AND HOLD CIRC	UIT				
V <sub>OS</sub>	Input Offset Voltage				3	mV
V <sub>I/O</sub>	Input/Output Voltage Swing	Centered at 1.5V		1.0		V <sub>PP</sub>
R <sub>SH</sub>	Sample and Hold Resistor		224		336	Ω
Dv	Threshold Input Voltage Droop	C <sub>hold</sub> = 2700 pF	- N.,	1	10	mV/ms

Note 1: This includes 5 mA current sourced from the Rx V<sub>REG</sub> pin for the external receive LNA as shown in the application diagram.

Note 2: This includes 5 mA current sourced from the Tx V<sub>REG</sub> pin for the external transmit buffer used before the power amplifier as shown in the application diagram.

Note 3: Measured at the output of external gain stage.

Note 4: See programmable modes for  $\mathsf{I}_{cpo}$  description.




Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V<sub>CC</sub>/2. The test waveform has an edge rate of 0.6V/ns with amplitudes of 2.2V @ V<sub>CC</sub> = 3.0V and 2.6V @ V<sub>CC</sub> = 5.5V.

#### **PLL Functional Description**

The simplified block diagram below shows the 20-bit data register, 18-bit F latch, 12 bit N counter, and 6 bit R counter.



The data stream is clocked on the rising edge of LE into the DATA input, MSB first. The last two bits are the control bits. DATA is transferred into the counters as follows:

Cont	rol Bits	DATA Location
C1	C2	
0	0	N Counter
0	· 1	R Counter
1	x	F Latch

X = Dont Care

#### **Programmable Divider (N Counters)**

The N counter consists of the 6-bit swallow counter (A counter) and the 6-bit programmable counter (B counter). When the control bits are "00" data is transferred from the 20-bit shift register into two 6-bit latches. One latch sets the A counter while the other sets the B counter, MSB first. Serial data format is shown below.

	LSB													MSB			14			
ſ	C1	C2	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	X	х	Х	X	X	x
	Contro	ol Bits		Divio	le Rati	o of Pr	ogrami	mable I	Divider	, N							Do	n't Ca	are	

#### 6-Bit Swallow Counter Divide Ratio (A Counter)

Divide Ratio A	N6	N5	N4	N3	N2	N1
0	0	0	0	0	0	0
1	0	0	0	0	0	.1 -
*	+	*	*	•	*	•
63	1	1	1	1	1.	1

Notes: Divide ratio: 0 to 63

 $\mathsf{B} \geq \mathsf{A}$ 

# 6-Bit Programmable Counter Divide Ratio (B Counter)

Divide Ratio B	N12	N11	N10	N9	N8	N7
3	0	0	0	0	1	1
4	0	0	0	1	0	0
•	*	.*	•	•	*	•
63	1	1	1	1	1	1

Notes: Divide ratio: 3 to 63

B≥A

# **Programmable Reference Dividers (R Counters)**

If the control bits are "01" data is transferred from the 20-bit shift register into a latch which sets the 6-bit R counter. Serial data format is shown below.

_	LSB						M	SB							1						_
[	C1	C2	R1	R2	R3	R4	R5	R6	x	x	х	х	х	x	X	X	x	х	X	X	
	Contro	ol Bits		Divid	le Ratio	of Ref	erence	Divider						Do	n't Ca	re					•

Divide Ratio R	R6	R5	R4	R3	R2	R1
3	0	0	0	0	1	1
4	0	0	0	1	0	0
•	*	*		*	*.1	•
63	1	1	1	1	1	1

Note: Divide ratio: 3 to 63

# **Pulse Swallow Function**

$$f_{vco} = [(P x B) + A] x f_{osc}/R$$

fvco: Output frequency of external voltage controlled oscillator (VCO)

B: Preset divide ratio of binary 6-bit programmable counter (3 to 63)

A: Preset divide ratio of binary 6-bit swallow counter (0  $\leq$  A  $\leq$  P, A  $\leq$  B)

fOSC: Output frequency of the external reference frequency oscillator


R: Preset divide ratio of binary 6-bit programmable reference counter (3 to 63)

P: Preset modulus of dual modulus prescaler (32 or 64)

# LMX3160

# **Receiver Functional Description**


The simplified block diagram below shows the mixer, IF amplifier, limiter, and discriminator. In addition, the DC compensation circuit, doubler, and voltage regulator (for external LNA) are shown.



Note: Receiver power down can be controlled by software through the F Latch or hardwire through the Rx PD pin. This is determined by the state of F14 and F15 (See Programmable Modes).

# **Transmitter Functional Description**

The simplified block diagram below shows the doubler and voltage regulator (for external transmit gain stage).



Note: Transmitter power down can be controlled by software through the F Latch or hardwire through the Rx PD pin. This is determined by the state of F14 and F15 (See Programmable Modes).

TL/W/12493-6

# **Programmable Function Latch (F Latch)**

If the control bits are "1X" data is transferred from the 20-bit shift register into the 18-bit F latch. Serial data format is shown below.

LSB																			MSB
C1	C2	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16	F17	F18
Contr	ol Bits																		

# **Programmable Modes**

Several modes of operation can be programmed with the function register bits F1-F18, including the phase detector polarity, charge pump TRI-STATE® and CMOS outputs. In addition, software or hardwire power down modes may be selected with bits F14 and F15. The programmable modes are latched in when the control bits are: C1 = 1, C2 = X. Truth tables for the programmable modes are shown in Tables I-III.

计分析 化高压试验 网络人名法法德拉德

	TABLE I. Programmable Modes	
F1 :	Prescaler Mod Select (32/64)	×
F2	Phase Detector Polarity	ĸ
F3	Charge Pump Current	and the second sec
F4	Charge Pump TRI-STATE	
- F5	Don't Care	
F6	Receive Section Power Down	
F7	Transmit Section Power Down	
F8	Out 0 CMOS Output/FastLock Output	
F9	Out 1 CMOS Output/Receive Section Power Down Input	
F10	Out 2 CMOS Output/Transmit Section Power Down Input	
F11	Don't Care	
F12	FastLock Auto/man select	
F13	Out 0 Normal CMOS/FastLock Switch	an ann an Atsail Airean an Atsail
F14	Mode Select. See Mode Select Table	
F15	Mode Select. See Mode Select Table	
F16	Auto FastLock Counter Bit #16	er forsky første sk
F17	Auto FastLock Counter Bit #32	
F18	Auto FastLock Counter Bit #64	

# **Functional Description**

in a com

F1	Pre-scaler modules select. LOW selects 32/33 and HIGH selects 64/65.
F2	Phase Detector Polarity. F2 is used to reverse the polarity of the phase detector. Depending upon V <sub>CO</sub> characteristics, F2 should be set accordingly: When VCO characteristics are positive, F2 should be set HIGH; When VCO characteristics are negative, F2 should be set LOW.
F3	Charge pump current. LOW selects low charge pump current (1X I <sub>cpo</sub> ). High selects HIGH charge pump current (4X I <sub>cpo</sub> ).
F4	Charge Pump TRI-STATE.
F5	Don't Care.
F6-F7	Power down. When $F14 = 0$ and $F15 = 0$ , F6 controls the state of the receive section and F7 controls the state of the transmit section. A LOW powers up the section while a HIGH powers down the section.
F8-F10	CMOS Outputs. When F13 is LOW, F8 controls sets state of Out 0 (pin 21). When in normal power down mode (F14 = 0, F15 = 0), F9 and F10 sets the state of Out 1 (pin 22) and Out 2 (pin 23) respectively.
F11	Don't Care.
F12	FastLock Auto/Manual Mode Select. When F13 HIGH, selects auto or manual FastLock mode.
F13	Out 0 (pin 21) Normal/FastLock select. When LOW the state of Out 0 (pin 21) is controlled by F8. When HIGH Out 0 is used for FastLock.
F14-F15	Power Down Mode Control. See Table III.
F16-F18	FastLock Timeout Counter. See Table IV for counter values.

		Tab	le II. Mode	e Select Truth Table		
	F1	F2	F3	F4	F6–F7	F8-F10
	Pre-scaler Mod.	Phase Det. polarity	I <sub>cpo</sub>	D <sub>o</sub> TRI-STATE	Power Down Modes	CMOS Outputs
0	32/33	Negative	LOW	Normal Operation	Powered UP	LOW
1	64/65	Positive	HIGH	TRI-STATE	Powered Down	HIGH

#### TABLE IIIa. Power Down Modes

Function	F15	F14
Software Control	0	0
Test Mode (See Note)	0	1
Test Mode (See Note)	1	0
Hardwire Power Down	1	1

Note: Not used in application.

#### **TABLE IIIb. Power Control Modes**

		High	Low
Software Control	F6	Receiver Off	Receiver On
	F7 .	Transmitter Off	Transmitter On
Hardwire Control	RxPD	Receiver Off	Reciever On
	Tx PD	Transmitter Off	Transmitter On
	PLDD PD	PLL Off	PLL On


#### TABLE IV. Charge Pump Output, Out 0, and FastLock Decoding

F3	F12	F13	Function
Ò	X	0	I <sub>cpo</sub> = 1X, No FastLock, Out 0 = F8
1	x	0	I <sub>cpo</sub> = 4X, No FastLock, Out 0 = F8
0	0	1	I <sub>cpo</sub> = 1X, Manual FastLock, Out 0 = FL <sub>o</sub>
1	0	1	I <sub>cpo</sub> = 4X, Manual FastLock, Out 0 = FL <sub>o</sub>
X	1	1	I <sub>cpo</sub> = Set by # reference cycles present in F counter, Auto FastLock, Out 0 = FL <sub>o</sub>

#### TABLE V. FastLock Timeout Counter Value Programming

					-		-	· · · ·
Time Out (# Reference Cycles)	8	24	40	56	72	88	104	120
F16	0	1	0	1	0	1	0	1
F17	0	0	1	1	0	0	1	1
F18	0	0	0	0	1	1	1	1

Example: To set FastLock timeout for 24 reference cycles, set F16 = HIGH, F17 = LOW, and F18 = LOW.



-		Da	ta Per Stag	ge			Cumulativ	e Data	
# <sup></sup>	Component	Gain	N Fig	OIP3	#	Gain	N Fig	IIP3	OIP3
1	Filter/Switch	-2.0	2.0	100.0	1	-2.0	2.0	97.9	95.9
2	Discrete LNA	10.0	2.0	7.0	2	8.0	4.0	- 1.0	7.0
3	Filter	-2.0	2.0	100.0	3	6.0	4.2	- 1.0	5.0
4	Mixer	18.0	5.9	1.0	4	24.0	5.2	-23.0	1.0
5	SAW	-11.0	11.0	100.0	5	13.0	5.3	-23.0	- 10.0
6	IF Amplifier	25.0	4.0	57.0	6	38.0	5.4	-23.0	15.0
7	BPF (LC)	-2.0	2.0	100.0	7	36.0	5.4	-23.0	13.0
8	IF Limiter	60.0	18.0	68.0	8	96.0	5.4	-29.2	66.8
	SYSTEM CUMULATIN	/E VALUES							-
	Sensitivity (@ 25°C)	-93.1	dBm		Gain N Fig IIP3	96.0 dB 5.4 dB 23.0 dBm			

Note: Assumes 50 dB attenuation of interferer by the SAW filter and 8 dB attenuation by the LC filter.




FIGURE 1. Conventional PLL Architecture

and

## **Loop Gain Equations**

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain  $(K_{\varphi})$ , the VCO gain  $(K_{vco}/s)$ , and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in *Equation 2*.




FIGURE 3.

PASSIVE LOOP FILTER

Open loop gain = H(s) G(s) = 
$$\Theta i / \Theta e = K_{\phi} Z(s) K_{vco} / Ns$$
 (1)

$$Z(s) = \frac{s(C2 \bullet R2) + 1}{s^2(C1 \bullet C2 \bullet R2) + sC1 + sC2}$$
(2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(3a)

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency,  $\omega$ , the filter time constants T1 and T2, and the design constants K<sub>b</sub>, K<sub>vco</sub>, and N.

 $T2 = R2 \bullet C2$ 

$$G(S) \bullet H(S) \bigg|_{S = -ie_{ij}} \frac{-K_{\phi} \bullet K_{VCO}(1 + j\omega \bullet T2)}{\omega^2 C1 \bullet N(1 + j\omega \bullet T1)} \bullet \frac{T1}{T2}$$
(4)

From *Equation 3* we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in *Equation 5*.

$$\phi(\omega) = \tan^{-1}(\omega \bullet T^2) - \tan^{-1}(\omega \bullet T^1) + 180^{\circ}$$
 (5)


LMX3160

A plot of the magnitude and phase of G(s)H(s) for a stable loop, is shown in *Figure 4* with a solid trace. The parameter  $\phi_p$  shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45°.

If we were now to redefine the cut off frequency,  $\omega_{p}'$ , as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison freguency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed FastLock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase equations 4 and 5 will have to compensate by the corresponding " $1/\omega$ " or " $1/\omega^2$ " factor. Examination of equations 3 and 5 indicates the damping resistor variable R2 could be chosen to compensate the " $\omega$ " terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at  $\omega_{p'} = 2 \omega_{p}$ .  $K_{vco}$ ,  $K_{\phi}$ , N, or the net product of these terms can be changed by a factor of 4 to counteract the  $\omega^2$  term present in the denominator of *Equation 3*. The K $\phi$  term was chosen to complete the transformation because it can readily be switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1.5 mA in the standard mode to 6 mA in FastLock.

# **FastLock Circuit Implementation**

A diagram of the FastLock scheme as implemented in National Semiconductors LMX3160 is shown in Figure 5. When a new frequency is loaded, the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the PLL will then return to standard, low noise operation. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between FastLock and standard mode.



National Semiconductor

# LMX2216 0.1 GHz to 2.0 GHz Low Noise Amplifier/Mixer for RF Personal Communications

# **General Description**

The LMX2216 is a monolithic, integrated low noise amplifier (LNA) and mixer suitable as a first stage amplifier and downconverter for RF receiver applications. The wideband operating capabilities of the LMX2216 allow it to function over frequencies from 0.1 GHz to 2.0 GHz. It is fabricated using National Semiconductor's ABiC IV BiCMOS process.

All input and output ports of the LMX2216 are single-ended. The LNA input and output ports are designed to interface to a 50 $\Omega$  system. The Mixer input ports are matched to 50 $\Omega$ . The output port is matched to 200 $\Omega$ . The only external components required are DC blocking capacitors. The balanced architecture of the LMX2216 maintains consistent operating parameters from unit to unit, since it is implemented in a monolithic device. This consistency provides manufacturers a significant advantage since tuning procedures—often needed with discrete designs—can be reduced or eliminated.

The low noise amplifier produces very flat gain over the entire operating range. The doubly-balanced, Gilbert-cell mixer provides good LO-RF isolation and cancellation of secondorder distortion products. A power down feature is implemented on the LMX2216 that is especially useful for standby operation common in Time Division Multiple Access (TDMA) and Time Division Duplex (TDD) systems. The LMX2216 is available in a narrow-body 16-pin surface mount plastic package.

### Features

- Wideband RF operation from 0.1 GHz to 2.0 GHz
- No external biasing components necessary
- 3V operation
- LNA input and output ports matched to 50Ω
- Mixer input ports matched to  $50\Omega$ , output port matched to  $200\Omega$ .
- Doubly balanced Gilbert cell mixer (single ended input and output)
- Low power consumption
- Power down feature \_
- Small outline, plastic surface mount package


## **Applications**

- Digital European Cordless Telecommunications (DECT)
- Portable wireless communications (PCS/PCN, cordless)

TL/W/11814-1

- Wireless local area networks (WLANs)
- Digital cellular telephone systems
- Other wireless communications systems

# Functional Block/Pin Diagram



See NS Package Number M16A

# **Pin Description**

Pin No.	Pin Name	1/0	Description
1	V <sub>CC</sub> M	I	Voltage supply for the mixer. The input voltage level to this pin should be a DC Voltage ranging from 2.85V to 3.15V.
2	GND		Ground
3	LNAIN	1	RF input signal to the LNA. External DC blocking capacitor is required.
4	GND		Ground
5	GND		Ground
6	RFIN	I.	RF input to the mixer. The RF signal to be down converted is connected to this pin. External DC blocking capacitor is required.
7	GND		Ground
8	PWDN		Power down signal pin. Both the LNA and mixer are powered down when a HIGH level is applied to this pin (V <sub>IH</sub> ).
9	IFOUT	0	IF output signal of the mixer. External DC blocking capacitor is required.
10	GND		Ground
11	LOIN	I	Local oscillator input signal to the mixer. External DC blocking capacitor is required.
12	GND		Ground
13	GND		Ground
14	LNAOUT	0	Output of the LNA. This pin outputs the amplified RF signal. External DC blocking capacitor is required.
15	GND		Ground
16	V <sub>CC</sub> A	1	LNA supply Voltage. DC Voltage ranging from 2.85V to 3.15V.

# **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V<sub>CC</sub>) 6.5V

# Recommended Operating Conditions

Office/Distributors for availabili	ty and specifications.
Supply Voltage (V <sub>CC</sub> )	6.5V
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C
Operating Temperature (T <sub>O</sub> )	-40°C to +85°C

Supply Voltage (V <sub>CC</sub> )	2.85V-3.15V
Operating Temperature (T <sub>A</sub> )	-10°C to +70°C
RFIN	0.1 GHz to 2.0 GHz
LO <sub>IN</sub>	0.1 GHz to 2.0 GHz

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Icc	Supply Current I	In Operation		6.5	8.0	mA
ICC-PWDN	Supply Current 1	In Power Down Mode			10	μA
G	Gain		9	10		dB
P <sub>1dB</sub>	Output 1 dB Compression Point		-5.0	-3.0		dBm
OIP3	Output 3rd Order Intercept Point		5.0	7.0		dBm
NF	Single Side Band Noise Figure			4.8	6.0	dB
RLIN	Input Return Loss		10	15		dB
RLOUT	Output Return Loss	· · · · · · · · · · · · · · · · · · ·	10	11		dB
	, f <sub>LO</sub> = 1.89 GHz @ 0 dBm; f <sub>IF</sub> = 110 MHz unless otherwi <b>Parameter</b>	Conditions	Min	Тур	Max	Units
	, $t_{LO} = 1.89 \text{ GHz} @ 0 \text{ dBm}$ ; $t_{IF} = 110 \text{ MHz}$ unless otherwi	ise specified.)				
Symbol	Parameter	Conditions	Min	Тур		
Symbol	Parameter In Supply Current In	Conditions n Operation	Min	<b>Тур</b> 9.0	12.0	mA
Symbol Icc Icc-PWDN	Parameter           Supply Current         In           Supply Current         In	Conditions		9.0		mA μA
Symbol Icc Icc-PWDN G <sub>C</sub>	Parameter       Supply Current     In       Supply Current     In       Conversion Gain (Single Side Band)     In	Conditions n Operation	4.0	9.0 6.0	12.0	mA
Symbol I <sub>CC</sub> I <u>CC-PWDN</u> G <sub>C</sub> P <sub>1dB</sub>	Parameter           Supply Current         In           Supply Current         In	Conditions n Operation		9.0	12.0	mA μA
Symbol Icc Icc-PWDN G <sub>C</sub>	Parameter       Supply Current     In       Supply Current     In       Conversion Gain (Single Side Band)     In	Conditions n Operation	4.0	9.0 6.0	12.0	mA μA dB
Symbol I <sub>CC</sub> I <u>CC-PWDN</u> G <sub>C</sub> P <sub>1dB</sub>	Parameter       Supply Current     In       Supply Current     In       Conversion Gain (Single Side Band)     Output 1 dB Compression Point	Conditions n Operation	4.0 - 13.0	9.0 6.0 -9.0	12.0	mA μA dB dBm
Symbol I <sub>CC</sub> I <sub>CC-PWDN</sub> G <sub>C</sub> P <sub>1dB</sub> OIP3	Parameter       Supply Current     In       Supply Current     In       Conversion Gain (Single Side Band)     In       Output 1 dB Compression Point     In       Output Third Order Intercept Point     In	Conditions n Operation	4.0 - 13.0	9.0 6.0 -9.0 0.0	12.0	mA μA dB dBm dBm
Symbol I <sub>CC</sub> I <sub>CC-PWDN</sub> G <sub>C</sub> P <sub>1dB</sub> OIP3 SSB NF	Parameter         Supply Current       In         Supply Current       In         Conversion Gain (Single Side Band)       Output 1 dB Compression Point         Output 1 dB Compression Point       Output Third Order Intercept Point         Single Side Band Noise Figure       Single Side Band Noise Figure	Conditions n Operation	4.0 - 13.0	9.0 6.0 -9.0 0.0 17	12.0 10 18	mA μA dB dBm dBm dB
Symbol I <sub>CC</sub> I <sub>CC-PWDN</sub> G <sub>C</sub> P <sub>1dB</sub> OIP3 SSB NF DSB NF	Parameter         Supply Current       In         Supply Current       In         Conversion Gain (Single Side Band)       Output 1 dB Compression Point         Output 1 dB Compression Point       Output Third Order Intercept Point         Single Side Band Noise Figure       Double Side Band Noise Figure	Conditions n Operation	4.0 - 13.0 - 3.0	9.0 6.0 -9.0 0.0 17 14	12.0 10 18	mA μA dB dBm dBm dB dB
Symbol I <sub>CC</sub> I <sub>CC-PWDN</sub> G <sub>C</sub> P <sub>1dB</sub> OIP3 SSB NF DSB NF LO-RF	Parameter         Supply Current       In         Supply Current       In         Conversion Gain (Single Side Band)       Output 1 dB Compression Point         Output 1 dB Compression Point       Output Third Order Intercept Point         Single Side Band Noise Figure       Double Side Band Noise Figure         LO to RF Isolation       In	Conditions n Operation	4.0 13.0 3.0 20	9.0 6.0 -9.0 0.0 17 14 30	12.0 10 18	mA μA dB dBm dBm dB dB dB
Symbol Icc Icc-PWDN Gc P1dB OIP3 SSB NF DSB NF LO-RF LO-IF	Parameter         Supply Current       In         Supply Current       In         Conversion Gain (Single Side Band)       Output 1 dB Compression Point         Output 1 dB Compression Point       Output Third Order Intercept Point         Single Side Band Noise Figure       Double Side Band Noise Figure         LO to RF Isolation       LO to IF Isolation	Conditions n Operation	4.0 13.0 3.0 20 20	9.0 6.0 -9.0 0.0 17 14 30 30	12.0 10 18	mA μA dB dBm dBm dB dB dB dB
Symbol Icc Icc-PWDN Gc P1dB OIP3 SSB NF DSB NF LO-RF LO-IF RF RL	Parameter         Supply Current       In         Supply Current       In         Conversion Gain (Single Side Band)       Output 1 dB Compression Point         Output 1 dB Compression Point       Output Third Order Intercept Point         Single Side Band Noise Figure       Double Side Band Noise Figure         LO to RF Isolation       ILO to IF Isolation         RF Return Loss       In	Conditions n Operation	4.0 - 13.0 - 3.0 20 20 10	9.0 6.0 -9.0 0.0 17 14 30 30 15	12.0 10 18	mA μA dB dBm dBm dB dB dB dB dB

# **Electrical Characteristics: Power Down**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	High Level Input Voltage		V <sub>CC</sub> - 0.8			V
V <sub>IL</sub>	Low Level Input Voltage				0.8	V
l <sub>iH</sub>	High Level Input Current	$V_{IH} = V_{CC}$	- 10.0		10.0	μA
հլ	Low Level Input Current	V <sub>IL</sub> = GND	- 10.0		10.0	μA

LMX2216

# Typical Application Block Diagram

MOD

FIGURE 2

TL/W/11814-2

Microprocessor


**Burst Control** 

Voice Codec


# **Typical Characteristics**


1890

LNA



TL/W/11814-3






Gaussian


ROM

Filter

D A

с







1-108

# Typical Characteristics (Continued)

LNA (Continued)

















1000

500


1500

Frequency (MHz)

2000


2500

TL/W/11814-19




# Typical Characteristics (Continued)

MIXER (Continued)



1

LMX2216



# Functional Description (Continued)


#### THE LNA

The LNA is a common emitter stage with active feedback. This feedback network allows for wide bandwidth operation while providing the necessary optimal input impedance for low noise performance. The power down feature is implemented using a CMOS buffer and a power-down switch. The power down switch is implemented with CMOS devices. During power down, the switch is open and only leakage currents are drawn from the supply.

#### THE MIXER

The mixer is a Gilbert cell architecture, with the RF input signal modulating the LO signal and single ended output taken from the collector of one of the upper four transistors. The power down circuitry of the mixer is similar to that of the LNA. The power down switch is used to provide or cut off bias to the Gilbert cell.

# **Typical Low Noise Amplifier**






A typical low noise amplifier consists of an active amplifying element and input and output matching networks. The input matching network is usually optimized for noise performance, and the output matching network for gain. The active element is chosen such that it has the lowest optimal noise figure,  $F_{MIN}$ , an intrinsic property of the device. The noise figure of a linear two-port is a function of the source admittance and can be expressed by

$$F = F_{MIN} + \frac{R_n}{G_G} [(G_{ON} - G_G)^2 + (B_{ON} - B_G)^2]$$

 generator admittance presented to the input of the two port,

- G<sub>ON</sub> + jB<sub>ON</sub> = generator admittance at which optimum noise figure occurs,
  - R<sub>n</sub> = empirical constant relating the sensitivity of the noise figure to generator admittance.





#### FIGURE 5. Typical Gilbert Cell Circuit Diagram

The Gilbert cell shown above is a circuit which multiplies two input signals, RF and LO. The input RF voltage differentially modulates the currents on the collectors of the transistors Q1 and Q2, which in turn modulate the LO voltage by varying the bias currents of the transistors Q3, Q4, Q5, and Q6. Assuming that the two signals are small, the result is a product of the two signals, producing at the output a sum and difference of the frequencies of the two input signals. If either of these two signals are much larger than the threshold voltage V<sub>T</sub>, the output will contain other mixing products and higher order terms which are undesirable and may need to be attenuated or filtered out.

Analysis of the Gilbert cell shows that the output, which is the difference of the collector currents of Q3 and Q6, is related to the two inputs by the equation:

$$\Delta I = I_{C3} - I_{C6} = I_{EE} \left[ \tanh \left( \frac{V_{RF}}{2V_T} \right) \right] \left[ \tanh \left( \frac{V_{LO}}{2V_T} \right) \right]$$

and the hyperbolic tangent function can be expressed as a Taylor series

$$tanh(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \dots$$

Assuming that the RF and LO signals are sinusoids.

$$V_{RF} = A\cos(\omega_{RF} t + \phi_{RF})$$
  
 $V_{LO} = B\cos(\omega_{LO} t + \phi_{LO})$ 

then

$$\Delta I = I_{EE} \left[ A\cos(\omega_{RF} t + \phi_{RF}) - \frac{A^3}{3}\cos^3(\omega_{RF} t + \phi_{RF}) + \dots \right]$$
  
•  $\left[ B\cos(\omega_{LO} t + \phi_{LO}) - \frac{B^3}{3}\cos^3(\omega_{LO} t + \phi_{LO}) + \dots \right]$ 

The lowest order term is a product of two sinusoids, yielding a sum of two sinusoids,

$$I_{EE} \frac{AB}{2} \left[ \cos \left( \left( \omega_{RF} + \omega_{LO} \right) t + \phi_{RF} + \phi_{LO} \right) \right] \\ + \cos \left( \left( \omega_{RF} - \omega_{LO} \right) t + \phi_{RF} - \phi_{LO} \right) \right]$$

one of which is the desired intermediate frequency signal.

### **Figures of Merit**

#### GAIN (G)

Many different types of gain are specified in RF engineering. The type referred to here is called transducer gain and is defined as the ratio of the power delivered to the load to the available power from the source,

$$G = \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT}^2/R_L}{V_{IN}^2/R_S} = 4 \frac{R_S V_{OUT}^2}{R_L V_{IN}^2}$$

where  $V_{OUT}$  is the voltage across the load  $R_L$  and  $V_{IN}$  is the generator voltage with internal resistance  $R_S$ . In terms of scattering parameters, transducer gain is defined as

$$G = 20 \log (|S_{21}|)$$

where  $S_{21}$  is the forward transmission parameter, which can be measured using a network analyzer.

#### 1 dB COMPRESSION POINT (P1dB)

A measure of amplitude linearity, 1 dB compression point is the point at which the actual gain is 1dB below the ideal linear gain. For a memoryless two-port with weak nonlinearity, the output can be represented by a power series of the input as

$$v_0 = k_1 v_i + k_2 v_i^2 + k_3 v_i^3 + \dots$$

For a sinusoidal input,

$$v_i = A\cos \omega_1 t$$

$$\begin{split} v_{0} &= \frac{1}{2}\,k_{2}\,A^{2} + \,\left(k_{1}\,A + \frac{3}{4}\,k_{3}\,A^{3}\right)\cos\omega_{1}\,t \\ &\quad + \frac{1}{2}\,k_{2}\,A^{2}\cos2\omega_{1}\,t + \frac{1}{4}\,k_{3}\,A^{3}\cos3\omega_{1} \end{split}$$

assuming that all of the fourth and higher order terms are negligible. For an amplifier, the fundamental component is the desired output, and it can be rewritten as

$$k_1 A \left[ 1 + \frac{3}{4} (k_3/k_1) A^2 \right].$$

This fundamental component is larger than  $k_1$  A (the ideally linear gain) if  $k_3 > 0$  and smaller if  $k_3 < 0$ . For most practical devices,  $k_3 < 0$ , and the gain compresses as the amplitude A of the input signal gets larger. The 1 dB compression point can be expressed in terms of either the input power or the output power. Measurement of  $\mathsf{P}_{1d\mathsf{B}}$  can be made by increasing the input power while observing the output power until the gain is compressed by 1 dB.

#### THIRD ORDER INTERCEPT (OIP3)

Third order intercept is another figure of merit used to characterize the linearity of a two-port. It is defined as the point at which the third order intermodulation product equals the ideal linear, uncompressed, output. Unlike the P<sub>1dB</sub>, OIP<sub>3</sub> involves two input signals. However, it can be shown mathematically (similar derivation as above) that the two are closely related and OIP<sub>3</sub>  $\approx$  P<sub>1dB</sub> + 10 dB. Theses two figures of merit are illustrated in *Figure 6*.




FIGURE 6. Typical POUT-PIN Characteristics

#### NOISE FIGURE (NF)

Noise figure is defined as the input signal to noise ratio divided by the output signal to noise ratio. For an amplifier, it can also be interpreted as the amount of noise introduced by the amplifier itself seen at the output. Mathematically,

$$\begin{split} \mathsf{F} &= \frac{\mathsf{S}_i/\mathsf{N}_i}{\mathsf{S}_0/\mathsf{N}_0} = \frac{\mathsf{S}_i/\mathsf{N}_i}{\mathsf{G}_a\,\mathsf{S}_i/(\mathsf{N}_a + \mathsf{G}_a\,\mathsf{N}_i)} = \frac{\mathsf{N}_a + \mathsf{G}_a\,\mathsf{N}_i}{\mathsf{G}_a\,\mathsf{N}_i}\\ \mathsf{NF} &= 10\,\mathsf{log}\,(\mathsf{F}) \end{split}$$

where  $S_i$  and  $N_i$  represent the signal and noise power levels available at the input to the amplifier,  $S_0$  and  $N_0$  the signal and noise power levels available at the output,  $G_a$  the available gain, and Na the noise added by the amplifier. Noise figure is an important figure of merit used to characterize the performance of not only a single component but also the entire system. It is one of the factors which determine the system sensitivity.

#### **IMAGE FREQUENCY, DSB/SSB NF**

Image frequency refers to that frequency which is also down-converted by the mixer, along with the desired RF component, to the intermediate frequency. This image frequency is located at the same distance away from the LO, but on the opposite side of the RF. For most mixers, it must be filtered out before the signal is down-converted; otherwise, an image-reject mixer must be used. *Figure 7* illustrates the concept.




FIGURE 7. Input and Output Spectrum of Mixers

# Figures of Merit (Continued)

Due to the presence of image frequencies and the method in which noise figure is defined, noise figures can be measured and specified in two ways: double side band (DSB) or single side band (SSB). In DSB measurements, the image frequency component of the input noise source is not filtered and contributes to the total output noise at the intermediate frequency. In SSB measurements, the image frequency is filtered and the output noise is not caused by this frequency component. In most mixer applications where only one side band is wanted, SSB noise figure is 3 dB *higher* than DSB noise figure.

In this application, the LMX2216 is used in a radio receiver front end, where it amplifies the signal from the antenna and then down converts it to an intermediate frequency. The image filter placed between the LNA and the mixer attenuates the image frequency. The mixer is shown to use an LO signal generated by a PLL synthesizer, but, depending on the type of application, the LO signal could be generated by a device as simple as a free-running oscillator. The IF output is then typically filtered by a channel-select filter following the mixer, and this signal can then be demodulated or go through another down conversion, depending upon the intermediate frequency and system requirements. This external filter rejects adjacent channels and also attenuates any LO feed through. Figure 9 shows a cascade analysis of a typical RF front-end subsystem in which the LMX2216 is used. It includes the bandpass filter and the switch through which the input RF signal goes in a radio system before reaching the LNA. Typical values are used for the insertion loss of the various filters in this example.




FIGURE 8. Typical Applications Circuit of the LMX2216

		Data per Si	tage				Cumulative	Data	
# Co	omp	Gain	N Fig	OIP3	#	Gain	N Fig	IIP3	OIP3
1	Filter	-2.0	2.0	100.0	1	-2.0	2.0	97.9	95.9
2	Switch	-0.6	0.6	100.0	2	-2.6	2.6	96.6	94.0
3	LNA	12.3	3.7	6.0	3	9.7	6.3	-3.7	6.0
4	Filter	-3.0	3.0	100.0	4	6.7	6.4	-3.7	3.0
5	Mixer	5.8	13.7	3.0	5	12.5	9.6	-10.5	2.0
6	Filter	-3.0	3.0	100.0	6	9.5	9.7	- 10.5	-1.0
System Cumulative Values			Gain	9.5 dB			·		
			N Fig 9	9.7 dB					
			IIP <sub>3</sub> -1	0.5 dBm					
			OIP3 -	1.0 dBm					

#### FIGURE 9. Cascade Analysis Example

National Semiconductor

# LMX2240 Intermediate Frequency Receiver

# **General Description**

The LMX2240 is a monolithic, integrated intermediate frequency receiver suitable for use in Digital European Cordless Telecommunications (DECT) systems as well as other mobile telephony and wireless communications applications. It is fabricated using National's ABiCTM IV BiCMOS process (f<sub>T</sub> = 15 GHz).

The LMX2240 consists of a high gain limiting amplifier, a frequency discriminator, and a received signal strength indicator (RSSI). The high gain limiting amplifier and discriminator operate in the 40 MHz to 150 MHz frequency range, and the limiter has approximately 70 dB of gain. The use of the limiter and the discriminator provides a low cost, high performance demodulator for communications systems. The RSSI output can be used for channel quality monitoring.

The LMX2240 is intended to support single conversion receivers. This device saves power, size, and cost by eliminating the second local oscillator (LO), second converter (mixer), and additional filters. The LMX2240 is recommended for systems with channel bandwidths of 300 kHz to 2.5 MHz.


The LMX2240 is available in a 16-pin JEDEC surface mount plastic package.

## **Features**


- Typical operation at 110 MHz
- RF sensitivity to -75 dBm; RSSI sensitivity to -82 dBm
- High gain (70 dB) limiting amplifier.
- Average current consumption: 480 μA for DECT handset (burst mode)
- + 3V operation
- Power down mode for increased current savings
- Part of a complete receiver solution with the LMX2216 LNA/Mixer, the LMX2315/20 Phase-locked Loop, and the LMX2411 Baseband Processor
- Compliant to ARi<sup>1</sup>™ specification

# **Applications**

- Digital European Cordless Telecommunications (DECT)
- Portable wireless communications (PCS/PCN, cordless)
- Wireless local area networks (WLANs)
- Digital cellular telephone systems
- Other wireless communications systems



# **Connection Diagram**



TL/W/11755-2

#### Top View Order Number LMX2240M See NS Package Number M16A

# **Pin Description**

Pin No.	Pin Name	1/0	Description
1	PD	1	Power Down; a HIGH signal switches the part to power down mode.
2	RSSI Out	0	Voltage output of the received signal strength indicator (RSSI).
3	NC		No connection
4	GND		Ground
5	GND		Ground
6	MID	0	Mid-range output of the discriminator; can be used for comparator threshold.
7	Demod Out	0	Demodulated output of the discriminator.
8	V <sub>CC</sub> (Mixer)		Source voltage for the mixer (discriminator).
9	V <sub>CC</sub> (Lim.)		Source voltage for the limiter.
10	Quad In		Quadrature input. A DC path from source through an inductor must be present at this pin, but, there must be no series resistance (a parallel resistor to the inductor is acceptable).
11	Lim. Out	0	Limiter output to the quadrature tank.
12	GND		Ground
13	GND		Ground
14	Comp.		Compensation pin for the limiter. See Applications Information for capacitor value.
15	Comp.		Compensation pin for the limiter. See Applications Information for capacitor value.
16	IF In		IF input to the limiter.

LMX2240

# Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	0.01
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	+ 260°C

# Recommended Operating Conditions


17	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )			
3V	2.85	3.15	v
Operating Temperature (T <sub>A</sub> )	-10	+ 70	°C

### **Electrical Characteristics**

The following specifications apply for supply voltage V<sub>CC</sub> = +3V  $\pm$ 5%, f<sub>IN</sub> = 120 MHz, and T<sub>A</sub> = 25°C unless otherwise specified

Symbol	Parameter	Conditions	Min	Value Typ	Max	Units
IDD	Supply Current			8	10	mA
IPD	Power Down Current	and a state of the		115	200	μΑ
f <sub>max</sub>	Maximum IF Input Frequency		120	150		MHz
f <sub>min</sub>	Minimum IF Input Frequency			10		MHz
FLIMITER						
NF	IF Limiter Noise Figure			11.5	12.5	dB
AV a	Limiter Gain	$Z_{L} = 1000\Omega$		70 <sup>-</sup>		dB
sens	Limiter/Disc. Sensitivity	BER = 0.001		75		dBm
IFin	IF Limiter Input Impedance		150		225	Ω
IFout	IF Limiter Output Impedance			250		Ω -
V <sub>max</sub>	Maximum input Voltage Level			500		mV <sub>PP</sub>
Vout	Output Swing		350	500		V <sub>PP</sub>
Lim	Input Limiting Point			-70		dBm
DISCRIMIN	ATOR					
V <sub>out</sub>	Discriminator Output Peak-to-Peak Voltage (Note 1)	See Test Circuit	1.0	1.2		V <sub>PP</sub>
V <sub>OS</sub>	Disc. Output DC Voltage (Pin 7)		1.4		1.7	v
MID	Mid-Range Output (Pin 6)	8	1.4	1.18	1.7	V
DISCin	Disc. Input Impedance			1000		Ω
DISCout	Disc. Output Impedance			150		Ω
RSSI		· ·				
RSSI	RSSI Dynamic Range			70		dB
RSSIout	RSSI Output Voltage	Pin = -80  dBm	0.35	0.5	0.8	v.
	· · · · · · · · · · · · · · · · · · ·	Pin = 0 dBm	1.15	1.5	1.8	v
	RSSI Slope	Pin = -70 dBm to -20 dBm	11	16		mV/dE
	RSSI Linearity			3		dB

Note 1: The discriminator output peak-to-peak voltage is measured by operating the discriminator mixer with two separate inputs (i.e., as a mixer). A beat frequency of 1 kHz is generated, and this tone's output swing is guaranteed to be at least 1.0 Vpp. When the mixer is configured as a discriminator with the limiter and a tank circuit, the guaranteed 1.0 Vpp output translates to (1.0V \*(36/180) = ) 200 mVpp demodulated output, assuming at least 36° phase shift across the band of interest from the tank circuit.



TL/W/11755-3

LMX2240

# **Functional Description**

#### OVERVIEW

The LMX2240 IF demodulator is a low power IF processor that includes a frequency discriminator, an IF hard limiting amplifier, and a received signal strength indicator (RSSI). The LMX2240 is capable of differentially demodulating an FM or AM signal with as high an IF as 150 MHz, avoiding a costly second down-conversion. The RSSI output can be used for time gated channel measurements required in TDMA and other systems. Other features include high receiver sensitivity and a power down mode to allow for standby operation.

#### THE LIMITING AMPLIFIER


The limiting amplifier has a typical gain of 70 dB and a sensitivity of about -75 dBm. This allows it to be used in the DECT system with 20 dB net RF gain in front of it to achieve a sensitivity of -95 dBm. The limiter is a five stage amplifier with internal compensation at each stage to ensure stability. Two external compensation capacitors are also required to further enhance stability. The input to the limiter is a relatively low impedance to allow easy matching to typical IF surface acoustic wave (SAW) filters. The output of the limiter is connected off chip to an external quadrature tank circuit as well as connected internally to the discriminator (mixer). The output impedance of the limiter is  $250\Omega$  (typical).


#### THE RECEIVED SIGNAL STRENGTH INDICATOR (RSSI)

The RSSI circuit has a range of 70 dB. Its output voltage is proportional to the logarithm of the input signal level. The RSSI circuit has a sensitivity of -82 dBm. The output voltage of the circuit ranges from 0.5V to 1.5V typically.


#### THE FREQUENCY DISCRIMINATOR

The frequency discriminator is a Gilbert cell mixer that requires an external tank circuit to create a 90° phase shift at the desired frequency. The output of this circuit is centered at 1.5V by an internal level shifting circuit, and a mid-range voltage (at 1.5V) is also provided. The sensitivity of the discriminator to phase inaccuracies is 5.5 mV/degree (see Applications Information). This means that for a phase imbalance of 10°, the received eye diagram will be shifted by about 55 mV off of the 1.5V mid-range voltage. For the typical case, this amounts to about 10% of the output eye diagram (for 400 mVpp output).






1




# **Automatic Test Circuit**



- C3 = 1000 pF ±10% NPO Ceramic
- R2 = 1 k\Omega  $\pm 5\%$  ¼W Thin Film Carbon
- L1 = 10  $\mu$ H ±5% Air Coil
- R4 = 20 $\Omega$  ±5% ¼W Thin Film Carbon
- $\mathsf{R5}$  = 3.9 k\Omega  $\pm 5\%$  1/4W Thin Film Carbon
- R1 = 25 $\Omega$  ±5% ¼W Thin Film Carbon
- R3 = 1 k\Omega  $\pm 5\%$  ¼W Thin Film Carbon
- C4 = 1000 pF ± 10% NPO Ceramic C5 = 1000 pF ±10% NPO Ceramic


# **Typical Application Example**



TL/W/11755-15

C4 = 1 pF ±10% NPO Ceramic

C8 = 82 pF ±10% X7R Ceramic  $R2 = 880\Omega \pm 5\% \frac{1}{4}W$  Thin Film Carbon



All supporting components 0603 surface mount except tank.

# **Applications Information**

#### THE INTERMEDIATE FREQUENCY LIMITER

The IF limiter has a large amount of gain at high enough frequency to cause concern about oscillation. To ensure that the limiter does not oscillate, a few precautions should be taken. The compensation capacitors that are used should be chosen to roll off any unwanted frequencies below the band of interest. The capacitor should be a high Q, RF type ceramic chip capacitor. For DECT, the capacitor value should be 100 pF, and the capacitors should be soldered as close to the LMX2240 as possible. This will create a pass band from 40 MHz to 150 MHz. The AC coupling capacitor at the input to the limiter (from the SAW filter) should be the same value as the compensation capacitors.

#### THE DISCRIMINATOR

There are two types of discriminator that can be used to demodulate FM signals. The first is a delay line discriminator, which uses a delay in one path of the received signal to introduce a phase difference between it and the received signal. The operation of the delay line discriminator is derived in the inset box. The other type of discriminator relies on a quadrature tank to directly introduce a phase shift in the received signal. This is the type of implementation that is commonly used in mobile communications because of its relative ease of construction and low cost.

The discriminator operates best when the inputs to it are hard-limited (i.e., square edges). If the input signal is small enough such that the IF amplifier cannot limit it, the output voltage swing of the limiter will suffer. Typically, the minmum voltage swing the discriminator can see and still fully switch is about 100 mVpp. The two inputs to the discriminator can be of different peak-to-peak voltage swings as long as both are over the lower limit. This allows the quadrature tank circuit to have some insertion loss. In fact, up to 8 dB insertion loss can be tolerated while still ensuring that the discriminator output won't suffer.

The quadrature circuit can also affect the discriminator output voltage swing. The discriminator output voltage swing specified assumes perfect quadrature at the frequency of interest (mixer operation). With available analog components, perfect quadrature is not possible. This is due in part to the high frequency of the IF and the proportionally very narrow bandwidth of the desired signal. For example, a DECT signal is about 1 MHz wide, which is < 1% of the IF at which the demodulation occurs. This makes the quadrature circuit difficult to achieve. With moderately high Q components, however, a reasonable phase shift can be achieved with a single pole tank. This is illustrated by the following equation: the output of the discriminator is given by

$$DISC_{out} = \cos(\omega_C t) \cdot \cos(\omega_C t + \phi), \qquad (1)$$

which results in

 $DISC_{out} = \cos(\omega_c t + \omega_c t + \phi) + \cos(\omega_c t - \omega_c t - \phi).$  (2) When the double frequency component is filtered out with a low pass filter, the cosine of the phase remains

$$DISC_{out} = \cos(-\phi) = \cos(\phi). \tag{3}$$

It can be seen that at 90° phase shift, the output will be zero. At 0°, the output will be 0.5, and at 180°, it will be -0.5. The output swing is then set by the multiplication of the cosine term with the discriminator output amplifier's gain.

With a circuit that gives an output peak-to-peak voltage of 1.0 Vpp (min) with ideal quadrature, the slope is seen to be 5.5 mV/degree. With a practical quadrature tank circuit at 110.6 MHz, the phase shift over a 1 MHz bandwidth is about  $45^{\circ}-50^{\circ}$ , which translates to an output peak-to-peak voltage of about 250 mVpp.

Assume the FM modulated signal is denoted as  $s(t) = \cos (\omega ct + m(t)), \qquad (4)$ where  $m(t) = m \int_{-\infty}^{t} b(t) dt$ , and b(t) is the modulating baseband signal. The constant m is defined as  $m = 2\Delta fTb$ . The signal s(t) must be delayed by some  $\tau$  so that

$$I(t) = s(t+\tau) = \cos(\omega c(t+\tau) + m(t+\tau)).$$
 (5)

If the delay  $\tau$  is such that

$$\omega ct = 2n\pi + \frac{\pi}{2}$$
,  $n = 0, 1, 2, 3, ...,$  (6)

then  $s(t+\tau) = sin(\omega ct + m(t+\tau))$ , (7) and multiplying (4) and (7) yields

$$s(t) l(t) = cos (\omega ct + m(t)) sin (\omega ct + m(t+\tau))$$

$$= \frac{1}{2} \sin (2\omega ct + m(t) + m(t + \tau))$$
 (8)

$$+\frac{1}{2}\sin(m(t+\tau)-m(t))$$
.

The double frequency component can be filtered off with a lowpass filter. If  $\tau$  is kept small,

$$\frac{1}{2}\sin(m(t+\tau) - m(t)) \approx \frac{1}{2}[m(t+\tau) - m(t)]$$

$$= \frac{m}{2} \int_{-\infty}^{t+\tau} b(t) dt - \frac{m}{2} \int_{-\infty}^{t} b(t) dt \qquad (9)$$

$$= \frac{m}{2} \int_{t}^{t+\tau} b(t) dt$$

$$\approx \tau \frac{m}{2} b(t) .$$

The object for a delay line, then, is to maximize the delay while retaining the approximations necessary to satisfy (9),  $\tau < 0.1$  Tb.

# A Fast Locking Scheme for PLL Frequency Synthesizers

#### ABSTRACT

Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical. A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture. Faster lock is attained by shifting the loop filter's zero and pole corner frequencies while maintaining the PLL's gain/phase margin characteristics.

#### INTRODUCTION

RF system designers of TDMA based cellular systems, such as PHS, GSM and IS-54, need local oscillator (L.O.) or frequency synthesizer blocks capable of tuning to a new channel within a small fraction of each time slot. The suppression of reference spurs and phase noise is also critical for these modern digital standards. Base station and data transmission applications are now striving to utilize all the time slots available in each frame using a single synthesizer. This push towards a "zero blind slot" solution has put stringent demands upon the radio frontend's L.O. section.

The communication systems channel spacing determines the upper bound for the synthesizer's frequency resolution and loop filter bandwidth. More closely spaced channels dictate that the synthesizer's frequency resolution be finer, which in turn means the loop makes frequency corrections less often. A wider loop filter bandwidth would make it easier to attain lock within a given time constraint, but the price paid is less attenuation of the reference frequency sidebands and a higher integrated phase noise for the locked condition. An examination of the equations which govern the responsiveness of a closed loop system will provide some solutions to this dilemma. National Semiconductor Application Note 1000 David Byrd Craig Davis William O. Keese




#### **CLOSED LOOP OPERATION**

The basic phase-lock-loop configuration we will be considering is shown in *Figure 1*. The PLL consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2335TM, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, as well as programmable reference [R] and feedback [N] frequency dividers. A passive loop filter configuration is desirable for its simplicity, low cost, and low phase noise.

The VCO frequency is established by dividing the crystal reference signal down via the R counter to obtain a frequency that sets the tuning resolution of the L.O. This reference signal, fr, is then presented to the input of a phase detector and compared with another signal, fp, the feedback signal, which was obtained by dividing the VCO frequency down by way of the N counter. The phase detector's current source outputs pump charge into the loop filter, which then converts the charge into the VCO's control voltage. The phase/ frequency comparators function is to adjust the voltage presented to the VCO until the feedback signal. When this "phase-locked" condition exists, the VCO's frequency will be N times that of the comparison frequency.

Increasing the value of the N counter by 1 will cause the phase comparator to initially sense a frequency error between the reference and feedback signals. The feedback loop responds and eventually shifts the VCO frequency to be N+1 times the reference signal. The VCO's frequency has in effect increased by the minimum tuning resolution of the PLL. The rate at which the transition to the new operating frequency occurs is determined by the closed loop gain and stability criteria.



#### LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain (K $\phi$ ), the VCO gain (Kvco/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in equation 2. [Ref 5]




FIGURE 2. PLL Linear Model

#### FIGURE 3. Passive Loop Filter

Open loop gain = H(s) G(s) = 
$$\Theta i/\Theta e$$
  
= Kd Z(s) Kyco/Ns

$$Z(s) = \frac{s(C2 \cdot R2) + 1}{s^2 (C1 \cdot C2 \cdot R2) + s \cdot C1 + s \cdot C2}$$
(2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(3a)

and

$$T2 = R2 \bullet C2 \tag{3b}$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency,  $\omega$ , the filter time constants T1 and T2, and the design constants K $\phi$ , Kvco, and N.


$$\mathbf{G}(\mathbf{s}) \bullet \mathbf{H}(\mathbf{s}) \Big|_{\mathbf{s} = \mathbf{j} \bullet \omega} = \frac{-\mathbf{K} \phi \bullet \mathbf{K} \mathbf{v} \mathbf{c} \mathbf{o} (1 + \mathbf{j} \omega \bullet \mathbf{T} 2)}{\omega^2 \mathbf{C} \mathbf{1} \bullet \mathbf{N} (1 + \mathbf{j} \omega \bullet \mathbf{T} 1)} \bullet \frac{\mathbf{T} \mathbf{1}}{\mathbf{T} \mathbf{2}}$$
(4)

From equation 3 we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in equation 5.

$$\phi(\omega) = \tan^{-1}(\omega \bullet T2) - \tan^{-1}(\omega \bullet T1) + 180^{\circ}$$
 (5)

A plot of the magnitude and phase of G(s)H(s) for a stable loop, is shown in *Figure 4* with a solid trace. The parameter  $\phi_p$  shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45°. Given the pressure to minimize lock time, the cutoff frequency of the loop would be selected just wide enough to suppress the PLL's reference frequency spurs to a tolerable level.

If we were now to redefine the cut off frequency,  $\omega_{p}'$ , as double the frequency which gave us our desired level of spurs,  $\omega_p$ , the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed FastLock™ scheme, the higher spur levels and wider loop filter conditions would ex ist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff freguency, other terms in the gain and phase equations 4 and 5 will have to compensate by the corresponding " $1/\omega$ " or "1/ $\omega^2$ " factor. Examination of equations 3 and 5 indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at  $\omega_p' = 2 \omega_p$ . Kvco, K $\phi$ , N, or the net product of these terms can be changed by a factor of 4, to counteract the  $\omega^2$  term present in the denominator of equation 3. Altering Kyco could be difficult at best, however, both N and Ko gain terms are readily available in an integrated PLL IC. The Ko term was chosen to complete the transformation because it can readily be switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in FastLock. Changing the N gain term could also have been chosen to accomplish our objective. In fact, doing so causes the PLL's reference frequency to be pushed over in the frequency domain along with the loop cutoff frequency. Unfortunately changing N also means changing the R counter value by the same factor. And while this is feasible, it probably means employing fractional counter techniques along with all the associated problems of this approach, as an N/4 term may no longer be an integer.





#### **CIRCUIT IMPLEMENTATION**

A diagram of the FastLock scheme as implemented in National Semiconductors LMX2335 PLL is shown in *Figure 5*. When a new frequency is loaded, the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second resistor element, R2, to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the PLL will then return to standard, low noise operation. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between FastLock and standard mode.




FIGURE 5. FastLock PLL Architecture

TL/W/12472-5

# AN-1000

#### RESULTS

An LMX2335 PLL was utilized to address the following IS-54 application constraints:

 $Fvco = 900 \text{ MHz}, \qquad Kv = 20 \text{ MHz/V},$ 

Channel spacing = 30 kHz.

The PLL's device attributes were as follows:

 $K\phi = 1 \text{ mA}/2\pi$ , N = 30,000,

The loop filter values used were:

 $C1 = 1800 \text{ pF}, R2 = 12 \text{ k}\Omega, C2 = 0.012 \text{ }\mu\text{F}$ 

The modulation domain analyzer graphs in *Figures 6–9* show the transient lock responses for the normal 1 mA mode condition side by side with the response for the Fast-Lock mode. The FastLock operation in *Figure 9* shows lock being attained within 1 ms (to within  $\pm 1$  kHz) for a frequency jump of 50 MHz, compared with 1.8 ms for the standard condition (*Figure 8*). As much as a 2 kHz frequency disturbance can result when switching back to normal operation after steady state is fully attained. By switching out of the FastLock mode when the PLL has settled to near the desired frequency tolerance, almost the entire 2X increase in lock time can be achieved.


#### The FastLock circuitry of the LMX2335 frequency synthesizer provides a means of improving TDMA channel switching speed, without compromising reference spur quality or phase noise. Zero blind slot RF synthesizer designs can

more easily be attained through this technique.

#### REFERENCES

SUMMARY

- [1] W. Shepherd, *Phase Locked Loop*, U.S. Patent #4,980,653, 1990.
- [2] Eitan Sharoni, Digital Control Speeds Synthesizer Switching, Microwaves and RF, pp. 107–112, 4/1987.
- [3] S. Swisher, et. al., Synchronized Frequency Synthesizer with High Speed Lock, U.S. Patent #4,330,758, 1982.
- [4] K. Arnold, Low Noise Frequency Synthesizer Using Half Integer Dividers and Analog Gain Compensation, U.S. Patent #5,307,071, 1994.
- [5] Keese, W.O., An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge-Pump Phase-Locked Loops, RF Expo West, January 1995.
- [6] Barker, Cynthia, Introduction to Single Chip Microwave PLLs, National Semiconductor Application Note, AN885, March 1993.



# An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked Loops

The high performance of today's digital phase-lock loop makes it the preferred choice for generation of stable, low noise, tunable local oscillators in wireless communications applications. This paper investigates the design of passive loop filters for Frequency Synthesizers utilizing a Phase-Frequency Detector and a current switch charge pump such as National Semiconductor's PLLatinum<sup>TM</sup> Series. Passive filter design for a TYPE II third order phase-lock loop is discussed in depth, with some discussion of higher order filters included. Specific test results are presented for a GSM synthesizer design. Optimization of phase-lock loop performance with respect to different parameters is discussed.

The basic phase-lock-loop configuration we will be considering is shown in *Figure 1*. The PLL consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2315TM, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, and programmable frequency dividers. A passive filter is desirable for its simplicity, low cost, and low phase noise.

In most standard PLL's there are several design parameters which can be treated as constant values. This linear approximation provides a good estimation of loop performance. The values of the PLL filter design constants depend on National Semiconductor Application Note 1001 William O. Keese



the specific application. For example,  $K\phi$  is determined by the synthesizer charge pump output current magnitude. The notation and definitions for these values along with standard units used throughout this paper are given in Table I below.

#### **TABLE I. PLL Filter Design Constants**

#### Kvco - (MHz/Volt)

Voltage Controlled Oscillator (VCO) Tuning Voltage constant. The frequency vs voltage tuning ratio.

#### $K\phi$ - (mA/2 $\pi$ rad)

Phase detector/charge pump constant. The ratio of the current output to the input phase differential.

#### RFopt - (MHz)


Radio Frequency output of the VCO at which the loop filter is optimized.

#### Fref - (kHz)

Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing.


N

Main divider ratio. Equal to RFopt/Fref.



1-131

Some basic knowledge of control loop theory is necessary in order to understand PLL filter dynamics. For a more thorough treatment consult references [1] through [6]. A linear mathematical model representing the phase of the PLL in the locked state is presented in *Figure 2*. An additional integrator is needed in the transfer function for the forward gain and is usually lumped together with the VCO in the literature, references [1-4]. Using the simplified diagram in *Figure 2*, and feedback theory, one may obtain the equations for the phase transfer functions presented in Table II.




**FIGURE 2. PLL Linear Model** 

**TABLE II. PLL Phase Transfer Functions** 

$$\begin{array}{l} \mbox{Forward loop galn} = G(s) = \Theta \circ / \Theta e \\ = K \varphi \, Z(s) \, Kv co/s \\ \mbox{Reverse loop galn} = H(s) = \Theta i / \Theta o = 1/N \\ \mbox{Open loop galn} = H(s) \, G(s) = \Theta i / \Theta e \\ = K \varphi \, Z(s) Kv co / Ns \\ \mbox{Closed loop galn} = \Theta \circ / \Theta i = G(s) / [1 - H(s) \, G(s)] \end{array}$$

The standard passive loop filter configuration for a type II current mode charge pump PLL is shown in *Figure 3*. The loop filter is a complex impedance in parallel with the input capacitance of the VCO, or in other words, a driving point immitance.



#### FIGURE 3. 2nd Order Passive Filter

The phase detector's current source outputs pump charge into the loop filter, which then converts the charge into the VCO's control voltage. The shunt capacitor C1 is recommended to avoid discrete voltage steps at the control port of the VCO due to the instantaneous changes in the charge pump current output. A low pass filter section may be needed for some high performance synthesizer applications that require additional rejection of the reference sidebands, known as spurs.

One method of filter design uses the open loop gain bandwidth and phase margin to determine the component values. Locating the point of minimum phase shift at the unity gain frequency of the open loop response as shown in *Figure 4* ensures loop stability. The phase relationship between the pole and zero also allows easy determination of the loop filter component values. The phase margin,  $\phi_{p_r}$  is defined as the difference between 180° and the phase of the open loop transfer function at the frequency,  $\omega_{p_r}$ , corresponding to 0-dB gain. The phase margin is chosen between 30° and 70°. When designing for a higher phase margin you trade off higher stability for a slower loop response time, and less attenuation of Fref. A common rule of thumb is to begin your design with a 45° phase margin.




FIGURE 4. Open Loop Response Bode Plot

The impedance of the second order filter in Figure 3 is

$$Z(s) = \frac{s (CS \bullet R2) + 1}{s^2 (C1 \bullet C2 \bullet R2) + sC1 + sC2}$$
(1)

Define the time constants which determine the pole and zero frequencies of the filter transfer function by letting

T1 = R2 • 
$$\frac{C1 • C2}{C1 + C2}$$
 (2a) T2 = R2 • C2 (2b)

Thus the 3rd order PLL Open Loop Gain in Table II can be calculated in terms of frequency,  $\omega$ , the filter time constants T1 and T2, and the design constants K $\phi$ , Kvco, and N.

$$\mathbf{G}(\mathbf{s}) \bullet \mathbf{H}(\mathbf{s}) \Big|_{\mathbf{s}=\mathbf{j} \bullet \omega} = \frac{-\mathbf{K} \mathbf{p} \mathbf{d} \bullet \mathbf{K} \mathbf{v} \mathbf{c} \mathbf{o} (\mathbf{1} + \mathbf{j} \omega \bullet \mathbf{T} \mathbf{2})}{\omega^2 \mathbf{C} \mathbf{1} \bullet \mathbf{N} (\mathbf{1} + \mathbf{j} \omega \bullet \mathbf{T} \mathbf{1})} \bullet \frac{\mathbf{T} \mathbf{1}}{\mathbf{T} \mathbf{2}}$$
(3)

From equation 3 we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in equation 4. The available phase margin therefore is proportional to the ratio of C1 and C2.

$$\phi(\omega) = \tan^{-1} (\omega \bullet \mathsf{T2}) - \tan^{-1} (\omega \bullet \mathsf{T1}) + 180^{\circ} \quad (4)$$

By setting the derivative of the phase margin equal to zero as shown in equation 5,

$$\frac{d\phi}{d\omega} = \frac{T2}{1 + (\omega \bullet T2)^2} - \frac{T1}{1 + (\omega \bullet T1)^2} = 0$$
 (5)

the frequency point corresponding to the phase inflection point is found in terms of the filter time constants T1 and T2. This relationship is given in equation 6.

$$\omega_{\rm p} = 1/\sqrt{T2 \bullet T1} \tag{6}$$

TL/W/12473-3

To insure loop stability, we want the phase margin to be maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives

$$C1 = \frac{Kpd \bullet Kvco \bullet T1}{\omega_p^2 \bullet N \bullet T2} \left\| \frac{(1 + j\omega_p \bullet T2)}{(1 + j\omega_p \bullet T1)} \right\|$$
(7)

Therefore, if the loop bandwidth,  $\omega_p$ , and the phase margin,  $\phi_p$ , are specified, equations 1 through 7 allow us to calculate the two time constants, T1 and T2.

The formulas for T1 and T2 are shown in equations 8 and 9.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p}$$
(8)

$$T2 = \frac{1}{\omega_p^2} \bullet T1 \tag{9}$$

From the time constants, T1, T2, and the loop bandwidth,  $\omega_p$ , the values for C1, R2, and C2 are obtained in equations 10 to 12.

$$C1 = \frac{T1}{T2} \bullet \frac{Kpd \bullet Kvco}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}}$$
(10)

$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right) \tag{11}$$

$$R2 = \frac{T2}{C2}$$
(12)

Current switching noise in the dividers and the charge pump at the reference rate, Fref, may cause unwanted FM sidebands at the RF output. In wireless communications, the phase detector comparison frequency is generally a multiple of the RF channel spacing. These spurious sidebands can cause noise in adjacent channels. Additional filtering of the reference spurs is often times necessary, depending on how narrow your loop filter is. This is usually the case in today's TDMA digital cellular standards, such as GSM, PDC, PHS, or IS-54. The sub-millisecond lock times necessary for switching between channel frequencies makes a relatively wide loop filter mandatory. For these performance critical synthesizer applications placing a series resistor and a shunt capacitor prior to the VCO provides a low pass pole for more attenuation of unwanted spurs. The use of a passive loop filter eliminates the noise contributions from an op amp in an active filter. This is critical due to the strict RMS. phase error, and integrated phase noise requirements. The recommended filter configuration is shown in Figure 5.


The added attenuation from the low pass filter is:

$$ATTEN = 20 \log \left[ (2\pi Fref \bullet R3 \bullet C3)^2 + 1 \right]$$
 (13)

Defining the additional filter time constant as

$$T3 = R3 \bullet C3 \tag{14}$$

Then in terms of the attenuation of the reference spurs added by the low pass pole we have



#### FIGURE 5. 3rd Order Lowpass Filter

The additional pole must be lower than the reference frequency, in order to significantly attenuate the spurs, but must be at least 5 times higher than the loop bandwidth, or the loop will almost assuredly become unstable. In order to compensate for the added low pass section, the filter component values are recalculated using the new open loop unity gain frequency,  $\omega_c$ , as in equation 17. The degradation of phase margin caused by the added low pass is then mitigated by slightly increasing C1 and C2 while slightly decreasing R2. Note that  $\omega_c$  is slightly <  $\omega_p$ , therefore the frequency jump lock time will increase. Although not exact, the linear assumptions used in this design technique provide suprisingly good results for loop filter bandwidths of up to  $\frac{1}{5}$  of the reference rate. The derivation of  $\omega_c$  is included in the appendix.

$$T2 = 1/\omega_c^2 \bullet (T1 + T3)$$
 (16)

$$\omega_{\rm c} = \frac{\tan \phi \bullet (11 + 13)}{[(T1 + T3)^2 + T1 \bullet T3]} \times \left[ \sqrt{1 + \frac{(T1 + T3)^2 + T1 \bullet T3}{[\tan \phi \bullet (T1 + T3)]^2}} - 1 \right]$$
(17)

$$C1 = \frac{T1}{T2} \frac{Kpd \bullet Kvco}{\omega_c^2 \bullet N} \times \left[ \frac{(1 + \omega_c^2 \bullet T2^2)}{(1 + \omega_c^2 \bullet T1^2)(1 + \omega_c^2 \bullet T3^2)} \right]^{1/2}$$
(18)

Similar to the 2nd Order filter we have

$$C2 = C1 \bullet \left(\frac{T2}{T1} - 1\right); \tag{11}$$

$$R2 = \frac{T2}{C2}$$
(12)

The only component values that need to be determined comprise the added low pass pole. Since these values are solely determined from equations 13 and 14, their values are somewhat arbitrary. It is not prudent, however to have a capacitor value for C3 which is equal to or greater than the other capacitors. As rule of thumb choose C3  $\leq$  C1/10, otherwise T3 will interact with the primary poles of the filter. Likewise, choose R3 at least twice the value of R2. When selecting C3 you must also take into account the input capacitance of the VCO tuning varactor diode which will add in parallel.

AN-100

The following example is a typical synthesizer developed for the Global System Mobile (GSM) digital cellular standard using the described filter design technique. The RF channel spacing is 200 kHz, and a typical synthesizer frequency range is from 865 MHz-915 MHz. Since the addition of a low pass filter will reduce the closed loop bandwidth slightly, select an initial design value which is slightly larger than desired.

select an initial design value which is slightly larger than  
desired.  
Example  
K voo = 20 MHz/V.  
K phi = 5 mA  
RFopt = 900 MHz  
Fref = 200 KHz  
N = Fropt Fref = 4500  

$$\omega_p = 2\pi + 20 KHz = 1.25665$$
  
 $\frac{d_p}{d_p} = 45^{\circ}$   
ATTEN = 20 dB  
T1 =  $\frac{360 \varphi_p - 1 \ln \varphi_p}{\sqrt{[(22\pi + 2000 - 0)^2]}} = 2.387e - 6$   
 $326 \varphi_p - 1 \ln \varphi_p$   
T3 =  $\sqrt{\frac{[(2289 - 6 + 2.387e - 0)]^2}{([(2289 - 6 + 2.387e - 6)]^2}} \times (3.289e - 6 + 2.387e - 6)]^2}$   
 $\int \sqrt{1 + \frac{(3289 - 6 + 2.387e - 6)}{([(3.28e - 6 + 2.387e - 6)]^2}} \times (3.289e - 6 + 2.387e - 6)]^2}$   
T2 =  $\frac{(12.289e - 6 + 2.387e - 6)}{([(3.28e - 6 + 2.387e - 6)]^2} = 3.289e - 6}$   
 $\omega_c = 7.04564$   
T2 =  $\frac{(3.289e - 6 + 2.387e - 6)}{([(3.28e - 6 + 2.387e - 6)]^2} = 3.289e - 5}$   
C1 =  $\frac{3.289e - 6}{(5.06 - 3)^2 \cdot 209 + 6} \times 3.289e - 5$   
C1 =  $\frac{3.289e - 6}{(5.06 - 3)^2 \cdot 209 + 6} \times (3.549e - 5)2]$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + 3.289e - 5} \times (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + 3.289e - 5} \times (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2]} \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2]} \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2]} \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2]} \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2]} \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.289e - 6)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.549e - 5)^2 + (3.549e - 5)2] \right]^{1/2}$   
 $\left[ \sqrt{1 + (7.04564)^2 \cdot (3.549e - 5)^2 + (3.549e - 5)^2 + (3.549e - 5)^2 + (3.549e - 5)^2 +$ 

**FIGURE 6. Test Fixture Schematic** 

12473-6

.

C1 = 1.085 nF

National

C1 = 1.085 nr C2 = 1.085 nF •  $\left(\frac{3.55e-5}{3.29e-6} - 1\right)$  = 10.6 nF;


 $R2 = \frac{3.55e - 5}{10.6e - 9} = 3.35 \text{ k}\Omega;$ 

Figures 7 to 9 show HP8566 Spectrum Analyzer measurements of the RF output. The measured closed loop filter bandwidth is between 15 kHz and 17.5 kHz. The reference spurious level is <70 dBc, due to the loop filter attenuation and the low spurious noise level of the LMX2315. The phase noise level at 1 kHz offset in *Figure* 9 is -79.5 dBc/Hz. This correlates to a phase noise floor of <150 dBc/Hz. The relatively flat PLL closed loop characteristics gives a measured RMS. phase error of <2°, and is also an indicator of qood loop stability.

Of concern in any PLL loop filter design is the time it takes to lock in to a new frequency when switching channels. The HP53310A Modulation Domain Analyzer plots in *Figures 10* and *11* show the positive and negative switching waveforms for a frequency jump of 865 MHz–915 MHz. The well balanced charge pump of the LMX2315 frequency synthesizer causes the waveforms to be nearly inverted replicas of each other. Narrowing the frequency span of the HP53310A Modulation Domain Analyzer enables evaluation of the frequency lock time to within ±500 Hz. The lock time is seen in *Figure 12* to be <500 µs for a frequency jump of 50 MHz.

#### CONCLUSION

An analysis of a frequency domain design technique for passive filters in charge pump phase-locked loops was presented. Measurements of a PLL designed using this method show good results in a practical synthesizer realization. The results demonstrate a high performance synthesizer in conjunction with a passive loop filter provide a fast switching, low noise frequency source for today's challenging digital wireless telecommunications standards.










FIGURE 10. PLL Positive Frequency Jump Waveform

AN-100





TL/W/12473-10

APPENDIX

Derivation of ωc

The impedance of the loop filter shown in Figure 5 is

 $Z_{T}(s) = \frac{Z(s) \bullet \left(\frac{1}{s C3}\right)}{Z(s) + R3 + \left(\frac{1}{s C3}\right)}$ 

 $C1 \ge 10 C3$ :

where Z(s) is given by equation 1.

Knowing that

and by substituting  $T3 = R3 \cdot C3$ 

along with equations 2a, 2b.

simplifies the third order equation for the open loop gain to

 $G(s) \bullet H(s) \bigg|_{s = j \bullet \omega} = \frac{-Kpd \bullet Kvco (1 + j\omega \bullet T2)}{\omega^2 C1 \bullet N (1 + j\omega \bullet T1)} \bullet \frac{T1}{T2} \bullet \frac{1}{(1 + j\omega \bullet T3)}$ (20)

$$\phi(\omega) \propto (1 + \omega \bullet T2) \bullet (1 - \omega \bullet T1) \bullet (1 - \omega \bullet T3)$$
(21)

Similar to equation 9

$$T2 = \frac{1}{\omega^2 (T1 + T3)}$$
(22)

Substituting (22) into (21) gives

$$\phi(\omega) \propto 2 - \omega^2 \bullet \mathsf{T1} \bullet \mathsf{T3} - \mathsf{j}\omega \bullet (\mathsf{T1} + \mathsf{T3}) + \frac{\mathsf{j}}{\omega \bullet (\mathsf{T1} + \mathsf{T3})} - \frac{\mathsf{j}\omega \bullet \mathsf{T1} \bullet \mathsf{T3}}{(\mathsf{T1} + \mathsf{T3})}$$
(23)

Thus

$$\tan\phi = \frac{-\omega \cdot (T1 + T3) - \frac{\omega \cdot T1 \cdot T3}{(T1 + T3)} + \frac{1}{\omega \cdot (T1 + T3)}}{2 - \omega^2 \cdot T1 \cdot T3}$$
(24)

After some manipulation we arrive at the characteristic equation

$$\omega^{2} + \omega \frac{2 \tan \phi \bullet (T1 + T2)}{[(T1 + T3)^{2} + T1 \bullet T3]} - \frac{1}{(T1 + T3)^{2} + T1 \bullet T3} = 0$$
(26)

Taking the negative root, and multiplying through gives the expression for the closed loop bandwidth,  $\omega_c$ , equation (20).

$$\omega_{\rm C} = \frac{\tan \phi \bullet (T1 + T3)}{[(T1 + T3)^2 + T1 \bullet T3]} \bullet \left[ \sqrt{1 + \frac{(T1 + T3)^2 + T1 \bullet T3}{[\tan \phi \bullet (T1 + T3)]^2} - 1 \right]$$

 $\omega^2 \bullet T1 \bullet T2 < 2$ 

#### REFERENCES

[1] Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design, Prentice-Hall, 1983

[2] Egan, W.F., Frequency Synthesis by Phase Lock, John Wiley & Sons, 1981.

[3] Best, Roland E., Phase-Locked Loops Theory, Design, and Applications, 2nd ed., McGraw-Hill Inc, 1993.

[4] Gardner, F.M., Phase-Locked Loop Techniques, 2nd ed., John Wiley & Sons, 1980

[5] Gardner, F.M., Charge-Pump Phase-Lock Loops, IEEE Trans. Commun., vol. COM-28, pp 1849-1858, Nov 1980

[6] Barker, Cynthia, Introduction to Single Chip Microwave PLLs, National Semiconductor Application Note, AN885, March 1993

1

AN-100

(19)

(25)

## Upgrading from the MB150X to National LMX1501A: Replacement Issues

#### National Semiconductor Application Note 935



#### ABSTRACT


Compatibility of the LMX1501AM with the MB1501(std, and options H. and L) and MB1502 (in the FPT-16P-M06 package option) is inspected with emphasis on issues related to dual sourcing, or replacement of the MB150X parts with the LMX1501A. The devices are fundamentally similar, with identical (1501) or compatible (1502) pin outs, and identical programming specifications. Some key differences are found, however, which require attention. These include, package size and footprint, charge pump characteristics, loop filter configuration, and programming timing. In many cases the LMX1501A will easily replace MB150X components with few or no changes at all. This will not be true in all cases, however, particularly when data sheet programming specifications of the MB150X or LMX1501A have not been followed, or when high charge pump tuning voltages are required.

#### SIMILARITIES

- Architecture
- Pinout
- Operating voltage (V<sub>CC</sub>)
- · Programming content, format, and levels
- Temperature range
- · RF fin sensitivity and impedance

#### DIFFERENCES

- Package Size/Footprint
- Charge pump magnitude, balance, deadband
- · Charge pump maximum supply voltage
- Loop filter configuration
- Programming timing. (Faster, t<sub>ES</sub>)
- I<sub>CC</sub> vs V<sub>CC</sub> dependency




#### COMMON ELEMENTS

The LMX1501A and MB1501(H/L)-2 have a great deal in common. Both devices consist of 1.1 GHz programmable prescalers with an option of 64/65 or 128/129 dual modulus division. Both have a reference divider channel. Both have an internal phase detector and charge pump circuit, and outputs which allow use of an external charge pump circuit. The MB1501 and the LMX1501A share pinout and definitions, and the LMX1501A and MB1502 have compatible pinouts, shown in Figure 1. The components operate over the same temperature and voltage ranges (except the MB1502 operates only at 5V) and are programmed with the same information in the same format. For all these similarities, there are a number of key distinctions. This application note is focused on those issues which are relevant to replacing the MB150X with the LMX1501A. This means that certain performance improvements in the LMX1501A are not listed at length, and no effort is made to compare and contrast the parts generally. Full specifications are available in the LMX1501A data sheet-Lit. # 108500.

#### PHYSICAL DIFFERENCES

Footprint. The MB1501 and MB1502 are packaged in a EIAJ standard SO 16. This package has a pin to pin pitch of 0.050 in. with a body width of 0.209". The NSC LMX1501A is packaged in a standard JEDEC SO 16, which has the same pin to pin pitch, but a body width of 0.153". *Figure 2* shows an overlay of the JEDEC package on a PCB showing (typical) EIAJ solder pads. *Figures 3* and 4 show the dimensions of the two packages. Re-layout of the PCB is advisable, but probably not mandatory. Although not optimal, lengthening the solder pads by 0.35" will accommodate both package types. *Corrective action: re-design the PCB using a smaller footprint*.



TL/W/12029-5

FIGURE 4. MB150X Outline Drawing

Loop Filter Configuration. Figure 5 shows a loop filter topology which is often found with MB150X components. It is unusual in its placement of a series resistor before the integrating capacitor. This resistor effectively causes the voltage at the charge pump (CP) output to increase instantaneously as the CP delivers large current pulses. For the MB150X, since the sink current is much higher than the source current, the delivered pump up current is limited by this resistor, which makes the negative frequency lock time increase. Because of the low output of the MB150X charge pump source current, the series R does not noticeably degrade performance, and it allows an additional lowpass filter function to cope with the large spurious response caused by time and current imbalance. The LMX1501A, however, with a balanced CP design, is sensitive to this resistance. It causes current limiting in the CP output, DO, which decreases the phase detector gain. This effect is most noticeable in large frequency steps or steps towards the high end of the tuning range. Fortunately, this resistance can be removed with no ill effect. The dramatically lower spurious content of the LMX1501A eases the filter requirement substantially. Corrective Action: remove and short the series resistor at  $D_O$ .




FIGURE 5. Loop Filters


TL/W/12029-6

AN-935

# **AN-935**

#### **ELECTRICAL DIFFERENCES**

Charge pump output magnitude and balance of the source and sink currents can be seen in *Figure 6*. Laboratory measurements of the LMX1501A/MB1501 sink and source currents using an HP4145A Semiconductor Parameter Analyzer are shown for  $V_{CC} = V_{PP} = 5V$ .



#### FIGURE 6. Charge Pump Magnitude and Balance


Clearly, from the sample tested, the LMX1501A has better balance between the sink and source currents. The positive and negative lock times are therefore nearly equivalent, and the spurious energy is greatly reduced. Since the overall magnitude of the charge pump currents are markedly different, the PLL dynamics will change due to the change in the closed loop gain. In order to take full advantage of the superior performance of the LMX1501A charge pump, loop filter component values should be optimized corresponding to the LMX1501A phase detector gain. If an external charge pump implementation is used, no modification is necessary. *Corrective Action: Optimize component values for appropriate loop gain.*  Max voltage on the internal (D<sub>O</sub>), and external ( $\phi_r$ ,  $\phi_p$ ) charge pump of the MB150X is 10V, and 6V for the LMX1501A. Although the bulk of applications, do not require VCO tuning voltages above 5V, certain systems use higher V<sub>CC</sub>'s. The LMX1501A cannot attain voltages higher than 6V because of the N-channel breakdown voltage. For the charge pump of the LMX1501A to drive voltages greater than 6V one may use an active loop filter to provide the DC gain needed. Unfortunately, this is a redesign, and reduces the tuning sensitivity of the PLL. *Corrective Action: If Vp* < 6V, No Action needed.

#### SOFTWARE COMPATIBILITY

If the specifications for the MB150X for the data timing are met, the LMX1501A will also program correctly, since the programming protocol is identical. If t<sub>ES</sub>, the clock to enable set-up time, equals 0 ns, then the LMX1501A will not program correctly, while the MB15XX will continue to function out of spec. The data input timing of the LMX1501A is more than fast enough to accept MB150X programming, since the specification for setup and hold times are  $\geq$ 50 ns, and the MB150X specification calls for setup and hold times of  $\geq 1 \mu$ s. *Corrective Action: Make sure Clock returns to a low state before the rising edge of Load Enable.* 

#### ADDITIONAL NOTES

The major differences between the LMX1501AM and the MB150X that merit attention when replacing or dual sourcing have been discussed. Although the user may realize additional performance advantages from the LMX1501A, such as power dissipation, phase noise, lock time, and spurious performance, these are not discussed in depth, with the emphasis put on fundamental similarities and differences in the functional operation of the parts. With attention to the package size, loop filter, and programming, the LMX1501A will easily replace the MB150X series for many applications.



## Specification for the DECT ARi<sup>1</sup>™ Interface to the Radio Frequency Front End

#### INTRODUCTION

This document will describe the I/O necessary to drive the National Semiconductor DECT radio frequency (RF) front end chip set. This is intended to help the system designer define the control signals for the RF front end, implemented as a direct modulation, single conversion receiver architecture. A single conversion transmitter and dual conversion receiver can be added with a second PLL and some other minor changes.

#### **1.0 DECT SYSTEM OVERVIEW**

#### 1.1 I/O Requirements

The National Semiconductor solution for the DECT RF front end includes microwave circuits, frequency synthesizers, and pre-baseband functions (modems, DACs, RSSI, etc.). From the block diagram in *Figure 1*, it can be seen that the analog microwave circuits require only a power down signal, but that the digital circuits will require more control signals. The requirements for each part will be described in detail below.

#### **1.2 The Front End Function**

The Radio Frequency (RF) Front End serves as the air interface for the communication link. When transmitting, the user transmit data is shaped by the lowpass filter in the baseband processor (LMX2411). This shaped data is then transformed into a modulated waveform by modulating a Voltage Controlled Oscillator (VCO). This modulated signal is amplified to the proper output level by the power amplifier and output through a switch (or circulator), the roofing filter, and the antenna.

When receiving, the signal is input through the antenna, the switch (or circulator), and the roofing filter. The signal is amplified with the low noise amplifier and downconverted National Semiconductor Application Note 908



with the mixer (LMX2216B) to a fixed intermediate frequency. Channel changes are done by changing the local oscillator frequency driving the mixer with the frequency synthesizer (LMX2320). The intermediate frequency is then stripped of its information by a limiter/discriminator (LMX2240). Data values are then recovered from the signal (LMX2411) and sent to the burst mode controller. The received signal strength is also recovered (LMX2240) and filtered. The RSSI signal is digitized by an ADC on the burst mode controller or on the microprocessor.

To accomplish modulation of the VCO, the phase-locked loop that is used to set the channel frequency must be opened. This is done by powering down the LMX2320 PLL using the Power Down (PD) pin. When this is done, the charge pump output shifts to a TRI-STATE® mode, effectively preserving the loop voltage. The modulating signal is then added to the loop voltage by a resistive adder. The DECT TDMA/TDD bursts are short enough that with appropriate components and careful design, the discharge of the loop filter voltage (frequency accuracy) is within DECT specifications. Note that this method only requires a VCO to have a single tuning port.

A critical feature of open loop modulation is control over the VCO load. The receive power down signal turns the receive mixer on and off, changing its impedance. The LO switch transitions from this mixer to the power amplifier input. The power amplifier power down signal and of input power to it. The timing and sequence of these control signals will affect the VCO frequency error (jump) and should be carefully managed once the PA, switch, mixer, and VCO are chosen. See Section 2.5 for more details on open loop modulation.




FIGURE 1. Typical DECT RF Front-End Subsystem with ARI<sup>1</sup> Dividing Line Indicated

1-141




FIGURE 2. A Typical Timing Diagram for the RF Front End Power Down Signals (during Active Locked Mode).


Symbol	Parameter	Tim	e before E	Burst	Tin	ne after B	urst 👘	فليعال
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit
VCOPD	VCO Power Down	10						ms
PLL_PWR_DWN	PLL Power Down HIGH	30	150	400	0		1 C.	μs
TPAPD	Power Amplifier Power Down	15	27	40	0			μs
TX_PWR_DWN	Transmit Section Power Down	30	50	240	0			μs
TSWp	T/R Switch Positive Signal	15	27	40	1	27		μs
TSWn	T/R Switch Negative Signal	15	27	40	-	27		μs
RX_PWR_DWN	Receiver Section Power Down		60	•		15		μs
SFIELD	DC Compensation Circuit Enable		0					μs

In Figure 2 above, the timing diagram for the overall front end power down signals is shown. Note that this is a typical case, and that in fact there are some signals that will vary in length. The table below shows the ranges of values for the various power down signals. In the table, the times are referenced to either the time required before a burst (timeslot) starts or the time required after a burst ends.

**AN-908** 

In the above table and in *Figure 2*, it can be noticed that the VCO is turned on and left on for the entire active locked period, while the PLL is powered down between bursts. The transmit and receive power down signals, as well as the switch signals (see Section 2.3), are toggled for each burst to conserve current. The numbers given in the table and *Figure 2* represent a typical DECT application. The power amplifier should be ramped both on and off in 27  $\mu$ s each (DECT specification, Part 2: Physical Layer, Sections 5.2–5.3, *Figure 13*). The S\_FIELD signal should be enabled at the start of the burst and last for 30 bits of the 32-bit preamble. This allows for some timing offsets in the burst mode logic. The transmit/receive switches need to be thrown at the same time or before the power amplifier begins its final

power up, so their times are chosen to be the same before the burst, but they are delayed while the power amplifier turns off to avoid any more amplitude modulation of the signal than necessary and to correctly terminate the power amplifier. The phase locked loop and the transmit section must be turned on 400 µs before PLL\_PWR\_DWN goes LOW so that the loop compensates for the mid band voltage of the modulating signal. This is why they have two different power down signals offset in Figure 2. In transmit mode, the PLL must first settle to the transmit frequency and then be opened to allow modulation to take place. The transmit DAC's output should be at mid-range voltage prior to opening the loop to ensure that the loop centers on the correct frequency and then deviates equally to each side based on the modulation (see Figure 3). This is achieved by toggling Tx PD LOW (i.e., powering up the transmit portion) on the LMX2411 and holding Tx Data constant (either HIGH or LOW). The first edge on Tx Data will synchronize the LMX2411 to the transmit data and will also start transmission of the data through the digital filter.



The receiver must be powered up 60  $\mu$ s before a receive burst to allow the receive chain to fully power up and settle. Note that some standard products, such as the Sierra Semiconductor SC14400, have burst mode control signals that comply with the ARi<sup>1</sup>. The SC14400, for example, provides 9 pins for power down and load enable functions that are fully flexible with respect to timing. These signals can switch at any bit time, as long as only one is switched at a time. Also, two of these pins are higher in current to support the current required for PIN diode switches. A typical order of power down signals for one burst is the following: Action:

- 1) Program PLL to the transmit frequency
- 2) Turn on PLL
- 3) Turn on Baseband Processor transmit section
- 4) Throw LO switch to "Transmit" position
- 5) After loop settles, open PLL
- 6) Throw RF output switch (if any) to "Transmit" position
- 7) Ramp on power amplifier
- 8) Transmit data
- 9) Ramp off power amplifier
- Throw Transmit/Receive switches to "Receive" position
- 11) Turn off Baseband Processor transmit section
- 12) PAUSE
- 13) Program PLL to the receive frequency
- 14) Turn on PLL
- 15) Turn on receiver section
- 16) Receive data; generate S\_FIELD signal for DC compensation
- 17) Turn off receiver section
- 18) Turn off PLL
- 19) Repeat steps 13) through 18) to monitor a second channel.

It is interesting to note that the unlocked output from the synthesizer is very low in noise. The user should consider using the unlocked LO during receive mode. This would result in a lower noise LO, but it could also result in more frequency drift. The drift specification in DECT is 13 kHz/ms. Presently, National Semiconductor has observed typical drift measurements of 55 kHz/second, or 55 Hz/ms.

#### 2.1 The Receive Chain

The LMX2216B is the Low Noise Amplifier and Mixer, and the LMX2240 is the Intermediate Frequency Receiver. For DECT, these functions should be active only during receive mode. To accomplish this, the power down pin of either part should be driven low to activate the device and high to power it down. This polarity is chosen so that the user can simply ground the power down pin to permanently activate the part. The power down signal for each part should be the global receive power down (RX\_PWR\_DWN) signal for the entire receiver. This and all global power down signals should be CMOS power down signals unless noted otherwise. Using CMOS signals and CMOS power down switches on board each IC reduces power consumption and avoids the longer power up times that would be governed by decoupling capacitors on regulated supplies.

In addition to the power down signal, the analog output of the LMX2240's RSSI circuit should be sent to either the burst mode controller (e.g., Sierra SC14400) or to the microcontroller (e.g., Mitsubishi M37702) for digitization and peak hold by the ADC. Note that the microcontroller's ADC may not be fast enough to do the peak hold function digitally. In that case, an analog peak hold circuit must be added before the input to the microcontroller's ADC.

#### 2.2 The Phase Locked Loop (PLL) Frequency Synthesizer

The LMX2320 is the 2.0 GHz frequency synthesizer. This part is provided with a power down pin as well as three pins to be used for serial programming of the desired center frequency and step size. The power down pin requires a separate control signal (PLL\_PWR\_DWN) because the synthesizer may be operating during both transmit and receive modes. The programming interface is a three wire MICROWIRE™-compatible interface with write-only capability. The Load Enable (LE) pin is active low. When the LE pin goes high, the loaded data is sent to the appropriate register in the synthesizer.

The timing for the LMX2320 is as follows. When the LE pin is low, the LMX2320 is ready for data from the channel controller (microprocessor or burst mode controller). On each rising edge of the clock, a serial bit is loaded from the data input. When LE goes high, the data is loaded into the prescaler and reference registers, and the channel is changed. The data cannot be shifted into the shift register until LE goes low.

The LMX2320 has two registers that need to be programmed. The Reference divider (R Counter) is a counter that divides the (crystal) reference frequency. It is programmed with a 14-bit word when the control bit is high, or "1". A fifteenth bit is used to set the programmable (128/129 or 64/65) prescaler. The frequency divider (N Counter) divides the input frequency and is programmed with a 18-bit word when the control bit is a low, or "0". The structure of the words is given on the following page. To program the R Counter, the data should be the following (P = "1" for 64/65, P = "0" for 128/129):

P		D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D9	D <sub>8</sub>	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	С
d	*	d	d	d	d	d	d	d	d	d	d	d	d	d	d	1

\*d signifies a desired data bit, i.e., a "1" or a "0"

To program the N Counter, the data should be the following:

D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	. D <sub>11</sub>	D <sub>10</sub>	D9	D <sub>8</sub>	D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	С
d*	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	0

\*d signifies a desired data bit, i.e., a "1" or a "0"

For DECT operation using a 10.368 MHz crystal and a reference, or step size, of 1.728 MHz,

R = 6

P = 64

For further information, please consult the LMX2320 Data Sheet.

#### 2.3 The Voltage Controlled Oscillator (VCO) and Transmit/Receive (T/R) Switches

The VCO power down signal will probably originate from the LP2951 regulator directly. When the regulator is powered up, the VCO will be powered up. This is due largely to the long turn on times for VCO's. The VCO's individual data sheets must be consulted for turn on time, as these may vary among manufacturers.

Up to two switch functions are required. The first is the signal control between the antenna and the Low Noise Amplifier (LNA) or power amplifier. A quarter wave length pin diode switch directs the RF signal to the LNA with low power dissipation. In transmit mode, current is passed through two PIN diodes to provide a low loss connection from the power amplifier to the antenna, and to isolate the LNA. Note that this switch can be replaced by a circulator.

The second switch controls the output of the VCO. This switch directs the VCO output to the receiver mixer or directly to the power amplifier input. *Figure 4* shows these functions below. Presently, two VCO manufacturers, ALPS and muRata, produce wideband VCOs which span the entire 130 MHz needed to achieve a single conversion receiver.

#### 2.4 The Power Amplifier

The power amplifier requires a separate TPAPD signal for turning the PA on because of the power amplifier ramping required by DECT. (TX\_PWR\_DWN must turn on earlier to allow the PLL to lock to the correct frequency and not be offset by the mid band voltage of the LMX2411.) The power amplifier can be ramped with a single RC circuit or with a more complex raised cosine shaping. The technique used will depend on the power amplifier manufacturer's circuit. One circuit which has been used at National for GaAs power amplifiers is shown in *Figure 5.* 




FIGURE 4. Block Diagram of the Possible Switches Necessary In the RF Front End




FIGURE 5. The Circuit for the Power Amplifier Ramping Used by National Semiconductor and its Typical Performance

#### 2.5 The Baseband Processor

#### 2.5.1 General Functions

The LMX2411 is the baseband processor, or the interface between the RF front end and the digital back end. It functions in both the transmit mode and the receive mode, although only part of the chip is powered up at any given time. The LMX2411 has two power down pins, Tx PD and Rx PD, that should be driven with the appropriate global power down signal. This power down configuration reduces current consumption. In addition to the power down pins, the LMX2411 requires a Sys Clock and Tx Data input, a control signal input for its DC compensation circuit (S-Field), and a Comp Out output line.

The Sys Clk input can be one of three system clocks commonly used in DECT: 10.368 MHz (9x), 13.824 MHz (12x), and 18.432 MHz (16x). This clock is used to clock the ROM filter and shift the Tx Data bits through the ROM addresses. Tx Data is the actual information data to be transmitted and is input from the burst mode controller. The control line that is needed for the DC compensation circuit, S\_FIELD, also comes from the burst mode controller. This should only enable the DC compensation circuit during 30 bits of the DECT preamble to allow for 3 bits of timing inaccuracy. The DC compensation on the LMX2411 is an analog loop using a sample and hold circuit. The DC compensation method using the sample and hold circuit is intended to provide a fast RC averaging over a known sequence (DECT preamble). The analog method can be used without an S\_\_FIELD signal, providing a long term average of the DC value through the use of a large capacitor on pin 2 of the LMX2411. However, this technique is not recommended due to its long start-up time and its sensitivity to long strings of 1's and 0's. Note that some burst mode controllers, in particular the Sierra SC14400, can support both this method and a digital DC compensation loop (see DC Compensation). The only output of the LMX2411 is the comparator output, which provides a CMOS level output ready for timing recovery to the digital back end.


#### 2.5.2 Open Loop Modulation

Open loop modulation is a technique that allows for a relatively simple implementation as long as frequency pushing and load pulling effects can be controlled. The loop is opened by powering down the PLL, which in the LMX2320 results in a TRI-STATE at the charge pump output. For short bursts, the loop filter will not lose the charge, and the center frequency will not drift. *Figure* 6 shows a sample circuit for modulating on an open loop. Note that the VCO requires only one tuning port for both locking and modulation.  $R_1$  and  $R_2$  will vary depending on which wideband VCO is used. The proper equation to be used in determining  $R_1$  and  $R_2$  is below:

$$V_{DAC} * \frac{R_2}{R_1 + R_2} * K_V = 576 \, \text{kHz}$$
 (1)

In this case, K<sub>V</sub> is the VCO sensitivity, expressed in MHz/V, and V<sub>DAC</sub> is nominally 1V. Generally, R<sub>1</sub> will be on the order of 50 k $\Omega$  to 250 k $\Omega$ , and the ratio of R<sub>1</sub> to R<sub>2</sub> will vary from 30:1 to 50:1 for wideband VCOs, and will be smaller for narrowband VCOs. Also, the 576 kHz is the peak-to-peak frequency deviation for DECT, which means the peak frequency deviation is half of that, or 288 kHz.

It should be noted that the schematic in *Figure 6* contains a unity gain buffer op amp at the output of the PLL's loop filter. This op amp must have a low output impedance so as not to affect the voltage summing node for open loop modulation. This op amp will be necessary when using VCO's with high varactor leakage to prevent the varactor from discharging the loop capacitor and therefore causing frequency drift. This buffer should be powered up whenever the VCO is powered up, and so should be connected to the VCO's power down line. *Figure 7* shows a plot of typical frequency jump and drift that can be expected from open loop modulation when the load pulling and frequency pushing effects have been properly controlled.



Frequency pushing is controlled by putting a series 10 $\Omega$  resistor and a shunt 1  $\mu$ F to 4  $\mu$ F capacitor on the VCO V<sub>CC</sub> line from the LP2951 voltage regulator. Load pulling is controlled by using an attenuator and an RF buffer between the VCO and the power amplifier. The power amplifier and T/R switch both affect load pulling. RF coupling can also cause frequency drift, and this is controlled by providing good shielding between the power amplifier and the VCO.

#### 2.5.3 DC Compensation

Compensation of the drift in DC of the demodulated eye due to frequency error, co-channel interference, or temperature effects can be implemented by using an analog "sample and hold" technique, or by using a digital duty cycle detection. In the analog method, the received, demodulated signal is input both to the comparator "+" input and to the sample-and-hold (S&H) buffer amplifier. The S&H buffer allows a single RC filter to average the DC value of the received signal without distorting it. This DC value is connected to the "-" input of the comparator. When the signal S\_\_FIELD is used (named after the synchronization field in DECT), this circuit can acquire the DC voltage during the preamble and then hold it (with the external capacitor) for the duration of the burst. This solution avoids the problem of long strings of 1's and 0's that conventional continuous averaging circuits have while still reacting quickly to acquire the proper DC average at the beginning of a burst. This solution is provided internally to the LMX2411. Figure 8 shows a typical response curve of the DC threshold level from initial startup. Note that the discharge of the capacitor is very low, which means that once the first burst acquisition has been done, all following bursts should be recovered with minimal CRC errors.

Another method of DC compensation is to monitor the duty cycle of the output of Comp Out, and adjust the level of an external threshold DAC that drives the LMX2411's comparator threshold directly. The digital method has the added advantage that the last value of the DAC can be pre-loaded for each timeslot, thus introducing memory into the system. The Sierra SC14400 supports both DC compensation methods.

#### 2.6 Summary of ARi<sup>1</sup> Signals

The following is a summary of all thirteen (13) signals that are contained in the ARi<sup>1</sup> specification and their descriptions.

#### 2.6.1 Tx Interface

#### 2.6.1.1 TX\_PWR\_DWN

This signal is used to change the transmitter between power down and active modes. TX\_PWR\_DWN should go low 460 bits (400  $\mu s$ ) prior to start of transmission.

#### 2.6.1.2 TPAPD

This signal is used for turning the power amplifier on and off. This signal should enable the power amplifier 31 bits (27  $\mu$ s) prior to start of transmission.

#### 2.6.1.3 TSWp/TSWn

These signals are used for the Tx/Rx switch at the antenna and/or VCO output. They are inverse signals of each other, and one or both may be used in a given implementation. In the case of TSWp, a "LOW" signal indicates the output of the VCO goes to the Rx mixer. A "HIGH" signal indicates the output of the VCO goes to the power amplifier. For TSWn, the polarity is reversed. This signal should switch approximately 30 bits (27  $\mu$ s) before the start of either transmission or reception of the signal.

#### 2.6.1.4 TX\_\_\_DATA

Data to be transmitted. This is sent three bit times prior to start of transmission to account for three bit delay in the ROM filter. Also, three padding bits are added at the end of the burst to ensure the last desired bit is transmitted. The polarity of this signal determines reset state of LMX2411 ROM address. See the LMX2411 data sheet for more details.

#### 2.6.1.5 SYS\_CLK

This is the reference clock for both the LMX2411 and the LMX2320. It should have a frequency of either 10.368 MHz, 13.824 MHz, or 18.432 MHz and should be active anytime the transmitter or frequency synthesizer is active. This signal can be a CMOS signal or have a voltage swing with as little as 500 mVpp.


#### 2.6.2 Rx Interface

#### 2.6.2.1 RX\_PWR\_DWN

This signal is used for the Rx to change between power down and active modes. RX\_PWR\_DWN should go LOW 70 bits (60  $\mu$ s) prior to start of reception of the signal.

#### 2.6.2.2 RSSI

This is the analog RSSI signal that originates from the LMX2240. This signal should be connected to an ADC that is either in the burst mode logic or the microcontroller.



#### 2.6.2.3 RX\_\_\_DATA

Demodulated, received data for input to the burst mode controller. This is the output from the comparator.

#### 2.6.2.4 S\_FIELD

This signal is used to enable the analog DC compensation circuit on the LMX2411. This signal should go LOW 2 bits (2  $\mu$ s) to 0 bits (0  $\mu$ s) before the start of reception of the signal. This signal should go HIGH 32 bits (29  $\mu$ s) to 30 bits (27  $\mu$ s) later for an effective 30-bit averaging period for the sample and hold circuit.

#### 2.6.3 Synthesizer Interface

#### 2.6.3.1 PLL\_\_PWR\_\_DWN

This signal changes the phase-locked loop (PLL) frequency synthesizer between power down and active modes. PLL\_ PWR\_DWN should go HIGH between 115 bits (100  $\mu$ s) and 461 bits (400  $\mu$ s) before the PLL will be locked. Note that this results in a blind slot implementation for DECT. PLL\_PWR\_DWN should go LOW 31 bits (27 us) before the start of a transmission to unlock the PLL. NOTE: THE LMX2320 PLL CAN BE PROGRAMMED IN THE POWER DOWN STATE.

#### 2.6.3.2 ENABLE

Enable signal for the LMX2320 programming interface.

#### 2.6.3.3 DATA

Data line for the LMX2320 programming interface.

#### ELECTRICAL CHARACTERISTICS

(The following specifications apply for supply voltage V\_{CC} = +3V  $\pm 5\%$  V unless otherwise specified).

## This is the return path to the battery. **3.0 ELECTRICAL SPECIFICATIONS**

2.6.3.4 CLOCK

2.6.4 System Signals

2.6.4.1 VCO\_\_\_PD

2.6.4.2 VBAT

and VBAT.

2.6.4.3 GND

The RF front end runs on a single +3V supply. The table below gives the pertinent electrical specifications to interface to the RF front end's CMOS circuitry.

Clock line for the LMX2320 programming interface.

would also turn off the entire RF front end.

May be used as a system PD as well by connecting to an

LP2951 (or equivalent) voltage regulator output. To power

down the VCO, the regulator would be turned off, which

The battery voltage that presumably will come from 3 NiCad

battery cells or their equivalents. This is the power supply

that is regulated on board the RF front end. All ICs are

driven by this except the power amplifier, which operates

directly from the battery. This signal should be connected

directly to the battery with short lead lengths to minimize

losses during times when the power amplifier is on and also


to avoid lead inductances which cause variations in V<sub>CC</sub>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DIGITAL INTE	RFACE SECTION		•		•·	•
V <sub>OH</sub>	High-Level Output Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> -0.4			v
VOL	Low-Level Output Voltage	I <sub>OL</sub> = 1.0 mA			0.4	v
VIH	High-Level Input Voltage		$V_{\rm CC} - 0.8$			v
VIL	Low-Level Input Voltage				0.8	v
I <sub>IN</sub>	Input Current	$GND < V_{IN} < V_{CC}$	- 1.0		1.0	μΑ
tcs	Data to Clock Setup Time	See Data Input Timing	50			ns
tсн	Data to Clock Hold Time	See Data Input Timing	0			ns
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	50			ns
<sup>t</sup> CWL	Clock Pulse Width Low	See Data Input Timing	50			ns
t <sub>ES</sub>	Clock to Enable Setup Time	See Data Input Timing	50			ns
t <sub>EW</sub>	Enable Pulse Width	See Data Input Timing	50			ns

Note 1: DC Electrical Characteristics for the digital section apply to all digital input and output pins. This includes Clock, Data, LE, PD, Tx Data, Tx PD, Rx PD, Comp Out and S-Field.

AN-908





## Introduction to Single Chip Microwave PLLs

#### ABSTRACT

Synthesizer and Phase Locked Loop (PLL) figures of merit including phase noise, spurious output and lock time, at microwave frequencies, are examined. Measurement methods for these parameters and supporting software are discussed in detail. The requirements for the loop filler, the charge pump, the dual modulus prescaler and their effects on PLL performance are analyzed.

#### INTRODUCTION

Phase Locked Loops are used for many radio applications including frequency synthesizers, carrier recovery and clock recovery circuits, tunable filters, frequency multipliers, re-

National Semiconductor Application Note 885 Cynthia L. Barker Wireless Communications



ceiver demodulators and modulators. This application note will concentrate on the use of a PLL as a frequency synthesizer, as shown in *Figure 1*.

There are two main reasons for using a PLL as a frequency synthesizer. One is to translate the frequency accuracy of a high quality signal source to a tunable signal source. The second is to translate the noise characteristics of a high quality signal source to a lower quality signal source. The block diagram of a basic PLL is shown in *Figure 1*. The high quality signal source, in this case, is a crystal reference.

A single chip PLL consists of the reference divider, the main divider (including a dual modulus prescaler), the phase detector and a charge pump.




FIGURE 1. Block Diagram of a Basic Phase Locked Loop

#### SYNTHESIZER AND PLL FIGURES OF MERIT


Phase noise is a measure of the spectral purity of the tone produced by the PLL. It is dependent on the noise characteristics of the crystal oscillator reference and the VCO as well as some noise contribution of the dividers. Phase noise is defined as the ratio of the single sideband power (within a 1 Hz bandwidth at some offset frequency) to the total carrier power. Phase noise is often measured in units of dBC/Hz.

Spurious output is a measure of the level of the reference spurs (sometimes referred to as reference sidebands) on the output tone. The reference spurs appear on the output tone at the center frequency  $\pm$  the reference frequency and at integer multiples of the reference frequency. For example, a PLL operating at 836 MHz with a reference frequency of 25 kHz will have reference spurs at 836.025 MHz, 835.075 MHz, 836.050 MHz, 835.050 MHz, etc.

Lock time or switching speed is a measure of the settling time of the PLL once a change in frequency has been initiated. The frequency step and the frequency accuracy to define "locked" must both be defined for this measurement to be useful.

#### PHASE NOISE MEASUREMENT METHODS

The phase noise characteristics of the PLL can be measured on a spectrum analyzer or using a phase noise test set. The spectrum analyzer test technique is described here. Phase noise is measured in units of dBc/Hz. This is done at several offsets from the output signal such as 1 kHz, 10 kHz and 100 kHz. The spectrum analyzer is tuned to the desired center frequency and the span is adjusted so the appropriate offset frequency can be viewed. The difference between the level of the carrier and the noise level minus 10 [log (resolution bandwidth)] is equal to the phase noise in dBc/Hz. The resolution bandwidth is read directly from the spectrum analyzer. The phase noise result in dBc/Hz is a negative number. Since phase noise is measured in dBc/Hz the measurement is always normalized to a 1 Hz bandwidth. The video averaging feature of the analyzer is used to better determine the noise level. An example of such a measurement, for the LMX1501A PLL using a reference frequency of 25 kHz, is shown in *Figure 2*. Refer to the LMX1501A data sheet for application circuits.



Example Phase Noise Calculation phase noise

 $(@100 \text{ kHz}) = -76 \text{ dBc} - 10 \cdot \log(\text{res.BW})$ 

- $= (-76 10 \cdot 4) \, dBc/Hz$
- = -116 dBc/Hz

#### **REFERENCE SIDEBAND MEASUREMENT METHODS**

The reference sidebands can be seen on a spectrum analyzer and are measured in dBc. The analyzer is set to the desired center frequency and the span is set to allow the reference sidebands to be viewed. For example, to see the reference spurs for a 1.7 MHz reference frequency the span would be set to 10 MHz. The spurious output is the difference between the level of the PLL tone (at the center frequency) and the level of the reference spur (at the center frequency  $\pm$  the reference frequency). In *Figure 3*, the reference sidebands for a 1.7 MHz reference frequency are about 78 dB down from the PLL tone, or -78 dBc. Refer to the LMX2320 data sheet for application circuits.




FIGURE 3. An 1881 MHz Synthesizer with a Reference Frequency of 1.7 MHz and Sidebands @ 1.7 MHz = -78 dBc. Using the LMX2320 PLL.


#### SWITCHING SPEED MEASUREMENT METHODS

Switching speed is measured on an oscilloscope by probing the VCO tuning voltage. The transient response will be seen directly. This method shows the damping characteristics of the loop but does not provide the accuracy of the frequency match.

Figure 4 illustrates an evaluation method using a mixer to determine the accuracy of the frequency match. The signal generator is phase locked to the crystal reference input to the PLL. This is accomplished by using a signal generator for the crystal reference and having the 10 MHz reference used as an external reference for the other signal generator. The output of the VCO is mixed with a signal (from a signal generator) at the desired frequency (using the mixer as a phase detector). When the frequencies are matched a DC voltage appears at the output of the mixer. When the freguencies are mismatched a beat note appears at the output of the mixer. Either of these signals is viewed on a scope. The peak to peak amplitude of the beat note represents a phase offset of ±180°. The slope of the beat note represents a change in phase divided by time, which is equivalent to frequency. This frequency represents the frequency mismatch. As the slope of the line approaches zero the frequencies converge, and the loop locks. This method gives a frequency accuracy within 100 Hz.

An example of the above two types of switching speed measurements is shown in *Figure 4*. Channel 1 shows the VCO tuning voltage and channel 2 shows the output of the mixer IF port.

A third method uses a spectrum analyzer to view the transient response by setting the frequency span to 0 Hz. The display is effectively now frequency versus time. The video band width should be set on maximum. The frequency offset will be equal to the resolution bandwidth setting at 10 dB down from the top on the vertical axis. This is due to the filter characteristics of the analyzer. To be fully accurate the external trigger of the analyzer should be triggered off the loading of the new frequency. This method is not recommended for measuring lock times under 10 milliseconds because on some spectrum analyzers the display response time of the analyzer is longer than a few milliseconds and erroneous data can result. A modulation domain analyzer can also be used to measure switching speed. It displays frequency versus time directly but it is not available in all labs.



#### SUPPORTING SOFTWARE

A software program of some kind is needed in order to program the PLL chip to test it. National Semiconductors LMX series of PLL chips are programmed via a three line MICROWIRE™ serial interface (clock, data, load enable). National Semiconductor Corporation provides a DOS program to allow the user to program the chip from the parallel port of a DOS personal computer. The user enters the frequency of operation, the reference frequency and the crystal frequency then presses one key to load in the appropriate divider values. The frequency can be tuned in steps of the reference frequency and a switching mode is available to test the lock time. The user enters the number of steps and the PLL will switch between the two frequencies. The user interface for the program is function key driven. Detailed operating instructions are provided with the software. For more information on the PLL software program contact:

#### (in Asia Pacific region)

Wireless Communications Product Applications National Semiconductor Hong Kong Ltd. Ocean Center 15/F, Straight Block 5 Canton Road Tsimshatsui, Kowloon, Hong Kong 852-737-1800

#### (in Europe)

Wireless Communications Field Applications National Semiconductor European Headquarters Industriestrasse 10 D-8080 Furstenteldbruck Germany 49-8141-103-557

#### (in Japan)


Innovative Product Application Engineering Communication Business Center National Semiconductor Japan Ltd. Sansei-doh Shinjuku Bldg. 5F 4-15-3 Nishi Shinjuku Shinjuku-ku, Tokyo, Japan 81-3-3299-7001

#### (in North or South America)

Wireless Communications Applications National Semiconductor Corp. 1090 Kifer Rd. Santa Clara, CA (408) 721-4748

#### LOOP FILTER


The design of the loop filter involves a trade off between reference sidebands and switching speed. The loop filter must be designed for the correct balance between reference spurs and lock time that the system requires. Generally, the narrower the loop bandwidth the lower the reference spurs but the longer the lock time. The circuit in *Figure 5* shows a type 2 third order passive loop filter configuration and its transfer function.



## $G_{LF}(s) = \frac{1}{s(C2 + C1(R \bullet C2 \bullet s + 1))}$

#### FIGURE 5. Passive Loop Filter Circuit and Loop Filter Transfer Function.

A type 2 loop has two integrators within the loop, a VCO and an integrator/filter. The order of the loop is determined by number of poles of the transfer function. Using the phase detector and VCO constants (K<sub>φ</sub> and K<sub>V</sub>) and the loop filter transfer function (G<sub>L</sub><sub>F</sub>) the open loop Bode plot can be calculated. K<sub>φ</sub> and K<sub>V</sub> are available from the PLL IC and VCO manufacturers. The control circuit, the open loop transfer function and the open loop Bode plot are shown in *Figure 6*. The loop bandwidth is shown on the Bode plot as ( $\omega_p$ ) the point of unity gain.




# AN-885

#### CHARGE PUMP AND PHASE DETECTOR

A current charge pump and a phase frequency detector are implemented in National Semiconductor's LMX series of PLL chips. To increase the VCO frequency the charge pump outputs a pump up (source) current. To decrease the VCO frequency the charge pump outputs a pump down (sink) current. This current pulse charges the voltage of the capacitor C1. The charge pump is capable of supplying a controlled charge to the loop filter over a wide range of voltages, as shown in *Figure 7*.

The phase detector and charge pump are difficult to characterize separately. The figures of merit for the combination include linearity, sensitivity and deadband range. The linearity of the charge produced by the charge pump with respect to the detected phase error is critical to providing low spurious and low phase noise. The sensitivity  $(K_{\varphi})$  is measured in mA/radian and depends on the charge pump current capability. Current mode charge pumps commonly have a dead zone where the gain changes dramatically for a very small phase error. The divider outputs fr and fp are a series of pulses whose relative timing reflect the phase or frequency error, as shown in *Figure 8*. At some point the pulses are too close together for the phase frequency detector to distinguish them. This is the deadband or dead zone, as shown in *Figure 9*. The LMX series of PLLs use a proprietary feedback method to minimize deadband.










FIGURE 8. Phase/Frequency Error Pulses




FIGURE 9. Charge Pump Current vs. Phase Error, showing Deadband.

#### **DUAL MODULUS PRESCALER**

Dual modulus prescalers allow operation of the divider chain at high frequencies while most of the divider operates at a lower frequency. However, this capability sets limits on the range of the divider. The divider is made up of an A counter and a B counter. The A counter is the swallow counter and the B counter is the programmable divider. The condition for a legal divide ratio is that  $B \ge A$ .

The necessary divide number (N) is calculated by dividing the desired frequency by the reference frequency.

$$f_{out} = Nf_{ref} = \frac{N}{R} f_{crystal}$$
  
R = reference divide ratio =  $\frac{crystal frequency}{requency}$ 

f<sub>ref</sub>

The output frequency must be an integer multiple of the reference frequency. Once the divide ratio is calculated a check can be made to determine whether it is above the minimum continuous divide ratio. The minimum continuous divide ratio is equal to P(P-1) where P is the prescaler divider. For example the minimum divide ratio for a 64/65 prescaler is 64(64-1) or 4032. If the divide ratio required (N) is below the minimum continuous divide ratio it may be a legal number but it must be verified that  $B \ge A$ . The values for A and B can be calculated from the following equations:

#### $\mathsf{B}=\mathsf{N}\operatorname{div}\mathsf{P}$

#### $A = N \mod P$

A divide ratio that is above the minimum continuous divide ratio or satisfies the condition  $B \ge A$  is a legal divide number. The PLL will not operate if it is programmed with an illegal divide number. For example, in choosing a prescaler for a DECT (Digital European Cordless Telephony) system the required divide ratios for the transmit side would be 1089 to 1098. The frequencies of operation for DECT are

1.4

1.1

1881.792MHz to 1897.344 MHz with a channel spacing of 1.728 MHz. The reference frequency used is 1.728 MHz.

$$\frac{1881.792}{1.728} = 1089$$
 and  $\frac{1897.344}{1.728} = 1098$ 

The minimum continuous divide ratio for a 64/65 prescaler is 64(64-1) or 4032. The minimum continuous divide ratio for a 128/129 prescaler is 128(128-1) or 16,256. For DECT the divide ratios required do not exceed the minimum continuous divide ratio for a 64/65 or 128/129 prescaler. Therefore, it must be verified that the condition of  $B \ge A$ holds true. This is determined as follows:

N	64,	/65	128	/129
N	В	А	В	Α
1089	17	1	8	65
1090	17	2	8	66
-		-	•	-
-	1	•	-	-
•	-	-	•	-
1097	17	9	8	73
1098	17	10	8	74

For the 64/65 prescaler, Table 1 shows B  $\geq$  A therefore it can be used. The 128/129 prescaler cannot be used since A > B. The above calculation demonstrates that a 64/65 prescaler can be used in the DECT system for the transmit PLL.

#### CONCLUSION

The performance of a PLL as a frequency synthesizer is measured in terms of phase noise, spurious output and lock time. The techniques for measuring these parameters have been discussed. The loop filter, charge pump/phase detector and dual modulus prescaler and their impact on PLL performance have been analyzed. Example performance metrics were demonstrated for National Semiconductor's LMX series of PLL chips. These ICs provide the capability to produce a low power, low noise, low spurious and fast switching frequency synthesizer. With a properly designed loop filter excellent performance can be achieved. The LMX series of PLL chips provide the building block around which a high performance frequency synthesizer can be designed.

#### References

W.F. Egan: *Frequency Synthesizers By Phase Lock*, John Wiley and Sons, 1981

F.M. Gardner: Phaselock Techniques, Wiley, 1989

F.M. Gardner: "Charge-Pump Phase-Lock Loops", IEEE Transactions on Communications, Com-28, No. 11, November 1980

U.L. Rohde: Digital PLL Frequency Synthesizers: Theory and Design, Prentice Hall, 1983

# Integrated LNA and Mixer Basics

#### ABSTRACT

Basic theory and operation of low noise amplifiers and mixers are presented. Important figures of merits of these two devices such as gain, noise figure, compression point, and third order intercept point are introduced and derived. Measurement methods of these figures of merit are also described.

#### LNA

Low noise amplifiers (LNAs) are widely used in wireless communications. They can be found in almost all RF and microwave receivers in commercial applications such as cordless telephones, cellular phones, wireless local area networks, and satellite uplinks and downlinks and in military applications such as doppler radars and signal interceptors. Depending upon the system in which they are used, low noise amplifiers can adopt many design topologies and structures-those used in military applications tend to be discrete, large in size, and consume high power, whereas those in commercial applications aim toward high integration and low voltage and bias currents. The LMX2215 and LMX2216B, for example, can be classified into the latter catergory. LNAs are usually placed at the front-end of a receiver system, immediately following the antenna. A band pass filter may be required in front of it if there are many adjacent interfering bands leaking through the antenna, but this filter generally degrades the noise performance of the system. The purpose of an LNA is to boost the desired signal power while adding as little noise and distortion as possible so that retrieval of this signal is possible in the later stages in the system. With this in mind, low noise amplifier designers have developed many design concepts and theories applied to low noise amplifiers and important figures of merit used to characterize and compare their performance. These concepts and figures of merit are discussed in the following sections.

#### MIXER


Mixers are found in virtually all wireless communication systems. They are frequency translating devices that convert input signals from one frequency to another by mixing these signals with another signal of known frequency. One reason frequency translation is a necessary process in wireless transmission is that information signals such as human speech or digital data are usually low frequency signals and are not suitable for a wireless channel. Another is that wireless channels are common channels that are shared by many signals and these signals must be separated into different frequency bins so that electronic circuits (which contain frequency selective components) can keep them from destructively interfering with each other. Among many other properties, frequency is one that is most easily exploited in signal identification.

Mixers can be classified into two broad categories: passive or active. The most commonly available and used are passive diode mixers since they are easier to design and more thoroughly understood. Active mixers, on the other hand, National Semiconductor Application Note 884 A. Dao



involve transistors and the most popular ones are built from the basic Gilbert cell structure. Some higher frequency active mixers exploit the nonlinear characteristics of high gain transistors and can perform the mixing action using only one transistor. Among these types, the Gilbert cell structure has the most desirable characteristics in terms of isolation and harmonic suppression due to its balanced structure. The LMX2215, LMX2216B, and LMX2213B use the Gilbert cell (the LMX2216B is the 3V equivalent of the LMX2215, and the LMX2213B is the LMX2216B without the LNA).

Most down converting mixers are three-port devices, as shown in *Figure 1*. They take two input signals: the RF and the LO (local oscillator) signals. The output is a mixing product of these two inputs and is an intermediate frequency (IF) signal. There are self-oscillating mixers which provide their own LO signal by having an internal resonating element coupled with the RF input. The LMX2215 and LMX2216B require external LO drives.





**FIGURE 1. Three-Port Mixer** 

Mixers perform the mixing operation by multiplying the two input signals. The output, IF, is the product of the two signals RF and LO, and it contains the sum and difference of the two input frequencies. In receivers, the lower frequency component is usually the desired one and can be obtained by lowpass filtering the mixer output signal. Derivations of the mixer effect are shown below in the section on nonlinearities (OIP<sub>3</sub>).

#### CONCEPTS

#### Noise

Noise in electrical systems is defined as random fluctuations in voltage and current. It can be generated internally by components employed in the system or externally by electrical radiation from other systems or induced mechanical vibrations. RF and microwave oscillators, for example, are very susceptible to external radiation if they are not properly shielded. They are also susceptible to mechanical vibrations, a phenomenon called microphonics, if they are not sufficiently isolated from physical contact with nearby objects. Integrated low noise amplifiers are, on the other hand, most vulnerable to noise that is generated by their own transistors and resistors. Transistors exhibit flicker noise, which is caused by a change in conductance caused by a relatively slow process (e.g. the exchange of charge with surface traps or metallic impurities through tunneling), and shot noise, which is due to random one-way crossings of some barrier by discrete quantities of charge. For amplifiers at radio and microwave frequencies, flicker noise is negligible since it's power spectrum has a 1/f property. The

power spectral density of flicker noise is described by equation (1) below:

$$G_i(f) = C_1 \frac{I^a}{f^b}$$
(1)

where  $a \sim 1$  to 2,  $b \sim 1$ , and  $C_1$  is a device dependent constant. Shot noise power, however, depends on the net total current crossing the pn junctions, and its power spectral density is given by

$$G_{i}(f) = qI \tag{2}$$

where q is the electronic charge and I is the total current. Resistors exhibit thermal noise, which is generated by the random movement of electrons inside the resistive material at a non zero absolute temperature. The thermal noise power (per unit of frequency) of resistors, thus, depends on temperature and the resistance value of the resistors. However, the available thermal noise power depends solely on temperature. Equation (3) gives the power spectral density of thermal noise

$$G_v(f) = KTR$$
 (3)

where K is the Boltzmann's constant, T is the absolute temperature in Kelvins, and R is the resistance.

The combined effect from the noise sources mentioned above and all other possible noise sources is often treated as though it were caused by only thermal noise. Moreover, LNAs are sometimes specified, not by their noise figure, but by their noise temperature, the temperature at which a resistor would generate the equivalent noise power.

#### Noise Figure (NF)

Noise figure is noise factor in decibel units (dB) and is an important figure of merit used to characterize the performance of not only a single component but also the entire system. It is one of the factors which determine the system sensitivity. Noise factor is defined as the input signal to noise ratio divided by the output signal to noise ratio. For an amplifier, it can also be interpreted as the amount of noise introduced by the amplifier seen at the output besides that which is caused by the noise of the input signal. Mathematically,

$$F = \frac{S_i/N_i}{S_0/N_0} = \frac{S_i/N_i}{G_a S_i/(N_a + G_a N_i)} = \frac{N_a + G_a N_i}{G_a N_i} \quad (4)$$

$$NF = 10 \log (F) \quad (5)$$

where S<sub>i</sub>, and N<sub>i</sub>, represent the signal and noise power levels available at the input to the amplifier, S<sub>0</sub> and N<sub>0</sub> the signal and noise power levels available at the output, G<sub>a</sub> the available gain, and N<sub>a</sub> the noise added by the amplifier. For a mixer which is used in applications where the desired signal power is contained in only one sideband, N<sub>i</sub> is interpreted as the input noise contained in only one sideband. Therefore, in specifying noise figure for mixers, the term single-sideband or double-sideband must be noted to indicate how N<sub>i</sub> was measured. In most communication receivers, single-sideband noise figure is the "true" noise figure and is 3 dB higher than double-sideband noise figure.

#### **Design for Optimum Noise Performance**

Based on the above equations, noise models for transistors can be developed. Furthermore, analysis of these models shows that for an amplifier using bipolar transistors, the only noise determining factor is the input match (which can also be translated into a bias current dependence). If resistors are also employed in the matching networks, then these will affect the noise performance as well. For each transistor operating at a particular frequency and bias current, there exists an optimum input match  $\Gamma_{opt}=R_{opt}+jX_{opt}$  (6), which will yield an optimum noise figure  $F_{opt}$  This input match can be obtained by measurements using a noise figure and a vector network analyzer. A matching network designed to present this optimum noise performance. The noise figure of the resulting amplifier can be calculated using the following formula,


$$= F_{opt} + \frac{4R_{n}}{Z_{0}} \frac{|\Gamma_{s} - \Gamma_{opt}|^{2}}{|1 + \Gamma_{ont}|^{2} (1 - |\Gamma_{s}|^{2})}$$
(7)

where  $R_n = noise$  resistance

F

 $Z_0 =$  system impedance


 $\Gamma_s$  = input reflection coefficient seen by the device (see *Figure 1*).




Note that if the input match is perfect, the noise figure is  $F_{opt}$ . This value is usually not achievable in practice and tradeoffs between noise performance, match to available filters, gain, and stability is often required.

#### **Noise Figure Measurements**

Noise figure can be measured using a noise figure meter, which consists of a noise source and an RF receiver. The noise source is placed at the input of the device under test (DUT), and the output of the DUT is connected to the receiver (see Figure 3). There are several methods which noise figure receivers use to calculate noise figure, one of which involves computing the Y factor. With this method, the noise source (an avalanche diode) is cycled between two effective noise temperatures: Th and Tc, shown in Figure 4. Th corresponds to the hot temperature, when the diode is bias with a DC current, and Tc corresponds to the cold temperature, when the diode is off. The receiver detects the noise power at the output of the DUT under these two temperatures and computes the straight-line noise characteristics, from which the noise added, Na, can be determined. Along with Na, the noise figure meter also measures the available gain of the DUT to compute the noise figure using equations (4) and (5). Figures 3 and 4 below illustrate the measurement setup and the straight-line noise characteristic.





#### GAIN (G)

At radio and microwave frequencies, efficiency in transmission of signal power is of great importance. For this reason, RF and microwave circuits are optimized for power gain instead of voltage or current gain as commonly found in most low frequency circuits. The unit of power used to specify absolute power level is the dBm, or decibels referenced to 1 mW. Power levels in dBm can be computed from the equation

$$P(dBm) = 10 \log \left(\frac{P(mW)}{1 mW}\right)$$
(8)

In cases where the load impedance is known or assumed, equivalent voltage levels can be used to specify power levels indirectly. In these cases, the unit dB $\mu$ V is often used. A similar equation converts  $\mu$ V units to dB $\mu$ V units.

$$V(dB\mu V) = 20 \log \left(\frac{V(\mu V)}{1 \ \mu V}\right)$$
(9)

The importance of power transfer is one of the reasons for which power gain, and not voltage or current gain, is often used to specify RF and microwave devices. Many different types of power gain are used in RF engineering. The type used here is called transducer gain, which is defined as the ratio of the power delivered to the load to the available power from the source,

$$G = \frac{P_{out}}{P_{in}} = \frac{V_{out}^2/R_L}{V_{in}^2/4R_s} = 4\frac{R_s}{R_L}\frac{V_{out}^2}{V_{in}^2}$$
(10)

where  $V_{out}$  is the voltage across the load  $R_L$ , and  $V_{In}$  is the generator voltage with internal resistance  $R_s$ . In terms of scattering parameters, transducer gain is defined as

$$\hat{a} = 20 \log (|S_{21}|)$$
 (11)

where  ${\sf S}_{21}$  is the forward transmission parameter, which can be measured using a network analyzer.

#### 1 dB COMPRESSION POINT (P1dB)

A measure of amplitude linearity, 1 dB compression point is the point at which the actual gain is 1 dB below the ideal linear gain. For a memoryless two-port network with weak nonlinearity, the output can be represented by a power series of the input as

$$v_0 = k_1 v_i + k_2 v_i^2 + k_3 v_i^3 + \dots$$
 (12)

For a sinusoidal input,  $v_i = A\cos \omega_1 t$  (13)

the output is

$$y_{0} = \frac{1}{2} k_{2} A^{2} + \left(k_{1} A + \frac{3}{4} k_{3} A^{3}\right) \cos \omega_{1} t + \frac{1}{2} k_{2} A^{2} \cos 2\omega_{1} t + \frac{1}{4} k_{3} A^{3} \cos 3\omega_{1} t$$
(14)

assuming that all of the fourth and higher order terms are negligible. For an amplifier, the fundamental component is the desired output, and it can be rewritten as

$$k_1 A \left[ 1 + \frac{3}{4} (k_3/k_1) A^2 \right]$$
 (15)

This fundamental component is larger than  $k_1$  A (the ideally linear gain) if  $k_3 > 0$  and smaller if  $k_3 < 0$ . For most practical devices,  $k_3 < 0$ , and the gain compresses as the amplitude A of the input signal gets larger. The 1 dB compression point can be expressed in terms of either the input power or the output power. Measurement of P<sub>1dB</sub> can be made by increasing the input power while observing the output power until the gain is compressed by 1 dB.

 $\mathsf{P}_{1dB}$  is an important characteristic of a device since it indicates the upper limit of the power level of the input signal without saturating the device and generating nonlinear effects.

#### THIRD ORDER INTERCEPT (OIP3)

Third order intercept is another figure of merit used to characterize the linearity of a two-port. It is defined as the point at which the third order intermodulation product equals the ideal linear, uncompressed, output. Unlike the  $P_{1dB}$ , OIP<sub>3</sub> involves two input signals. However, it can be shown mathematically (similar derivation as above) that the two are closely related and OIP<sub>3</sub>  $\approx$   $P_{1dB}$  + 10 dB. Theses two figures of merit are illustrated in *Figure 5* below.




FIGURE 5. Typical Pout-Pin Characteristics

Third order intermodulation products are important since their frequencies are located close to the wanted signal frequency, making them more difficult to be rejected by practical filters. If the two-port network is an LNA used in a receiver, intermodulation products at the output of the LNA can mask out signals from adjacent channels. For example, the third order intermodulation products resulted from 2 channels at 1 MHz apart, f1 = 408 MHz and f2 = 409 MHz, will be at 407 MHz and 410 MHz, a 1 MHz offset from f1 and f2. Similarly, two channels f4 = 411 MHz and f5 = 412 MHz will produce intermodulation products at 410 MHz and 413 MHz. If f3 = 410 MHz is the desired signal, it will be interfered with by the intermodulation products created by its adjacent channels f1, f2, f4, and f5.

To see how third order intermodulation products come about, assume that the input to a two-port with the same output-input relationship as stated in the above section consists of a sum of two sinusoids:

$$v_i = A \left( \cos \omega_1 f + \cos \omega_2 t \right)$$
(16)

Then, the output voltage is

Expanding these square and cube terms and ignoring the higher order terms, the output voltage is seen to contain not only harmonics of each of the two individual input frequencies but also the intermodulation terms:

$$\frac{3}{4}$$
 k<sub>3</sub> A<sup>3</sup> cos (2 $\omega_2 \pm \omega_1$ )

and


$$\frac{3}{4}$$
 k<sub>3</sub> A<sup>3</sup> cos (2 $\omega_1 \pm \omega_2$ )t

The amplitude of these terms are proportional to the cube of the amplitude of the input signals; therefore, these terms increase three times faster than the fundamental term as the input signals increase, as can be seen in *Figure 5.* 

#### MATCHING

Matching and microwave circuit design are to some designers synonymous. It is the act of making the source and load impedances matched to achieve the desired amount of power reflected and power transferred. Matching is required if the circuit is to yield optimum gain and return loss. Poorly matched devices can cause large amount of reflected power, poor noise performance, and low gain. For an LNA, power reflected caused by improper input match can travel back to the antenna and be re-radiated. Poor input match can also reduce the gain of the LNA and causes the system to have non-optimum noise performance.

Amplifiers can achieve maximum gain and return loss when they are presented with conjugate impedances at the input and output ports. There are two types of matching networks: resistive and reactive. Resistive matching networks rely on resistive elements for matching, usually have wider bandwidths, and consume more power than their reactive counterparts, which use lossless elements (capacitors and inductors). Simple matching networks can be designed with the help of the Smith chart, but more complicated ones often require the use of a computer and some type of networks synthesis software. Standard input and output impedances of most microwave instruments are 50 Ω. Therefore, microwave and RF devices are designed to have 50 $\Omega$  input and output impedances so that they can be easily characterized. In a communication system, however, not every component can be designed or optimized for  $50\Omega$  impedances due to other constraints. While most RF ceramic or helical filters have 500 impedances, most available SAW filters used to filter intermediate frequencies, for example, exhibit 2000 impedances, IF ceramic filters usually have impedances of 3300, and crystal filters have 1 kΩ impedances. So, devices that are designed to be used with these components may have input or output impedances that are different from 50 $\Omega$  and need matching networks to perform the necessary impedance transformation for proper characterization. In this case, simple narrow band LC matching networks can be designed to operate at the frequency of interest. Narrow band matches are also useful to reduce NF in some devices and to trade current for voltage in low headroom power amplifiers (such as 3V devices). Shown below is an example of a 50 $\Omega$  to 200 $\Omega$ matching network



TL/W/11808-6

#### FIGURE 6. 50Ω-200Ω Matching Network

The actual values of inductance and capacitance for the above network depend on the frequency of operation, f, and can be obtained using the following equations

$$\frac{L}{C} = 10000, \quad LC = \frac{0.75}{(2\pi f)^2}$$
 (18)

In general, for a step-up transformer where  $Z_{in} < Z_{i}$  and both are real impedances, the following equations apply:

$$\frac{L}{C} = Z_{in} Z_{l}, \qquad LC = \frac{1 - Z_{in}/Z_{l}}{(2\pi f)^{2}}$$
(19)

#### **MIXER CONVERSION GAIN**

Conversion gain of mixers is defined as the delivered IF power divided by the available input RF power. The term conversion is used to refer to the frequency converting action of the mixer. Conversion gain can be measured using similar method and equipment setup as those used to measure amplifier gain. More details on conversion gain measurement are deferred to a later application note.

#### MIXER ISOLATION

Isolation is a measure of how much power is coupled from one port to the next. The two most useful isolation measurements are LO-to-IF isolation and LO-to-RF isolation. The former indicates how much LO power leaks through the output IF port, and the latter indicates how much LO power leaks through the input RF port. LO appearing at the output IF port can be attenuated easily by a lowpass filter since the two frequencies are far apart, but it is more difficult to suppress at the RF port. LO leakage through the RF port usually results in a re-radiation through the antenna if the mixer is used as the first downconverter in a wireless receiver.

#### MIXER NOISE FIGURE (DSB vs SSB)

Mixer noise figures can be measured and specified in two ways: double side band or single side band. Double side band noise figure measurements involve measuring the noise power contained in both the IF and image components, whereas single side band measurements demand that the image component be filtered out, and only the noise power in the IF component is measured. The DSB method assumes that the gain of the DUT is the same at both image and intermediate frequencies, so it is not recommended for a narrowband DUT or a high intermediate frequency. The SSB method does not require this assumption but does require an external image frequency filter at the input of the DUT. SSB noise figure is used in most applications where the desired information is contained only in the intermediate frequency and the image frequency is rejected. If the DSB measurement method is employed, 3 dB must be added to the measured noise figure to arrive at the SSB noise figure number.

#### **MEASUREMENT TECHNIQUES**

#### Gain, Return Loss, and P1dB

Gain, return loss, and  $P_{1dB}$  of the LNA can be measured using a standard scalar S parameter test set which includes a signal generator (e.g., HP8350), a scalar network analyzer (e.g., HP8757) with detector and directional bridge, a twoway splitter, and a variable attenuator. *Figure 7* shows the setup.




FIGURE 7. Gain, RL, P1dB Measurement Setup

After the signal generator is set to sweep over the desired frequency range and the variable attenuator at the desired value, the system can be calibrated using standard short and open terminations. Once calibrated, gain measurement can be obtained by setting the scalar analyzer to display the corrected (memory subtracted) channel B power divided by channel R power. This method allows the calculation to remain valid as the signal generator output power is changed. The variable attenuator value must be set such that the input power into the DUT is far (at least 10 dB) below the expected 1 dB compression point so that the DUT is operating in its linear region. To measure input return loss, the analyzer should display the corrected channel A divided by channel R power. Most analyzers allow dual channel displays, in which case, gain and return loss can be obtained in one plot. P1dB can be obtained by gradually decreasing the attenuator value until the observed gain is 1 dB below the linear gain.

#### Intercept Point (OIP<sub>3</sub>)

Output third order intercept point measurement requires two signal generators, a combiner, and a spectrum analyzer. The input of the DUT is a sum of two continuous wave RF signals at  $\Delta f$  apart, combined by the combiner, and the output is displayed on the spectrum analyzer. The power level of the two input signals are such that the DUT is operating in the linear range, and  $\Delta f$  is about a few hundred kHz or a few MHz. The intercept point is obtained by dividing the measured power level difference between the fundamental and the third order mixing product components (denoted by D in *Figure 8*) by 2 and adding the result to the power level of the fundamental component (P<sub>0</sub>). The frequency spectrum observed on the spectrum analyzer may look similar to that illustrated by the *Figure* below.




FIGURE 8. Third Order Intermodulation

As shown above, the output third order intercept point is given by the following equation:

$$OIP_3 = P_0 + \frac{D}{2}$$
 (20)

This equation is a direct result of the fact the third order products grow three times faster than the fundamental term, as mentioned earlier.

ng na atau salah salah s

#### CONCLUSION

Basic theory and operation of low noise amplifiers and mixers have been presented, together with the most important figures of merit and measurement methods. Also discussed were fundamental concepts on noise in electrical systems, particularly how it is generated and measured as applied to low noise amplifiers.

#### REFERENCES

- 1. "Fundamentals of RF and Microwave Noise Figure Measurements," Hewlett Packard, Application Note 57-1.
- 2. Vendelin, G.D., Pavio, A.M. and Rohde, U.L. "Microwave Circuit Design", John Wiley & Sons, New York, 1990.
- 3. Maas, S.A. "Microwave Mixers", Artech House, 1986.
- 4. Spencer, R.R. "Noise in Electronic Devices, Circuits, and Systems", University of California, Davis, 1991.



and a second second

# Section 2 Baseband Processing Components



Section 2 Contents BASEBAND PROCESSOR LMX2411 Baseband Processor for Radio Communications

.

2-3

## PRELIMINARY

# National Semiconductor

# LMX2411 Baseband Processor for Radio Communications

## **General Description**

The LMX2411 is a monolithic, integrated baseband processor suitable for use in Digital European Cordless Telecommunications (DECT) systems as well as other mobile telephony and wireless communications applications. It is fabricated using National's ABiC IV BiCMOS process ( $f_T = 15$  GHz).

The LMX2411 contains both transmit and receive functions. The transmitter utilizes a low power, high speed digital-toanalog converter (DAC) and a mask programmable Read Only Memory (ROM) to generate a Gaussian filter pulse shape. The receiver includes a high speed, low power voltage comparator for making hard decisions on incoming data and a CMOS switch coupled with a sample and hold circuit for DC compensation. Supply voltage can range from 2.85V to 3.6V. The LMX2411 features very low current consumption of 2.5 mA transmit and 5 mA receive (steady state). It also has separate power down pins for transmit and receive functions to further reduce power consumption.

The LMX2411 can be used with the LMX2216B LNA/Mixer, the LMX2240 IF Receiver, and the LMX2320 Phase-Locked Loop to form a complete RF front end solution. These chips form the major blocks of an RF front end solution for DECT.

The LMX2411 is available in a 16-pin JEDEC surface mount plastic package.

### **Features**


- High speed voltage comparator (40 ns settling time)
- Generates Gaussian filtered modulating signal for a direct VCO modulator
- Bit rates to 1.152 Mb/s (DECT)
- Supports 10.368, 13.824, and 18.432 MHz system clocks through pin selection
- On-chip DC compensation circuit
- Average current consumption 0.6 mA for DECT handset (burst mode operation)
- Power down mode for extended battery life
- Compatible with Sierra SC14400 and Philips PCD5040 DECT Burst Mode Controllers

### **Applications**


- Digital European Cordless Telecommunications (DECT)
- Portable wireless communications (PCS/PCN, cordless)
- Wireless local area networks (WLANs)
- Other wireless communications systems

This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.

## **Functional Block Diagram**



## LMX2411 Connection Diagram



See NS Package Number M16A

TL/W/11911-2

## **Pin Description**

Pin No.	Pin Name	1/0	Description
1	Comp In	I	Positive input to the threshold comparator
2	Thresh	1/0	Negative input to the threshold comparator. This pin should be connected to a DC voltage only if the internal DC compensation circuit is not used. When the DC compensation loop is used, this pin should have a capacitor to ground on it.
3	V <sub>DD</sub>		Supply voltage
4	GND		Ground
5	GND		Ground
6	DAC Out	0	Output of the Gaussian filter for modulating a VCO
7	GND		Ground
8	V <sub>DD</sub>		Supply voltage
9	Tx PD	1	Transmitter power down. DAC is set to 128 (HEX 80) (Mid-range) when this is HIGH.
10	Sys Clk	I	Oversampling input clock from the system (9x, 12x, or 16x the bit rate). If 12x or 16x is used, the effective sampling rate for the ROM filter is 6x or 8x, respectively.
11	Tx Data	1	Transmit data input
12	S-Field	l	DC compensation circuit enable. While LOW, the DC compensation circuit is enabled, and the threshold is updated through the DC compensation loop. While HIGH, the switch is opened, and the comparator threshold is held by the external capacitor.
13	Rx PD	I	Receiver power down pin; should be grounded if power down is not used.
14	Comp Out	0	Comparator output
15	ROM Sel2	· 1	ROM selection pin 2. Selects the oversampling clock to be used for the ROM filter.
16	ROM Sel1	1	ROM selection pin 1. Selects the oversampling clock to be used for the ROM filter.

## **Gaussian ROM Selection Table**

ROM Sel2	ROM Sel1	Function
0	0	10.368 MHz System Clk ROM is selected
0	1	13.824 MHz System Clk ROM is selected
1	0	18.432 MHz System Clk ROM is selected
1	1	Reserved

## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage (V <sub>CC</sub> )	6.5V
Storage Temperature Range (TS)	-65°C to +150°C
Lead Temperature (T <sub>I</sub> )	
(Soldering, 10 Seconds)	+ 260°C

### Recommended Operating Conditions

LMX2411

Supply Range (V<sub>CC</sub>) Operating Temperature (T<sub>A</sub>) 2.85V to 3.6V - 10°C to + 70°C

## **DC Electrical Characteristics**

The following specifications are guaranteed over the recommended operating conditions.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IGITAL INTER	RFACE SECTION (Note 1)					
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> - 0.4			v
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 1.0 mA			0.4	v
VIH	High Level Input Voltage		V <sub>CC</sub> - 0.8	1. A. A.		V
V <sub>IL</sub>	Low Level Input Voltage				0.8	v
I <sub>IN</sub>	Input Current	GND < V <sub>IN</sub> < V <sub>CC</sub>	-1.0		1.0	μΑ

Note 1: DC Electrical Characteristics for the digital section apply to all digital input and output pins. This includes Tx Data, Tx PD, Rx PD, Comp Out, ROM Sel1, ROM Sel2, and S-Field.

**Electrical Characteristics** The following specifications are guaranteed over recommended operating conditions, and oscillator (Sys Clk) frequency of 10.368 MHz unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>Rx</sub>	Rx Mode Current Consumption (Note 1)	Tx Mode Off		6	7	mA
I <sub>Tx</sub>	Tx Mode Current Consumption (Note 2)	Rx Mode Off		3.5	5	mA
IPD	Standby Current (Power Down)	Tx and Rx Mode Off		50	100	μΑ
YSTEM CL	K INPUT					
Vosc	Oscillator Sensitivity	Sys Clk Input	0.5			V <sub>PP</sub>
fosc	Maximum Oscillator Frequency	40% < Duty Cycle < 60%	19			MHz
VOFF	Oscillator DC Offset			1.5		V
losc	Oscillator Input Current	GND < V <sub>IN</sub> < V <sub>CC</sub>	1	±30	±50	μΑ
RANSMIT F	ROM FILTER					
ts	DAC Voltage Settling Time to within 1/2 LSB	$C_{LOAD} = 3 \text{ pF}$ All 0's to all 1's		100		ns
ROUT	Output Impedance (Pin 6)		2.9		4.1	kΩ
VOUT	Output Voltage Swing (Pin 6) (Note 3)	Measured from 0V	0.95		1.05	V
	DAC Midband Voltage	DAC Code = 10000000	479		529	mV
	Gaussian Filter Pulse Response Accuracy (Note 4)		ſ		±0.5	%
	ISI from Gaussian Filter (Note 5)	B <sub>b</sub> T = 0.5 Filter		11		%
C COMPEN	ISATION SAMPLE AND HOLD CIRCUIT					
Vos	Input Offset Voltage				3	mV
V <sub>I/O</sub>	Input/Output Voltage Swing	Centered at 1.5V		1		V <sub>PP</sub>
R <sub>SH</sub>	Sample and Hold Resistor		2240		3360	Ω
Dv	Threshold Input Voltage Droop	C <sub>HOLD</sub> = 2700 pF (Pin 2)		1	10	mV/m

Electrical Characteristics The following specifications are guaranteed over recommended operating conditions, and oscillator (Sys Clk) frequency of 10.368 MHz unless otherwise specified. (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
OMPARATOR				· · ·	•	1. 101
tSET	Settling Time	100 mV step with 5 mV Overdrive; 20 pF load		40	n Maraka Ali <u>sa</u> ka	ns
V <sub>IN</sub>	Input Voltage Range	Centered at 1.5V	1.1		2	* · V
IBIAS	Comp In Bias Current (Pin 1)				4. J. <b>4</b> . J.	μA
l <sub>t</sub>	Threshold Input Bias Current			2.7	27	nA
Vios	Input Offset Voltage		2		3	mV


Note 1: Average current consumption for an 8% power up duty cycle is 8% × 6 mA = 0.48 mA; average current consumption for a 40% power up duty cycle is 40% × 6 mA = 2.4 mA.


Note 2: Average current consumption for a 5% power up duty cycle is 5%  $\times$  3.5 mA = 0.175 mA.

Note 3: Output range = 0 to (VREF \* 0.8). VREF is an internal bandgap reference which produces a voltage of nominally 1.25V ±50 mV.


Note 4: Pulse response accuracy is measured as a percentage of the measured output pulse response vs. the calculated ideal Gaussian pulse response. Note 5: ISI is Inter-symbol Interference, and is defined as the smallest peak-to-peak voltage obtained by an alternating bit pattern divided by the largest peak-to-peak voltage obtained by alternating four 1's and four 0's.

## **Typical Performance Characteristics**






### Gaussian $B_b T = 0.5$ Output Eye Diagram



TL/W/11911-5



## **Functional Description**

#### OVERVIEW

The LMX2411 is a 3V integrated circuit designed to be capable of regenerating received GMSK data and generating GMSK transmitter drive signals to meet the specifications of the Digital European Cordless Telecommunications (DECT) standard.

The transmit portion of the LMX2411 functions as a pulse shaper for incoming serial data, delivering a filtered data stream capable of modulating a VCO. The ROM and supporting logic is designed to create Gaussian filter pulse responses. The output of the LPF ROM and DAC is the modulating baseband drive signal that is fed to a VCO.

The receiver section of the LMX2411 processes the filtered data stream produced by a demodulator (e.g., the LMX2240). The data stream is compared against a threshold voltage determined by the DC compensation circuit. This DC compensation circuit allows control over DC drift due to temperature, frequency drift, component tolerance, and aging.


#### THE TRANSMIT ROM FILTER

The LMX2411 uses a mask-programmable Read-Only Memory (ROM) look-up table to construct pulse responses of a Gaussian filter shape. For DECT, this filter is half the bandwidth of the bit rate ( $B_b$  T = 0.5). The output of the ROM addresses a (voltage mode output) digital-to-analog converter (DAC). The LMX2411 ROM Filter supports three different system clocks selected by two external pins. These pins (ROM Sel1 and ROM Sel2) choose the proper oversampling clock. When the 12x or 16x clock is chosen, a divide by 2 flip flop is enabled to give the ROM a 6x or 8x

clock from which to operate. However, when the 9x oversampling clock (10.368 MHz) is chosen, the divide by 2 circuit is not enabled. The Tx Data is synchronized with the Sys Clk in the following manner: When Tx PD is taken LOW, the first edge (rising or falling) of Tx Data initializes an internal counter, so that the data bits are sampled near their center. The power up state of the three bit memory in the ROM filter depends on the state of Tx Data during power down. If Tx Data is LOW when the Tx PD pin is HIGH, the ROM filter register will be set to 010. If Tx Data is HIGH when the Tx PD pin is HIGH, the ROM filter register will be set to 101. This allows the filter to be set for either base station or handset operation.

# THE COMPARATOR AND ANALOG DC COMPENSATION CIRCUIT

The high speed comparator's threshold can be set either by an external voltage or by using the internal DC compensation circuit. When using the internal DC compensation loop, the received, demodulated signal is input both to the comparator "+" input and to the sample-and-hold (S&H) buffer amplifier. The S&H buffer allows a single RC filter to average the DC value of the received signal without distorting it. This DC value is connected to the "-" input of the comparator. When the signal S-Field is used (named after the synchronization field in DECT), this circuit can acquire the DC voltage during the preamble and then hold it (with the external capacitor) for the duration of the burst. This solution avoids the problem of long strings of 1's and 0's that conventional continuous averaging circuits have while still reacting quickly to acquire the proper DC average at the beginning of a burst.



2-9


## **Application Information**

#### THE TRANSMIT DAC

The transmit DAC uses a voltage mode output. By nature, the output impedance of voltage mode DACs is relatively high. To conserve current, the output impedance of the LMX2411 was designed at 3 k $\Omega$ . This results in very low current consumption in the resistor strings, but also results in low drive capability. The user should be aware that in order to achieve the minimum settling time, the maximum capacitive load for the DACs should be no more than 3 pF. To achieve a settling time suitable for DECT bit rates, the maximum capacitive load the transmit DAC should see is about 15 pF.

VCO modulation of a TDD and/or TDMA radio requires some compromise to the VCO phase-locked loop circuitry. A common practice is to use a very narrow PLL loop bandwidth to avoid distorting the modulating signal. However, this is not an effective technique when fast switching is required. Rapid switching times demand a wide loop bandwidth. A typical loop bandwidth of 20 kHz will distort the lower frequency components of the DECT modulating signal.





TL/W/11911-11

#### FIGURE 1. Illustration of a Circuit That Could Be Used to Modulate an Open Loop VCO.

An alternate modulation technique is to open the loop by powering down the PLL, which in the LMX2320 results in a TRI-STATE® at the charge pump output. For short bursts, the loop filter will not lose the charge, and the center frequency will not drift. *Figure 1* shows a sample circuit for modulating on an open loop. Note that the VCO requires only one tuning port for both locking and modulation. R1 and R2 will vary depending on which wideband VCO is used. The proper equation to be used in determining R1 and R2 is below:

$$V_{\text{DAC}} * \frac{R^2}{R^1 + R^2} * K_V = 576 \text{ kHz}$$
 (1)

In this case, K<sub>V</sub> is the VCO sensitivity, expressed in MHz/V, and V<sub>DAC</sub> is nominally 1V. Generally, R1 will be on the order of 50 k $\Omega$  to 250 k $\Omega$ , and the ratio of R1 to R2 will vary from 30:1 to 50:1 for wideband VCOs, and will be smaller for narrowband VCOs. Also, the 576 kHz is the peak to peak frequency deviation for DECT, which means the peak is half of that, or 288 kHz.

The Gaussian filter ROM DAC uses a three bit memory to represent the filter's pulse response. The result is an effective 3 bit time delay from input of the first bit to when that bit

is actually output from the filter. When using the LMX2411 transmit section, the bits must be sent two bit times before they must be seen at the antenna to account for this small delay in the ROM DAC. There is also a half bit sample delay to allow the 2411 to sample the data near the center of the bit. Also, the end of the information data stream must be padded by 3 bits to push the last data bit through the filter. Finally, it should be noted that after the Tx PD pin goes low, the ROM filter output will be at the mid-band voltage until the first edge of Tx Data, which is used for synchronizing the internal clock with the transmitted data.

The three bit address of the ROM filter is preset to an alternating pattern when Tx PD is HIGH. The value of the alternating pattern depends on the polarity of Tx Data when Tx PD is HIGH. If Tx Data is HIGH (handset), the three bit memory is set to 101, and if Tx Data is LOW (base station), the three bit memory is set to 010. This allows for either the base station or handset preamble.

When beginning the burst for open loop modulation, the Tx Data line should be held constant at the polarity opposite to the first bit to be transmitted. For handsets, this means Tx Data should be HIGH; for base stations, this means Tx Data should be LOW. When Tx PD goes LOW, the output of the ROM filter will stay at mid-band (DAC code "10000000") until the first edge on Tx Data. This allows the DAC average output voltage to be added to the PLL loop voltage while the center frequency is being acquired, thus avoiding a frequency offset problem.

#### THE DC COMPENSATION LOOP

The analog DC compensation loop is designed to provide a simple yet accurate way to track and correct the effects of DC drift due to center frequency drift. This loop will provide accurate representations of the center voltage of the received signal. However, on initial startup (i.e., full Hold capacitor discharge), the average DC value will not be recovered until the end of the DECT synchronization word for the first burst. The second and subsequent bursts should have the DC value recovered within the first few bits of the synchronization field. This means that in normal situations, the receiver will miss the first burst due to lack of synchronization (i.e., too many errors in the CRC).

It should be noted, however, that because the droop in the sample and hold circuit is small, a normal DECT conversation can take place without degradation. The Typical Performance Characteristics plots should be consulted for expected droop values and DC compensation loop performance.

Some burst mode controllers support a digital DC compensation method (i.e., Sierra SC14400). In this method, the duty cycle of the incoming signal is monitored by a counter, and an update value is sent to a DAC that sets the threshold value for the comparator. In this case, the LMX2411 should have the pin for  $\overline{S-Field}$  pulled HIGH, and the output of the BMC's DAC should be input directly to the comparator's threshold input (pin 2).



Section 3 Control and Signal Processing Components



# **Section 3 Contents**

MICROCONTROLLER	
COP8 Devices Selection Guide	3-3
COP472-3 Liquid Crystal Display Controller	3-10
DIGITAL SPEECH PROCESSOR	
NSAM265SR/NSAM265SF CompactSPEECH Digital Speech Processors	3-16
MICROCONTROLLER APPLICATION NOTES	
AN-953 LCD Triplex Drive with COP820CJ	3-20
AN-666 DTMF Generation with a 3.58 MHz Crystal	3-44
AN-952 Low Cost A/D Conversion Using COP800	3-72

# National Semiconductor

# The 8-Bit COP8<sup>™</sup> Family: Optimized for Value

### **Key Features**


- High-performance 8-bit microcontroller
- · Full 8-bit architecture and implementation
- 1 μs instruction-cycle time
- High code efficiency with single-byte, multiple-function instructions
- UART
- A/D converter
- WATCHDOG™/clock monitor
- Brown Out Detect
- On-chip ROM from 768 bytes to 16k bytes
- On-chip RAM to 256 bytes
- EEPROM
- M<sup>2</sup>CMOS<sup>™</sup> fabrication
- MICROWIRE/PLUS™ serial interface
- Wide operating voltage range: +2.3V to +6V
- Military temp range available: -55°C to +125°C
- MIL-STD-883C versions available
- 16- to 44-pin packages

The COP8 combines a powerful single-byte, multiple-function instruction set with a memory-mapped core architecture.

# **Key Applications**

- Automotive systems
- Process control
- Robotics
- Telecommunications
- AC-motor control
- DC-motor control
- Keyboard controllers
- Modems
- RS232C controllers
- Toys and games
- Industrial control
   Small appliances

The COP8 family offers high performance in a low-cost, easy-to-design-in package.



3

COP8 Family

3-3

# **Embedded Control: Practical Solutions to Real Problems**

Microcontrollers have played an important role in the semiconductor industry for quite some time. Unlike microprocessors, which typically address a range of more compute intensive, general purpose applications, microcontrollers are based on a central processing unit, data memory and input/ output circuitry that are designed primarily for specific, single function applications.

During the 1970s, microcontrollers were initially used in simple applications such as calculators and digital watches. But the combination of decreasing costs and increasing integration and performance has created many new application opportunities over the years. Even as the bulk of application growth occurs in the 8-bit arena, the same issues that system designers were concerned with in the 4-bit world continue in force today. These include cost/performance tradeoffs, low power and low voltage capabilities, time to market, space/pin efficiency and ease of design.

- Cost/Performance. A price difference of just a few pennies can be the gating factor in today's 8-bit design decisions. Manufacturers must offer a wide range of cost/ performance options in order to meet customer demands.
- Low Power and Low Voltage. The increasing range of mobile and/or battery-powered applications is placing a premium on low-power, low-voltage, CMOS and BiCMOS embedded control solutions.
- Time to Market. All 8-bit microcontroller's architecture, functionality and feature set have a major influence on product design cycles in today's competitive market, with its shrinking windows of opportunity.
- Space/Pin Efficiency. Real estate and board configuration considerations demand maximum space and I/O pin efficiency, particularly given today's high integration and small product form factors.
- Ease of Design. A familiar and easy to use application design environment—including complete development tool support—is one of the driving factors affecting today's 8-bit microcontroller design decisions.

All of these issues must be considered when searching for the appropriate 8-bit microcontroller to meet specific application needs. And that's why National Semiconductor's COP8 family of 8-bit microcontrollers is enjoying widespread success in today's global embedded control marketplace.

One of the leaders in the design, manufacture and sale of 8bit microcontrollers is National Semiconductor. Long a prominent player in the worldwide microcontroller market, National and its COP8 family of products spans today's range of applications, providing customers with a wealth of options at every price/performance point in the 8-bit microcontroller market.

National's 8-bit COP8 microcontrollers enable the company to meet a wide range of embedded control application requirements. COP8 microcontrollers offer users cost-effective solutions at virtually every price/performance point in today's market for 8 bit applications.

Designers can select from a variety of building blocks centered around a common memory-mapped core and modified Harvard architecture. These building blocks include ROM, RAM, user programmable memory, UART, comparator, A/D and I/O functions.

The COP8 family incorporates 1  $\mu$ s instruction cycle times, watchdog and clock monitors, multi-input wake up

circuitry and National's MICROWIRE/PLUS™ interface. In addition, National's COP8 microcontrollers are available in a wide variety of temperature range configurations from −55°C on up through +125°C—optimizing them for rugged industrial and military applications.

# **COP8** Benefits

The COP8 family provides designers with a number of features that result in substantial benefits. These include a code-efficient instruction set, low power/voltage features, efficient I/O, a flexible and configurable design methodology, robust design tools and electromagnetic interference (EMI) control.

The COP8 family's compact, efficient and easy-to-program instruction set enables designers to reduce time to market for their products. Thanks to the instruction set, efficient ROM utilization lowers costs while providing the opportunity to integrate additional functionality on-chip. Low voltage operation, low current drain, multi-input wakeup and several power saving modes reduce power consumption for today's increasing range of handheld, battery-driven applications. And an array of user-friendly development tools—including hardware from MetaLink, and state of the industry assemblers, C compilers, and a "fuzzy logic" design environment help design engineers save valuable development time.

National's Configurable Controller Methodology (CCM) for the COP8 family creates "whole products" that are bugfree, fully tested and characterized, and supported by a range of documentation and hardware/software tools. National developed CCM because the majority of customer requests for new products have typically called for reconfigurations of existing proven blocks—such as RAM, ROM, timers, comparators, UARTs, and I/O.

In addition, COP8 products incorporate circuitry that guards against electromagnetic interference—an increasing problem in todays microcontroller board designs. Nationals patented EMI reduction technology offers low EMI clock circuitry, EMI-optimized pinouts gradual turn-on outputs (GTO) an on-chip choke device and to help customers circumvent many of the EMI issues influencing embedded control designs.

# A Growing Family

National's wide-ranging COP8 family is well-positioned to meet the expanding variety of consumer 8- bit microcontroller applications. Available in a wealth of different ROM (768 bytes) and RAM (64 x 8, 128 x 8, and 512 x 8) configurations, COP8 microcontrollers provide designers with cost-effective solutions at every price/performance point in todays market. And the recent introduction of the new COP912C—National's first 8 bit microcontroller priced below 50¢ per unit when purchased in volume quantities—continues to drive prices down in the highly competitive 8-bit market.

A code-efficient instruction set. Low power operation. I/O pin efficiency. A "whole product" philosophy that includes superior development tools, documentation and support. These are the reasons that National's COP8 family is a key player in the worldwide 8-bit microcontroller market. As that market continues to expand. National continues its microcontroller technology research and development efforts an ongoing commitment that began during the infancy of embedded control and continues in full force today.

	Key Features	Benefits
Instruction Set	Efficient Instruction Set (77% Single Byte/Single Cycle)     Easy To Program     Compact Instruction Set     Multi Function Instructions     Ten Addressing Modes	<ul> <li>Efficient ROM Utilization (compact code)</li> <li>Low Cost Microcontroller (small ROM size)</li> <li>Fast Time To Market</li> </ul>
Low Power	<ul> <li>Low Voltage Operation</li> <li>Lower Current Drain</li> <li>Multi-Input Wakeup</li> <li>Power Savings Modes (HALT/IDLE)</li> </ul>	Lower Power Consumption for Hand Held Battery Driven Applications
Efficient I/O	<ul> <li>Software Programmable I/O</li> <li>Efficient Pin Utilization</li> <li>Breadth of Available Packages</li> <li>Package Types Including Variety of Low Pin Count Devices</li> <li>High Current Outputs</li> <li>Schmitt Trigger Inputs</li> </ul>	<ul> <li>Multiple Use of I/O Pins</li> <li>Economical Use of External Components (lower system cost)</li> <li>Cleaner Hardware Design</li> <li>Choice of Optimum Package Type (price/ outline/pinout)</li> </ul>
Flexible/Powerful On-Board Features	<ul> <li>Smart 16-Bit Timers (processor independent PWM)</li> <li>Comparators</li> <li>UART</li> <li>Multi-Input Wakeup</li> <li>Multi-Source Hardware Interrupts</li> <li>MICROWIRE/PLUS Serial Interface</li> <li>Application Specific Features (CAN, Motor Control Timers, etc.)</li> </ul>	<ul> <li>Timers Allow Less Software/Process Overhead for Frequency</li> <li>Measurement (capture) and PWM</li> <li>Cleaner Hardware (eliminating the need for external components)</li> <li>Overall Cost Reduction</li> </ul>
Safety/Software- Runaway Protection	WATCHDOG     Software Interrupt     Clock Monitor     Brown Out Detection	No Need for External Protection Circuitry     Brown Out Detection Allows the Use of Low     Cost Power Supply
Development Tools	<ul> <li>Hardware:</li> <li>New, User Friendly, Development Tool Hardware from MetaLink</li> <li>Low Cost Version of the Development Tool (Debug Module)</li> <li>Various Third Party Programmers for Programming OTPs</li> <li>Software:</li> <li>New, User Friendly Assembler, a C Compiler and a "Fuzzy" Logic Design Environment</li> </ul>	Saves Engineering Development Time—Fast Time to Market

**COP8** Family

# **COP8** Family

Marke	t Segment	Applications	Applications Features/Functions	Microcontroller Features Required	Appropriate COP8 Devices
Consumer	Children Toys and Games	Basketball/Baseball Games Children Electronic Toys Darts Throws Juke Box Pinball Laser Gun	Battery Driven Replacing Discrete with Low Cost Driving Piezo/Speaker/LEDs Directly Very Cost Sensitive	Very Low Price Low Power Consumption Wide Voltage Range High Current Outputs ' Small Packages	COP912C COP920C/COP922C
	Electronic Audio Items	Audio Greeting Cards Electronic Musical Equipment	Battery Driven Tone Generation Low Power	Wide Voltage Range Low Power Consumption Efficient Table Lookup Flexible Timer	COP912C COP820C/840C/880C
	Electronic Appliances/ Tools	Small Appliances: Irons Coffee Makers Digital Scales Microwave Ovens Cookers Food Processors Blenders	Low Cost Power Supply Temp Measurement Safety Features Noise Immunity Driving LEDs/Relays/Heating Elements	Brown Out Detection On-Board Comparator High Current Outputs Watchdog/Software Interrupt Schmtt Trigger Inputs 16-Bit PWM Timer	COP820/840 COP820CJ Family
		Household Appliances: Oven Control Dishwasher Washing Machine/Dryer Vacuum Cleaner Electronic Heater Electronic Home Control (Doorbell, Light Dimmer, Climate) Sewing Machine	Rely on Hard-Wire Relay Circuits, Timers, Counters, Mechanical Sequence Controllers Temp Control Noise Immunity Safety Features Timing Control Main Driven	Brown Out Detection On-Board Comparator On-Board A/D Watchdog/Soft Interrupt Schmitt Trigger Inputs Flexible Timers PWM Outputs High Current Outputs Safety Features	COP820CJ (on-board comparator) COP888CF (on-board A/D)
	Portable/ Handheld/ Battery Powered	Scales Multimeters (portable) Electronic Key Laptop/Notebook Keyboard Mouse Garage Door Opener TV/Electronic Remote Control Portable PRP or Retail Pos Device Jogging Monitor Smart Cards	Battery Driven Minimal Power Consumption Low Voltage Sensing Measurement Standby Mode Flexible Package Offerings Small Physical Size	Low Voltage Operation Low Power Consumption Wide Voltage Range Power Saving Modes Multi-Input Wakeup On-Board Comparator Small Packages	COP820CJ COP840/COP880 COP888CL (Keyboards) COP8646 (Smart Cards)
Personal Comm	nunications	Cordless Phone (base/handset) Phone Dialer Answering Machine Feature Phone PBX Card CB Radios/Digital Tuners Cable Converter	Low Power Timing Serial Interfaces Low Voltage Tone Dialing Battery Saving Functions Small Physical Size	Low Current Drain Low Voltage Operation Standby Mode UART Serial Synchronous Interface 16-Bit Timers Schmitt Trigger Inputs LED Direct Drive Sufficient I/O in Small Packages	Cordless Phone: COP840/COP880 Feature Phone PBX Card: COP888CG/COP888EG Others: Generic COP8 Devices

.

Market	Segment	Applications	Applications Features/Functions	Microcontroller Features Required	Appropriate COP8 Devices
Medical	Monitors	Thermometer Pressure Monitors Various Portable Monitors	Battery Driven Sensing/Measurement Data Transmission Low Power Low Voltage	On-Board Comparator (low cost A/D) 16-Bit Timer Low Power Consumption Low Voltage Operation	COP820CJ (on-board) comparator) COP840/COP880 COP888CL
·· · · · · · · · · · · · · · · · · · ·	Medical Equipment	Bed-Side Pump/Timers Ultrasonic Imaging System Analyzers (chemical, data) Electronic Microscopes	Monitoring Data Data Transmission Timing	Serial Interface A/D 16-Bit Timers	COP888CS COP888CF COP888CG/COP888EG
Industrial	Motion Control	Motor Control Power Tools	Motor Speed Control Noisy Environment Timing Control	Flexible PWM Timers Schmitt Trigger Inputs High Current Outputs	COP820/COP840 COP888CL
	Security/ Monitoring System	Security Systems Burglar Alarms Remote Data Monitoring Systems Emergency Control Systems Security Switches	Data Transmission Monitoring (scan inputs from sensors) Keypad Scan Timing Diagnostic Data Monitoring Drive Alarm Sounders Interface to Phone System Standby Mode	UART Flexible 16-Bit PWM Timers Flexible I/O Single Slop A/D Capability Power Saving Modes (HALT, Multi-Input wakeup) Serial Synchronous Interface	Basic Systems: COP840/COP880, COP888Cl (Multi-Input wakeup) More Involved Systems: COP888CS/COP888CG COP888EK (muxed analog inputs, constant current source)
	Misc.	Switch Controls (elevator, traffic, power switches) Sensing Control Systems/Displays Pressure Control (scales) Metering (utility, monetary, industrial) Lawn Sprinkler/Lawn Mowers Taxi Meter Coin Controls Industrial Timers Temperature Meters Gas Pump Gas/Smoke Detectors	Timing/Counting Sensing Measurement	Generic Microcontroller	Generic COP8 Microcontroller: COP820/COP840/COP880
Automotive		Radio/Tape Deck Controls Window/Seat/Mirror/Door/ Controls Heat/Climate/Controls Headlight/Antenna Power Steering Anti Theft Slave Controllers	Timing Motion Control Display Control Soft Runaway/Trap Recovery (safety considerations) EMI/Noise Immunity Serial Interfaces Standby Modes Wide Temp Range	Flexible PWM Timers Power Saving Modes Multi-Input Wakeup WATCHDOG Software Trap UART CAN Interface Special Features for Dashboard Control (counters, capture modules, MUL/DIV) Reduced EMI Wide Temp Range	Radio/Climate Control: COP888CG/888EG/888EK Seat/Motional Control, Slave Controller: COP884BC Dashboard Control: COP888GW Mirror Control, etc.: COP8 Basic Family Climate Control: COP888CF

3-7

. . . .

COP8 Family

# **COP8** Family

· ·

Common Features: • Multi-Source Inter • Pinout • Instruction Set				1 μ <mark>s In</mark>	stri	uctio	n Cy	l Commun ycle Time y—2.3V to		• Halt Mode • I					Wide Temperature Range Development Tools OTP Emulators (Note 2)		
Comm Ind Mil			Men	nory	1/0	Pa	cka	iges			Features						
Temp 0°C to +70°C	Temp 40°C to + 85°C	Temp - 55°C to + 125°C	ROM (Bytes)	RAM (Bytes)	Pins	# of Pins	N	WM	v	Interrupt Sources	Timers PWM/ Capture	Compar- ators	UART	WATCH- DOG	Multi- Input Wakeup	ldle Timer	Additional Features
	COP823CJ COP822CJ COP820CJ		1.0k 1.0k 1.0k	64 64 64	11 15 23	16 20 28	x x	x x x		3 3 3	1 1 1	1 1 1		x x x	x x x		Brown Out Detection Modulator, Special PWM, Timer, High Current Output
COP942CJ COP940CJ	COP842CJ COP840CJ	COP642CJ COP640CJ	2.0k 2.0k	128 128	15 23	20 28	x x	x x		3 3	1	1 1		x x	x x		Brown Out Detection Modulator, Special PWM Timer, High Current Outpu
COP912C COP922C COP920C COP942C COP940C COP981C COP980C	COP822C COP820C COP842C COP840C COP881C COP880C	COP622C COP620C COP642C COP640C COP681C (Note 1) COP680C (Note 1)	768 1.0k 1.0k 2.0k 2.0k 4.0k 4.0k	64 64 128 128 128 128	15 15 23 15 23 23 35	20 20 28 20 28 28 28 40/44	× × × × × × ×	× × × × × ×	×	3 3 3 3 3 3 3	1 1 1 1 1 1						
	COP8622C COP86L22C COP8620C COP86L20C COP86L20C COP86L42C COP86L42C COP86L40C	COP6622C COP6622C COP6620C COP6620C COP6642C COP6642C COP6640C COP6640C	1.0k 1.0k 1.0k 2.0k 2.0k 2.0k 2.0k 2.0k	64 64 64 64 64 64 64 64	15 15 23 23 15 15 23 23	20 20 28 28 20 20 20 28 28 28	* * * * * * *	× × × × × × × ×		3 3 3 3 3 3 3 3 3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						64 x 8 EEPROM IN RAM
OP984CL OP988CL	COP884CL COP888CL	COP684CL COP688CL	4.0k 4.0k	128 128	23 33/39	28 40/44	x x	x	×	<sup>-</sup> 10 10	2 2			x	x x	x x	Clock Monitor
OP984CF OP988CF	COP884CF COP888CF		4.0k 4.0k	128 128	23 33/37	28 40/44	x x	x	×	10 10	2 2			x	x	x x	8 Channel (8-bit) A/D

•

Common Features:			<ul> <li>MICROWIRE Serial Communication</li> <li>1 μs Instruction Cycle Time</li> <li>Wide Power Supply—2.3V to 6.0V</li> </ul>							Halt Mode     Develop					nperature Range nent Tools lators (Note 2)		
Comm	Ind	Mil	Men	nory	1/0	Pa	cka	ges						Feature	es		
Temp 0°C to +70°C	Temp −40°C to +85°C	Temp -55°C to + 125°C	ROM (Bytes)	RAM (Bytes)	Pins	# of Pins	N	wм	v	Interrupt Sources	Timers PWM/ Capture	Compar- ators	UART	WATCH- DOG	Multi- Input Wakeup	ldle Timer	Additional Features
COP984CS	COP884CS	COP684CS	4.0k	192	23	28	x	х		12	1	1	x	x	∵ x	x	
COP988CS	COP888CS COP884CG	COP688CS	4.0k 4.0k	192 192	35/39 23	40/44 28	x x	x	x	12 14	1 3	1 2	x x	x · x	x x	X X	Reduced EMI
	COP888CG		4.0k	192	35/39	40/44	x		x	14	3	2	×	x	×	×	Reduced EMI
COP984EK COP988EK	COP884EK COP888EK	COP684EK COP688EK	8.0k 8.0k	256 256	23 35/39	28 40/44	x x	×	x	12 12	3 3	1		x x	. X X	X X	6 Analog Inputs, Consta Current Source, Reduced EMI
COP984EG	COP884EG	COP684EG	8.0k	256	23	28	x	×		· 14	3	2	x	x	· X	×	
COP988EG	COP888EG	COP688EG	8.0k	256	35/39	40/44	x	•	x	. 14	3	2	x	×	×	x	
	COP888GG		16.0k	. 512	35/39	40/44	x		x	14	3	2	<b>x</b> .	н <b>х</b> <sup>н</sup> .	x	x	Reduced EMI
	COP884BC		2.0k	64	18	28		x		12	1	2			×	x	CAN Interface, Motor Control Timer
	COP888GW		16.0k	512	56	68			×	14	2		x		x	x	Hardware Multiply/ Divide Function, 4x Counter Block, Reduced EMI

3-9

# COP8 Family

Note 2: Contact sales office for availability. V = Plastic Leaded Chip Carrier (PLCC)

National Semiconductor

# **COP472-3 Liquid Crystal Display Controller**


### **General Description**

The COP472–3 Liquid Crystal Display (LCD) Controller is a peripheral member of the COPSTM family, fabricated using CMOS technology. The COP472-3 drives a multiplexed liquid crystal display directly. Data is loaded serially and is held in internal latches. The COP472-3 contains an on-chip oscillator and generates all the multi-level waveforms for backplanes and segment outputs on a triplex display. One COP472-3 can drive 36 segments multiplexed as  $3 \times 12$  (4½ digit display). Two COP472-3 devices can be used together to drive 72 segments ( $3 \times 24$ ) which could be an  $81/_2$  digit display.

### Features

- Direct interface to TRIPLEX LCD
- Low power dissipation (100 μW typ.)
- Low cost
- Compatible with all COPS processors
- Needs no refresh from processor
- On-chip oscillator and latches
- Expandable to longer displays
- Operates from display voltage
- MICROWIRE™ compatible serial I/O
- 20-pin Dual-In-Line package and 20-pin SO

### **Block Diagram**



# Absolute Maximum Ratings

Voltage at CS, DI, SK pins	-0.3V to +9.5V
Voltage at all other Pins	-0.3V to V <sub>DD</sub> +0.3V
Operating Temperature Range	0°C to 70°C

Storage Temperature Lead Temp. (Soldering, 10 Seconds)

# **DC Electrical Characteristics**

GND = 0V, V\_{DD} = 3.0V to 5.5V, T\_A = 0°C to 70°C (depends on display characteristics)

Parameter	Conditions	Min	Max	Units
Power Supply Voltage, V <sub>DD</sub>		3.0	5.5	Volts
Power Supply Current, IDD (Note 1)	V <sub>DD</sub> =5.5V		250	μΑ
· · · · · · · · · · · · · · · · · · ·	V <sub>DD</sub> =3V		100	μA
Input Levels				
DI, SK, CS				
VIL		071/	0.8 9.5	Volts Volts
ViH		0.7 V <sub>DD</sub>	9.5	Voits
BPA (as Osc. in) VIL			0.6	Volts
ViL ViH		V <sub>DD</sub> -0.6	V <sub>DD</sub>	Volts
Output Levels, BPC (as Osc. Out)			•00	10110
V <sub>OL</sub>			0.4	Volts
V <sub>OH</sub>		V <sub>DD</sub> -0.4	V <sub>DD</sub>	Volts
Backplane Outputs (BPA, BPB, BPC)				
VBPA, BPB, BPC ON	During	V <sub>DD</sub> ΔV	V <sub>DD</sub>	Volts
VBPA, BPB, BPC OFF	BP+ Time	$\frac{1}{3}V_{DD}-\Delta V$	$\frac{1}{3}V_{DD} + \Delta V$	Volts
VBPA, BPB, BPC ON	During	0	ΔV	Volts
V <sub>BPA, BPB, BPC</sub> OFF	BP <sup></sup> Time	$\frac{2}{3}V_{DD}-\Delta V$	$\frac{2}{3}V_{DD}+\Delta V$	Volts
Segment Outputs (SA <sub>1</sub> ~ SA <sub>4</sub> )				
V <sub>SEG</sub> ON	During	0	ΔV	Volts
V <sub>SEG</sub> OFF	BP+ Time	$\frac{2}{3}V_{DD}-\Delta V$	$\frac{2}{3}V_{DD}+\Delta V$	Volts
V <sub>SEG</sub> ON	During	$V_{DD} - \Delta V$	V <sub>DD</sub>	Volts
V <sub>SEG</sub> OFF	BP <sup></sup> Time	$\frac{1}{3}V_{DD}-\Delta V$	$\frac{1}{3}V_{DD}+\Delta V$	Volts
Internal Oscillator Frequency		15	80	kHz
Frame Time (Int. Osc. ÷ 192)		2.4	12.8	ms
Scan Frequency (1/T <sub>SCAN</sub> )		39	. 208	Hz
SK Clock Frequency		4	250	kHz
SK Width		1.7		μs
DI				
Data Setup, t <sub>SETUP</sub>		1.0		μs
Data Hold, t <sub>HOLD</sub>		100		ns
CS				
tSETUP		1.0		μs
thold	<u> </u>	1.0		μs
Output Loading Capacitance			100	pF

Note 1: Power supply current is measured in stand-alone mode with all outputs open and all inputs at VDD. Note 2:  $\Delta V = 0.05 V_{DD}$ .

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	이 가슴 가슴 철정화는 것이다.
Storage Temperature	-65°C to +150°C
Lead Temperature	
(Soldering, 10 seconds)	300°C


Voltage at CS, DI, SK Pins	-0.3V to +9.5V
Voltage at All Other Pins	-0.3V to V <sub>DD</sub> +0.3V
Operating Temperature Range	-40°C to +85°C


# **DC Electrical Characteristics**

GND = 0V,  $V_{DD}$  = 3.0V to 5.5V,  $T_A$  = -40°C to +85°C (depends on display characteristics)


Parameter Conditions Min Max Units Power Supply Voltage, VDD 3.0 5.5 Volts Power Supply Current, IDD (Note 1) V<sub>DD</sub>=5.5V 300 μA  $V_{DD} = 3V$ 120 μA Input Levels DI, SK, CS VIL 0.8 Volts 0.7 V<sub>DD</sub> VIH 9.5 Volts BPA (as Osc. In) 0.6 VII Volts Volts VIH V<sub>DD</sub>-0.6 VDD Output Levels, BPC (as Osc. Out) VOL 0.4 Volts VOH V<sub>DD</sub>-0.4 VDD Volts Backplane Outputs (BPA, BPB, BPC) VBPA, BPB, BPC ON During  $V_{DD} - \Delta V$ Volts VDD **BP+** Time VBPA, BPB, BPC OFF  $\frac{1}{3}V_{DD} - \Delta V$  $\frac{1}{3}V_{DD} + \Delta V$ Volts VBPA, BPB, BPC ON ΔV Volts During 0 VBPA, BPB, BPC OFF **BP-** Time 2⁄3 V<sub>DD</sub>−∆V  $2/_{3}V_{DD} + \Delta V$ Volts Segment Outputs (SA1 ~ SA4) VSEG ON During ٥ ΔV Volts VSEG OFF **BP+** Time  $2/_{3}V_{DD} - \Delta V$  $2/_{3}V_{DD} + \Delta V$ Volts VSEG ON VDD-- AV During VDD Volts VSEG OFF **BP**<sup>-</sup> Time  $\frac{1}{3}V_{DD} - \Delta V$ Volts  $\frac{1}{3}V_{DD} + \Delta V$ Internal Oscillator Frequency 15 80 kHz Frame Time (Int. Osc. ÷ 192) 2.4 12.8 ms 39 Scan Frequency (1/T<sub>SCAN</sub>) 208 Hz SK Clock Frequency 4 250 kHz SK Width 1.7 μs DI Data Setup, tSETUP 1.0 μs Data Hold, t<sub>HOLD</sub> 100 ns  $\overline{CS}$ 1.0 <sup>t</sup>SETUP μs 1.0 tHOLD. μs Output Loading Capacitance 100 pF

Note 1: Power supply current is measured in stand-alone mode with all outputs open and all inputs at V<sub>DD</sub>.





### **FIGURE 2. Connection Diagram**



TL/DD/6932-3





FIGURE 4. Backplane and Segment Waveforms





TL/DD/6932-4

TL/DD/6932-5

3

# **Functional Description**

The COP472-3 drives 36 bits of display information organized as twelve segments and three backplanes. The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described below. Display information format is a function of the LCD interconnections. A typical segment/backplane configuration is illustrated in *Figure 5*, with this configuration the COP472-3 will drive 4 digits of 9 segments.

To adapt the COP472-3 to any LCD display configuration, the segment/backplane multiplex scheme is illustrated in Table I.

Two or more COP472-3 chips can be cascaded to drive additional segments. There is no limit to the number of COP472-3's that can be used as long as the output loading capacitance does not exceed specification.

TABLE I. COP472-3 Segment/Backplane Multiplex Scheme

Bit Number	Segment, Backplane		ata to ic Display
1	SA1, BPC	SH	
2	SB1, BPB	SG	
3	SC1, BPA	SF	
4	SC1, BPB	SE	<b>.</b>
5	SB1, BPC	SD	Digit 1
6	SA1, BPB	SC	
7	SA1, BPA	SB	
8	SB1, BPA	SA	•
9	SA2, BPC	SH	
10	SB2, BPB	SG	
11	SC2, BPA	SF	
12	SC2, BPB	SE	<b>D</b> 1
13	SB2, BPC	SD	Digit 2
14	SA2, BPB	SC	
15	SA2, BPA	SB	
16	SB2, BPA	SA	
17	SA3, BPC	SH	
18	SB3, BPB	SG	
19	SC3, BPA	SF	
20	SC3, BPB	SE	Diat 0
21	SB3, BPC	SD	Digit 3
22	SA3, BPB	SC	
23	SA3, BPA	SB	
24	SB3, BPA	SA	
25	SA4, BPC	SH	
26	SB4, BPB	SG	
27	SC4, BPA	SF	
28	SC4, BPB	SE	Digit 4
29	SB4, BPC	SD	Digit 4
30	SA4, BPB	SC	
31	SA4, BPA	SB	
32	SB4, BPA	SA	· .
33	SC1, BPC	SPA	Digit 1
34	SC2, BPC	SP2	Digit 2
35	SC3, BPC	SP3	Digit 3
36	SC4, BPC	SP4	Digit 4
37	not used	· · · · · ·	-
38	Q6		
39	Q7		
40	SYNC		

### SEGMENT DATA BITS

Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:

SA	SB	SC	SD	SE	SF	SG	SH
			Ľ				

Data is shifted into an eight bit shift register. The first bit of the data is for segment H, digit 1. The eighth bit is segment A, digit 1. A set of eight bits is shifted in and then loaded into the digit one latches. The second set of 8 bits is loaded into digit two latches. The third set into digit three latches, and the fourth set is loaded into digit four latches.

### CONTROL BITS

The fifth set of 8 data bits contains special segment data and control data in the following format:

SYNC Q7 Q6 X SP4 SP3 SP2 SP1

The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. BPC of the master is connected to BPA of each slave. The following table summarizes the function of bits six and seven:

Q7	Q6	Function	BPC Output	BPA Output
1	1	Slave	Backplane	Oscillator
			Output	Input
0	1	Stand Alone	Backplane	Backplane
			Output	Output
1	0	Not Used	Internal	Oscillator
			Osc. Output	Input
0	0	Master	Internal	Backplane
			Osc. Output	Output

The eighth bit is used to synchronize two COP472-3's to drive an  $8\frac{1}{2}$ -digit display.

### LOADING SEQUENCE TO DRIVE A 41/2-DIGIT DISPLAY

Steps:

- 1. Turn CE low.
- 2. Clock in 8 bits of data for digit 1.
- 3. Clock in 8 bits of data for digit 2.
- 4. Clock in 8 bits of data for digit 3.
- 5. Clock in 8 bits of data for digit 4.
- 6. Clock in 8 bits of data for special segment and control function of BPC and BPA.
- 0 0 1 1 1 SP4 SP3 SP2 SP1

### 7. Turn CS high.

Note:  $\overline{CS}$  may be turned high after any step. For example to load only 2 digits of data, do steps 1, 2, 3, and 7.

 $\overline{\text{CS}}$  must make a high to low transition before loading data in order to reset internal counters.

# LOADING SEQUENCE TO DRIVE AN 81/2-DIGIT DISPLAY

Two or more COP472-3's may be connected together to drive additional segments. An eight digit multiplexed display is shown in *Figure 7*. The following is the loading sequence to drive an eight digit display using two COP472-3's. The right chip is the master and the left the slave.

Steps:

- 1. Turn CS low on both COP472-3's.
- 2. Shift in 32 bits of data for the slave's four digits.
- Shift in 4 bits of special segment data: a zero and three ones.

1	1	11 I.	0	SP4	SP3	· SP2	SP1
---	---	-------	---	-----	-----	-------	-----

This synchronizes both the chips and BPA is oscillator input. Both chips are now stopped.


- 4. Turn CS high to both chips.
- 5. Turn CS low to master COP472-3.
- 6. Shift in 32 bits of data for the master's 4 digits.
- Shift in four bits of special segment data, a one and three zeros.

	0 .	0	0	1	SP4	SP3	SP2	SP1
--	-----	---	---	---	-----	-----	-----	-----


This sets the master COP472-3 to BPA as a normal backplane output and BPC as oscillator output. Now both the chips start and run off the same oscillator.

8. Turn CS high.

The chips are now synchronized and driving 8 digits of display. To load new data simply load each chip separately in the normal manner, keeping the correct status bits to each COP472-3 (0110 or 0001).







### FIGURE 7. System Diagram – 81/2 Digit Display

COP472-3

# NSAM265SR/NSAM265SI

# National Semiconductor

# NSAM265SR/NSAM265SF CompactSPEECH™ Digital Speech Processors

# **General Description**

The NSAM265SR and the NSAM265SF are members of National Semiconductor's CompactSPEECH, Digital Speech processors family. These processors provide Digital Answering Machine (DAM) functionality to embedded systems. Both processors are based on the NSAM265.

Unless specified otherwise, all references to the Compact-SPEECH processor in this document apply to both the NSAM265SR and the NSAM265SF.

The CompactSPEECH processor integrates the functions of a traditional Digital Signal Processing (DSP) chip and a general purpose 16-bit RISC processor. The device contains system support functions such as DRAM Controller, Interrupt Control Unit, Codec Interface, MICROWIRE™ interface, WATCHDOG™ timer and a Clock Generator.

The CompactSPEECH processor operates as a slave peripheral that is controlled by an external microcontroller via a serial MICROWIRE interface. In a typical DAM environment the microcontroller controls the analog circuits, buttons and display, and activates the CompactSPEECH by sending it commands. The CompactSPEECH processor executes the commands and returns status information to the microcontroller.

The CompactSPEECH firmware implements voice compression and decompression, tone detection and generation, message storage management, on-chip speech synthesis for time and day stamp, and support for user-defined voice prompts in various languages.

The NSAM265SR CompactSPEECH supports DRAM/ ARAM for message storage while the NSAM265SF supports FLASH/AFLASH. In all other respects, the processors are identical.

The CompactSPEECH implements echo cancellation techniques to support improved DTMF tone detection during message playback.

CompactSPEECH supports speech synthesis: the technology used to create voice prompts from predefined words and phrases stored in a vocabulary.

The CompactSPEECH can synthesize messages in various languages, in addition to the on-chip English vocabulary, via the International Vocabulary Support (IVS) mechanism. Synthesized messages can be stored on an external ROM. One ROM can contain several vocabularies in various languages. The NSAM265SF can also store vocabularies on FLASH memory. DAM manufacturers can thus create machines that "speak" in different languages, simply by using other vocabularies. For more details about IVS, refer to the *IVS User's Manual.* 

### **Features**

- Designed around a 16-bit RISC processor
- 16-bit architecture and implementation
- 20.48 MHz operation
- On-chip DSP Module (DSPM) for high speed DSP operations
- On-chip Codec clock generation and interface
- Power-down mode
- MICROWIRE interface to an external microcontroller
- Storage and management of messages
- Programmable message tag for message categorization, e.g., Mailboxes, InComing Messages (ICM), Out-Going Messages (OGM)
- Skip forward or backward during message playback
- Variable speed playback
- Built-in vocabulary for speech synthesis, and support for external vocabularies. using expansion ROM
- Multi-lingual speech synthesis using International Vocabulary Support (IVS)
- DTMF and single tone generation and detection
- DTMF tone detection during OutGoing Message playback
- Telephone line functions, including busy and dial tone detection
- Real-time clock
- Direct access to message memory
- Supports long-frame and short-frame codecs
- Available in PLCC 68-pin, and PQFP 100-pin packages


### NSAM265SR only

- On-chip ARAM/DRAM Controller for 4-Mbit (1M x 4) and 16-Mbit (4M x 4) devices
- 15 minutes recording on a 4-Mbit ARAM
- Supports various ARAM configurations. No glue logic required
- Storage of up to 1600 messages
- Production diagnostics support

### NSAM265SF only


- Supports 4-Mbit and 8-Mbit, byte wide, FLASH/ AFLASH devices
- Up to 15 minutes recording on a 4-Mbit FLASH
- Supports various AFLASH configurations. No glue logic required for a single AFLASH configuration
- The number of messages that can be stored is limited only by memory size
- Supports prerecorded IVS and OGM on FLASH


# PRELIMINARY



3-17

3





# LCD Triplex Drive with COP820CJ

### INTRODUCTION

AN-953

There are many applications which use a microcontroller in combination with a Liquid Crystal Display. The normal method to control a LCD panel is to connect it to a special LCD driver device, which receives the display data from a microcontroller. A cheaper solution is to drive the LCD directly from the microcontroller. With the flexibility of a COP8 microcontroller the multiplexed LCD direct drive is possible. This application note shows a way how to drive a three way multiplexed LCD with up to 36 segments using a 28-pin COP800 device.

### ABOUT MULTIPLEXED LCD'S


There is a wide variety of LCD's, ranging from static devices to multiplexed versions with multiplex rates of up to 1:256.

National Semiconductor Application Note 953 Klaus Jaensch and Siegfried Rueth



The multiplex rate of a LCD is determined by the number of its backplanes (segment-common planes). The number of segments controlled by one line (with one segment pin) is equal to the number of backplanes on the LCD. So, a three way multiplexed LCD has three backplanes and three segments are controlled with one segment pin. For example in a three way multiplexed LCD with three segment inputs (SA, SB, SC) one can drive a 7-segment digit plus two special segments.

These are  $3 \times 3 = 7 + 2 = 9$  segments. The special segments can have an application specific image. ("+", "-", ".", "mA", ... etc).






FIGURE 2. Example: Backplane-Segment Arrangement


A typical configuration of a triplex LCD is a four digit display with 8 special segments (thus having a total of 36 segments). Fifteen outputs of the COP8 are needed;  $4 \times 3$ segment pins and 3 backplane pins.

Common to all LCD's is that the voltage across backplane(s) and segment(s) has to be an AC-voltage. This is to avoid electrochemical degradation of the liquid crystal layer. A segment being "off" or "on" depends on the **r.m.s.** voltage across a segment.

The maximum attainable ratio of "on" to "off" r.m.s. voltage (discrimination) is determined by the multiplex ratio. It is given by:

 $(V_{ON}/V_{OFF})$ max = SQR((SQR(N) + 1)/(SQR(N) - 1)) N is the multiplex ratio. The maximum discrimination of a 3 way multiplexed LCD is 1.93, however, it is also possible to order a customized display with a smaller ratio. With the approach used in this application note, it may not be possible to acheive the optimum contrast acheived with a standard 3 way muxed driver. As a result of decreased discrimination (1.93 to 1.73) the user may have to live with a tighter viewing angle and a tighter temperature range.

In this application you get a **VrmsOFF** voltage of 0.408\*Vop and a **VrmsON** voltage of 0.707\*Vop. Vop is the operating voltage of the LCD. Typical Vop values range from 3V–5V. With the optoelectrical curve of the LCD you can evaluate the maximum contrast of the LCD by calculating the difference between the relative "OFF" contrast and the relative "ON" contrast.



#### In this example:

VrmsON = 0.707\*Vop VrmsOFF = 0.408\*Vop

FIGURE 3. Example Curve: Contrast vs r.m.s. Drive Voltage

The backplane signals are generated with the voltage steps **0V**, **Vop/2** and **Vop** at the backplanes; also see *Figure 4*. Two resistors are necessary for each backplane to establish all these levels.


The backplane connection scheme is shown in Figure 1.

The Vop/2 level is generated by switching the appropriate COP's port pin to Hi-Z.

The following timing considerations show a simple way how to establish a discrimination ratio of 1,732.

### **TIMING CONSIDERATIONS**

A Refresh cycle is subdivided in 6 timephases. *Figure 4* shows the timing for the backplanes during the equal distant timephases 0 . . . 5.



Note: After timephase 5 is over the backplane control timing starts with timephase 0 again.

### FIGURE 4. Backplane Timing

While the backplane control timing continuously repeats after 6 timephases, the segment control depends on the combination of segments just being activated.

TABLE I. Possible Segment	t ON/OFF Variations
---------------------------	---------------------


Tiphtab Address	Segment A	Segment B	Segment C
0	off	off	off
1	on	off	off
2	off	on	off
3	on	. on	off
4	off	off	on
5	on	off	on
6	off	on	on
7	on	on	on

Figure 5 through Figure 12 below show all possible combinations of controlling a "Segment Triple" with help of the 3 backplane connections and one segment pin. The segment switching has to be done according to the ON/OFF combination required (see also Table I).

Each figure shows in the first 3 graphs the constant backplane timing.

The 4th graph from the top shows the segment control timing necessary to switch the 3 segments (SA/SB/SC), activated from one pin, in the eight possible ways.


The 3 lower graphs show the resulting r.m.s. voltages across the 3 segments (SA, SB, SC).



3



### Segment/Backplane Control-Timing









FIGURE 8

tiphtab address = 3




3-25

.


3



### Segment/Backplane Control-Timing



**FIGURE 11** 



tiphtab address = 7



•

One period with six timephases is called a refresh cycle (also see *Figure 4*).

The refresh cycle should be in a frequency range of 30 ... 60 Hz. A frequency below 30 Hz will cause a flickering display. On the other hand, current consumption increases with the LCD's frequency. So it is also recommended to choose a frequency below 60 Hz.

In order to periodically update the  $\mu$ C's port pins (involved in backplane or segment control) at the beginning of a new timephase, the COP8 needs a timebase of typ. 4 ms which is realized with an external RC-circuit at the G0/INT pin.

The G0 pin is programmable as input (Schmitt Trigger). The conditions for the external interrupt could be set for a low to high transition on the G0 pin setting the IPND-flag (external interrupt pending flag) upon an occurrence of such a transition. The external capacitor can be discharged, with the G0 pin configured as Push/Pull output and programmed to "0". When, switching G0 as input the Cap. will be charged through the resistor, until the threshold voltage of the Schmitt-Trigger input is reached. This triggers the external interrupt. The first thing the interrupt service routine has to do is to discharge the capacitor and switch G0 as input to restart the procedure.

This timing method has the advantage, that the timer of the device is free for other tasks (for example to do an A/D conversion).

The time interval between two interrupts depends on the RC circuit and the threshold of the G0 Schmitt Trigger V<sub>TH</sub>.

The refresh frequency is independent of the clock frequency provided to the COPs device.

The variations of "threshold" levels relative to  $V_{CC}$  (over process) are as follows:

 $\begin{array}{l} (V_{TH}/V_{CC}) \mbox{ min} = 0.376 \\ (V_{TH}/V_{CC}) \mbox{ max} = 0.572 \end{array}$ 

at V<sub>CC</sub> = 5V Charge Time:

 $\mathbf{T} = -(\ln(1-V_{\mathrm{TH}}/V_{\mathrm{CC}})^{*}\mathrm{RC})$ 

To prevent a flickering display one should aim at a minimum refresh frequency of  $f_{refr} = 30$  Hz. This means an interrupt frequency of  $f_{int} = 6 \times 30$  Hz = 180 Hz. So, the maximum charge up time  $T_{max}$  must not exceed 5.5 ms ( $T_{min} = 2.78$  ms).

With the formula:

 $RC_{max} = T_{max}/(-\ln(1 - (V_{TH}/V_{CC})max)) = 5.5 \text{ ms} \times 0.849$ 

$$(RC_{min} = 5.98 ms)$$

The maximum RC time-constant is calculated. The minimum RC time constant can be calculated similarly.

A capacitor in the nF-range should be used (e.g. 68 nF), because a bigger one needs too much time to discharge. To discharge a 68 nF Cap., the G0 pin of the device has to be low for about 40  $\mu$ s.

On the other hand the capacitor should be large enough to reduce noise susceptibility.

When the RC combination is chosen, one can calculate the maximum refresh frequency by using the minimum values of the RC constant and the minimum threshold voltage:

T<sub>min</sub> = RC<sub>min</sub>\*(-In(1-(V<sub>TH</sub>/V<sub>CC</sub>)min = RC<sub>min</sub>\*0.472

### and

$$f_{refr,max} = f_{int,max}/6 = 1/(T_{min}*6)$$

In the above example one timephase would be minimum 2.82 ms long. This means that about 250 instructions could be executed during this time.


### SOFTWARE

The software for the triplex LCD drive-demo is composed of three parts:

1. The initialization routine is executed only once after resetting the device, as part of the general initialization routine of the main program. The function of this routine is to configure the ports, set the timephase counter (tiphase) to zero, discharge the external capacitor and enable the external interrupt.

The initialization routine needs 37 bytes ROM.

Figure 13 shows the flowchart of this routine.





**FIGURE 13. Flowchart for Initialization Routine** 

2. The update routine calculates the port-data for each timephase according to the BCD codes in the RAM locations 'digit1'...'digit4' and the **special segments**. This routine is only called if the display image changes.

The routine converts the BCD code to a list **1st**, which is used by the refresh routine. *Figure 14* gives an overview and illustrates the data flow in this routine.

In *Figure 15* the data flow chart is filled with example data according to the display image in *Figure 16*.

First the routine creates the **seg1st** (4 bytes long), which contains the "on/off" configuration of each segment of the display. The display has 36 segments but the 4 bytes have only 32 bits, so the four special segments **S1** are stored in the **specbuf** location. The **bcdsegtab** table (in ROM) contains the LOOK-UP data for all possible Hex numbers from **0 to F**.

The routine takes three bits at the beginning of each timephase from the **seg1st**.

الم المحلوم الم المحلوم المحلوم

an an an an an Arran an Anna an Anna. An an Anna an A

na serie de la companya de la compa Nome de la companya d

المراقع العلمية من المراجع التي يؤلم ويراجع معارية المراجع من المراجع معارية المراجع من المراجع من المراجع من المراجع المراجع المراجع المراجع المراجع المراجع من المراجع من المراجع من المراجع من المراجع من المراجع من المرا المراجع المراجع المراجع المراجع المراجع المراجع من المراجع من المراجع من المراجع من المراجع من المراجع من المراج

These 3 bits address the 8 bytes of the **tiphtab** table in ROM. Each byte of this table contains the **time curve** for a segment pin (only 6 bits out of 8 are used). Using this information, the program creates the lists **for port D and port L** (pod1st, pol1st). Every byte of this list contains the **timing representatives** for the pins D0–D3 and L0–L7, to allow an easy handling of the refresh routine.

The external interrupt has to be disabled while the **copy** routine is working, because the mixed data of two different display images would result in improper data on the display. *Figure 17* shows the flowchart of the **update** routine. The Flowchart of the **convert** subroutine is shown in *Figure 18*.

# MEMORY REQUIREMENTS ( Study - entropy and find style off)

ROM: 152 bytes incl. look up tables

RAM: 43 bytes (Figure 15 illustrates the RAM locations)

a second de la companya de la companya de la companya. La seconda de la companya de la

2. A description of a structure of a structure

مین این میرونیک در کاری اطلاع به معان می اوند می این کاری در ورفع از مرکزی اطلاع می میکند این کاری اور این ای<sub>رو</sub> آرام های میرونی میتونید میکند. این معان میکند میکند این میکند.

ر فرید و در دارند. محمد میزند از میروند (میروند) محمد میزند از میروند (میروند)

and the second second

e din Xeropa deb

an an an the second second


and the second second second


1. But the Real

All and the second s

and the second second

الهوم العوم المراجع في من المراجع المالي المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع 2013 - وحد المراجع المر 2014 - وحد المراجع المر 2014 - وحد المراجع المر 2014 - وحد المراجع الم






S2 = 1EFDGA CB BCDSEGTAB 10001000 88 SPECIAL '0' 00000000 00 DIGIT1 11101111 EF '0' 00000111 07 1011101 BD '1' 00000001 01 DIGIT2 '1' 'A' 00001010 0A DIGIT3 '2' '3' 00000101 03 DIGIT4 131 00111111 3F ADDRESS '4' 01010111 57 1 '5' 01111110 7E '6' 1111110 FE '7' 00001111 0F 1 10001000 SPECBUF SPECIAL SEGMENTS '8' 11111 FF зi '9' **S**2 0111111 7F \$1 '4' 11031113 DF 'B' 11110110 F6 '0 11101011 EB SEGLST TEMP 'C' 11101100 FC 10 00000001103 11011011 DB 10110111 'D' .B7 10 'E' 11111100 FC 1 00111111 3F 'F' 11011100 DC ш **3 BIT ADDRESS** TIPHASE 00000111 TIPHTAB 0 0000xxxx 0x PODLST 00001110 0 1 0001010101 00011100 00100011 1 0000xxxx 0x 2 0111xxxx 7x 2 3 3 1111xxxx Fx 4 00101010 00110001 00111000 4 1111xxxx 5 Fx 1000xxxx 8x 6 5 0 10100010 A2 POLLST 7 1 10100011 Α3 01110110 76 2 3 01011101 5D 4 01011100 50 5 10001001 89 TIPHASE 0 x x x x 0 0 0 0 x 0 LST 00101010 2A ROM LOCATIONS 1 x x x x 0 0 0 0 x0 00111010 3A x x x x 0 1 1 1 x7 2 RAM LOCATIONS 01100111 67 3 xxxx1111 хF 11010101 D5 x x x x 1 1 1 1 x1 4 11000101 C5 x x x x 1000 xF 5 10011000 98 TL/DD/12076-15

AN-953

FIGURE 15. Data Flow Chart for Update Routine



TL/DD/12076-16

### FIGURE 16. Display Example

3. The refresh routine is the interrupt service routine of the external interrupt and is invoked at the beginning of a new timephase. First the routine discharges the external capacitor and switches the GO/INT pin back to the input mode, to initialize the next timephase. The backplane ports G2, G4 and G5 and the segment pin ports D and L are updated by this routine according to the actual timephase. For the backplanes the data are loaded from the **bptab** table in ROM.

Table II shows how the **bptab** values are gathered. *Figure 20* shows the flowchart for the refresh routine.

### TIME REQUIREMENTS

The routine runs max. 150 cycles.

For a non flickering display, the refresh frequency must be 30 Hz minimum. One refresh cycle has six timephases and is max. 33 ms long. So each timephase is 5.5 ms long. With an oscillator (CKI) frequency of 2 MHz, one instruction cycle takes 1/(2 MHz/10) = 5  $\mu$ s to execute. During one timephase the controller can execute:

5.5 ms/5  $\mu$ s = 1100 cycles. So the refresh routine needs 134/1100 = 0.122 = 12.2% of the whole processing time (in this case).

With a refresh frequency of 50 Hz the routine needs about 20.1% of the whole processing time.

The refresh routine needs about 103 ROM bytes.

Tiphase	G5	G4	G2	Portg Data	Hex	Portg Config.	Hex
0	0/0	0/0	1/1	XX00X1XX	04	XX00X1XX	04
1	0/0	1/1	0/0	XX01X0XX	10	XX01X0XX	10
2	1/1	0/0	0/0	XX10X0XX	20	XX10X0XX	20
3	0/0	0/0	0/1	XX00X0XX	00	XX00X1XX	04
4	0/0	0/1	0/0	XX00X0XX	00	XX01X0XX	10
5	0/1	0/0	0/0	XX00X0XX	00	XX10X0XX	20

TABLE II Phase Values

data/configuration register of portg


0/0 : Hi-Z input

0/1 : output low


1/1 : output high


### SUMMARY OF IMPORTANT DATA


SUMMART OF IMP	ORIANI DATA
LCD type:	3 way multiplexed
Amount of segment	s: 36
V <sub>OP</sub> = (V <sub>CC</sub> ) (range	e): 2.5V to 6V
Oscillator frequency	: 2 MHz (typ.)
Instruction cycle tim	e: 5 μs
ROM requirements:	
init routine:	37 bytes
update routine:	152 bytes
refresh routine:	103 bytes
total:	292 bytes
RAM requirements:	
permanent use:	25 bytes
temporary use:	18 bytes
stack:	6 bytes
total:	49 bytes
· · ·	(also see Figure 19)
Timer:	not used
External interrupt:	with RC circuit used as time-base gen- erator
Ports D, L:	used for LCD control
Port G:	3 G-pins are still free for other purposes +
Port I:	can be used as key-inp.



3







### Listing

DEMO FOR COP820CJ: ;

- 3 WAY MULTIPLEXED LCD DRIVER DEMO ;
- CONSTANT DISPLAY "01A3" and two special segments on ;

.incld cop820cj.inc

;RAM assignments

tiphase=01E special=01F

digit1=020 digit2=021 digit3=022

digit4=023

accsto=024

bsto=025 pswsto=026 ;this byte must contain the ;on/off configuration of ;the extra segments ; ('-', 'low bat', etc.)

; in these RAM locations the ;BCD code of the display ; digits are stored. ;

;accu buffer used during ; interrupt service routine ;b buffer ;psw buffer

;register definition:

podbuf=0f0	;portd buffer
polbuf=0f1	;portl buffer
pogdbuf=0f2	;portgd buffer
pogcbuf=0f3	;portgc buffer
flags=0f4	;flag byte for podfla

;flag definition in flags byte

podfla=07

init:

ld sp,#02f	;initialize stackpointer
ld portlc,#0ff ld portgc,#037	;port l output ;port g:G1,G2,G4,G5 are ;outputs
ld portgd,#00	;all outputs low, all ;inputs Hi-Z ;C at GO is discharged
ld tiphase,#00 ld psw,#002	;begin with timephase 0 ;ext. interrupt enable

TL/DD/12076-21

<pre>id [b+],#00 ; digit1 id [b+],#00 ; digit2 id [b+],#00 ; digit2 id [b+],#00 ; digit3 id [b],#00 ; digit4 ;************************************</pre>			
<pre>;are 'ON' ;display:"OlA3" ;digit1 id (b+),#001 ;digit2 id (b+),#003 ;digit2 id (b+),#003 ;digit3 ;************ main program ************************************</pre>	begin:	rbit #00.portac	;interrupts are welcome now ;now the external C can be ;charged
<pre>id [b+],#00 ; digit1 id [b+],#00 ; digit2 id [b+],#00 ; digit2 id [b+],#00 ; digit3 id [b],#00 ; digit4 ;************************************</pre>		ld b,#special ld [b+],#088	;two special segments ;are 'ON'
<pre>loop: jsr update jp loop ;******** update subroutine ************************************</pre>		<pre>ld [b+],#00 ld [b+],#001 ld [b+],#00A ld [b+],#003</pre>	;digit2:100.000.000 ;digit3:000.000.000
<pre>jsr update jp loop ;***********************************</pre>	;*********	**** main program *******	*****
<pre>;************************************</pre>	loop:	jsr update jp loop	
<pre>spechuf=01C temp=01D ;pointer on tables: podlst=010 pollst=016 lst =000 ;main list for port d port d, leach timephase seglst=00C ;this list contains the ;on/off configuration of ;the segments .=0200 .local update: update: inxtdig: nxtdig: ld a, special ; adress of list for port d ;adress of list for port d ;port d, l each timephase ;to the buffer 'specbuf' ;to the buffer 'specbuf' ;to the buffer 'specbuf' ;current digit ;set pointer on look up ;table for segment setting ;load segment data of ;current digit x a,temp id a,specbuf rrc a ;to carry</pre>	;*********	**** update subroutine ***	* * * * * * * * * * * * * * * * * * * *
<pre>specbuf=01C ;buffer for 'special' temp=01D ;temporary used ;pointer on tables: podlst=010 ;adress of list for port d pollst=016 ;adress of list for port 1 lst =000 ;main list for display ;routine to refresh ;port d, l each timephase seglst=00C ;this list contains the ;on/off configuration of ;the segments .=0200 .local update: ld a, special x a, specbuf ld x, #seglst ;to the buffer 'specbuf' ld a, [b+] ;load BCD code of ;current digit ;set pointer on look up ;table for segment setting ;load segment data of ;current digit x a,temp ;load special bit rrc a ;to carry</pre>	;RAM definit	lions:	$(e_{ij}, e_{ij}) \in (e_{ij}, e_{ij}) \in (e_{ij})$
<pre>politer of tables: podist=010 polist=016 lst =000 segist=000 segist=00C update: update: ld a, special x a, specbuf ld x, #segist ld a, [b+] nxtdig: nxtdig: ld a, fL (bcdsegtab) karrent algit x a, temp laid x a, temp ld a, special x a, specbuf id x, #segist x a, temp laid x a, temp ld a, special x a, temp load special bit y to carry x a, temp y table for segment data of y to carry x a, temp y table for segment data of y to carry x a, temp y table for segment data of y to carry x a, temp y table for segment data of y to carry x a, temp y table for segment data of y to carry x a, temp y table for segment data of y to carry x a, temp y table for segment data of y table for segment data of</pre>		specbuf=01C	;buffer for 'special' ;temporary used
<pre>seglst=00C ;this list contains the ;on/off configuration of ;the segments .=0200 .local ;load 'special' register x a, specbuf ;to the buffer 'specbuf' ld x, #seglst ;x points the segmentlist ld b, #digit1 ;b points digitlist nxtdig: ld a, (b+) ;load BCD code of ;current digit add a, #L(bcdsegtab) ;set pointer on look up ;table for segment setting laid ;load segment data of ;current digit x a, temp ld a, specbuf ;load special bit ;to carry</pre>	;pointer on	tables:	an an the second sec
<pre>indextrm{indextr</pre>		podlst=010 pollst=016 lst =000	;adress of list for port l ;main list for display ;routine to refresh
<pre>.=0200 .local update: ld a, special ; load 'special' register x a, specbuf ; to the buffer 'specbuf' ld x, #seglst ; x points the segmentlist ld b, #digitl ; b points digitlist nxtdig: nxtdig: ld a, [b+] ; load BCD code of ; current digit add a, #L (bcdsegtab) ; set pointer on look up ; table for segment setting laid ; load segment data of ; current digit x a, temp ; store it to RAM ld a, specbuf ; load special bit rrc a ; to carry</pre>		-	;on/off configuration of ;the segments
<pre>ld a, special ; load 'special' register x a, specbuf ; to the buffer 'specbuf' ld x, #seglst ; x points the segmentlist ld b, #digitl ; b points digitlist nxtdig: ld a, [b+] ; load BCD code of ; current digit add a, #L (bcdsegtab) ; set pointer on look up ; table for segment setting laid ; load segment data of ; current digit x a, temp ; store it to RAM ld a, specbuf ; load special bit rrc a ; to carry</pre>		.=0200	y service and the second se Second second
<pre>;current digit ;current digit ;set pointer on look up ;table for segment setting ;load segment data of ;current digit x a,temp id a,specbuf rrc a ;to carry</pre>	:	x a,specbuf ld x,#seqlst	;to the buffer 'specbuf' ;x points the segmentlist
<pre>;table for segment setting ;load segment data of ;current digit x a,temp ;store it to RAM ld a,specbuf ;load special bit rrc a ;to carry</pre>	nxtdig:	ld a, [b+]	
x a,temp ;store it to RAM ld a,specbuf ;load special bit rrc a ;to carry		add a,#L(bcdsegtab) laid	;set pointer on look up ;table for segment setting ;load segment data of
-	National Antonia A	ld a, specbuf	;store it to RAM ;load special bit
			TL/DD/12076-

3

	<pre>x a, specbuf ifnc rbit #2,temp ld a,temp x a, [x+] ifbne #04 jp nxtdig sbit #podfla,flags</pre>	;port d list	
e de la composition de la comp	jsr convert	;convert 3 bits from the ;segment bytes to the ;timephaselist for portd	
;shift with car	ry and a second second		
shwc:			
Sliwe:	ld b,#seglst	;b points seglst	
nxtshwc:	ld a, specbuf	;load special segment bit	
	rrc a	;to carry	
	x a, specbuf	;prepare for next ;special segment	
	ld a, [b]	; shift the segmentbyte	
	rrc a	;three positions right	
	rrc a de tres de l	; and append the special ; segment bit	
	rrc a	;	
	x a,[b+] ifbne #00	;store shifted byte ;end of segment list	
	jp nxtshwc	;not reached ? ;then shift the next	•••
		; segment byte	a si sang
1 H.			
	rbit #podfla,flags	;reset flag for working	National C
	•••••••••••••••	;at port 1 list	
	jsr convert	;convert 3 bits of the ;segment bytes to the	
		;timephaselist for port 1	
;shift (without	carry)		
- <b>h</b> / <b>f</b> h .			
shift: nxtshift:	ld a, [b]	;b points segmnet list ;load segment byte	
	rrc a	; shift the segmentbyte	
· · ·	rrc a	; three positions right	
	rrc a	;	
	x a, [b+]	;store shifted byte	1
the second s	ifbne #00	;end of segment list ;not reached ?	
	jp nxtshift	; then shift the next	
÷		; segment byte	· · · · · ·
			TL/DD/12076-23
and the state of the			

; convert 3 bits of the ; segment bytes to the jsr convert . . . . . . ;timephaselist for port 1 ; copy portdata to the list on which the refresh routine will access rbit #eni,psw ;disable interrupt to ;prevent fail display id b, #podlst ;b points podlst id x, #lst ;x points refresh list id a, [b+] ;load portbyte swap a ;swap it x a, [x+] ;store it to refresh list ifbne #06 ;if the end of the podlst ;is not reached jp nxtd ;then next timephase id b, #pollst ;b points refresh list id a, [x+] ;increment x if the end of the pollst id x, #lst ;x points refresh list if the end of the pollst ;is not reached jp nxtl ;store it to refresh list ifbne #0C ;if the end of the pollst ;is not reached jp nxtl ;refresh routine allowed ;again copy: nxtd: nxtl: ret ;end of update routine ; subroutines for update routine: convert: ;x points segment list ;load segment byte ;mask out first three bits ;pointer on timephase table ;load timephase curve for ld x,#seglst ld a, [x+]and a, #007 nxtsq1: add a, #L(tiphtab) laid ld b, #pollst ;one segment pin ld b, #pollst;b points list for portdifbit #podfla,flags<td;working at podlst ?</td>ld b, #podlst;then b points on podlst ;shift timephase data according to 3 bits ( 8 combinations are ; possible with 3 segments) tipsh: ;store timephase curve to ;temp buffer x a, temp nxtphsh: ld a,temp ;load timephase curve again ; shift out one bit into rrc a

AN-953

TL/DD/12076-24

;carry bit ;store shifted curve ;load portbyte ;shift in one bit from x a,temp ld a,[b] rrc a ;carry bit ;store shifted portbyte x a,[b+] ;again ;end of podlst ? ld a,#pollst ifeq a,b jp eplst ; ;then return ifbne #0C ;else end of pollst .; jp nxtphsh eplst: ld a,#L(seglst+4) ifgt a,x jp nxtsgl ; if the end of the segment ; list is not reached ;work at next segment byte ret bcdsegtab: ; in this bytes are the on/off configuration of the segments ; for a digit are stored. there are only 7 bits of each byte ; the configuration of the 2 special segments is stored ; in the 'special' byte. .BYTE 0EF,007,0BD,03F ;'0'...'3' BYTE 057,07E,0FE,00F ;'4'...'7' BYTE 0FF,07F,0DF,0F6 ;'8'...'B' BYTE 0EC,0B7,0FC,0DC ;'C'...'F' tiphtab: ;one pin controls 3 segments. there are 8 possible ; combinations. for each combination there is one byte. ;6 bits of one byte control the pin for each timephase. .BYTE 007,00E,015,01C,023,02A,031,038 .=0ff refresh: ;store accu x a,accsto ;store b ld a,b x a, bsto ld b, #portgd ;discharge C rbit #00,[b] ld a, [b+] ; increment b (b=#portgc) sbit #00, [b] ; by switching G0 to a ; low output TL/DD/12076-25

3

rbit #00,[b] ld b, #psw rbit #ipnd, [b]

ld a,[b] x a,pswsto

ld a,tiphase add a,tiphase

x a,b ld a,[b+]

x a,podbuf ld a, [b+] x a, polbuf

x a,b ld a,b laid x a,pogdbuf

ld b, #podbuf ld a,[b+] x a, portd ld a,[b+] x a, portld

ld portgc,#00

ld a, [b+] x a, portgd ld a,[b+] x a,portgc

ld a,tiphase inc a ifeq a,#06 ld a,#00 x a,tiphase ld b,#pswsto rc ifbit #07,[b]

;C can be charged again ;reset ext. interrupt ;pending flag ;load psw ;store psw ;accu:=tiphase\*2 ; ;store accu in b
;load portbyte from
;refresh list('lst')
;store it to port d buffer
;load portbyte id a, (b); store it to port 1 bufferx a, polbuf; store it to port 1 bufferid a, b; accu:=timephase\*2+2add a, #L(bptab)-2; accu points on; backplane table ;store pointer 7 ;load port g data byte ;store it to port g data ;buffer ld a, [b+]; increment bld a,b; load pointerlaid; load portg conf. bytex a, pogcbuf; store it to buffer ;b points buffer list ;refresh port d ;refresh port l ;all backplane wires on ;Vop/2 level to prevent ;spikes ;refresh port g data ;refresh port g config. ;update timephase counter ;tiphase = 0..5: ; ;restore carry bit

;

TL/DD/12076-26

sbit #07,psw ifbit #06,[b] sbit #06,psw	;restore halfcarry bit
ld a,bsto	;restore b
xa,b	;
ld a,accsto	;restore accu
reti	;return from lcd ;refresh routine
.BYTE 004,004,010,010,0 .BYTE 000,004,000,010,0	
END	

bptab:

TL/DD/12076-27

## DTMF Generation with a 3.58 MHz Crystal

DTMF (Dual Tone Multiple Frequency) is associated with digital telephony, and provides two selected output frequencies (one high band, one low band) for a duration of 100 ms. DTMF generation consists of selecting and combining two audio tone frequencies associated with the rows (low band frequency) and columns (high band frequency) of a push-button touch tone telephone keypad.

This application note outlines two different methods of DTMF generation using a COP820C/840C microcontroller clocked with a 3.58 MHz crystal in the divide by 10 mode. This yields an instruction cycle time of 2.79  $\mu$ s. The application note also provides a low true row/column decoder for the DTMF keyboard.

The first method of DTMF generation provides two PWM (Pulse Width Modulation) outputs on pins G3 and G2 of the G port for 100 ms. These two PWM outputs represent the selected high band and low band frequencies respectively, and must be combined externally with an LM324 op amp or equivalent feed back circuit to produce the DTMF signal.

The second method of DTMF generation uses ROM lookup tables to simulate the two selected DTMF frequencies. These table lookup values for the selected high band and low band frequencies are then combined arithmetically. The high band frequencies contain a higher bias value to compensate for the DTMF requirement that the high band frequency component be 2 dB above the low band frequency component to compensate for losses in transmission. The resultant value from the arithmetic combination of sine wave values is output on L port pins L0 to L5, and must be combined externally with a six input resistor ladder network to produce the DTMF signal. This resultant value is updated every 118 µs. The COP820C/840C timer is used to time out the 100 ms duration of the DTMF. A timer interrupt at the end of the 100 ms is used to terminate the DTMF output. The external ladder network need not contain any active components, unlike the first method of DTMF generation with the two PWM outputs into the LM324 op amp.

The associated COP820C/840C program for the DTMF generation is organized as three subroutines. The first subroutine (KBRDEC) converts the low true column/row input from the DTMF keyboard into the associated DTMF hexadecimal digit. In turn, this hex digit provides the input for the other two subroutines (DTMFGP and DTMFLP), which represent the two different methods of DTMF generation. These three subroutines contain 35, 94, and 301 bytes of COP820C/840C code respectively, including all associated ROM tables. The Program Code/ROM table breakdowns are 19/16, 78/16, and 88/213 bytes respectively.

### DTMF KEYBOARD MATRIX

The matrix for selecting the high and low band frequencies associated with each key is shown in *Figure 1*. Each key is uniquely referenced by selecting one of the four low band frequencies associated with the matrix rows, coupled with selecting one of the four high band frequencies associated with the matrix columns. The low band frequencies are

National Semiconductor Application Note 666 Verne H. Wilson



697 Hz, 770 Hz, 852 Hz, and 941 Hz, while the high band frequencies are 1209 Hz, 1336 Hz, 1477 Hz, and 1633 Hz. The DTMF keyboard input decode subroutine assumes that the keyboard is encoded in a low true row/column format, where the keyboard is strobed sequentially with four low true column selects with each returning a low true row select. The low true column and row selects are encoded in the upper and lower nibbles respectively of the accumulator, which serves as the input to the DTMF keyboard input decode subroutine. The subroutine will then generate the DTMF hexadecimal digit associated with the DTMF keyboard input digit.


÷.

The DTMF keyboard decode subroutine (KBRDEC) utilizes a common ROM table lookup for each of the two nibbles representing the low true column and row encodings for the keyboard. The only legal low true nibbles for a single key input are E, D, B, and 7. All other low true nibble values represent multiple keys, no key, or no column strobe. Results from two legal nibble table lookups (from the same 16 byte ROM table) are combined to form a hex digit with the binary format of 0000RRCC, where RR represents the four row values and CC represents the four column values. The illegal nibbles are trapped, and the subroutine is exited with a RET (return) command to indicate multiple keys or no key. A pair of legal nibble table lookups result in the subroutine being exited with a RETSK (return and skip) command to indicate a single key input. This KBRDEC subroutine uses 35 bytes of code, consisting of 19 bytes of program code and 16 bytes of ROM table.

### DTMF GENERATION USING PWM AND AN OP AMP

The first DTMF generation method (using the DTMFGP subroutine) generates the selected high band and low band frequencies as PWM (Pulse Width Modulation) outputs on pins G3 and G2 respectively of the G port. The COP820C/ 840C microcontrollers each contain only one timer, and three times must be generated to satisfy the DTMF application. These three times are the half periods of the two selected frequencies and the 100 ms duration period. Obviously the single timer can only generate one of the required times, while the program must generate the two remaining times. The solution lies in dividing the 100 ms duration time by the half periods for each of the eight DTMF frequencies, and then examining the respective high band and low band quotients and remainders. Naturally these divisions must be normalized to the instruction cycle time (t<sub>C</sub>). 100 ms represents 35796 tc's. The results of these divisions are detailed in Table I.

The four high band frequencies are produced by running the COP820C/840C timer in PWM (Pulse Width Modulation) mode, while the program produces the four low band frequencies and the 100 ms duration timeout. The programmed times are achieved by using three programmed register counters R0, R2 and R3, with a backup register R1 to reload the counter R0. These three counters represent the half period, the 100 ms quotient, and the 100 ms remainder associated with each of the four low band frequencies.



TL/DD/10740-22

FIGURE 1. DTMF Keyboard Matrix

### **TABLE I. Frequency Half Periods, Quotients and Remainders**

	Freq. Hz	Haif Period In μs	Half Period	100 ms/0.5P in t <sub>C</sub> 's	
			in t <sub>C</sub> 's	Quotient	Remainder
Low Band Frequencies	697	717.36	257	139	73
	770	649.35	232	154	68
	852	586.85	210	170	96
	941	531.35	190	188	76
High Band Frequencies	1209	413.56	148	241	128
	1336	374.25	134	267	18
	1477	338.53	121	295	101
	1633	306.18	110	325	46

Note: 100 ms represents 35796 t<sub>C</sub>'s.

The DTMFGP subroutine starts by transforming the DTMF hex digit in the accumulator (with binary format 0000RRCC) into low and high frequency vectors with binary formats 0011RR11 and 0011CC00 respectively. The transformation of the hex digit 0000RRCC (where RR is the row select and CC is the column select) into the frequency vectors is shown in Table II. The conversion produces a timer vector 0011CC00 (T), and three programmed counter vectors for R1, R2, and R3. The formats for the three counter vectors are 0011RR11 (F), 0011RR10 (Q), and 0011RR01 (R). These four vectors created from the core vector are used as inputs for a 16 byte ROM table using the LAID (Load Accumulator InDirect) instruction. One of these four vectors (the T vector) is a function of the column bits (CC), while the other three vectors (F, Q, R) are a function of the row bits (RR). This correlates to only one parameter being needed for the timer (representing the selected high band frequency), while three parameters are needed for the three counters (half period, 100 ms quotient, 100 ms remainder) associated with the low band frequency and 100 ms duration. The frequency parameter ROM translation table, accessed by the T, F, Q, and R vectors, is shown in Table III.

### **TABLE II. DTMF Hex Digit Translation**

DTMF Hex D	igit— 0000RRC	c					
							**
							* *
	s d'han sand t	• · · · · · · · · · · · · · · · · · · ·	$-30^{\circ}$ $-30^{\circ}$		an e travitad		• •
			100 A.2				¢ •
· · · ·				:		*	•
Timer Vector	and the second	Timer		т		i.	0011CC00
Half Period Vector		R1		F			0011RR11
100 ms Quotient Vecto	or ,	R2		Q	1.1		0011RR10
100 ms Remainder Ve	ctor	R3 '		R	ς). 	· •	0011RR01
	ana sa sisan			14 - 14 - 14 M	n an an an an Ar An Ar An		
		tan an a	· · · · · · · · · · · · · · · · · · ·		12 I. 14 - 14 -	í.	
	TABLE III	Frequency Par	ameter ROM	Franelat	ion Table	1	
· · · · · · · · · · · · · · · · · · ·							na se
T— Timer	F— Fred	luency	Q	Quotie	nt in its		R-Remainder

 ,i — Timer	r— rrequency	G- Quotient R- Remainder	
 Address	Data (Decimal)	Vector	
0x30	147	ata a di kana a Tanga di kana ana di	
0x31	10	R P	
0x32	140	Q A State A State A	
0x33	38	F	
0x34	133	Т	
0x35	9	R	
0x36	155	Q	
0x37	33	F	
0x38	120	Т	
0x39	14	R	
0x3A	171	Q	
0x3B	31	F	
0x3C	109	Т	
0x3D	10	R	
0x3E	189	Q	
0x3F	26	F	

The theory of operation in producing the selected low band frequency starts with loading the three counters with values obtained from a ROM table. The half period for the selected frequency is counted out, after which the G2 output bit is toggled. During this half period countout, the quotient counter is decremented. This procedure is repeated until the quotient counter counts out, after which the program branches to the remainder loop. During the remainder loop, the remainder counter counts out to terminate the 100 ms. Following the remainder countout, the G2 and G3 bits are both reset, after which the DTMF subroutine is exited. Great care must be taken in time balancing the half period loop for the selected low band frequency. Furthermore, the toggling of the G2 output bit (achieved with either a set or reset bit instruction) must also be exactly time balanced to maintain the half period time integrity. Local stall loops (consisting of a DRSZ instruction followed by a JP jump back to the DRSZ for a two byte, six instruction cycle loop) are embedded in both the half period and remainder loops. Consequently, the ROM table parameters for the half period and remainder counters are approximately only one-sixth of what otherwise might be expected. The program for the half period loop, along with the detailed time balancing of the loop for each of the low band frequencies, is shown in *Figure 2*.

		Program		Bytes/ Cycles	Conditional Cycles	Cycles	Total Cycles
		LD	B,#PORTGD	2/3	•		•
	· ·	LD	X,#R1	2/3		· .	
					4.1		i i i i i i i i i i i i i i i i i i i
	LUP1:	LD	A,[X-]	1/3		3	1
	1.1	IFBIT	2,[B]	1/1		1	
		JP	BYP1	1/3	3 1		. •
		Х	A,[X+]	1/3	3		and the state of the state
		SBIT	2,[B]	1/1 ·	1 1 1 1 1 1 1		and the second states
•	- ·	JP	BYP2	1/3	3		
	BYP1:	NOP	· · · · · ·	1/1	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		<ul> <li>A second sec second second sec</li></ul>
		RBIT	2,[B]	1/1	1	•	
		X	A,[X+]	1/3	3		en an 1945 an 1947 an 1947. An Anna an Anna an Anna Anna Anna Anna
	BYP2:	DRSZ	R2	1/3	-	. 3	
	1	JP	LUP2	1/3		3	
	1.	JP	FINI	1/3			de la companya
5 I. S.	LUP2:	DRSZ	RO	1/3	3	3	the second provides of the
		JP	LUP2	1/3	3	1	$(a_1,\ldots,a_{n-1}) \in (a_1,\ldots,a_{n-1}) \cap (a_n,\ldots,a_{n-1})$
		$(1, \dots, n) \in \{0, \dots, n\}$	· · · ·		*	. 1	a fairt an
		LD	A,[X]	1/3	service and the service of the servi	3	a second s
		IFEQ	A,#31	2/2	1. S.	2	A
	· · ·	JP	LUP1	1/3	1	3	30
		NOP		1/1	1	÷ 7.	New The second second
		NOP		1/1	1		
		IFEQ	A,#38	2/2	2		
		JP	LUP1	1/3	1 3		35
		LAID		1/3	3		
		NOP		1/1	1		
	•	JP	LUP1	1/3	3		40
					v		

Stall	Total	Half
Loop	Cycles	Period
× 6]	+ 35	= 257
× 6]	+ 40	= 232
× 6]	+ 30	= 210
× 6]	+ 40	= 190
	Loop × 6] × 6] × 6]	Loop         Cycles $\times$ 6]         + 35 $\times$ 6]         + 40 $\times$ 6]         + 30

FIGURE 2. Time Balancing for Half Period Loop

a kana a sa ka	TABLE IV. T	ime Balancing for Re	mainder Loop	and the product of the	
Table III Remainder	Stall Loop	R Loop Overhead	Total Cycles	Table I Remainder	
[(10 - 1)	× 6]	+ 20	= 74	73	
[(9-1)	× 6]	+ 20	= 68	68	
.[(14 - 1)	× 6]	+ 20	= 98	96	. •
[(10 - 1)	× 6]	+ 20	= 74	76	

Note that the Q value in Table III is one greater than the quotient in Table I to compensate for the fact that the quotient count down to zero test is performed early in the half period loop. The overhead in the remainder loop is 20 instruction cycles. The detailed time balancing for the remainder loop is shown in Table IV.

The selected high band frequency is achieved by loading the half period count in  $t_c$ 's minus one (from Table III) into the timer autoreload register and running the timer in PWM output mode. The minus one is necessary since the timer toggles the G3 output bit when it underflows (counts down through zero), at which time the contents of the autoreload register are transferred into the timer.

In summary, the input digit from the keyboard (encoded in low true column/row format) is translated into a digit matrix vector XXXXRRCC which is checked for 1001RRCC to indicate a single key entry. No key or multiple key entries will set a flag and terminate the DTMF subroutine. The digit matrix vector for a single key is transformed into the core vector 0000RRCC. The core vector is then translated into four other vectors (T, F, Q, R) which in turn are used to select four parameters from a 16 byte ROM table. These four parameters are used to load the timer, and the respective half period, quotient, and remainder counters. The 16 byte ROM table must be located starting at ROM location 0030 (or 0X30) in order to minimize program size, and has reference setups with the "OR A, #033" instruction for the F vector and the "OR A, #030" instruction for the T vector.

The three parameters associated with the two R bits of the core vector require a multi-level table lookup capability with the LAID instruction. This is achieved with the following section of code in the DTMF subroutine:


LD B,#Rl LUP: X A,[B] LD A,[B,] LATD х A,[B+] DEC Α IFBNE #4 JP LUP

This program loads the F frequency vector into R1, and then decrements the vector each time around the loop. The vector is successively moved with the exchange commands from R1 to R2 to R3 as one of the same exchange commands loads the data from the ROM table into R1, R2, and R3. This successive decrementation of the F vector changes the F vector into the Q vector, and then changes the Q vector into the R vector. These vectors are used to access the ROM table with the LAID instruction. The B pointer is incremented each time around the loop after it has been used to store away the three selected ROM table parameters (one per loop). These three parameters are stored in sequential RAM locations R1, R2, and R3. The IFBNE test instruction is used to skip out of the loop once the three selected ROM table parameters have been accessed and stored away.

The timer is initialized to a count of 15 so that the first timer underflow and toggling of the G3 output bit (with timer PWM mode and G3 toggle output selected) will occur at the same time as the first toggling of the G2 output bit. The half period counts for the high band frequencies minus one are stored in the timer section of the ROM table. The selected value from this frequency ROM table is stored in the timer autoreload register. The timer is selected for PWM output mode and started with the instruction LD [B],#0B0 where the B pointer is selecting the CNTRL register at memory location OEE.

This first DTMF generation subroutine for the COP820C/ 840C uses 94 bytes of code, consisting of 78 bytes of program code and 16 bytes of ROM table. A program test routine to sequentially call the DTMFGP subroutine for each of the 16 keyboard input digits is supplied with the listing for the DTMF35 program. This test routine uses a 16 byte ROM table to supply the low true encoded column/row keyboard input to the accumulator. An input from the 10 input pin of the 1 port is used to select which DTMF generation subroutine is to be used. The DTMFGP subroutine is selected with 10 = 0.

A TYPICAL OP AMP CONFIGURATION FOR MIXING THE TWO DTMF PWM OUTPUTS IS SHOWN IN *FIGURE 3*.





## DTMF GENERATION USING A RESISTOR LADDER NETWORK

The second DTMF generation method (using the DTMFLP subroutine) generates and combines values from two table lookups simulating the two selected sine waves. The high band frequency table values have a higher base line value (16 versus 13) than the low band frequency table values. This higher bias for the high frequency values is necessary to satisfy the DTMF requirement that the high band DTMF frequencies need a value 2 dB greater than the low band DTMF frequencies to compensate for losses in transmission.

The resultant value from arithmetically combining the table lookup low band and high band frequency values is output on pins L0 to L5 of the L port in order to feed into a six input external resistor ladder network. The resultant value is updated every 1171/<sub>3</sub>  $\mu$ s (one cycle of the LUP42 program loop). The LUP42 program loop contains 42 instruction cycles (tc's) of 2.7936511  $\mu$ s each for a total loop time of 1171/<sub>3</sub>  $\mu$ s. The COP820C/840C timer is used to count out the 100 ms DTMF duration time.

An interrupt from the timer terminates the 100 ms DTMF output. Note that the Stack Pointer (SP) must be adjusted following the timer interrupt before returning from the DTMFLP subroutine.

The DTMFLP subroutine starts by quadrupling the value of the DTMF hex digit value in the accumulator, and then adding an offset value to reach the first value in the telephone key table. The telephone key ROM table contains four values associated with each of the 16 DTMF hex keys. These four values represent the low and high frequency table sizes and table starting addresses associated with the pair of frequencies (one low band, one high band) associated with each DTMF key. The FRLUP section of the program loads the four associated telephone key table values from the ROM table into the registers LFTBSZ (Low Freq Table Size), LFTADR (Low Freq Table Address), HFTBSZ (High Freq Table Size), and HFTADR (High Freq Table Address). The program then initializes the timer and autoreload register, starts the timer, and then jumps to LUP42. Note that the timer value in t<sub>C</sub>'s is 100 ms plus one LUP42 time, since the initial DTMF output is not until the end of the LUP42 program.

Multiples of the magic number 118  $\mu$ s (approximately) are close approximations to all eight of the DTMF frequencies. The LUP42 program uses 42 instruction cycles (of 2.7936511  $\mu$ s each) to yield a LUP42 time of 1171/<sub>2</sub>  $\mu$ s. The purpose of the LUP42 program is to update the six L port outputs by accessing and then combining the next set of

values from the selected low band and high band sine wave frequency tables in the ROM. The ROM table offset frequency pointers (LFPTR and HFPTR) must increment each time and then wrap around from top to bottom of the two selected ROM tables. The ROM table size parameters (LFTBSZ and HFTBSZ) for the selected frequencies are tested during each LUP42 to determine if the wrap around from ROM table top to bottom is necessary. The wrap around is implemented by clearing the frequency pointer in question. Note that the ROM tables are mapped from a reference of 0 to table size minus one, so that the table size is used in a direct comparison with the frequency offset pointer to test for the need for a wrap around. Also note that the offset pointer incremented value is used during the following LUP42 cycle, while the pre-incremented value of the pointer is used during the current cycle. However, it is the incremented value that is tested versus the table size for the need to wrap around.

After the low band and high band ROM table sine wave frequency values are accessed in each cycle of the LUP42 program, they are added together and then output to pins L0-L5 of the L port. As stated previously, the low band frequency values have a lower bias than the high band frequency values to compensate for the required 2 dB offset. Specifically, the base line and maximum values for the low frequency values are 13 and 26 respectively, while the base line and maximum values for the high frequency values are 16 and 32 respectively. Thus the combined base line value is 29, while the combined maximum value is 58. This gives a range of values on the L port output (L0-L5) from 0 to 58. The minimum time necessary for the LUP42 update program loop is 36 instruction cycles including the jump back to the start of the loop. Consequently, two LAID instructions are inserted just prior to the jump back instruction at the end of LUP42 to supply the six extra NOP instruction cycles needed to increase the LUP42 instruction cycles from 36 to 42. A three cycle LAID instruction can always be used to simulate three single cycle NOP instructions if the accumu-

Table V shows the multiple LUP42 approximation to the eight DTMF frequencies, including the number of sine wave cycles and data points in the approximation. As an example, three cycles of a sine wave with a total of 19 data points across the three cycles is used to approximate the 1336 Hz DTMF frequency. The 19 cycles of LUP42 times the LUP42 time of  $1171_3^{\prime}$  µs is divided into the three cycles to yield a value of 1345.69 Hz. This gives an error of  $+0.73^{\circ}$  when compared with the DTMF value of 1336 Hz. This is well within the 1.5% North American DTMF error range.

lator data is not needed.

# of Sine	# of Data			
Wave Cycles	# of Data Points	Calculation	Approx. Freq.	% Error
4	49	4/(49 x 117⅓)	= 695.73	-0.18
1	11	1/(11 x 1171/3)	= 774.79	+0.62
1	10	1/(10 x 1171/3)	= 852.27	+ 0.03
1	9	1/(9 x 117⅓)	= 946.97	+0.63
1	7	1/(7 x 1171/3)	= 1217.53	+0.71
3	19	3/(19 x 1171/3)	= 1345.69	+ 0.73
4	23	4/(23 x 1171/3)	= 1482.21	+ 0.35
4	21	4/(21 x 117 <sup>1</sup> / <sub>3</sub> )	= 1623.38	-0.59
	Wave Cycles 4 1 1 1 1 3 4	Wave Cycles         Points           4         49           1         11           1         10           1         9           1         7           3         19           4         23	Wave Cycles         Points         Calculation           4         49         4/(49 x 1171/3)           1         11         1/(11 x 1171/3)           1         10         1/(10 x 1171/3)           1         9         1/(9 x 1171/3)           1         7         1/(7 x 1171/3)           3         19         3/(19 x 1171/3)           4         23         4/(23 x 1171/3)	Wave CyclesPointsCalculationFreq.449 $4/(49 \times 117\frac{1}{3})$ = 695.73111 $1/(11 \times 117\frac{1}{3})$ = 774.79110 $1/(10 \times 117\frac{1}{3})$ = 852.2719 $1/(9 \times 117\frac{1}{3})$ = 946.9717 $1/(7 \times 117\frac{1}{3})$ = 1217.53319 $3/(19 \times 117\frac{1}{3})$ = 1345.69423 $4/(23 \times 117\frac{1}{3})$ = 1482.21

**TABLE V. DTMF Frequency Approximation Table** 

The frequency approximation is equal to the number of cycles of sine wave divided by the time in the total number of LUP42 cycles before the ROM table repeats.

The values in the DTMF sine wave ROM tables are calculated by computing the sine value at the appropriate points, scaling the sine value up to the base line value, and then adding the result to the base line value. The following example will help to clarify this calculation.

Consider the three cycles of sine wave across 19 data points for the 1336 Hz high band frequency. The first value in the table is the base line value of 16. With  $2\pi$  radians per sine wave cycle, the succeeding values in the table represent the sine values of 1  $\times$  (6 $\pi$ /19), 2  $\times$  (6 $\pi$ /19), 3  $\times$  $(6\pi/19), \ldots$ , up to  $18 \times (6\pi/19)$ . Consider the seventh and eighth values in the table, representing the sine values of 6  $\times$  (6 $\pi$ /19) and 7  $\times$  (6 $\pi$ /19) respectively. The respective calculatons of 16  $\times$  sin[6  $\times$  (6 $\pi$ /19)] and 16  $\times$  sin[7  $\times$  (6 $\pi$ /19)] yield values of -5.20 and 9.83. Rounding to the nearest integer gives values of -5 and 10. When added to the base line value of 16, these values yield the results 11 and 26 for the seventh and eighth values in the 1336 Hz DTMF ROM table. Symmetry in the loop of 19 values in the DTMF table dictates that the fourteenth and thirteenth values in the table are 21 and 6, representing values of 5 and -10 from the calculations.

The area under a half cycle of sine wave relative to the area of the surrounding rectangle is  $2/\pi$ , where  $\pi$  radians represent the sine wave half cycle. This surrounding rectangle has a length of  $\pi$  and a height of 1, with the height representing the maximum sine value. Consequently, the area of the surrounding rectangle is  $\pi$ . The integral of the area under the half sine wave from 0 to  $\pi$  is equal to 2. The ratio of  $2/\pi$  is equal to 63.66%, so that the total of the values for each half sine wave should approximate 63.66% of the sum of the max values. The maximum values (relative to the base line) are 13 and 16 respectively for the low and high band DTMF frequencies.

For the previous 1336 Hz example, the total of the absolute values for the 19 sine values from the 1336 Hz ROM

table is equal to 196. The surrounding rectangle for the three cycles of sine wave is 19 by 16 for a total area of 304. The ratio of 196/304 is 64.47% compared with the  $2/\pi$  ratio of 63.66%. Thus the sine wave approximation gives an area abundance of 0.81% (equal to 64.47 – 63.66).

An application of the sine wave area criteria is shown in the generation of the DTMF 852 Hz frequency. The ten sine values calculated are 0, 7.64, 12.36, 12.36, 7.64, 0, -7.64, -12.36, -12.36, and -7.64. Rounding off to the nearest integer yields values of 0, 8, 12, 12, 8, 0, -8, -12, -12 and -8. The total of these values (absolute numbers) is 80, while the area of the surrounding rectangle is 130 (10 x 13). The ratio of 80/130 is 61.54% compared with the  $2/\pi$  ratio of 63.66%. Thus the sine wave approximation gives an area deficiency of 2.12% (equal to 63.66 - 61.54), which is overly deficient. Consequently, two of the ten sine values are augmented to yield sine values of 0, 8, 12, 13\*, 8, 0, -8, -12,  $-13^*$ , and -8. This gives an absolute total of 82 and a ratio of 82/130, which equals 63.08% and serves as a much better approximation to the  $2/\pi$  ratio of 63.66%.

The sine wave area criteria is also used to modify two values in the DTMF 941 Hz frequency. The nine sine values calculated are 0, 8.36, 12.80, 11.26, 4.45, -4.45, -11.26, -12.80, and -8.36. Rounding off to the nearest integer yields values of 0, 8, 13, 11, 4, -4, -11, -13, and -8. The total of these values (absolute numbers) is 72, while the area of the surrounding rectangle is 117 (9 x 13). The ratio of 72/117 is 61.54% compared to the  $2/\pi$  ratio of 63.66%. Thus the sine wave approximation gives an area deficiency of 2.12% (equal to 63.66 - 61.54), which is overly deficient. Rounding up the two values of 4.45 and -4.45 to 5 and -5. rather than down to 4 and -4, yields values of 0, 8, 13, 11, 5, -5, -11, -13 and -8. This gives an absolute total of 74 and a ratio of 74/117, which equals 63.25% and serves as a much better approximation to the  $2/\pi$  ratio of 63.66%. With these modified values for the 852 and 941 DTMF frequencies, the area criteria ratio of  $2/\pi = 63.66\%$  for the sine wave compared to the surrounding rectangle has the following values:

DTMF Freq.	Sum of Values		Rectangle Area	Percentage	Diff.
697 Hz	406	$(-, -)_{i \in I}$	49 x 13 = 637	63.74%	+0.08%
770 Hz	92		11 x 13 = 143	64.34%	+0.68%
852 Hz	82	e (* †	10 x 13 = 130	63.08%	-0.58%
941 Hz	74	с. С. н.	9 x 13 = 117	63.25%	-0.41%
1209 Hz	72		7 x 16 = 112	64.29%	+0.63%
1336 Hz	196		19 x 16 = 304	64.47%	+0.81%
1477 Hz	232		23 x 16 = 368	63.04%	-0.62%
1633 Hz	216	·	21 x 16 = 336	64.29%	+0.63%

The LUP42 program loop is interrupted by the COP820C/ 840C timer after 100 ms of DTMF output. As stated previously, the Stack Pointer (SP) must be adjusted (incremented by 2) following the timer interrupt before returning from the DTMFLP subroutine.

This second DTMF generation subroutine for the COP820C/840C uses 301 bytes of code, consisting of 88 bytes of program code and 213 bytes of ROM table. The following is a summary of the DTMFLP subroutine code allocation.

DTMFLP Code	<b># of</b>
Allocation	Bytes
1. Subroutine Header Code	42
2. Interrupt Code	16
3. LUP42 Code	30
4. Telephone Key Table	64
5. Sine Value Tables	149

301

Total

A program test routine to sequentially call the DTMFLP subroutine for each of the 16 DTMF keyboard input digits is supplied with the listing for the DTMF35 program. This test routine uses a 16 byte ROM table to supply the low true encoded column/row keyboard input to the accumulator. An input from the I0 pin of the I port is used to select which DTMF generation subroutine is to be used. The DTMFLP subroutine is selected with I0 = 1.

A TYPICAL RESISTOR LADDER NETWORK IS SHOWN IN FIGURE 4.

6 SINE WAVE OUTPUTS

### SUMMARY

In summary, the DTMF35 program assumes a COP820C/ 840C clocked with a 3.58 MHz crystal in divide by 10 mode. The DTMF35 program contains three subroutines, KBRDEC, DTMFGP, and DTMFLP. The KBRDEC subroutine is a low true DTMF keyboard decoder, while the DTMFGP and DTMFLP subroutines represent the alternative methods of DTMF generation.

The KBRDEC subroutine provides a low true decoding of the DTMF keyboard input and assumes that the keyboard input has been encoded in a low true column/row format, with the columns of the keyboard being sequentially strobed.

The DTMFGP subroutine produces two PWM (Pulse Width Modulation) outputs (representing the selected high and low band DTMF frequencies) for combination with an external op amp network (LM324 or equivalent).

The DTMFLP subroutine produces six bits of combined high band and low band DTMF frequency output for combination in an external resistor ladder network. This output represents a combined sine wave simulation of the two selected DTMF frequencies by combining values from two selected ROM tables, and updating these values every 118 µs.

The three DTMF35 subroutines contain the following number of bytes of program and ROM table memory:

Subroutine	# of Bytes of Program	# of Bytes of ROM Table	Total # of Bytes
KBRDEC	19	16	35
DTMFGP	78	16	94
DTMFLP	88	213	301




FIGURE 4. Typical Resistor Ladder Network

TL/DD/10740-24

1	$(-1)^{-1} = (-1)$
1	DTMF GENERATION WITH A 3.58 MHZ VERNE H. WILSON CRYSTAL FOR COP820C/840C 10/28/89 DTMF - DUAL TONE MULTIPLE FREQUENCY
<ul> <li>a. So that the second se</li></ul>	DTMF - DUAL TONE MULTIPLE FREQUENCY
8	PROGRAM NAME: DIMF35.MAC
10	.TITLE DTMF35
11 12	
15	THIS DTMF PROGRAM IS BASED ON A COP820C/840C RUNNING WITH A CKI CLOCK OF 3.579545 MHZ (TV COLOR CRYSTAL FREQUENCY) IN DIVIDE BY 10 MODE, FOR AN INSTRUCTION CYCLE TIME OF 2.7936511 MICROSECONDS.
17 18 19 20 21	LOW TRUE ROW/COLUMN DTMF KEYBOARD DECODING (KBRDEC), AND THE OTHER TWO (DTMFGP, DTMFLP) FOR ALTERNATE METHODS OF DTMF GENERATION.
24 25 26 ;	KEYBOARD INPUT DATA IS IN ACCUMULATOR WITH A LOW TRUE FORMAT AS FOLLOWS: BITS 7 TO 4 : LOW TRUE COLUMN VALUE (E,D,B,7) BITS 3 TO 0 : LOW TRUE ROW VALUE (E,D,B,7)
28 ;	ASSUMPTION MADE THAT COLUMN STROBES (LOW TRUE) ARE OUTPUT WHILE ROW VALUES (LOW TRUE) ARE INDUT
55 ;	THE FIRST METHOD OF DTMF GENERATION CONSISTS OF GENERATING TWO PWM OUTPUTS ON THE G PORT G2 AND G3 OUTPUT PINS. THESE TWO OUTPUTS NEED TO BE MIXED EXTERNALLY WITH AN APPROPIATE LM324 OP AMP FEEDBACK CIRCUIT TO GENERATE THE DTMF.
39 40 41 42	THE SECOND METHOD OF DTMF GENERATION USES ROM LOOKUP TABLES TO SIMULATE THE TWO DTMF SINE WAVES AND COMBINES THEM ARITHMETICALLY. THE RESULT IS OUTPUT ON THE LOWER SIX BITS OF THE L PORT (LO - L5). THESE SIX OUTPUTS ARE COMBINED EXTERNALLY WITH A LADDER NETWORK TO GENERATE THE DTMF.
45 ; 46 ; 47 ; 48 ;	THE SECOND DTMF GENERATION METHOD USES APPROXIMATELY THREE TIMES AS MUCH ROM CODE (INCLUDING PROGRAM CODE AND ROM TABLES) AS THE FIRST METHOD, BUT HAS THE ADVANTAGE OF ELIMINATING THE COST OF THE EXTERNAL ACTIVE COMPONENT (LM324 OR EQUIVALENT).
49 ; 50 ; 51 ;	BOTH OF THE DTMF SUBROUTINES GENERATE THEIR OUTPUTS For a period of 100 milliseconds.
	TL/DD/10

52				;					
53				; DECLARA	FIONS:				
54				;					
55		0000			KDATA		0	;	*** KEYBOARD DATA ***
56		OODO			PORTLD			•	PORTL DATA REG
57		00D1			PORTLC			;	PORTL CONFIG REG
58		00D4			PORTGD			;	PORTG DATA REG
59		0005			PORTGC			;	PORTG CONFIG REG
60		0007			PORTI			;	PORTI INPUT PINS
61		OODC			PORTD			;	PORTD REG
62		OOEA			TMRLO			;	TIMER LOW COUNTER
63		OOEB			TMRHI			;	TIMER HIGH COUNTER
64		OOEC			TAULO			;	TMR AUTORELOAD REG LO
65		OOED			TAUHI			;	TMR AUTORELOAD REG HI
66		OOEE			CNTRL				CONTROL REG
67		OOEF			PSW				PROC STATUS WORD
68		00F0					OFO		LB FREQ LOOP COUNTER
69		00F1					OF1		LB FREQ LOOP COUNT
70		00F2					0F2	;	LB FREQ Q COUNT
71		00F3			RЭ	=	0F3	;	LB FREQ R COUNT
72				;					1.2 · •
	0000	DD2F		START:	LD		SP,#02F	;	INITIALIZE STACK PTR
74				;					· · · ·
75				;			KE	YBO	ARD HEX DIGIT MATRIX
76				;					123A
	0002				LD		B,#PORTD	;	456B
	0004				LD		[B],#O	;	789C
79	0006	A0		LOOP:	RC			;	* 0 # D
	0007				LD		A,[B]		TMF TEST LOOP
	0008		· · · ·		ADD	1	A,#5		EQUENCE IS 1,5,9,D,4,
	A000				X		A,[B]		,#,A,7,0,3,B,*,2,6,C
	000B				RBIT		4,[B]	; H	EX MATRIX TO LOOKUP
	000C				ADD		A,#020	;	TABLE FOR LOW TRUE
	000E				LAID			;	COLUMN/ROW INPUT TO
	000F				JSR		KBRDEC	;	KBRDEC SUBROUTINE
	0011			<ul> <li>* 1.1</li> </ul>	SC		· · · ·	; S	ET C IF NOT SINGLE KEY
	0012				LD		B,#PORTI	; T	EST BIT O OF PORTI TO
89	0014	70			IFBIT		0,[B]	:	DETERMINE WHICH
	0015				JP		BYPA	;	DTMF SUBROUTIINE
91	0016	3040			JSR		DTMFGP	; T	WO PWM OUTPUTS ON
92	0018	02			JP		BYPB	;	G PORT PINS G2,G3
93	0019	308E		BYPA:	JSR	•	DTMFLP	; S	IX LADDER OUTPUTS ON
94			11 11				12	;	L PORT PINS LO - L5
95	001B	DEDC	-	BYPB:	LD		B, #PORTD	; D	O WILL TOGGLE FOR EACH
96	001D	E8			JP		LOOP	;	CALL OF SUBROUTINE
97		.2	1	;	1.1.1		21		
98			:	;	1.5.5		et 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 1975 - 19		
99				;					3

TL/DD/10740-2

3

100		. FORM		j.
101		; ; KEYBOARD DIGIT MATRIX TABLE		11
103		A REIDOARD DIGII MAIRIX IADDE		•
104	0020	-	<b>*</b>	
105				
	0020 EE	. = 020 ; .BYTE 0EE,0DD,0BB,077,0ED,0DB,0B7,0 ; .BYTE 0EB,0D7,0BE,07D,0E7,0DE,0BD,0 ;	A - 11 7 E	
	0021 DD	.DITE OEL, ODD, OBD, 077, OED, ODD, OD7, O	<i>•</i> •	
	0022 BB	State of the state	1.1	
	0023 77 0024 ED			
	0025 DB	an fair ann an Aontaine ann an Aontaichte ann an Aontaichte ann an Aontaichte ann an Aontaichte ann an Aontaic An Aontaichte ann an A	i	<u> </u>
	0026 B7	$\left\{ \frac{1}{2} \right\} = \left\{ \frac{1}{2} \right$		
••	0027 7E		<u> </u>	
80	0028 EB		2	
• •	0029 D7	.DITE CEB, OD7, OBE, C7D, CE7, OBE, ODD, C		
	002A BE	and the second		
	002B 7D			1
	002C E7 002D DE			
	OO2E BD			
	002F 7B	$d = -\pi r r r r$		1.11
10				
12				
13			ing in the second	
14	1	Page	i di senar	. '-
15 16	•	; FIRST DTMF SUBROUTINE (DTMFGP) PRODUCES TWO PWN ; (PULSE WIDTH MODULATION) OUTPUTS ON PINS G3		1.1
17		; (IOLDE WIDTE HODOERITOR) COTFOLD ON FIRE C.	,	
18	the second s	All And Annual An		
19 20	and the second	G PORT IS USED FOR THE TWO OUTPUTS		11
20		; - HIGH BAND (HB) FREQUENCY OUTPUT ON G3 ; - LOW BAND (LB) FREQUENCY OUTPUT ON G2		
22		How and the second sec	a na an	
23	11 A.	; TIMER COUNTS OUT	1	1
24 25		HB FREQUENCIES		÷
26		PROGRAM COUNTS OUT	a talan sa	-
27		; LB FREQUENCIES		с. <i>к</i> .
28	the second second second	; - 100 MSEC DIVIDED BY LB HALF PERIOD QUO		
29 30		: IOO MSEC DIVIDED BY LB HALF PERIOD REN	AINDER	, i
31 32	, d to i sta⊥i ini a	; NOTE THAT ALL COUNTS MUST BE NORMALIZED TO THE 2.7936511 MICROSECOND INSTRUCTION CYCLE TC		
33 34	· · · ·	; ; 100 MSEC REPRESENTS 35796 Tc's		4.000
135				

TL/DD/10740-3

12 - <b>1</b>	941,1209,1336,1477, AND 1633 KHZ) ARE 257,232, 210,190,148,134,121, AND 110 TC'S RESPECTIVELY
-	THE 100 MSEC DIVIDED BY HALF PERIOD QUOTIENTS ARE 139.154.170.188.241.267.295, AND 325 RESPECTIVELY
	THE 100 MSEC DIVIDED BY HALF PERIOD REMAINDERS ARE 72,67,95,75,127,17,100, AND 45 RESPECTIVELY
	BINARY FORMAT FOR THE HEX DIGIT KEY VALUE FROM THE KBRDEC SUBROUTINE IS OCOORRCC, WHERE - RR IS ROW SELECT (LB FREQUENCIES) - CC IS COLUMN SELECT (HB FREQUENCIES)
;	FREQUENCY VECTORS (HB & LB) FOR FREQ PARAMETER TABLE Made from Key Value
	HB FREQ VECTORS (4) END WITH OO FOR TIMER COUNTS, Where vector format is 0011CC00
	LB FREQUENCY VECTORS (12) END WITH: 11 FOR HALF PERIOD LOOP COUNTS,
an a	WHERE VECTOR FORMAT IS OO11RR11 10 FOR 100 MSEC DIVIDED BY HALF PERIOD QUOTIENTS, WHERE VECTOR FORMAT IS OO11RR10
an an an an an an April An an Arganisa An an Arganisa	01 FOR 100 MSEC DIVIDED BY HALF PERIOD REMAINDERS, WHERE VECTOR FORMAT IS 0011RR01
	FREQ PARAMETER TABLE AT HEX 003* (REQUIRED LOCATION)
	KEY VALUE OOOORRCC R1 F RR11 R2 Q RR10 R3 R RR01
	TIMER T CCOO R1 F RR11 R2 Q RR10 R3 R RR01
	R3 R RR01

3

185				.FC	RM			
186			;					
187 188			; ;FREQUENCY	AND 100	MERC			
189		i de la Arriere	;FAEQUENCI	AND IOU	MOLC	FARAMEIE	A INDUE	
	0030 93		•	. BYTE	147	· ·	: Т	24
	0031 0A	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	1	Ph 12 (0) 11	10		R	
	0032 80	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	1	.BITE .BYTE	140	1. 1. A.	. 0	
	0033 26			. BYTE	38		; F	
	0034 85	(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	a ha ta shekara a	BYTE	133	1	T	
195	0035 09	1 - C	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	.BYTE	9	1.4	R	· · ·
196	0036 9B			.BYTE .BYTE .BYTE	155		9	- 1 1 - 1
197	0037 21			. BYTE	33		; F	·
198	0038 78			.BYTE	120		; T	
199	0039 OE			.BYTE	14		; R	,
200	003A AB			BYTE	171	1.4.4	; Q	
	003B 1F			. BYTE	31	10 C	; F	
	003C 6D		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	BYTE	109	•	; T	
	003D 0A	1 <b>t</b> e		.BYTE			; R	1.00
	OO3E BD			.BYTE			; Q	
	003F 1A			.BYTE	26		; F	
206			;					1
207		· •	;				×	
208			/ ;				CONFIGURE O DODE	
	0040 DED5		DTMFGP:	LD LD	B,#P	ORTGC	; CONFIGURE G PORT	
	0042 9B3F				[B-]	,#03F	FOR OUTPUTS OPTIONAL HB RESET	
	0044 6B 0045 6A			RBIT RBIT	3,10	1	; OPTIONAL HB RESET ; OPTIONAL LB RESET	
	0045 BA 0046 5F						; OFIIONAL LD RESET	1.1
	0040 SF			X	B,#K	DAIA	· STORE FRY VALUE	
	0048 AE			LD	A, [B	1	; STORE KEY VALUE ; Key value to ACC	
	0049 9733		e e e s					
	004B DEF1			LD	B #B	1	CREATE LB FREQ VECTOR FROM KEY VALUE	
	004D A6		LUP:	x	A,[B			
	004E AE	and the second	1. De 1. De 1.	T.D 5.	A.FR		; THREE PARAMETERS	11
	004F A4			LAID				
	0050 A2			x	A,[B	+]	FREQ ROM TABLE	
222	0051 8B			DEC	A	•	; FROM LOW BAND ; FREQ ROM TABLE ; TO R1,R2,R3	1.11
223	0052 44			IFBNE	#4			
224	0053 F9			JP	LUP			
	0054 5F			LD	B,#K	DATA		
226	0055 AE			LD	A,[B	<b>)</b> 19 29 200	; KEY VALUE TO ACC	
	0056 65			SWAP	A		; CREATE HB FREQ VECTOR	1
	0057 AO			RC .		•	; FROM KEY VALUE	÷.
	0058 BO			RRC	A	· · ·		
	0059 BO			RRC OR	A			
	005A 9730	1		OR	A,#C			
	005C A4			LAID LD LD			; HB FREQ TABLE	1.4
	005D DEEA			LD		MRLO	; (1 PARAMETER)	
	005F 9A0F			LU			; INSTRUCTION CYCLE : TIME UNTIL TOGGLE	
233	0061 9A00	r		LD	[D+]	,#0	; TIME UNTIL TOGGLE	

3-56

236	0063	A2		х	A,[B+]		; HB FREQ PARAMETER TO	
	0064			LD	[B+],#O		; AUTORELOAD REGISTER	
238	0066	9EB0		LD ·	[B],#0BO		; START TIMER PWM	
239	0068	DED4		LD	B,#PORTGD			
240	006A	DCF1		LD	X,#R1			
241	006C	BB	LUP1:	LD	A,[X-]			•
242	006D	72		IFBIT	2,[B]		; TEST LB OUTPUT	
243	006E	03		JP	BYP1			
244	006F	B2		X	A,[X+]			
245	0070	7A		SBIT	2,[B]		; SET LB OUTPUT	
246	0071	03		JP	BYP2		з.,	
	0072		BYP1:	NOP				
	0073			RBIT	2,[B]		; RESET LB OUTPUT	1
249	0074	B2		X	A,[X+]			
	0075		BYP2:	DRSZ	R2		; DECR. QUOT. COUNT	
	0076			JP	LUP2			
	0077			JP	FINI		; Q COUNT FINISHED	
	0078		LUP2:	DRSZ	RO		; DECR. F COUNT	
	0079			JP	LUP2		; LB (HALF PERIOD)	1.
255								
	007A	BE	•	LD ·	A,[X]		; *****	
	007B			IFEO	A,#31		; BALANCE ***	
	007D			JP	LÜPI		LOW BAND ***	1.5
	007E			NOP	·		; FREQUENCY ***	
	007F			NOP			RESIDUE ***	
	0080			IFEO	A,#38		DELAY FOR ***	
	0082			JP	LUP1		EACH OF THE ***	
	0083			LAID			FOUR LOW BAND ***	
	0084			NOP			FREQUENCIES ***	
	0085			JP	LUP1		*********	
	0086		FINI:	DRSZ	R3		DECR. REMAINDER COUNT	
	0087			JP	FINI		REM. COUNT NOT FINISHED	
		BDEE6C		RBIT	4, CNTRL		STOP TIMER	
	008B			RBIT	3,[B]		OPTIONAL CLR HB OUTPUT	
	0080			RBIT	2,[B]		OPTIONAL CLR LB OUTPUT	
	008D			RET			RETURN FROM SUBROUTINE	
272			:			•		
273								
274							, ,	
			,					

TL/DD/10740-6

275		. FORM
276		; ; SECOND DTMF SUBROUTINE (DTMFLP) PRODUCES SIX ; COMBINED LOW BAND AND HIGH BAND FREQUENCY
277	a fill a state of the	; SECOND DTMF SUBROUTINE (DTMFLP) PRODUCES SIX
278		
279		; SINE WAVE OUTPUTS ON PINS LO - L5
280		
281		; SIX L PORT OUTPUTS (LO - L5) FEED INTO AN EXTERNAL
282		; RESISTOR LADDER NETWORK TO CREATE THE DTMF OUTPUT.
283 284		; FOUR VALUES FROM A KEYBOARD ROM TABLE ARE LOADED
285		
286		; INTO LFTBSZ (LOW FREQ TABLE SIZE), LFTADR (LOW ; FREQ TABLE ADDRESS), HFTBSZ (HIGH FREQ TABLE SIZE),
287		; FREN TABLE ADDRESS), HFIDSA (HIGH FREN TABLE SIAE),
288		; AND RFTADE (RIGH FREQ TABLE ADDRESS).
289		; INTO LFTBSZ (LOW FREQ TABLE SIZE), LFTADR (LOW ; FREQ TABLE ADDRESS), HFTBSZ (HIGH FREQ TABLE SIZE), ; AND HFTADR (HIGH FREQ TABLE ADDRESS). ; ; LUP42 USES THE LFPTR (LOW FREQ POINTER) AND HFPTR
209		
291		, COD MUE SELECTED EDECUENCIES ONCE DED LOOD THESE
292		; (HIGH FREQ POINTER) TO ACCESS THE SINE DATA TABLES ; FOR THE SELECTED FREQUENCIES ONCE PER LOOP. THESE ; POINTERS ARE BOTH INCREMENTED ONCE PER LUP42.
293		, FORMIDNO AND DOTH INCRUMBATED ONCE FER LUPYZ.
294		LUP42 PROGRAM LOOP UPDATES THE OUTPUT VALUE EVERY
295		117 1/3 USEC BY SELECTING AND THEN COMBINING NEW
296		VALUES FROM THE SELECTED LOW BAND AND HIGH BAND
297		; 117 1/3 USEC BY SELECTING AND THEN COMBINING NEW ; VALUES FROM THE SELECTED LOW BAND AND HIGH BAND ; FREQUENCY ROM TABLES WHICH SIMULATE THE SINE WAVES
298		FOR THE TWO FREQUENCIES.
299		
300		; MULTIPLES OF THE MAGIC NUMBER OF APPROXIMATELY ; 118 USEC ARE CLOSE APPROXIMATIONS TO ALL EIGHT OF ; THE DTMF FREQUENCIES.
301	,	: 118 USEC ARE CLOSE APPROXIMATIONS TO ALL EIGHT OF
302	· · · · ·	THE DIMF FREQUENCIES.
303		; THE DIMF FREQUENCIES. ; ; COP820C/840C TIMER USED TO INTERRUPT THE DIMF LUP42 ; DOCEAN LOOP ATTER LOO ASEC TO BINISH THE DIME
304	and a second	; COP820C/840C TIMER USED TO INTERRUPT THE DTMF LUP42
305		; PROGRAM LOOP AFTER 100 MSEC TO FINISH THE DTMF
306		; OUTPUT AND RETURN FROM THE DIMFLP SUBROUTINE. NOTE
307		; OUPPUT AND RETURN THE NEED TO FINISH THE DIMPLETER; OUTPUT AND RETURN FROM THE DIMFLP SUBROUTINE. NOTE ; THAT THE STACK POINTER (SP) MUST BE ADJUSTED AFTER ; THE INTERRUPT BEFORE RETURNING FROM THE SUBROUTINE.
308	· · · · · · · · · · · · · · · · · · ·	; THE INTERRUPT BEFORE RETURNING FROM THE SUBROUTINE.
309		. :
310		;
311		
312		
313 314		, DECLADATONS.
314		; DECLARATIONS:
315	0005	; LFPTR = 05 ; LOW FREQ POINTER TEMP = 06 ; TEMPORARY
317	0005	TEMP = 06 ; TEMPORARY
318	0008	LFPTR = 05 ; LOW FREQ POINTER TEMP = 06 ; TEMPORARY HFPTR = 07 ; HIGH FREQ POINTE LFTBSZ = 08 ; LO FREQ TABLE SI LFTADR = 09 ; LO FREQ TABLE AD HFTBSZ = 0A ; HI FREQ TABLE SI HFTADR = 0B ; HI FREQ TABLE AD
319	0008	LETRSZ = 08 · LO ERFO TARLE ST
320	0009	LFTBSZ = 08 ; LO FREQ TABLE SI LFTADR = 09 ; LO FREQ TABLE AD
321	0009 000A	HFTBSZ = OA ; HI FREQ TABLE SI
322	000B	HFTADR = OB ; HI FREQ TABLE AD
323	0008	;
~~~		,
324	0004	TRUN = 04

.

TL/DD/10740-7

326			1				INITIALIZE PORT L	
		BCD1FF	DTHFLP:	LD	PORTLC,#			
		BCD01D		LD	PORTLD,#		FOR NO TONE OUT	
		BC0500		LD	LFPTR,#0		INITIALIZE OFFSET	
	0097			LD	B,#HFPTR	;	POINTERS FOR	
331	0098	9A00		LD	[B+],#O	;	DTMF SINE WAVE	
332	009A	AO		RC		;	TABLE LOOKUP	
333	009B	65		SWAP	Α	;	QUADRUPLE KEY	
334	009C	BO		RRC	Α	;	VALUE AND ADD	
335	009D	BO		RRC	A	;	OFFSET FOR KEY	
336	009E	9488		ADD	A,#0B8	;	TABLE LOOKUP	
	00A0		FRLUP:	X	A,[B]		LOAD FOUR VALUES	
	00A1			LD	A.[B]		FROM ROM KEY	
	00A2			LAID			TABLE INTO LOW	
	00A2			X	A,[B+]		FREQ LFTBSZ,	
	0043			INC	A	:	LFTADR, AND HI	
	0044			IFBNE	#0C	:	FREQ HFTBSZ,	
							HFTADR	
	0046			JP	FRLUP			
	00A7			LD	B,#TMRLO		INITIALIZE TIMER	
	00A9			LD	[B+],#0	;	WITH A tC COUNT	
	OOAB			LD	[B+],#14			
	OOAD			LD	[B+],#O		100 MSEC PLUS	
	OOAF			LD	[B+],#14	0;	A LUP42 TIME	
349	00B1	9A80		LD	[B+],#08		TIMER PWM, NO OUT	
350	00B3	9B11		LD	[B-],#01	1 ;	ENABLE TMR INTRPT	
351	00B5	7C	1 A. A.	SBIT	TRUN,[B]	;	START TIMER	
352	00B6	210F		JMP	LUP42			
353			;					
354								
355								
356								
357			TELEPHO	NE KEY TAB	LE:			
358								
359			· • • • • • • • • • • • • • • • • • • •	E FORMAT:				
360			, 1601	PARAMETER	1. # 05	TOU PPP	Q TABLE VALUES	
361				PARAMETER			F LOW FREQ VALUES	
362			1					
363				PARAMETER			EQ TABLE VALUES	
			3	PARAMETER	4: DASE	ADDR. O	F HIGH FREQ VALUES	
364			;			•		
365			; KEY 1					
366	00B8			.BYTE	49,02D,7	,07C		
	0089							
	OOBA	07						
	OOBB	7C			1.1.1			
367			;					
368			; KEY 2					
369	OOBC	31		.BYTE	49,02D,1	9.083		
	OOBD							
	OOBE							
	OOBF							
370	5001	~~	;					
0.0			,					

TL/DD/10740-8

3

372	00C0 31				З	.BYTE	49,02D,23,096	and the provide states of the second states of the
072	00C1 20		•		ζ.,	DITE	49,020,23,098	
	00C2 17							· · · · · · · · · · · · · · · · · · ·
	00C3 96	et e de la companya d						1
373			;			*		
374	00C4 31	· •	, <b>;</b>	KEY	A	.BYTE	40 020 21 040	
575	0005 20					.DITE	49,02D,21,0AD	
	00C6 15							
_	00C7 AD						e	
376			;					
377	00C8 0B		;	KEY	4	. BYTE	11 OFF 7 07C	
570	00C9 5E					.DIIE	11,05E,7,07C	
	00CA 07							19 A.
	00CB 7C							
379 380			:	עתע	F			
	00CC 0B		;	KEY	D	.BYTE	11,05E,19,083	
	00CD 5E					DITE	11,036,19,003	
	00CE 13							
	00CF 83	• • • ·				* -		
382 383			:	* 11 4	~			11 e
	OODO OB		<b>-</b> - <b>-</b>	KEY	6	.BYTE	11,05E,23,096	· · · · ·
	00D1 5E					DIID	11,052,25,090	
	00D2 17							
~~-	00D3 96							
385 386			;	KEY	Ð			14. 14
	00D4 0B		;	V D I	D	.BYTE	11,05E,21,0AD	
	00D5 5E						11,000,21,000	
	00D6 15							
388	00D7 AD						•	
389			;	KEY	7	1.1		
	00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1.0	,			.BYTE	10,069,7,070	
	00D9 69							
	00DA 07							
391	OODB 7C							
392				KEY	8			
	OODC OA		,		•	.BYTE	10,069,19,083	
	00DD 69							
	00DE 13							
394	00DF 83		-					
395				KEY	9			
	00E0 0A		•		-	.BYTE	10,069,23,096	
	00E1 69						-	
	e tak							TL/DD/10740-9

3-60

			· • · · ·	
 ; 1	KEY (	C . Byte	10,069,21,0AD	
;;;	KEY	* .BYTE	9,073,7,083	
; 1	KEY	0 . Byte	9,073,19,07C	
;;;	KEY :	# .byte	9,073,23,096	
;;;	KEY	D .byte	9,073,21,0AD	a an an an an an Airsean an an Airsean
;;;;		an An tha An An		
;		.=00FF		

			· · · · · · · · · · · · · · · · · · ·			
414		· .	;			
415			· · ·			
416		00FF		.=00FF		
417			:			
418	OOFF	BCD01D	ÍNTRPT:	LD	PORTLD,#29	; BASE LINE VALUE
419	0102	DEEF		LD	B, #PSW	: 100 MSEC INTERRUPT
420	0104	9B00		LD	[B-],#0	FROM TIMER
421	0106	9E00		LD	[B],#O	; CLR PSW AND CNTRL
422	0108	DEFD		LD	B,#SP	; RESTORE STACK
423	010A	AE		LD	A,[B]	; POINTER (SP)
424	010B	8A		INC	Α	; TO ITS VALUE
425	010C	8A		INC	A	; BEFORE THE
426	010D	A6		X	A,[B]	; INTERRUPT
427	010E	8E		RET		; RETURN FROM
428						SUBROUTINE
429			;			
430						

00E2 17 00E3 96

399 00E4 0A 00E5 69 00E6 15 00E7 AD

402 00E8 09 00E9 73 00EA 07 00EB 83

405 00EC 09 00ED 73 00EE 13 00EF 7C

408 00F0 09 00F1 73 00F2 17 00F3 96

397 398

400 401

403 404

406 407

409 410 411 00F4 09 00F5 73 00F6 15 OOF7 AD

412 413

TL/DD/10740-10

3

435 436	; · · · · · · · · · · · · · · · · · · ·	S OF 42 COP840C INST LOOP IS 42 / 0.35795	RUCTION CYCLE TIMES 45 = 117 1/3 USEC
438       0110       AE         439       0111       8A         440       0112       57         441       0113       82         442       0114       64         443       0115       5A         444       0116       A6         443       0117       56         444       0118       84         447       0119       A4         448       011A       59         449       011B       A2         450       011C       AE         451       011D       8A         452       011E       55         453       011F       82         454       0120       64         455       0121       58         456       0122       A6         457       0123       54         458       0124       84         459       0125       A4         460       0126       59         461       0127       84         462       0128       A2         464       0128       A4         465       0124	ADD LAID LAID X LD INC LD IPEQ CLR LD X LD ADD X LAID LD ADD X LAID LAID JP	A B,#LFTBSZ A, [B] A B,#LFPTR A, [B] B,#LFTADR A, [B] B,#TEMP A, [B] A, [B] A B,#HFTBSZ A, [B] B,#HFTADR A, [B] B,#HFTADR A, [B] B,#TEMP A, [B] A,	INCREMENT LOW FREQ OFFSET POINTER TEST IF LFPTR BEYOND LIMIT REINITIALIZE LFPTR FOR NEXT TIME ADD PTR TO LO FREQ TABLE ADDRESS LOW FREQ COMPONENT RESULT TO TEMP INCREMENT HI FREQ OFFSET POINTER TEST IF HFPTR BEYOND LIMIT REINITIALIZE HFPTR FOR NEXT TIME ADD PTR TO HI FREQ TABLE ADDRESS HI FREQ COMPONENT ADD LOW FREQ VALUE RESULT TO PORT L EQUIVALENT OF SIX NOP'S TIMING LOOP OF 117 1/3 USEC
<ul> <li>468</li> <li>469</li> <li>470</li> <li>470</li> <li>470</li> <li>471</li> <li>471</li> <li>471</li> <li>472</li> <li>473</li> <li>474</li> <li>474</li> <li>475</li> <li>475</li></ul>		en e	TL/DD/10740-

	. FORM
	THE FREQUENCY APPROXIMATION IS EQUAL TO THE NUMBER OF CYCLES OF SINE WAVE DIVIDED BY THE TIME IN THE TOTAL NUMBER OF LUP42 CYCLES BEFORE THE REPETITION OF THE ROM TABLE. AS AN EXAMPLE, CONSIDER THE THREE CYCLES OF SINE WAVE AND 19 VALUES IN THE ASSOCIATED 1336 HZ ROM TABLE. THE 19 CYCLES OF LUP42 TIMES THE LUP42 TIME OF 117 1/3 USEC IS DIVIDED INTO THE THREE CYCLES OF SINE WAVE TO YIELD A VALUE OF 1345.69 HZ AS THE 1336 HZ APPROXIMATION.
	; ; THE VALUES IN THE ROM TABLES FOR THE DIMF SINE WAVES ; SHOULD WRAP AROUND END TO END IN EITHER DIRECTION TO ; FORM A SYMETRICAL LOOP. THE FIRST VALUE IN THE ROM ; TABLE REPRESENTS THE BASE LINE FOR THAT FREQUENCY.
	THE HIGH BAND DTMF FREQUENCIES HAVE A BASE LINE VALUE OF 16 AND A MAXIMUM VALUE OF 32. THE LOW BAND DTMF FREQUENCIES HAVE A BASE LINE VALUE OF 13 AND A MAXIMUM VALUE OF 26. THIS DIFFERENCE IN BASE LINE VALUES IS NECESSARY TO SATISFY THE REQUIREMENT OF THE HIGH BAND FREQUENCIES NEEDING A LEVEL 2 dB ABOVE THE LEVEL OF THE LOW BAND FREQUENCIES TO COMPENSATE FOR LOSSES IN TRANSMISSION. THE SUM OF THE TWO BASE LINE VALUES YIELDS A BASE LINE VALUE OF 29, WHILE THE SUM
	; OF THE TWO MAXIMUM VALUES YIELDS A MAXIMUM VALUE OF ; 58. Thus the SIX BIT DTMF OUTPUT FROM THE L PORT TO ; The Ladder Network ranges from 0 to 58, with a base ; Line value of 29.
•	; THE VALUES IN THE DTNF SINE WAVE TABLES ARE ; CALCULATED BY COMPUTING THE SINE VALUE AT THE ; APPROPIATE POINTS, SCALING THE SINE VALUE UP TO THE ; BASE LINE VALUE, AND THEN ADDING THE RESULT TO THE ; BASE LINE VALUE. THE FOLLOWING EXAMPLE WILL HELP TO ; CLARIFY THIS CALCULATION.
	CONSIDER THE THREE CYCLES OF SINE WAVE ACROSS 19 DATA POINTS FOR THE 1336 HZ DTMF HIGH BAND FREQUENCY. THE FIRST VALUE IN THE TABLE IS THE BASE LINE VALUE OF 16. WITH 2 PI RADIANS PER SINE WAVE CYCLE, THE SUCCEEDING VALUES IN THE TABLE REPRESENT THE SINE VALUES OF 1 X (6 PI / 19), 2 X (6 PI / 19), 3 X (6 PI / 19), , UP TO 18 X (6 PI / 19). LET US NOW CONSIDER THE SEVENTH AND EIGHTH VALUES IN THE TABLE, REPRESENTING THE SINE VALUES OF 6 X (6 PI / 19) AND 7 X (6 PI / 19) RESPECTIVELY. THE CALCULATIONS OF 16 X SIN [6 X (6 PI / 19)] AND 16 X SIN [7 X (6 PI / 19)] YIELD VALUES TINTEGER

3


522 523 524 525 526 526 527 528	•	GIVES VALUES OF - 5 AND 10. WHEN ADDED TO THE BASE LINE VALUE OF 16, THESE VALUES YIELD THE RESULTS 11 AND 26 FOR THE SEVENTH AND EIGHTH VALUES IN THE 1336 HZ DTMF TABLE. SYMMETRY IN THE LOOP OF 19 VALUES IN THE DTMF TABLE DICTATES THAT THE FOURTEENTH AND THIRTEENTH VALUES IN THE TABLE ARE 21 AND 6, REPRESENTING VALUES OF 5 AND - 10 FROM THE	
529 530 531 532 533 534 535 536 536 537 538 539 539 540		CALCULATIONS. THE AREA UNDER A HALF CYCLE OF SINE WAVE RELATIVE TO THE AREA OF THE SURROUNDING RECTANGLE IS 2/PI, WHERE PI RADIANS REPRESENT THE SINE WAVE HALF CYCLE. THIS SURROUNDING RECTANGLE HAS A LENGTH OF PI AND A HEIGHT OF 1, WITH THE HEIGHT REPRESENTING THE MAXIMUM SINE VALUE. CONSEQUENTLY, THE AREA OF THIS SURROUNDING RECTANGLE IS PI. THE INTEGRAL OF THE AREA UNDER THE HALF SINE WAVE FROM 0 TO PI IS EQUAL TO 2. THE RATIO OF 2/PI IS EQUAL TO 63.66 %, SO THAT THE TOTAL OF THE VALUES FOR EACH HALF SINE WAVE SHOULD APPROXIMATE	
540 542 543 544 545 546 546 547 548 549 550		63.65 % OF THE SUM OF THE MAX VALUES. THE MAXIMUM VALUES (RELATIVE TO THE BASE LINE) ARE 13 AND 16 RESPECTIVELY, FOR THE LOW AND HIGH BAND FREQUENCIES. LF697: 4 CYCLES OF SINE WAVE SPREAD ACROSS 49 TIMING LOOP (LUP42) CYCLES	
551 552 553 554		FREQ. = 4 / (49 X 117 1/3) = 695.73 HZ ERROR = (697 - 695.73) / 697 = - 0.18 %	
555 012 012 012 013 013 013 013 013 013 013 013 013 013	E 13 F 18 0 1A 1 19 2 14 3 0E 4 07 5 02 6 00	.BYTE 13,19,24,26,25,20,14,7,2,0 .BYTE 1,5,11,18,23,26,25,21,15,9	e e
013	D 19 DE 15	TL/DD/1	074(

013F OF .BYTE 3 0140 09 557 0141 03 3,0,1,4,10,16,22,25,26,23 0142 00 · . , 0143 01 0144 04 0145 OA 4 4 1 A 1 A 1 0146 10 0147 16 0148 19 0149 1A 014A 17 .BYTE 17,11,5,1,0,3,8,15,21,25 558 014B 11 014C 0B 014D 05 014E 01 014F 00 0150 03 0151 08 0152 OF 0153 15 0154 19 559 0155 1A . BYTE 26,24,19,12,6,1,0,2,7 0156 18 0157 13 0158 OC 0159 06 015A 01 015B 00 015C 02 015D 07 560 ; 561 562 ; LF770: 1 CYCLE OF SINE WAVE SPREAD 563 ACROSS 11 TIMING LOOP (LUP42) CYCLES : 564 ; FREQ. =  $1 / (11 \times 117 1/3) = 774.79 HZ$ 565 : ; : ERROR = (774.79 - 770) / 770 = + 0.62 % 566 567 1.4 568 015E OD .BYTE 13,20,25,26,23,17,9,3,0,1 015F 14 • ·. . . . 0160 19 0161 1A 0162 17 0163 11 0164 09 0165 03 0166 00 0167 01 569 0168 06 .BYTE 6 570 ; TL/DD/10740-14

571 572 573 574					LF852:	1 CYCLE	OF SINE WAVE SPREAD ACROSS 10 TIMING LOOP (LUP42)	CYCLES
575 576 577				:			1 / (10 X 117 1/3) = 852.27 HZ (852.27 - 852) / 852 = + 0.03	
	0169 0 016A 1 016B 1	15		:	,	. BYTE	13,21,25,26,21,13,5,1,0,5	
	016C 1 016D 1	L A						n an leiseanna 1916 - An Anna Anna Anna Anna Anna Anna Anna
	016E ( 016F ( 0170 (	DD D5		an di Ka			ал. Тай	•
	0171 ( 0172 (							1999) Maria
579 580				:	;			Та — ф
581 582 583					;	I CACTE	OF SINE WAVE SPREAD ACROSS 9 TIMING LOOP (LUP42) C	YCLES
584 585 586							1 / (9 X 117 1/3) = 946.97 HZ (946.97 - 941) / 941 = + 0.63	
	0173 0 0174 J			1	•	.BYTE	13,21,26,24,18,8,2,0,5	
	0175 J 0176 J							
	0177 J 0178 (	80						
	0179 ( 017A (	00						
588 589	017B (	5	5 . L <sup>EN</sup> .			1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		
590 591 592			i tana s St	:	:	1 CYCLE	OF SINE WAVE SPREAD Across 7 Timing Loop (Lup42) C	YCLES
593 594 595 596							1 / (7 X 117 1/3) = 1217.53 HZ (1217.53 - 1209) / 1209 = + 0	
	017C 1 017D 1				;	.BYTE	16,29,32,23,9,0,3	
	017E 2 017F 1	20						
	0180 ( 0181 (	00						
598	0182 (	)3			:			
								TL/DD/1074

9 0 1	HF1336:	3 CYCLE	S OF SINE WAVE SPREAD ACROSS 19 TIMING LOOP (LUP42) C	YCLES
- 2 3 4			: 3 / (19 X 117 1/3) = 1345.69 HZ : (1345.69 - 1336) / 1336 = + 0.	
5	;			
6 0183 10 0184 1D		.BYTE	16,29,31,19,4,0,11,26,32,24	•
0185 lF 0186 l3				
0187 04				
0188 00 0189 0B	*			
018A 1A				
018B 20 018C 18				
7 018D 08 018E 00		.BYTE	8,0,6,21,32,28,13,1,3	• • •
018F 06				
0190 15 0191 20				
0192 IC				
0193 OD 0194 Ol				
0195 03 8	;			
9	;			•
0 1	; HF1477: ;	4 CYCLE	S OF SINE WAVE SPREAD ACROSS 23 TIMING LOOP (LUP42) C	YCLES
2 3	;	EDEO -		
4	;		= 4 / (23 X 117 1/3) = 1482.21 H2 = (1482.21 - 1477) / 1477 = + 0.	
5 6 0196 10	;	BYTE	16,30,29,14,1,4,20,32,26,10	21 C
0197 IE				•
0198 1D 0199 OE			Υ	• .
019A 01 019B 04				
019C 14				
019D 20 019E 1A				
019F 0A 7 01A0 00		.BYTE	0,8,24,32,22,6,0,12,28,31	
01A1 08		.DITE	0,0,24,32,22,0,0,12,20,31	
01A2 18 01A3 20				
01A4 16				
01A5 06 01A6 00				
				TL/DD/10740-16

3



	. FORM
	DTMF KEYBOARD DECODE SUBROUTINE (KBRDEC)
	; ; KEYBOARD INPUT DATA IS IN ACCUMULATOR WITH A ; LOW TRUE FORMAT AS FOLLOWS: ; BITS 7 TO 4 : LOW TRUE COLUMN VALUE (E,D,B,7) ; BITS 3 TO 0 : LOW TRUE ROW VALUE (E,D,B,7)
	; ; ASSUMPTION MADE THAT COLUMN STROBES (LOW TRUE) ARE ; OUTPUT, WHILE ROW VALUES (LOW TRUE) ARE INPUT.
	; ; LOW TRUE COLUMN/ROW INPUT DIGIT IN ACCUMULATOR IS ; TRANSFORMED INTO A DTMF HEX DIGIT KEY VALUE
	TABLE LOOKUP TRANSFORMATION CHECKS FOR MULTIPLE KEYS, NO KEY, OR NO COLUMN SELECT, AND THEN PRODUCES A DTMF HEX DIGIT KEY VALUE WITH A BINARY FORMAT OF COCORRCC FOR A SINGLE KEY INPUT, WHERE - RR IS LOW BAND (LB) FREQUENCY SELECT - CC IS HIGH BAND (HB) FREQUENCY SELECT
	KBRDEC SUBROUTINE IS EXITED WITH A RETURN (RET) Command to indicate multiple keys, no key, or no column select
	; KBRDEC SUBROUTINE IS EXITED WITH A RETURN AND SKIP ; (RETSK) COMMAND TO INDICATE A SINGLE KEY ENTRY
0200	. = 0200
	: LOW TRUE TRANSLATION TABLE - ONLY E,D,B,7 ACCEPTABLE
0200 C0 0201 C0 0202 C0 0203 C0 0204 C0 0205 C0 0206 C0 0207 0C 0208 C0 0208 C0 0209 C0 0208 08 020C C0 020D 04 020F C0	.BYTE 0C0,0C0,0C0,0C0,0C0,0C0,0C0,0C0 .BYTE 0C0,0C0,0C0,8,0C0,4,0,0C0
	TL/DD/10740-18
	<i>,</i>

682 021D A4 683 021E 84 684 021E 930E		X LD AND SWAP LAID RC RRC RRC X AND LAID LAID LAID IFGT RET RETSK	A,#0F0 ; A ; A ; A ; A,[B] ; A,#0F ; A,[B] ; A,#0F ;	COLUMN/F EXTRACT LC & PUT IN 0000CC00 F SHIFT TABI TWO BITS 000000CC STORE RESS EXTRACT LC 0000RR00 F ADD TO PEC RETURN IF NO KEYS	NOW VALUE NOW TRUE COLUMN I LOWER NIBBLE REVALUE DOWN TO PRODUCE NUT NOW TRUE ROW ROM TABLE DDUCE 0000RRCC MULTIPLE KEYS, S, OR NO COLUMN O SKIP	
689 690						Υ.
691	···· · · · · · · · · · · · · · · · · ·	. END				
€11 -	and and a second se Second second	e e e e e e e e e e e e e e e e e e e	an a		TL/DD/1	0740-1
		- 19				•
			· · · · · ·	1. A.		
			5			ā.,
					• M.+	
	n ang tin taga t		a ser en			
	en og en eget støret og en er					.1
					n en farige Geographies Statute	
		`				

FINI         0066         FRLUP         00A0           HFTBSZ         000A         INTRPT         00FF         *           LFPTR         0005         LFTADR         0009            LUP         004D         LUP1         006C            PORTD         00DC         PORTGC         00D5            PORTLC         00D1         PORTLD         00D0	BYP2         0075         BYPA         0019           DTMFGP         0040         DTMFLP         008E           HFPTR         0007         HFTADR         000B           KBRDEC         0210         KDATA         0000           LFTBSZ         0008         LOOP         0006           LUP2         0078         LUP42         010F           PORTGD         00D4         PORTI         00D7           PSW         00EF         R0         00F0           R3         00F3         SP         00FD           TAULO         00EC         *         TEMP         0006           TRUN         0004         X         00FC         X

3

3-71

### Low Cost A/D Conversion Using COP800

### INTRODUCTION

Many microcontroller applications require a low cost analog to digital conversion. In most cases the controller applications do not need high accuracy and short conversion time.

This appnote describes a simple method for performing analog to digital conversion by reducing external elements and costs.

### PRINCIPLE OF A/D CONVERSION

The principle of the single slope conversion technique is to measure the time it takes for the RC network to charge up to the threshold level on the port pin, by using Timer T1 in the input capture mode. The cycle count obtained in Timer T1 can be converted into voltage, either by direct calculation or by using a suitable approximation.

Figure 1 shows the block diagram for the simple A/D conversion which measures the temperature.

### **BASIC CIRCUIT IMPLEMENTATION**

Usually most applications use a comparator to measure the time it takes for a RC network to charge up to the voltage level on the comparator input. To reduce cost, it is possible to switch both inputs as shown in *Figure 2*.

Port G3 is the Timer T1 input. Ports G2/G1 are general purpose I/O pins that can be configurated using the I/O configurations (push-pull output/tristate). All Port G pins are Schmitt Trigger inputs. R<sub>LIM</sub> is required to reduce the discharge current.

### GENERAL IMPLEMENTATION

The temperature is measured with a NTC which is linearized with a parallel resistor. Using a parallel resistor, a linearization in the range of 100 Kelvin can be reached. The value of the resistor can be calculated as follow:

$$R_P = R_{tm} * (B - 2T_m)/(B + 2T_m)$$

Rtm Value of the NTC at a medium temperature

T<sub>m</sub> Medium Temperature

B NTC-material constant

UNTC

Uptr

National Semiconductor Application Note 952 Robert Weiss




The linearization reduces the code, improves the accuracy and the tolerance of the NTC-R network (e.g. NTC =  $100 \ k\Omega \pm 10\%$ , R =  $12 \ k\Omega \pm 1\%$ , NTC//R  $\pm 2\%$ ). Using that method the useful range does not cover the whole operating temperature range of the NTC.


### **GENERAL ACCURACY CONSIDERATIONS**

Using a single slope A/D conversion the accuracy is dependent on the following parameters:

- Stability of the Clock frequency
- Time constant of the RC network
- Accuracy of the Schmitt Trigger level
- Non-linearity of the RC-network

Figure 3. The maximum failure that appears when a sawtooth is generated without using a current source. In the current application the maximum failure would be more than 15% without using methods for reducing the non-linearities of RC-network/NTC-network.






### FIGURE 3. Single Slope A/D Conversion

The maximum error occurs when the gradient of the exponential function (RC) equals the gradient of the straight line (counter).

To reduce the error that is caused by the non-linearity of the RC-network a offset should be added to the calculated value. The offset reduce the failure to the middle.

Further, the accuracy can be improved by using a relative measurement method. The following diagram shows the method.





### Measurement:

- Timer Capture mode: R<sub>CAL</sub> \* C is measured
- Timer Capture mode: R<sub>NTC//R</sub> \* C is measured Calculation:
  - --- Build the vertical-component (R<sub>TMIN</sub> R<sub>TMAX</sub>) of the triangle
  - Calculate the slope
  - Calculate the actual temperature

Using this method the accuracy is primarily dependent on the accuracy of  $R_{TMIN}$  and  $R_{TMAX}$  and independent of the stability of the system clock, the capacitor and the threshold of the Schmitt Trigger level. The variation of the capacitor only leads to variation of the resolution.

The following diagram shows the ideal resistance/temperature characteristic of a NTC which is linearized with a parallel resistor.






FIGURE 5. Resistance vs Temperature Characteristics



#### SOURCE CODE

Figure 7 shows the flow chart of the program.



AN-952

**AN-952** 

The following code is required to implement the function. It does not include the code for the Triplex LCD drive, and the second and the second second second second second second RAM = 17 Byte;ROM = 450 Byte; Optimization is possible about 50 byte if the B - pointer consistent is used! SECT REGPAGE REG 2 COUNTI: .DSB 1 COUNT2: .DSB 1 SECT BASEPAGE BASE ZL: .DSB 1 TEMPORARY .DSB 1 YL: ;TEMPORARY SECT RAMPAGE, RAM CALIBLO: .DSB 1 :CALIBRATION-VALUE CALIBHI: .DSB 1 

 NTCLO:
 .DSB 1

 NTCHI:
 .DSB 1

 TEMP:
 .DSB 2

 KORRL:
 .DSB 2

 COMPL:
 .DSB 1

 COMPH:
 .DSB 1

 ;NTC-VALUE ;TEMP.-VALUE CONTROL: DSB 1 ;STATUS REGISTER the second second second MAIN: LD SP,#06F ;INIT SPACKPOINTER ;DISCHARGE C (A/D-CONVERSION) JSR DISCH JSR CALB ;INIT CAPTURE MODE FOR UREF. MEASURMENT POLL: IFBIT 3,PORTGP ;POLL - MODE (TIO - PORT) JP CAL JP POLL CAL: LD B,#CALIBLO JSR CAPTH STOP TIMER, STORE CAPTURE VALUE JSR CALCR ;SLOPE IS CALCULATED ;DISCHARGE C (A/D-CONVERSION) NEW: JSR DISCH JSR NTC **:INIT CAPTURE MODEFOR UNTC MEASURMENT** POLL1: IFBIT 3, PORTGP POLL-MODE a and an and a second JP CAL1 JP POLL1 CAL1: LD B,#NTCLO JSR CAPTH ;STOP TIMER, STORE CAPTURE VAL JSR CALCN ;TEMPERATURE IS CALCULATED JSR DISCH ;DISCHARGE C (A/D-CONVERSION) JSR DCHECK ;REDUCE THE DISPLAY FLICKERING STOP TIMER, STORE CAPTURE VALUE ;TEMPERATURE IS CALCULATED JMP NEW .ENDSECT TL/DD/12075-9 A States and a

...... \*\*\*\*\*\*\*\*\* .SECT CODE1,ROM THIS ROUTINE IS REQUIRED TO REDUCE THE NOICE ON THE LINE AND THE ; DISPLAY FLICKERING. .SECT CODE1,ROM DCHECK: ;COMPARE TWO VALUES, IF EQUAL THEN LD A,CONTROL DISPLAY IT, OTHERWISE THE OLD VALUE XOR A,#080 JS DISPLAYED X A,CONTROL **IFBIT 7,CONTROL** JSR SAVE ;TEMP. SAVE JSR COMP :COMPARE RET : HANDLER FOR CAPTURE MODE CAPTH: RBIT TPND, PSW RESET TIMER PENDING RBIT TRUN, PSW STOP TIMER LD A,#0FF SC SUBC A.TAULO X A,[B+] STORE THE CAPTURED VALUE LD A,#0FF SUBC A.TAUHI X A,[B+] STORE THE CAPTURED VALUE RET : CALIBRATION SUBROUTINE, UREF IS MEASURED CALB: RBIT 3.PORTGD **RBIT 3, PORTGC** ;TRISTATE TIO LD PORTCD,#00 LD PORTCC,#00 ;TRISTATE PORT C T1CAP HIGH ;INIT CAPTURE MODE, HIGH SENSITIVE (MACRO) LD B,#CALIBLO SBIT 0, PORTCD ;CONFIGURE C0 TO OUTPUT HIGH SBIT 0, PORTCC ;CHARGE CAP. SBIT TRUN, CNTRL ;START TIMER CAPTURE MODE RET ·\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* ; NTC SUBROUTINE, UNTC IS MEASURED NTC: **RBIT 3, PORTGD** TRISTAT TIO **RBIT 3, PORTGC** LD PORTCD,#00 LD PORTCC,#00 :TRISTATE PORT C ;INIT CAPTURE MODE, HIGH SENSITIVE (MACRO) TICAP HIGH LD B.#NTCLO SBIT 1, PORTCD ;CONFIGURE C1 TO OUTPUT HIGH SBIT 1, PORTCC ;CHARGE CAP. SBIT TRUN, CNTRL ; START TIMER CAPTURE MODE RET ·\*\*\*\*\*\*\*\*\*\*\*

TL/DD/12075-10

DISCHARGE - ROUTINE				1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		
DISCH:						
LD PORTCD,#000					n an	
LD PORTCC,#000						
RBIT TIO.PORTGD	;DISCHARGE CAP.					
SBIT TIO, PORTGC	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					a. 1
LD COUNT1,#H(500)	DISCHARGE TIME	7 A		e		
LD COUNT2,#L(500)	,DIGOININGE INID		,		· · · · ·	
JSR C1	DELAY ROUTINE FO	R DISCHARGE	TIME			
RET				1	1. S. S.	
***************************************	****	*****	*****	***	i stati	
, THIS SUBROUTINE CALCU					• •	
THE FOLLOWING CALCUL						
;KORR=CALIB/11KOHM (RC				1	• • •	
;KORR=KORR*2,8KOHM (T=		8KOHM)	an a			·
;CALIB=CALIB-KORR		,	1. A.			
	NGE=80 DEGREE,100-2	20), SLOPE IS C	ALCULAT	ED	20 A.	
CALCR:					ار. موجد رومی از م	
KORR=CALIB/11KOHM		a sang ang				
LD ZL,#L(110)						
LD ZL+1,#H(110)						
LD A,CALIBLO		1111				
X A,YL						
LD A,CALIBHI	1		$(x_1, \dots, x_n) \in \mathcal{X}_n$	a	1	
X A,YL+1			•		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
JSR DIVBIN16	SUBROUTINE BINAR		IT BY 16 P	лт		
LD A.YL	,50DR00THL DHAR				4	
X A,KORRL					· · · ·	
A A, NORNL	*****	*****	*****	***		
, :KORR=KORR*28	a di di ten di M		e.,	2.1		
LD A,KORRL					ta in taria	
X A,ZL		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	·	· •••	
LD A,#28			6.1	111	Set in the second	
LD A,#28 X A.YL		(16.5) = (1.5) = (1.5)		100	$(x_1, \dots, x_{n-1}) \in \mathcal{O}_{n-1}$	
JSR MULBIN8	SUBROUTINE MULT	IPLY TWO 8 BI	TVALUES			
LD A,YL	SOBIO TINE MOLT			11454	• •	
X A,KORRL						
LD A,YL+1						
X A, KORRL+1			•		and the second	
A A, NOKKL+1	******	****	******	**		
;KORR=CALIB-KORR				5. A.		
LD B,#CALIBLO	and the second		:			
LD B,#CALIBLO						,
LD A,[B+] SC				:		
			1	e de la composition	1	
SUBC A,KORRL		jen de la			a second and a	
X A,KORRL						
LD A,[B]						DD

SUBC A,KORRL+1		
X A.KORRL+1	*******	
; DIV=KORR/80	· · · · · · · · · · · · · · · · · · ·	
	$\mathcal{L} = \{ (x_1, y_2) \in \mathcal{M} : (x_1, y_2) \in $	A State States
LD ZL+1,#H(80)		
LD A,KORRL		
X A,YL		
LD A,KORRL+1 X A,YL+1		<u></u>
JSR DIVBIN16	SUBROUTINE BINARY DIVIDE 16 BIT BY 16 BIT	
LD A,YL		
X A,DIV		
RET	*******	
THIS SUBROUTINE CALC	ULATES THE TEMPERATURE	
;THE FOLLOWING CALCU		$A_{1}$ $A_{2}$
;TEMP=CALIB-NTC	(a) A set of the se	й — й С
;TEMP=TEMP/DIV		
;ADD OFFSET 20 DEGREE ;CONVERSION FROM HEX		the second se
	·*************************************	an an Anna Anna Anna An Anna Anna Anna A
, ;TEMP=CALIB-NTC		1. A
CALCN: LD B,#CALIBLO		1.1
LD A,[B+]		
SC SUBC A NITCLO		
SUBC A,NTCLO X A,TEMP		
LD A.[B]		
SUBC A,NTCHI		
IFNC		
JMP ERR		
X A,TEMP+1 •************************************	******	
, ;TEMP=TEMP/DIV		
LD A,TEMP		
X A,YL		
LD A, TEMP+1		
X A,YL+1 LD A.DIV		
X A,ZL		
CLRA		
X A.ZL+1		
JSR DIVBIN16 LD A.YL	SUBROUTINE BINARY DIVIDE 16 BIT BY 16 BIT	
ADD A.#20	ADD TEMPERATURE OFFSET	
IFGT A,#56	;IF TEMPERATURE IS HIGER THAN 56 DEGREE T	HEN
JSR CORR	ADD CORRECTION. OFFSET	
**************************************	**********	
		TL/DD/12075-12

3

AN-952

AN-952

			***************************************	
,nex	X A,Z	CONVERSIO	An An an	
	LD A,			1
	IFGT A	4,#100	;IF TEMPERATURE IS MORE THAN 100 DEGREE THEN	
	JP ER		;ERROR	a di seri se di seri di
		NBCD BCDLO	SUBROUTINE BINARY TO BCD CONVERSION;	
	X A,T			
		BCDLO+1		
		EMP+1	$(1, \dots, n_{n}) \in \{1, \dots, n_{n}\}$ is the set of the set	a dae di tara
	RET			
EKK:	LD A, X A,1		ERROR MESSAGE IS DISPLAYED	
	CLR A		and the second	
		TEMP+1		and a sub-
	RET			$p = 2\pi M_{\rm eff} T_{\rm eff} + 2\pi M_{\rm eff}$
			******	ter de la terre-
COMP	SC SC	A,COMPL	;IF THE LAST BOTH MEASURMENTS ARE EQUAL ;THEN DISPLAY	1
		A,TEMP		i Angela Si setta an internationalistica
	IFEQ		an an barran an ann an Aonaichtean an Aonaichtean an Aonaichtean an Aonaichtean an Aonaichtean an Aonaichtean a An ann an Aonaichtean a	
	JP	DISPLAY		and the second second
	RET		;OTHERWISE DISPLAY THE OLD VALUE	
DISPL		A,TEMP		
	X LD	A,PB+2 A,TEMP+1		
M1:	x	A,PB+3		
	JSR		;UPDATE THE DISPLAY	
	JSR	DEL	;DELAY TIME	a da
ala ala ata ata ata ata	RET		******	
SAVE:			;TEMPORARY SAVE	
	x		<ul> <li>A DAVIS OF AN ADVECTOR AND ADVECTOR AND ADVECTOR AND ADVECTOR ADVE ADVECTOR ADVECTOR AD ADVECTOR ADVECTOR A</li></ul>	
	LD	A,TEMP+1		1
	x	A,COMPH		
	RET	*****	******	
,				TL/DD/12075-1
				12/00/120/5-1
				and a second
			地方の ゆうし デモー しゅうれい 原始 初したり	
			가 가지 않는 것 수 있는 것 수 있는 것 수 있는 것 수 있는 것 이 가지 않는 것 수 있는 것 수 있 가지 않는 것 수 있는 것 가지 않는 것 수 있는 것	
				· ·
1				
				×



## Section 4 Non-Volatile Memory

.



## **Section 4 Contents**

NAND FLASH	
NM29N16 16 MBit (2M x 8-Bit) CMOS NAND FLASH E <sup>2</sup> PROM	4-3
NM29A040 4-Mbit CMOS Serial FLASH E <sup>2</sup> PROM	4-34
LOW VOLTAGE EEPROMS	
NM28C64/NM28C64L/NM28C64A 64K (8K x 8) Parallel Extended Voltage Range CMOS	
EEPROMs	4-45
NM24C02L/NM24C04L/NM24C08L/NM24C16L 2K-/4K-/8K-/16K-Bit Serial	
EEPROMs (I <sup>2</sup> C Synchronous 2-Wire Bus)	4-54
NM93C06L/NM93C46L/NM93C56L/NM93C66L 256-/1024-/2048-/4096-Bit Serial	
EEPROMs with Extended Voltage (2.0V to 5.5V) (MICROWIRE Bus Interface)	4-66
LOW VOLTAGE EEPROM APPLICATION NOTES	
AB-15 Protecting Data in Serial EEPROMs	4-75
AN-338 Designing with the NM93C06: A Versatile Simple to Use EEPROM	4-77
AN-423 The NM93C46—An Amazing Device	4-83
AN-758 Using National's MICROWIRE EEPROM	4-86
AN-794 Using an EEPROM-I <sup>2</sup> C Interface NM24C02/03/04/05/08/09/16/17	4-97
AN-822 Enhancing the Performance of Serial CMOS EEPROMs	4-106
AN-841 Software for Interfacing the COP800 Family Microcontrollers to National's	
MICROWIRE EEPROMs	4-116
AN-870 Upgrade to National's Wide Voltage Range, Zero Standby Current EEPROMs	4-122
AN-910 Interfacing the NM29N16 in a Microcontroller Environment	4-124
AN-921 National's Flash Memories—Hardware Design Guides	4-134
AN-922 NAND Flash Operation	4-143

National Semiconductor

## NM29N16 16 MBit (2M x 8 Bit) CMOS NAND FLASH E<sup>2</sup>PROM

### **General Description**

The NM29N16 is a 16 Mbit (2 Mbyte) NAND FLASH. The device is organized as an array of 512 blocks, each consisting of 16 pages. Each page contains 264 bytes. All commands and data are sent through eight I/O pins. To read data, a page is first transferred out of the array to an on-chip buffer. Sending successive read pulses (RE low) reads out successive bytes of data. The erase operation is implemented in either a single block (4 kbytes) or on multiple blocks at the same time. Programming the device requires sending address and data information to the on-board buffer and then issuing the program command. Typical program time for 264 bytes is 400  $\mu$ s. All erase and program operations are internally timed.

The NM29N16 incorporates a number of features that make it ideal for portable applications requiring high density storage. These features include single 5V operation, high read/ write endurance (250k cycle), and low current operation (15 mA during reads). The device comes in a TSOP Type II package which meets the requirements of PCMCIA cards. The NM29N16 is suited for numerrious applications such as Solid State Drives (SSD), Audio Recording, and Image Storage for digital cameras.

#### Features


- Single 5V ±5% power supply
- Write/Erase endurance of 250,000 cycles, target of 1,000,000 cycles
- Fast Erase/Program Times
  - Average Program Time of 400 µs/264 bytes
  - Typical Block Erase Time of 6 ms
- Organized as 512 blocks, each consisting of 16 pages of 264 bytes
  - Read/Program in pages of 264 bytes
  - Erase in Blocks of 4 kbytes
- High Performance Read Access times
  - Initial 25 µs page transfer
  - Sequential 80 ns access
- Low Operating Current
  - Typical Read current of 15 mA
  - Typical Program current of 40 mA
  - --- Typical Erase current of 20 mA
  - --- Standby current less than 100 µA (CMOS)


-Reset

-Suspend/Resume

-Status Read

- Command Register for Mode Control:
  - Read
  - Auto Page Program
  - Auto Block Erase
  - Auto Multi-Block Erase
- 400 mil TSOP Type II Package
- JEDEC standard pinout





## Number of Valid Blocks (1)

NM29N16

Symbol	Parameter		Units		
Symbol	Parameter	Min	Тур	Max	Units
N <sub>VB</sub>	Valid Block Number	502	508	512	Blocks

Note 1: The NM29N16S/R may include unusable blocks. Refer to notification (17) toward the end of this document.

### **Capacitance**<sup>\*</sup> ( $T_A = +25^{\circ}C$ , f = 1 MHz)

Symbol	Parameter	Condition	Min	Туре	Max	Units
C <sub>IN</sub>	Input	$V_{IN} = 0V$		5	10	pF
COUT	Output	$V_{OUT} = 0V$		5	10	pF

\*This parameter is periodically sampled and is not 100% tested

## NM29N16

## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.6V to 7.0V
-0.6V to 7.0V
$-0.6V$ to V <sub>CC</sub> $\pm 0.5V$ ( $\leq$ 7V)
0.5W
) (10 seconds) 260°C
-55°C to 150°C
-25°C to 85°C

## Recommended Operating Conditions

	Min	Тур	Max	Units
Power Supply (V <sub>CC</sub> )	4.75	5.0	5.25	V
High Level Input Voltage (VIH)	2.4		$V_{CC}$ + 0.5	V
Low Level Input Voltage (VIL)	-0.3*		0.6	v
<ul> <li>-2V (Pulse Width &lt; 20 ns)</li> </ul>				

#### **DC Operating Characteristics** ( $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ )

Symbol	Parameter	Conditions		Min	Тур	Max	Units
· ILI	Input Leakage Current	$V_{IN} = 0V$ to $V_{CC}$				±10	μA
ILO	Output Leakage Current	$V_{OUT} = 0.4V$ to	V <sub>CC</sub>			±10	μΑ
ICC01	Operating Current (Serial Read)	$\overline{CE} = V_{IL}$	t <sub>CYCLE</sub> = 80 ns		15	30	mA
ICC02	Operating Current (Serial Read)	I <sub>OUT</sub> = 0 mA	$t_{CYCLE} = 1 \ \mu s$			5	mA
I <sub>CC03</sub>	Operating Current (Command Input)	t <sub>CYCLE</sub> = 80 ns			15	30	mA
ICC04	Operating Current (Data Input)	t <sub>CYCLE</sub> = 80 ns			50	80	mA
ICC05	Operating Current (Address Input)	t <sub>CYCLE</sub> = 80 ns			15	30	mA
ICC06	Operating Current (Register Read)	t <sub>CYCLE</sub> = 80 ns			15	30	mA
ICC07	Programming Current				40	70	mA
I <sub>CC08</sub>	Erasing Current				20	45	mA
ICCS1	Standby Current	$\overline{CE} = V_{IH}$	·			1	mA
I <sub>CCS2</sub>	Standby Current	$\overline{CE} = V_{CC} - 0.2$	2V			100	μA
VOH	High Level Output Voltage	I <sub>OH</sub> = -400 μA		2.4			v
VOL	Low Level Output Voltage	I <sub>OL</sub> = 2.1 mA		2		0.4	· V
IOL(R/B)	Output Current of (R/B) Pin	$V_{OL} = 0.4V$			10		mÄ

## **Pin Functions**

The NM29N16 is a sequential access memory which utilizes time sharing input of address and data information.

**Command Latch Enable: CLE** The CLE input signal is used to control the input of commands into the internal command register. The command is latched into the command register from the I/O port at the rising edge of the  $\overline{\text{WE}}$  signal while CLE is high.

Address Latch Enable: ALE The ALE signal is used to control the input of either address information or input data into the internal address/data register. Address information is latched at the rising edge of WE if ALE is high. Input data is latched if ALE is low.

**Chip Enable :**  $\overline{CE}$  The device goes into a low power standby mode during a read operation when  $\overline{CE}$  goes high. The  $\overline{CE}$  signal is ignored when the device is in a busy state (R/ $\overline{B}$ = L) such as during a program or erase operation and will not go into standby mode if a  $\overline{CE}$  high signal is input.

Write Enable :  $\overline{\text{WE}}$  The  $\overline{\text{WE}}$  signal is used to strobe data into the I/O port.

**Read Enable:**  $\overrightarrow{RE}$  The  $\overrightarrow{RE}$  signal strobes data output. Data is available t<sub>REA</sub> after the falling edge of  $\overrightarrow{RE}$ . The internal column address counter is also incremented (Address + 1) with this falling edge.

**I/O Port: I/O 1–8** The I/O 1–8 pins are used as the port for transferring address, command and input/output data information to or from the device.

Write Protect :  $\overline{WP}$  The  $\overline{WP}$  signal is used to protect the device from inadvertent programming or erasing. The internal voltage regulator is reset when  $\overline{WP}$  is low. This signal is usually used for protecting the data during the power on/off sequence when the input signals are invalid.

**Ready/Busy:** R/B The R/B output signal is used to indicate the operating condition of the device. The R/B signal is in a busy state (R/B = L) during the program, erase or read operations and will return to a ready state (R/B = H) after completion. The output buffer of this signal is an open drain.


## **AC Test Conditions**

Input Level	2.4V/0.4V
Input Comparison Level	2.2V/0.8V
Output Data Comparison Level	2.0V/0.8V
Output Load	1TTL & CL (100 pF)

## AC Electrical Characteristics ( $T_A = -25^{\circ}C$ to $85^{\circ}C$ , $V_{CC} = 5V + 5\%$ )

Symbol	Parameter	Min	Max	Unit	Notes
t <sub>CLS</sub>	CLE Setup Time	20		ns	
t <sub>CLH</sub>	CLE Hold Time	40		ns	-
tcs	CE Setup Time	20		ns	
t <sub>CH</sub>	CE Hold Time	40 ·		ns	
twp	Write Pulse Width	40		ns	
tALS	ALE Setup Time	20		ns	. 1º .
tALH	ALE Hold Time	40	•	ns	÷.,
t <sub>DS</sub>	Data Setup Time	30		ns	
t <sub>DH</sub>	Data Hold Time	20	4.17	ns	. 1
twc	Write Cycle Time	80		ns	(1)
twн	WE High Hold Time	20		ns	
t <sub>RR</sub> · · ·	Ready to RE Falling Edge	20		ns	
t <sub>RC</sub>	Read Cycle Time	80		ns	
tREA	RE Access Time (Serial Data Access)		48	ns	• •
<sup>t</sup> CEH	CE High Time at the Last Address in Serial Read Cycle	300		ns	(3)
	RE Access Time (ID Read)		90	ns	
tRHZ	RE High to Output High Impedance	5	20	ns	· -
tCHZ	CE High to Output High Impedance		30	ns	
tREH	RE High Hold Time	20		ns	• · ·
t <sub>IR</sub>	Output High Impedance to RE Rising Edge	0		ns	
t <sub>RSTO</sub>	RE Access Time (Status Read)		48	ns	t far
tcsto	CE Access Time (Status Read)		60	ns	
tRHW	RE High to WE Low	0		ns	
twhc	WE High to CE Low	50		ns	
twhR	WE High to RE Low	50	11 A.	ns	
t <sub>AR1</sub>	ALE Low to RE Low (Address Register Read, ID Read)	250		ns	
tCR	CE Low to RE Low (Address Register Read, ID Read)	250		ns	1. J. 145
t <sub>R</sub>	Memory Cell Array to Starting Address		25	μs	
twB	WE High to Busy		200	ns	
t <sub>AR2</sub>	ALE Low to RE low (Read Cycle)	150		ns	
t <sub>RB</sub>	RE Last Clock Rising Edge to Busy (At Sequential Read)		200	ns	e la transie
tCRY	CE High to Ready (in case of interception by CE at Read Mode)	· · ·	100 + tr(R/B)	ns	(2)

1.1



### Programming and Erasing Characteristic (T<sub>A</sub> = -25°C to + 85°C, V<sub>CC</sub> = 5V ±5%)

Symbol	Parameter	Min	Тур	Max	Unit	Notes
t <sub>PROG</sub>	Average Programming Time		300-1000	5000	μs	
N	Divided Number on Same Page			10	Cycles	(1)
<b>t</b> BERASE	Block Erasing Time	6	6	110	ms	
t <sub>MBERASE</sub>	Multi-Block Erasing Time	6-12	6-12	150	ms	(2)
t <sub>SR</sub>	Suspend Input to Ready			2	ms	
N <sub>W/E</sub>	Number Write/Erase Cycles		2.5 x 10 <sup>5</sup>	1	Cycles	


Note 1: Refer to the notification (16) toward the end of this document

Note 2: t<sub>MBERASE</sub> depends on the number of blocks to be erased (min 6 ms + 15 µs x Erase block number)

# NM29N16

#### Schematic Cell Layout and Address Assignment


Programming is done in page units of 264 Bytes while the erase operation is carried out in blocks of 4 kBytes.



A page consists of 264 bytes in which 256 bytes are for main memory and 8 bytes are for redundancy or other uses. 1 page = 264 bytes

1 Block = 264 bytes x 16 pages = (4k + 128) bytes Total device density = (264 bytes) x (16 pages) x (512 block) = 17.3 MBits (2.162 MBits)

The address is acquired through the I/O port using three consecutive clock cycles as shown in Table I.



#### TABLE I. Addressing

	I/0 <sub>1</sub>	1/0 <sub>2</sub>	1/03	1/04	1/05	I/O <sub>6</sub>	1/07	I/O <sub>8</sub>
First Cycle	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A7
Second Cycle	A <sub>8</sub>	Ag	A <sub>10</sub>	A <sub>11</sub>	A <sub>12</sub>	A <sub>13</sub>	A <sub>14</sub>	A <sub>15</sub>
Third Cycle	A <sub>16</sub>	A <sub>17</sub>	A <sub>18</sub>	A <sub>19</sub>	A <sub>20</sub>	*L	*L	*L

: Byte (Column) Address  $A_0 - A_7$ A8-A11 : Page Address in Block A12-A20 : Block Address

\* I/O 6-8 at the third cycle must be set low

#### **Operation Mode:** Logic and Command Tables

The operation modes such as Program, Erase, Read, Erase Suspend, and Reset are controlled by the twelve different command operations shown in Table III. The Address, Command Input and Data Input/Output are controlled by the CLE, ALE, CE, WE, RE and  $\overline{WP}$  signals as shown in Table II.


TABLE II. Logic Table						1999 - 1999 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
	CLE	ALE	CE	WE	RE	WP
Command Input	H.	L	L	1	н	*
Data Input	L	L	L	_ <b>↑</b> _	н	*
Address Input	L	Γ. Η	L	1	н	*
Address Output	L	H	Ľ	н	↓ ↓	*
Serial Data Output	Ľ	L	L	H	Ļ	*
During Programming (Busy)	*:	*	*	*	. *	н
During Erasing (Busy)	*	*	*	*	*	н
Program, Erase Inhibit	*	*	*	*	*	L

H: VIH, L: VIL \*: VIH or VIL

#### **Operation Mode:** Logic and Command Tables (Continued)

#### TABLE III. Command Table (HEX Data)

	First Cycle	Second Cycle	Acceptable Command During Busy
Sequential Data Input	80		
Read Mode (1)	00		
Read Mode (2)	50		
Reset	FF		Yes
Auto Program	10		
Auto Block Erase	60	D0	· · · · · · · · · · · · · · · · · · ·
Auto Multi Block Erase	6060	D0	
Suspend in Erasing	B0		Yes
Resume	D0		
Status Read	70		Yes
Register Read	E0		
ID Read	90		· · ·



Once the device is set into Read mode by "00H" or "50H" command, additional Read commands are not needed for sequential page read operations. Table III shows the operation mode for Reads.


TABLE IV. Operation Mode for Reads

	CLE	ALE	CE	WE	RE	I/O <sub>1</sub> -I/O <sub>8</sub>	Power
Read Mode	L	L	L	Η	L	Data Output	Active
Output Deselect	L	L	L	Н	н	High Impedance	Active
Standby	L	L	н	н	*.	High Impedance	Standby

## **Device Operation**

#### READ MODE (1)


The Read mode (1) is set by issuing a "00H" command to the command register. Refer to Figure 2 below for timing details and block diagram.



### **Device Operation** (Continued)

#### **READ MODE (2)**

The Read mode (2) is the same timing as Read mode (1) but it is used to access information in the extra 8 byte redundancy area of the page. The starting pointer is therefore assigned between byte 256 and 263.



### **Device Operation** (Continued)

#### STATUS READ


The NM29N16S/R automatically implements the execution and verification of the program and erase operations. The status read function is used to monitor the Ready/Busy status of the device, determines the pass/fail result of a program or erase operation, and determines if the device is in a suspend or protect mode. The device status is output through the I/O port using the RE clock after a "70H" command input. The resulting information is outlined in Table V.

TABLE V. St	atus Output	Table
-------------	-------------	-------

	Status	Output				
1/01	Pass/Fail	Pass: "0"	Fail : "1"			
1/0 2	Not Used	"0"				
1/03	Not Used	"0"				
1/04	Not Used	"0"				
1/0 5	Not Used	"0"				
1/06	. Suspend	Suspended: "1"	Not suspended: "0"			
1/07	Ready/Busy	Ready: "1"	Busy: "0"			
1/08	Write Protect	Protect: "0"	Not Protect: "I"			


The Pass/Fail status in I/O 1 is only valid when the device is in the Ready state. The device will always indicate a Pass status while in the Busy state at Read mode.

Application example with multiple devices is shown in Figure 5 below.




#### FIGURE 5. Status Read Timing Application Example


Note: If the R/B pin signals of multiple devices are common-wired as shown in the diagram, the status Read function can be used to determine the status of each individually selected device.



**NM29N16** 


blocks before issuing the "DOH" command to start the erase operation. The length of the erase busy period will depend upon the number of blocks. The command sequence is shown as follows:






4-13

ü








4


## **Timing Diagrams**














4




Sequential Read Timing



**Auto Program Timing Chart** 







4-21


4


## Timing Diagrams (Continued)





4





4-25

4

### Supplementary Device Operation

#### (1) PROHIBITION OF UNSPECIFIED COMMANDS

The operation commands are listed in Table III. Data input as a command other than the specified commands in Table III is prohibited. Stored data may be corrupted if an unspecified command is entered during the command cycle.

#### (2) POINTER CONTROL FOR "00H", "50H"

The NM29N16S/R has two read modes to set the destination of the pointer in either the main memory area of a page or the redundancy area. The pointer can be designated at any location between 0 and 255 in read mode (1) and between 256 and 263 in read mode (2). *Figure 17* shows the block diagram of their operations.




FIGURE 17. Pointer Control

The pointer is set to region "A" by the "00H" command and to region "B" by the "50H" command. (Example)

The "00H" command needs to be input to set the pointer back to region "A" when the pointer exists in region "B".





FIGURE 18. Example for Pointer Set

## (3) ACCEPTABLE COMMANDS AFTER SERIAL INPUT COMMAND OF "80H"

Once the serial input command ("80H") is input, do not input any command other than the program execution command ("10H") or the reset command ("FFH") during programming.




#### Supplementary Device Operation (Continued) (4) STATUS READ DURING READ OPERATION COMMAND 00 70 CF WE R/B RE N ADDRESS STATUS READ COMMAND STATUS STATUS OUTPUT INPUT READ

NM29N16

The device status can be read out by inputting the status read command "70H" during the read mode. Once the device is set to the status read mode after the "70H" command input, the device does not return to the read mode. Therefore, the status read during the read operation is prohibited. However, when the read command "00H" is input during [A], the status mode is reset, then the device returns to the read mode. In this case, the data output starts from N address without address input.

#### (5) SUSPEND COMMAND "B0H"

The following issues need to be observed when the device is interrupted by a "B0H" command during block erasing.



Although the device status changes from busy to ready after "BOH" is input, the following two cases cannot be recognized.

- After a "B0H" command input, Busy -> Ready

- After an erase operation is finished with "D0H", Busy  $\rightarrow$  Ready


Therefore, the device status needs to be checked to see whether or not the "B0H" command has been accepted by issuing a "70H" command after the device goes to ready.

The device responds as follows when a "D0H" command (Resume) is input instead of "70H".

- "B0H" has been accepted : Erase operation is executed. (The device is busy.)
- --- "B0H" has not been accepted. (Erase operation has been completed) : "D0H" command cannot be accepted. (The device is in ready.)

Each case above is confirmed by monitoring the  $R/\overline{B}$  signal.

#### (6) PROGRAM FAIL



When the programming result for the page address M is "Fail", do not try to program the page to address N in another block Because the previous input data is lost, the same sequence of "80H" command, address and data input is necessary.


TL/D/11915-53

## **NM29N16**

## Supplementary Device Operation (Continued)

#### (7) DATA TRANSFER

The data in page Address M cannot be automatically transferred to page address N. If the following sequence is executed, the data will be inverted (i.e., "1" data will become "0" and "0" will become "1").




4. 1. 2. 21

## NM29N16

## Supplementary Device Operation (Continued)

#### (11) R/B: TERMINATION FOR THE READY/BUSY PIN (R/B)

A pull-up resistor needs to be used for termination because the  $R/\overline{B}$  buffer consists of an open drain circuit.



#### (13) POWER ON/OFF SEQUENCE

The WP signal is useful for protecting against data corruption at power on/off. The following timing is recommended:






FIGURE 24. NM29N16 Power On/Off Sequence






4

# Supplementary Device Operation (Continued)


#### (17) BAD BLOCK IDENTIFICATION

The NM29N16 may contain unusable blocks. To simplify identification, usable or good blocks leave the factory in the erased state. On initial power up (after board assembly), reading all the bytes in a usable block will result in FFH being read out. Unusable or bad blocks will read out some data other than FFH. These blocks should be mapped out of the system and not used. The valid number of blocks is as follows:

	Min	Тур	Max	Unit
Number of good blocks	502	508	512	Block



C: Checkboard Pattern, AAH



# NM29N16


# Supplementary Device Operation (Continued)

#### (18) ERROR IN PROGRAM OR ERASE OPERATION (FAIL AT STATUS READ)

The device may fail during a program or erase operation due to exceeding write/erase cycle limits, for example. The following system architecture will enable high system reliability if a failure occurs:

#### Program

When the error happens in Block A, try to reprogram the data into another Block B by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a "bad block" table or other appropriate scheme).



#### Erase

When the error occurs after an erase operation, prevent future accesses to this bad block (again by creating a table within the system or other appropriate scheme).

National Semiconductor

# NM29A040 4-Mbit CMOS Serial FLASH E<sup>2</sup>PROM

# **General Description**

The NM29A040 is a 4-Mbit Flash memory designed with a MICROWIRE™ serial interface. All of the features of the device are designed to provide the most cost effective solution for applications requiring low bandwidth file storage. Examples of these applications include digital answering machines and personal digital recorders (digital audio) or FAX and digital scanners (digital imaging). The Serial Flash requires only a single 5V power supply, has a small erase block size (4 kbytes) and a low EMI serial interface.

The NM29A040 has been designed to work seamlessly with National's CompactRISCTM family (e.g. NSAM266). In this manner National is able to provide the complete system solution to digital audio recording (processor, CODEC, Flash memory, software) or digital imaging.


#### Features

- Single 5V ±10% power supply
- 4 kbyte erase block
- Organized as 128 Blocks per 4-Mbit Device
   128 pages per block

PRELIMINARY


- 32 bytes per page (256 bits)
- MICROWIRE™ compatible interface
- Low operating current (typical)
  - 5 mA read current
  - 15 mA write current
  - 10 mA erase current
  - 5 μA standby current
- Target 100k write/erase cycle endurance
- Offered in PLCC and SOIC packages

# **Block Diagram**



# NM29A040

# **Connection Diagrams**



#### Small Outline Package (M)

v <sub>ss</sub> –	1	28	- v <sub>cc</sub>
NC -	2	27	- NC
NC -	3	26	— NC
cs –	4	25	- NC
sк —	5	24	- NC
DI —	6	23	— NC
D0 —	7	22	— NC
NC -	8	21	- NC
NC —	9	20	- NC
NC -	10	19	- NC
NC —	11	18	- NC
NC -	12	17	— NC
NC —	13	16	— NC
NC —	14	15	— NC

NS Package Number MA28A

#### **Pin Assignments**

	-
DO	Serial Data Output
DI	Serial Data Input
SK	Serial Data Clock
CS	Chip Select
NC	No Connection

## **Ordering Information**

Commercial Temperature Range (0°C to +70°C)

Order N	umber
---------	-------

NM29A040V NM29A040M

Extended Temp. Ra	ange (-40°C to +85°C	2)
-------------------	----------------------	----

 Order Number	
NM29A040EV	
NM29A040EM	

## **Pin Functions**

#### SERIAL DATA INPUT: DI

The DI pin is used for transferring in commands and data. Data is latched on the rising edge of SK.

#### SERIAL DATA OUT: DO

The DO pin is used for transferring out status and data. Data output will change following the falling edge of SK.

#### CHIP SELECT: CS

This signal indicates which device is selected. When this signal is inactive the device ignores SK. This signal can be tied to ground when there is only one Serial Flash device. The  $\overline{CS}$  pin may be pulled high to reset the device.

#### SERIAL DATA CLOCK: SK

This is the standard synchronous MICROWIRE clock which determines the rate of data transfer. On each toggle, one data bit is shifted into or out of the Serial Flash.

# NM29A040


### System Concepts

The NM29A040 is a 4-Mbit NAND Flash designed to provide the most cost effective solution for file storage applications. These applications include digital audio recording, digital image storage and data logging applications.

For digital audio storage, the NM29A040 has been matched with National's NSAM266 voice processor. Applications that can benefit from this combination include digital answering machines, personal digital recorders, pagers and voicemail systems. When combined with National Semiconductor's CompactSPEECH™ embedded software and the NSAM266 processor, customers can quickly bring to market systems capable of recording up to 15 minutes of audio on a single 4 Mb device. Multiple NM29A040's can be used to extend the record time.

Digital imaging applications include FAX machines, handheld scanners and digital cameras. Combining the NM29A040 with the CompactRISC family of embedded processors can enable complete solutions for image storage.

Data logging applications can take advantage of the NM29A040's simple interface and nonvolatility to allow simple 8-bit microcontroller based systems to have access to over 4 Mb of storage. The nonvolatility ensures data integrity in remote, battery powered applications.



TL/D/12475-4

FIGURE 1. Digital Audio Recording Solution


	Transfer Rates		Total Time			
	Page Block		Page Block Pa		Page	Block
Read	1.02 Mbits/s (127.5 kbytes/s)	2.61 Mbits/s (325.8 kbytes/s)	251 μs	12.6 ms		
Write	406.3 kbits/s (50.8 kbytes/s)	536.4 kbits/s (67.1 kbytes/s)	630 µs	61.1 ms		
Erase	_		_	6 ms		

# NM29A040

The basic functions required for storing messages or images on the NM29A040 are Page Read, Page Write, and Block Erase. These functions can be implemented by combining the different instructions for the NM29A040 in the following sequences.

#### PAGE READ

Page Read will read out the 32 bytes of a page for the specified address. To continue reading the page at the next address, an Increment command (90H) can be issued. In this way the system can avoid repeatedly using the three byte Set-Address command. The Increment command is then followed by the Read command and proceeds in the same manner as shown in *Figure 2*.





#### PAGE WRITE

Page Write sequence will write up to 32 bytes into a specified page. Like the Page Read sequence, the Increment command can be used to quickly set the address to the next page for writing data sequentially into a block.





FIGURE 3. Page Write Sequence

# Device Operation (Continued)

#### **BLOCK ERASE**

The Block Erase sequence erases a specified block (4 kB) of data. Flash memory devices require that a block be in an erased state prior to writing to a memory cell. In this manner, a block must be erased prior to the recording of any messages or storage of any images.






.

# **Functional Description**


#### ORGANIZATION

The NM29A040 is a 4-Mbit device organized as 128 blocks of 128 pages. A block is the smallest unit that can be erased and is 4 kbytes in size. Within a block are 16 master pages, each 256 bytes long. A master page is further segmented into 8 pages with each page being 32 bytes long. Read and write operations always operate on a page at a time.



TL/D/12475-8

#### FIGURE 5. Array Organization




#### FIGURE 6. Block Organization

#### WRITE ONCE BLOCK

The NM29A040 contains 127 blocks (blocks 0 thru block 126) which are fully accessible to the user for reading, writing and erasing. The final block, number 127, has been set aslde as a write once block. The pages in this block may only be written to once. Once the data is written, it may not be erased. In this manner, block 127 may be used for storing system configuration information that cannot be lost.

# **Instruction Set**

The NM29A040 has 12 instructions which are described in Table II. All instructions are one byte long and specified in the following manner:



#### FIGURE 7. Command Byte


The MSB is always a "1" and is considered the start bit. The next 4 bits are the instruction opcode. These instruction opcodes are listed in Table II. The final 3 bits are reserved and must always be "0". Data input of a command other than those listed in Table II is prohibited. Data may be corrupted if unspecified commands are used.

Instruction	Start Bit	Opcode	Reserved	Hex Command		
Get-Status	. 1	0000	000	80H		
Set-Address	1	0001	000	88H		
Increment	1	0010	000	90H		
Read	1	0011	000	98H		
Write	1	0100	000	AOH		
Erase	<u></u> 1	0101	000	A8H		
Data-Shift-In	1	0110	000	BOH		
Data-Shift-Out	1	0111	000	B8H		
Write Enable	1	1100	000	E0H		
Write Disable	1	1101	000	E8H		
Write Last Block	1	1110	000	F0H		
Read Last Block	1	1010	000	DOH		

#### TABLE II. Instruction Set

#### **GET-STATUS**


The Get-Status command allows the user to determine the status of the NM29A040. It may be issued whether the device is busy or not. The output is a status byte which indicates the internal state of the Serial Flash. The output byte is defined as:



#### **FIGURE 8. Get-Status Byte**

Bit 7 of the status byte tells whether the device is busy performing an operation (write, erase, etc.) or is ready for a new command. Bit 6 tells if an operation just completed was performed successfully. Bit 5 tells if the device is in a write enabled or disabled mode. The remaining bits are reserved for future use and may appear as any value ("1" or "0").

Bit 7 of the status byte tells whether the device is busy performing an operation (write, erase, etc.) or is ready for a new command. Bit 6 tells if an operation just completed was performed successfully. Bit 5 tells if the device is in a write enabled or disabled mode. The remaining bits are reserved for future use and may appear as any value ("1" or "0").



TL/D/12475-12

**FIGURE 9. Get-Status Sequence** 

#### SET-ADDRESS

The Set-Address command defines which page and block of the memory is affected by an operation. The Set-Address command is followed by two bytes, the first indicating the block number and the second indicating the page number. The block number chooses one of the 127 blocks while the page number chooses one of the 127 blocks while the page number chooses one of the 128 pages within the given block. The Set-Address command is usually followed by a Read, Write, or Data-Shift-In command. Between the page address byte and the next command there is a delay of  $t_{\rm SADD}$ . The address that is selected remains the active address until a new Set-Address or Increment command is given.

#### INCREMENT

The Increment command automatically increments the selected page address. When the Increment command is given after the last page in a block has been read, the address will roll over to the first page in the following block. When the last page in Block 126 is read out followed by an Increment command, the new address is indeterminate.




FIGURE 10. Increment Sequence

#### READ

The Read command transfers data from the selected page of the memory array into the on-chip buffer. To read the data out through DO, the Read command is followed by the two byte Data-Shift-Out command. There is a delay of t<sub>R</sub> between the Read command and the Data-Shift-Out command as the data is transferred from the array to the on-chip buffer. During t<sub>R</sub> the status byte will indicate that the part is busy.

#### WRITE

The Write command programs data from the on-chip buffer into a page in the memory array for the currently selected address. A security code 55H follows the Write command to ensure against accidental Writes. Get-Status may be used to ensure that the operation was successful. The Write command will be ignored if Write-Enable has not been set.

#### Instruction Set (Continued)

#### ERASE

The Erase command erases a single block. The Erase command is followed by a single byte telling which block to erase. In this manner, no Set-Address sequence is required to erase a block. Following the block address byte is a single byte security code, 55H, that is used to prevent inadvertent erasure. Get-Status may be used to check if the operation was completed successfully.

#### **DATA-SHIFT-IN**

The Data-Shift-In command is used to send data into the on-chip buffer. The number of bits sent into the buffer is determined by an 8-bit argument following the command. The argument is always 1 less than the actual number of bits to shift in. For example, to shift in all 32 bytes (256 bits), the argument would be FFH (255). To shift in just the first 4 bytes (32 bits), the argument would be 1FH (31). Following the argument, the data is shifted in through DI. Data-Shift-In may come before or after the Set-Address sequence when performing a page write operation.

#### DATA-SHIFT-OUT

The Data-Shift-Out command is used to shift data out of the on-chip buffer through DO. The number of bits sent out is determined by an 8-bit argument following the command. The argument is always 1 less than the actual number of bits to shift out. For example, to shift out all 32 bytes (256 bits), the argument would be FFH (255). To shift out the first 2 bytes (16 bits), the argument would be 0FH (15). Following the argument, the data is shifted out through DO.

#### WRITE ENABLE

The Write Enable command is used as a security check against inadvertant writes or erases to the device. When this command is issued, any subsequent Write or Erase commands proceed in the normal fashion. If the Write Enable command is not given or the device is in the Write Disable mode then a write to any page or erase to any block will not be allowed. Use the Get-Status command to determine whether the device currently is in the Write Enabled or Disabled mode. The NM29A040 will always power up in the Write Write Disable mode.

#### WRITE DISABLE

The Write Disable command is used to prevent inadvertant writes or erases. Once this command is executed, all subsequent Write or Erase commands will not be accepted.

#### READ LAST BLOCK

The Read Last Block command is used to read the contents of block 127. The Read Last Block operation procedes like a normal read operation except that the block number is ignored in the Set-Address sequence. The block address is automatically set to block 127. The Set Address command is still necessary to set the page to be read.

#### WRITE LAST BLOCK

The Write Last Block command writes in a page of data to the currently selected page of Block 127. A Set-Address sequence and Data-Shift-In sequence must precede the Write Last Block command. Once the information has been written into the memory array, it may not be erased.

# **IM29A040**

# Notifications

#### (1) Interruption by CS Going High

When the NM29A040 begins reading a page from the array ( $t_R$ ), writing a page to the array ( $t_{PROG}$ ), or erasing a block ( $t_{BERASE}$ ), the operation will complete regardless of the state of  $\overline{CS}$ . The  $\overline{CS}$  pin may go high during these operations. If  $\overline{CS}$  is held low during these operations the DO pin will reflect the state of the operation with a low state (busy) while the operation is being executed. When the operation is completed, DO will pull high to reflect the ready state.

#### (2) Device Reset

The NM29A040 is reset whenever CS changes from low to high. The command register will be cleared at this point. As long as the device is powered, the data register will continue to hold whatever data is in the register. To clear the data register, use the Data-Shift-In command and shift in 33 bytes of "00H". The state of CS does not affect on-going operations as described in Notification (1).

#### (3) Write Disable at Power-Up

On power-up, the NM29A040 is set in the write disable mode. This prevents any spurious writes to the device. To enable writes or erases, the Write Enable (E0H) command must be given.

#### (4) Multiple Programs to a Page

It is possible to program a page more than one time between block erases. Between block erases a bit (cell) may only be programmed once. After a block is erased, all bytes will read as "FFH". When less than 32 bytes need to be programmed into a page, the remaining bytes may be masked by writing "FFH" to those locations. In this way the cells are not changed from their erased states. Later, these bytes can be programmed with the desired data. It is suggested that the number of writes to a page between block erasses be held to as few as possible.

	Byte 0-7	Byte 8-15	Byte 16-23	Byte 24-31
1st Program	Data	FFH	FFH	FFH
		. <sup>3</sup> 2		
	Byte 0-7	Byte 8-15	Byte 16-23	Byte 24-31
2nd Program	FFH	Data	FFH	FFH

#### FIGURE 11. Multiple Page Program

#### (5) Identification of Unusable Blocks

The NM29A040 may contain unusable blocks. These unusable blocks are due to bit errors in the block. An unusable block will not affect adjacent blocks. The location of these blocks may be found pre-programmed in Block 127. Each page in Block 127 corresponds to a block in the array at a similar address. For example, Page 3 in Block 127 corresponds to Block 3. If Block 3 is a usable block, then all bytes in Page 3 of Block 127 will read out "FFH". If Block 3 is an unusable block, then some of the bytes in Page 3 of Block 127 will read out data other than "FFH". For customers using the NM29A040 with the NSAM266 speech processor, the embedded Compact-SPEECH embedded software automatically locates the unusable blocks and works around these locations when performing Read, Write and Erase operations.

# Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply (V <sub>CC</sub> )	-0.6V to 7.0V
Input Voltage (V <sub>IN</sub> )	-0.6V to 7.0V
Input/Output Voltage (V <sub>I/O</sub> )	$-0.6V$ to V_CC $\pm 0.5V$ ( $\leq 7V)$
Power Dissipation (PD)	300 mW
Soldering Temperature (Tsolder	, 10 sec.) 260°C
Storage Temperature (T <sub>stg</sub> )	-55°C to +150°C
Operating Temperature (Topr)	-40°C to +85°C

# Recommended Operating Conditions

	Min	Тур	Max	Units
Power Supply (V <sub>CC</sub> )	4.50	5.0	5.50	V

# DC Operating Characteristics (T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5V $\pm$ 10%)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
l <u>u</u>	Input Leakage Current	$V_{IN} = 0V - V_{CC}$			±10	μA
ILO	Output Leakage Current	$V_{OUT} = 0.4V - V_{CC}$			±10	μA
ICC01	Operating Current Data Input/Output	t <sub>CYCLE</sub> = 500 ns		5	20	mA
ICC02	Programming Current			15	60	mA
ICC03	Erasing Current	1 a 10		10	40	mA
ICCS1	Standby Current	$\overline{\text{CS}} = \text{V}_{\text{IH}}$		120	500	μA
I <sub>CCS2</sub>	Standby Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 0.2\text{V}$		5	50	μA
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -400 μA	2.4			v
V <sub>OL</sub>	Low Level Output Voltage	$I_{OL} = 2.1 \text{ mA}$			0.4	v
VIH	High Level Input Voltage		2.0		V <sub>CC</sub> + 0.5	. V
V <sub>IL</sub>	Low Level Input Voltage		-0.3*		0.8	v

• -2V (Pulse width  $\leq 20$  ns)

# AC Electrical Characteristics ( $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = 5V \pm 10\%$ )

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f <sub>SK</sub>	SK Clock Frequency		0		4	MHz
t <sub>SKH</sub>	SK High Time		125			ns
t <sub>SKL</sub>	SK Low Time		125			ns
tSKS	SK Setup Time	Relative to CS Falling Edge	50			ns
t <sub>CS</sub>	Minimum CS High Time		250			ns
t <sub>CSS</sub>	CS Setup Time	Relative to SK Rising Edge	100			ns
t <sub>DIS</sub>	DI Setup Time	Relative to SK Rising Edge	50			ns
tCSH	CS Hold Time	Relative to SK Falling Edge	50			ns
t <sub>DIH</sub>	DI Hold Time	Relative to SK Rising Edge	20			ns
t <sub>DF</sub>	CS to DO in TRI-STATE®	AC Test			100	ns
t <sub>DH</sub>	DO Hold Time	Relative to SK Falling Edge	0			ns
t <sub>PD</sub>	Output Delay	Relative to SK Falling Edge			100	ns
tSADD	Set Address Time	AC Test	T		150	μs
t <sub>PROG</sub>	Page Program Time			400	5000	μs
t <sub>BERASE</sub>	Block Erase Time			6	100	ms
t <sub>R</sub>	Page Read Transfer Time			9	25	μs

# Number of Valid Blocks


The NM29A040 may contain unusable blocks. These unusable blocks should not be used to store data. Notification (5) describes how to identify unusable blocks.


	Symbol	Parameter	Min	Тур	Max	Units
·	N <sub>VB</sub>	Number of Valid Blocks(1)	117	TBD	127(2)	Block

Note 1: A valid block is a block having all 4096 bytes usable. An unusable block is a block in which one bit is unusable.

Note 2: Not including Block 127.

# **Timing Diagrams**





PRELIMINARY

National Semiconductor

# NM28C64/C64L/C64A 64k (8k x 8) Parallel Extended Voltage Range CMOS EEPROM

# **General Description**

The NM28C64/C64L/C64A are fast, single-power supply CMOS EEPROM organized as 8k by 8 bits. Both READ and WRITE modes function over the full V<sub>CC</sub> range of 2.7V–5.5V.

In-system programming of the part requires only a simple interface. On-chip address and data latches, self-timed write cycle with auto-clear and  $V_{CC}$  power-up/down protection eliminate the need for external timing and protection hardware.


DATA and Toggle-Bit Polling and a RDY/BUSY pin provide a convenient means for determining the beginning and end of the internal self-timed WRITE cycle.

Both internal hardware and software WRITE protection are provided. Page organization permits the loading of from one to 32 bytes into a data register, the entire page is programmed at one time in 10 ms.

## Features


- Voltage Supply
   Full Read and Write operation
  - C64: 4.5V to 5.5V
  - C64L: 2.7V to 3.6V
  - C64A: 2.7V to 5.5V
- Low Power Dissipation
   8 mA Active Current
   50 µA CMOS Standby Current
- Read Access Time
  - 200 ns at 2.7V
  - 120 ns at 4.5V
- 32 Byte Page Write
- End of Write Detection — DATA Polling on 1/O<sub>7</sub>
  - --- Toggle Bit Polling on I/O6
  - READY/BUSY Open Drain Output
- Hardware Data Protection
- High Reliability CMOS Technology
   Endurance 100,000 Cycles
  - Data Retention: 10 years
- Low Voltage CMOS and TTL Compatible inputs and Outputs
- JEDEC Standard Byte-Wide Pinout
- Commercial and Industrial Temperature Ranges

# **Block Diagram**





# Pin Configurations



..... Top View

# **Ordering Information**

Order Number	4.5V-5.5V
NM28C64N28	i
NM28C64T28	
1	
Order Number	2.7V-3.6V
NM28C64LN28	
NM28C64LT28	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
Order Number	2.7V-5.5V
NM28C64AN28	
NM28C64AT28	

#### Extended Temperature Range (-40°C to +85°C).

·	Order Number	4.5V-5.5V
	NM28C64EN28	
· ·	NM28C64ET28	
· · · · · · · · · · · · · · · · · · ·	·. · · · · · · · · · · · · · · · · · ·	
an an An Anna Anna Anna Anna Anna Anna A	Order Number	2.7V-3.6V
	NM28C64LEN28	
	NM28C64LET28	
	Order Number	2.7V-5.5V
	NM28C64AEN28	
	NM28C64AET28	

# **Functional Description**

#### **DEVICE OPERATION**

#### **Read Mode**

Data are transferred from the addressed memory location to the external data bus when  $\overline{WE}$  is held HIGH,  $\overline{OE}$  is held LOW, and  $\overline{CE}$  is held LOW. The 2-line control architecture of the  $\overline{OE}$  and  $\overline{CE}$  pins eliminates bus contention in a system environment. When either the  $\overline{OE}$  or  $\overline{CE}$  lines are set HIGH, the NM28C64A releases the data bus.

#### Write Mode

A write cycle is initiated when both the  $\overline{WE}$  and  $\overline{CE}$  lines are LOW and  $\overline{OE}$  is HIGH. The address is latched on the falling edge of either  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs last. The data are latched on the rising edge of either the  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. It takes approximately 10 ms for the write cycle to erase the addressed memory locations and store the new data.

#### Page Write

From one to thirty-two bytes can be written to the selected page address (A5–A12) during any write operation. The page address is latched once the data-load cycle is started. The data latch loading may be intermpted in order to fetch data from another system location. However, data loading must continue again within the byte load cycle time (t<sub>BLC</sub>), otherwise the internal programming cycle will begin. When returning to loading data into the latches, the page address is ignored because of the latched-page register.

There are no page write window limitations; the page write window can continue indefinitely as long as the  $t_{\mbox{BLC}\mbox{MAX}}$  time is not exceeded.

The program cycle first erases data located in the addressed cells, then writes the new data into these addressed cells. A page write does not rewrite the entire page, only those locations selected during data-latch loading.


#### Write Abort

During a data load cycle in preparation for programming,  $\overline{OE}$  must be held at V<sub>IH</sub>. If  $\overline{OE}$  is held LOW during the rising edge of  $\overline{CE}$  ( $\overline{CE}$  controlled WRITE), or  $\overline{WE}$  ( $\overline{WE}$ -controlled WRITE), the WRITE operation is aborted and the data latches are reset.

#### RDY/BUSY

The RDY/BUSY pin is an open drain output that monitor the status of a write cycle. The open drain connection allows for OR-tying several devices to the same RDY/BUSY pin. This output is actively pulled LOW during the write cycle and released at the end of the cycle.

Additional methods for monitoring status and internal programming cycles are provided.



#### Toggle Bit (I/O<sub>6</sub>)

The toggle bit  $(I/O_6)$  toggles between ZERO and ONE on alternate READS while the NM28C64A performs an internal write cycle. After the write cycle is completed,  $I/O_6$  stops toggling.

#### DATA Polling (I/O7)

A third method for determining the end an internal programming cycle is DATA polling. This method allows the host to perform a simple bit test to determine whether the device is in an internal write cycle without the need for system interrupts or external hardware.

After the initiation of the internal programming cycle, bit 7 of the last byte written is complemented and sent to  $I/O_7$ . The host can read  $I/O_7$  to determine whether or not the device is in an internal write cycle. Upon completion of the write cycle,  $I/O_7$  provides the true value.

#### Low V<sub>CC</sub> Detect (I/O<sub>5</sub>)

Once an internal write cycle is initiated, it continues to completion even if the supply voltage falls below 2.0V (typical) during the cycle. In the event that  $V_{CC}$  does fall below 2.0V during the programming cycle, an internal latch is set. Its status can be polled by reading the state of  $1/O_5$ .

A high level on  $I/O_5$  indicates that a sub-2.0V level was detected and programmed-data integrity may be suspect.

#### Hardware Data Protection

The device is protected from inadvertent memory writes by the following three hardware methods:

- 1.  $V_{CC}$  Sense: The write function is inhibited if  $V_{CC}$  falls below 2.0V (typical), prior to the beginning of an internal write cycle.
- 2. Noise Protection: A write cycle will not be initiated if the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  LOW pulse is < 20 ns wide (typical).
- Write Inhibit: Write cycles can be inhibited during poweron and power-off by holding any one or more of the following pins to the indicated levels.
  - (a) OE LOW
  - (b) CE HIGH
  - (c) WE HIGH

#### Chip Erase

The entire memory can be erased (set to logic ONE) by a single operation. To activate Chip Erase,  $\overline{OE}$  must be raised to 12V  $\pm$ 0.5V and all I/O pins set HIGH while  $\overline{CE}$  and  $\overline{WE}$  are simultaneously brought LOW. The erase operation occurs within 10 ms.

#### **Device Identification**

The user has an extra 32 bytes (one page) of memory available for device identification. This extra memory can be read or written to just like the regular memory array but only by setting address pin A9 to 12V  $\pm$ 0.5V and selecting addresses 1FE0h-1FFFh.

# Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input Voltage (including NC pins) with Respect to Ground	-0.6V to V <sub>CC</sub> + 0.6V
Lead Temperature (Soldering, 10 seconds)	+ 300°C

All Output Voltages with Respect to Ground	-0.6V to V <sub>CC</sub> + 0.6V
Voltage on OE and A9 with Respect to Ground	-0.6V to +13.5V
ESD Rating	2000V
Note: Stresses beyond those list	ed under "Absolute Maxi-

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **DC and AC Operating Range**

		NM28C64	NM28C64L	NM28C64A
Operating	Comm.	0°C-70°C	0°C70°C	0°C–70°C
Temperature (Case)	Indust.	-40°C-85°C	-40°C-85°C	-40°C-85°C
V <sub>CC</sub> Power Supply		4.5V-5.5V	2.7V-3.6V	2.7V-5.5V

# **Operating Modes**

Mode	CE	ŌĒ	WE	1/0	Power	A9
Standby	VIH	х	X	High Z	Standby	
Read	VIL	V <sub>IL</sub>	VIH	DOUT	Active	
Write (WE Controlled)	VIL	VIH	T	D <sub>IN</sub>	Active	
Write (CE Controlled)	-ت	VIH	VIL	D <sub>IN</sub>	Active	
Read and Write Inhibit	VIL	VIH	VIH	High Z	Active	
Output Disable	x	ViH	х	High Z		
Chip Erase*	VIL	12V ±0.5V	ъ	$D_{IN} = V_{IH}$	Active	
Chip ID Read	VIL	V <sub>IL</sub>	VIH	D <sub>OUT</sub>	Active	12V ±0.5V
Chip ID Write	VIL	VIH	V <sub>IL</sub>	D <sub>IN</sub>	Active	12V ±0.5V

\*OE must be raised to 12V prior to establishing the condition CE = WE = VIL to initiate a chip-erase cycle.

# **DC Characteristics**

Symbol	Parameter	Test Conditions	Min	Max	Units
ILI .	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$		5	μΑ
LO	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$		5	μA
ISB	V <sub>CC</sub> Standby Current CMOS	$\overline{CE} = V_{CC}$		50	μΑ
lcc	V <sub>CC</sub> Active Current AC	$f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}; \overline{CE} = V_{IL}$		8.0	mA
VIL	Input Low Voltage			0.6	V
VIH	Input High Voltage		2.0		v
VOL	Output Low Voltage	$I_{OL} = 1 \text{ mA}$		0.3	v
		$I_{OL} = 2 \text{ mA for RDY}/\overline{BUSY}$		0.3	v
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -100 \mu A$	2.0		v

# **Capacitance** (f = 1.0 MHz, $T_A = 25^{\circ}C$ )

Symbol	Conditions	Тур	Max	Units
CIN	$V_{IN} = 0V$	4	6	рF
Cvo	$V_{I/O} = 0V$	8	12	pF

# AC Read Characteristics—NM28C64

Symbol	Parameter	Vcc	Min	Тур	Max	Units
tACC	Address to Output Delay	4.5V-5.5V			120	ns
t <sub>CE</sub>	CE to Output Delay	4.5V-5.5V			120	ns
tOE	OE to Output Delay	4.5V-5.5V	0		50	ns
tон	Output Hold from Address Change	4.5V-5.5V	0			ns
t <sub>LZ</sub> (Note 1)	CE Low to Output Active	4.5V-5.5V	0			ns
t <sub>OLZ</sub> (Note 1)	OE Low to Output Active	4.5V-5.5V	0			ns
t <sub>HZ</sub> (Notes 1, 2)	CE High to Output Float	4.5V-5.5V			50	ns
t <sub>OHZ</sub> (Notes 1, 2)	OE High to Output Float	4.5V-5.5V			50	ns

# AC Read Characteristics—NM28C64L


Symbol	Parameter	Vcc	Min	Тур	Max	Units
tACC	Address to Output Delay	2.7V-3.6V			200	ns
tCE	CE to Output Delay	2.7V-3.6V			200	ns
tOE	OE to Output Delay	2.7V-3.6V	0		80	ns
t <sub>OH</sub>	Output Hold from Address Change	2.7V-3.6V	0			ns
t <sub>LZ</sub> (Note 1)	CE Low to Output Active	2.7V-3.6V	0			ns
t <sub>OLZ</sub> (Note 1)	OE Low to Output Active	2.7V-3.6V	0			ns
t <sub>HZ</sub> (Notes 1, 2)	CE High to Output Float	2.7V-3.6V			50	ns
t <sub>OHZ</sub> (Notes 1, 2)	OE High to Output Float	2.7V-3.6V			50	ns

# AC Read Characteristics—NM28C64A

Symbol	Parameter	Vcc	Min	Тур	Max	Units
tACC	Address to Output Delay	2.7V-4.4V			200	ns
		4.5V-5.5V			120	ns
t <sub>CE</sub>	CE to Output Delay	2.7V-4.4V		1. A. A.	200	ns
		4.5V-5.5V			120	ns
tOE	OE to Output Delay	2.7V-4.4V			80	ns
		4.5V-5.5V	0		50	ns
tон	Output Hold from Address Change	2.7V-4.4V			ns	
		4.5V-5.5V				ns
t <sub>LZ</sub> (Note 1)	CE Low to Output Active	2.7V-4.4V 0			ns	
		4.5V-5.5V	0			ns
t <sub>OLZ</sub> (Note 1)	OE Low to Output Active	2.7V-4.4V	0			ns
		4.5V-5.5V	0			ns
t <sub>HZ</sub> (Notes 1, 2)	CE High to Output Float	2.7V-4.4V			50	ns
		4.5V-5.5V			50	ns
t <sub>OHZ</sub> (Notes 1, 2)	OE High to Output Float	2.7V-4.4V			50	ns
		4.5V-5.5V			50	ns

Note 1: This parameter is characterized and is not 100% tested.


Note 2: Output floating (High Z) is defined as the state when the external data line is no longer driven by the output buffer.



# **AC Write Characteristics**


.


Symbol	Parameter	Condition	Min	Тур	Max	Units
twc	Write Cycle Time		- A		10	ms
t <sub>AH</sub>	Address Hold Time		100	N		ns
t <sub>AS</sub>	Address Setup		10			ns
t <sub>CH</sub>	Write Hold Time		0		•	ns
t <sub>CS</sub>	Write Setup Time		0			ns
t <sub>DH</sub>	Data Hold		10	с. - Ц		ns
t <sub>DS</sub>	Data Setup Time		100			ns
t <sub>OEH</sub>	OE High Hold Time		10			ns
tOES	OE High Setup Time		10			ns
t <sub>RB</sub>	WE Low to RSY/BUSY Low				120	ns
t <sub>WP</sub>	Write Pulse Width (WE or CE)		150			ns
t <sub>BLC</sub>	Byte Load Cycle Time		1		100	μs
t <sub>INIT</sub>	Write Inhibit Period after Power Up		5		15	ms



4







National Semiconductor

# NM24C02L/C04L/C08L/C16L 2K-/4K-/8K-/16K-Bit Serial EEPROM (I<sup>2</sup>C Synchronous 2-Wire Bus)

# **General Description**

The NM24C02L/C04L/C08L/C16L devices are 2048/ 4096/8192/16,384 bits, respectively, of CMOS non-volatile electrically erasable memory. These devices conform to all specifications in the I<sup>2</sup>C 2-wire protocol and are designed to minimize device pin count and simplify PC board layout requirements.

This communication protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM device(s). In addition, this bus structure allows for a maximum of 16K of EEPROM memory. This is supported by the NSC family in 2K, 4K, 8K and 16K devices, allowing the user to configure the memory as the application requires with any combination of EEPROMs (not to exceed 16K).


National EEPROMs are designed and tested for applications requiring high endurance, high reliability and low power consumption.

## **Features**

■ Extended Operating Voltage: 2.5V → 5.5V


1997 - 1997 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 -

- Low Power CMOS
  - 2 mA active current typical
     60 μA standby current typical
  - 60 µA standby current typica
- 2-wire I<sup>2</sup>C serial interface
   Provides bidirectional data transfer protocol
- Sixteen byte page write mode
   Minimizes total write time per byte
- Self timed write cycle
   Typical write cycle time of 5 ms
- Endurance: 10<sup>6</sup> data changes
- Data retention greater than 40 years
- Packages available: 8 pin mini-DIP, 8 and 14 pin SO




# **Functional Diagram**


# **Connection Diagrams**



See NS Package Number N08E (N)



See NS Package Number M08A (M8)



NM24C02L/C04L/C08L/C16L

See NS Package Number M14B (M)

#### Pin Names

A0, A1, A2	Device Address Inputs
V <sub>SS</sub>	Ground
SDA	Data I/O
SCL	Clock Input
NC	No Connection (Float, GND, or $V_{CC}$ )
V <sub>CC</sub>	Power Supply

# **Ordering Information**

Commercial Temperature Range (0°C to +70°C)

Order Number
NM24C02LN/NM24C04LN/NM24C08LN/NM24C16LN
NM24C02LM8/NM24C04LM8/NM24C08LM/NM24C16LM

Extended Temperature Range (-40°C to +85°C)

#### Order Number

NM24C02LEN/NM24C04LEN/NM24C08LEN/NM24C16LEN NM24C02LEM8/NM24C04LEM8/NM24C08LEM/NM24C16LEM

4

# NM24C02L/C04L/C08L/C16L

# Standard Voltage (4.5V $\leq$ V\_CC $\leq$ 5.5V) Specifications

# Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to Ground	+6.5V to -0.3V
Lead Temperature (Soldering, 10 seconds)	+300°C
ESD Rating	2000V min

# **Operating Conditions**

Ambient Operating Temperature	$(1,1,1,\dots,N_{n-1}) \in \mathbb{R}^{n}$
NM24C02L/C04L/C08L/C16L	0°C to +70°C
NM24C02LE/C04LE/C08LE/C16LE	-40°C to +85°C
NM24C02LM/C04LM/C08LM/C16LM	
(Mil. Temperature)	-55°C to +125°C
Positive Power Supply (V <sub>CC</sub> )	4.5V to 5.5V

# DC and AC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ unless otherwise specified

Symbol	Parameter					
		Test Conditions	Min	Typ (Note 1)	Max	Units
ICCA	Active Power Supply Current	f <sub>SCL</sub> = 100 kHz		2.0	3.0	mA
I <sub>SB</sub>	Standby Current	$V_{IN} = GND \text{ or } V_{CC}$		60	100	μA
ILI	Input Leakage Current	$V_{IN} = GND$ to $V_{CC}$		0.1	10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = GND$ to $V_{CC}$		. 0.1	10	μA
VIL	Input Low Voltage		-0.3		$V_{CC}  imes 0.3$	v
VIH	Input High Voltage		$V_{CC}  imes 0.7$		V <sub>CC</sub> + 0.5	v
VOL	Output Low Voltage	$I_{OL} = 3 \text{ mA}$			0.4	v

## **Capacitance** $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5V$

	N : 00			
Symbol	Test	Conditions	Max	Units
CI/O (Note 2)	Input/Output Capacitance (SDA)	$V_{I/O} = 0V$	8	pF
C <sub>IN</sub> (Note 2)	Input Capacitance (A0, A1, A2, SCL)	$V_{IN} = 0V$	6	pF

# **AC Conditions of Test**

Input Pulse Levels	$V_{CC} \times 0.1$ to $V_{CC} \times 0.9$	
Input Rise and Fall Times	10 ns	
Input and Output Timing Levels	$V_{CC}  imes$ 0.5	
Output Load	1 TTL Gate and $C_L = 100  pF$	

Note 1: Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage (5V). Note 2: This parameter is periodically sampled and not 100% tested.

# LOW VOLTAGE (2.5V $\leq$ V\_CC < 4.5V) SPECIFICATIONS


L	~
L	_
1	~
L	_
Ł	<b>N</b> 3
L	10
L	
L	$\sim$
L	~
L	~
L	$\widetilde{\mathbf{N}}$
L	N
L	
Ł	
1	~
L	0
1	$\mathbf{\Sigma}$
н	
1	7
L	
L	_
L	
L	_
L	$\mathbf{n}$
L	~
L	0
L	$\sim$
L	~
L	
I.	-
I.	
L	$\mathbf{n}$
т	
т	_
т	<b>m</b>

Read a	and Writ	e Cycle	Limits
--------	----------	---------	--------

Symbol	Parameter	Min	Units	
fSCL	SCL Clock Frequency		80	kHz
Τı	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	7.0	μs
<sup>t</sup> BUF	Time the Bus Must Be Free before a New Transmission Can Start	6.7		μs
tHD:STA	Start Condition Hold Time	4.5		μs
t <sub>LOW</sub>	Clock Low Period	6.7		μs
t <sub>HIGH</sub>	Clock High Period	4.5		μs
<sup>t</sup> SU:STA	Start Condition Setup Time (for a Repeated Start Condition)	6.7		μs
<sup>t</sup> HD:DAT	Data in Hold Time	0		μs
tSU:DAT	Data in Setup Time	500		ns
t <sub>R</sub>	SDA and SCL Rise Time		1	μs
t <sub>F</sub>	SDA and SCL Fall Time	300		ns
tsu:sto	Stop Condition Setup Time	6.7		μs
t <sub>DH</sub>	Data Out Hold Time	300		
t <sub>WR</sub> (Note 3)	Write Cycle Time		15	ms

Note 3: The write cycle time (twp) is the time from a valid stop condition of a write sequence to the end ot the internal erase/program cycle. During the write cycle, the NM24CxxL bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.

# **Bus Timing**




TL/D/11738-5

**A**\_\_\_\_\_

Symbol	Parameter	Min	Max	Units		
f <sub>SCL</sub>	SCL Clock Frequency		100	kHz		
TI	Noise Suppression Time Constant at SCL, SDA Inputs		ns			
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	μs		
<sup>t</sup> BUF	Time the Bus Must Be Free before a New Transmission Can Start	before a New Transmission 4.7				
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		μs		
tLOW	Clock Low Period		μs			
thigh	Clock High Period	4.0				
<sup>t</sup> SU:STA	Start Condition Setup Time (for a Repeated Start Condition)	4.7				
tHD:DAT	Data in Hold Time	0		μs		
<sup>t</sup> SU:DAT	Data in Setup Time	250		ns		
t <sub>R</sub>	SDA and SCL Rise Time		1	μs		
t <sub>F</sub>	SDA and SCL Fall Time		300	ns ns		
t <sub>SU:STO</sub>	Stop Condition Setup Time	4.7		μs		
t <sub>DH</sub>	Data Out Hold Time	300 n				
t <sub>WR</sub> (Note 3)	Write Cycle Time		10	ms		

Note 3: The write cycle time (t<sub>WR</sub>) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the NM24CxxL bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address.

# **Bus Timing**



TL/D/11738-6

# NM24C02L/C04L/C08L/C16L

## Bus Timing (Continued)

#### **BACKGROUND INFORMATION (I<sup>2</sup>C Bus)**

As mentioned, the I<sup>2</sup>C bus allows synchronous bidirectional communication between transmitter/Receiver using the SCL (clock) and SDA (Data I/O) lines. All communication must be started with a valid START condition, concluded with a STOP condition and acknowledged by the Receiver with an ACKNOWLEDGE condition.

In addition, since the I<sup>2</sup>C bus is designed to support other devices such as RAM, EPROM, etc., the device type identifier string must follow the START condition. For EEPROMs, this 4-bit string is 1010.


As shown below, the EEPROMS on the I<sup>2</sup>C bus may be configured in any manner required, providing the total memory addressed does not exceed 16K (16,834 bits). EEPROM memory addressing is controlled by two methods:

- Hardware configuring the A0, A1 and A2 pins (Device Address pins) with pull-up or pull-down resistors. ALL UNUSED PINS MUST BE GROUNDED (Tied to V<sub>SS</sub>).
- Software addressing the required PAGE BLOCK within the device memory array (as sent in the Slave Address string).

Addressing an EEPROM memory location involves sending a command string with the following information:

[DEVICE TYPE]—[DEVICE ADDRESS]—[PAGE BLOCK ADDRESS]—[BYTE ADDRESS]

DEFINITIONS					
WORD	8 bits (byte) of data.				
PAGE	16 sequential addresses (one byte each) that may be programmed during a "Page Write" programming cycle.				
PAGE BLOCK	2,048 (2K) bits organized into 16 pages of addressable memory. (8 bits) x (16 bytes) x (16 pages) = 2,048 bits.				
MASTER	Any I <sup>2</sup> C device CONTROLLING the transfer of data (such as a microprocessor).				
SLAVE	Device being controlled (EEPROMs are always considered Slaves).				
TRANSMITTER	Device currently SENDING data on the bus (may be either a Master OR Slave).				
RECEIVER	Device currently receiving data on the bus (Master or Slave).				



TL/D/11738-7

Note: The SDA pull-up resistor is required due to the open-drain/open-collector output of I<sup>2</sup>C bus devices. Note: The SCL pull-up resistor is recommended because of the normal SCL line inactive "high" state.

Note: It is recommended that the total line capacitance be less than 400 pF.

Note: Specific timing and addressing considerations are described in greater detail in the following sections.

Device -	Address Pins			Memory Size	Number of
	A0	A1	A2	memory offe	Page Blocks
NM24C02L	DA	DA	DA	2048 Bits	· 1
NM24C04L	V <sub>SS</sub>	DA	DA	4096 Bits	2
NM24C08L	V <sub>SS</sub>	V <sub>SS</sub>	DA	8192 Bits	4
NM24C16L	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	16,384 Bits	8

DA: Device Address

# **Pin Descriptions**

#### SERIAL CLOCK (SCL)

The SCL input is used to clock all data into and out of the device.

#### SERIAL DATA (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

#### **DEVICE ADDRESS INPUTS (A0, A1, A2)**

Device address pins A0, A1 and A2 are connected to V<sub>CC</sub> or VSS to configure the EEPROM address. The following table (Table A) shows the active pins across the NM24CxxL device family. TADLEA

Device	A0	A1	A2	Effects of Addresses		
NM24C02L	ADR	ADR	ADR	2 <sup>3</sup> = 8 (8) x (2K) = 16K		
NM24C04L	Χ.	ADR	ADR	$2^2 = 4$ (4) x (4K) = 16K		
NM24C08L	x	x	ADR	2 <sup>1</sup> = 2 (2) x (8K) = 16K		
NM24C16L	۲. <b>X</b>	х	x	$2^0 = 1$ (1) x (16K) = 16K		

ADR: Denotes an active pin used for device addressing

X: Not used for addressing (Must be tied to Ground/VSS)

# Write Cycle Timing

# **Device Operation**

The NM24CxxL supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is the master and the device that is controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the NM24CxxL will be considered a slave in all applications.

#### CLOCK AND DATA CONVENTIONS


Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.


#### START CONDITION

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The NM24CxxL continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

#### **STOP CONDITION**

All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the NM24CxxL to place the device in the standby power mode.





#### ACKNOWLEDGE


Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to *Figure 3*.

The NM24CxxL device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, the NM24CxxL will respond with an acknowledge after the receipt of each subsequent eight bit word.

In the read mode the NM24CxxL slave will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to the standby power mode.

# **Device Addressing**

Following a start condition the master must output the address of the slave it is accessing. The most significant four bits of the slave address are those of the device type identifier (see *Figure 4*). This is fixed as 1010 for all four devices: NM24C02L, NM24C04L, NM24C08L and NM24C16L.



**FIGURE 4. Slave Addresses** 

#### **DEVICE ADDRESSING**

Refer to the following table for Slave Addresss string details:

Device	<b>A</b> 0	A1	A2	Number of Page Blocks	Page Block Addresses
NM24C02L	Α	А	A	1 (2K)	(NONE)
NM24C04L	Ρ	Α	A	2 (4K)	0 1
NM24C08L	Р	Ρ	Α	4 (8K)	00 01 10 11
NM24C16L	Р	Р	Ρ	8 (16K)	000 001 010 011 111

A: Refers to a hardware configured Device Address pin P: Refers to an internal PAGE BLOCK memory segment

All I<sup>2</sup>C EEPROMs use an internal protocol that defines a PAGE BLOCK size of 2K bits (for Word addresses 0000 through 1111). Therefore, address bits A0, A1 or A2 (if designated "P") are used to access a PAGE BLOCK in conjunction with the Word address used to access any individual data byte (Word).

The last bit of the slave address defines whether a write or read condition is requested by the master. A "1" indicates that a read operation is to be executed, and a "0" initiates the write mode.

A simple review: After the NM24C02L/C04L/C08L/C16L recognizes the start condition, the devices interfaced to the I<sup>2</sup>C bus wait for a slave address to be transmitted over the SDA line. If the transmitted slave address matches an address of one of the devices, the designated slave pulls the line LOW with an acknowledge signal and awaits further transmissions.

# Write Operations

#### BYTE WRITE


For a write operation a second address field is required which is a word address that is comprised of eight bits and provides access to any one of the 256 words in the selected page of memory. Upon receipt of the word address the NM24CxxL responds with an acknowledge and waits for the next eight bits of data, again, responding with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the NM24CxxL begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress the NM24CxxL inputs are disabled, and the device will not respond to any requests from the master. Refer to *Figure 5* for the address, acknowledge and data transfer sequence.

#### PAGE WRITE

The NM24CxxL is capable of a sixteen byte page write operation. It is initiated in the same manner as the byte write operation; but instead of terminating the write cycle after the first data word is tranferred, the master can transmit up to fifteen more words. After the receipt of each word, the NM24CxxL will respond with an acknowledge. After the receipt of each word, the internal address counter increments to the next address and the next SDA data is accepted. If the master should transmit more than sixteen words prior to generating the stop condition, the address counter will "roll over" and the previously written data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. Refer to *Figure 6* for the address, acknowledge and data transfer sequence.

#### ACKNOWLEDGE POLLING

Once the stop condition is issued to indicate the end of the host's write operation the NM24CxxL initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the NM24CxxL is still busy with the write operation no ACK will be returned. If the NM24CxxL has completed the write operation an ACK will be returned and the host can then proceed with the next read or write operation.



NM24C02L/C04L/C08L/C16L

# **Read Operations**

Read operations are initiated in the same manner as write operations, with the exception that the  $R/\overline{W}$  bit of the slave address is set to a one. There are three basic read operations: current address read, random read and sequential read.

#### **CURRENT ADDRESS READ**

Internally the NM24CxxL contains an address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n + 1. Upon receipt of the slave address with R/W set to one, the NM24CxxL issues an acknowledge and transmits the eight bit word. The master will not acknowledge the transfer but does generate a stop condition, and therefore the NM24CxxL discontinues transission. Refer to *Figure 7* for the sequence of address, acknowledge and transfer.

#### RANDOM READ


Random read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the  $R/\overline{W}$  bit set to one, the master must first perform a "dummy" write operation. The master issues the start condition, slave address and then the word address it is to read. After the word address acknowledge, the


master immediately reissues the start condition and the slave address with the  $R/\overline{W}$  bit set to one. This will be followed by an acknowledge from the NM24CxxL and then by the eight bit word. The master will not acknowledge the transfer but does generate the stop condition, and therefore the NM24CxxL discontinues transmission. Refer to *Figure 8* for the address, acknowledge and data transfer sequence.

#### SEQUENTIAL READ

Sequential reads can be initiated as either a current address read or random access read. The first word is transmitted in the same manner as the other read modes; however, the master now responds with an acknowledge, indicating it requires additional data. The NM24CxxL continues to output data for each acknowledge received. The read operation is terminated by the master not responding with an acknowledge or by generating a stop condition.

The data output is sequential, with the data from address n followed by the data from n + 1. The address counter for read operations increments all word address bits, allowing the entire memory contents to be serially read during one operation. After the entire memory has been read, the counter "rolls over" and the NM24CxxL continues to output data for each acknowledge received. Refer to *Figure 9* for the address, acknowledge and data transfer sequence.





4

National Semiconductor

#### NM93C06L/C46L/C56L/C66L 256-/1024-/2048-/4096-Bit Serial EEPROM with Extended Voltage (2.0V t0 5.5V) (MICROWIRE<sup>™</sup> Bus Interface)

#### **General Description**


The NM93C06L/C46L/C56L/C66L devices are 256/1024/2048/4096 bits, respectively, of non-volatile electrically erasable memory divided into 16/64/128/256 x 16-bit registers (addresses). The NM93CxxL Family functions in an extended voltage operating range, requires only a single power supply and is fabricated using National Semiconductor's floating gate CMOS technology for high reliability, high endurance and low power consumption. These devices are available in an SO package for small space considerations.

The EEPROM Interfacing is MICROWIRE compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions that control these devices: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, and Erase/Write Disable. The ready/busy status is available on the DO pin during programming.

#### Features


- 2.0V to 5.5V operation in Read mode
- 2.5V to 5.5V operation in all other modes
- Typical active current of 400 μA; Typical standby current of 25 μA
- No erase required before write
- Reliable CMOS floating gate technology
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- Device status during programming mode
- 40 years data retention
- Endurance: 10<sup>6</sup> data changes
- Packages available: 8-pin SO, 8-pin DIP

#### **Block Diagram**



4-66

#### **Connection Diagrams**



Pin Names			
CS	Chip Select		
SK	Serial Data Clock		
DI	Serial Data Input		
DO	Serial Data Output		
GND	Ground		
V <sub>CC</sub>	Power Supply		

NS Package Number N08E or M08A

#### **Ordering Information**

#### Commercial Temp. Range (0°C to +70°C)

n	rd	or	Nı	ım	h	ər
v	ru	er.	nu	4111	D	31

order Namber	
NM93C06LN/NM93C46LN	
NM93C56LN/NM93C66LN	
NM93C06LM8/NM93C46LM8	
NM93C56LM8/NM93C66LM8	


#### Extended Temp. Range ( $-40^{\circ}$ C to $+85^{\circ}$ C)

Order Number					
	NM93C06LEN/NM93C46LEN				
	NM93C56LEN/NM93C66LEN				
	NM93C06LEM8/NM93C46LEM8				
	NM93C56LEM8/NM93C66LEM8				

#### Alternate (Turned) SO Pinout

Order Number
NM93C06TLM8/NM93C46TLM8/NM93C56TLM8
NM93C06TLEM8/NM93C46TLEM8/NM93C56TLEM8

#### Alternate SO Pinout (TM8)



NS Package Number M08A

TL/D/10045-12

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature	-65°C to +150°C
All Input or Output Voltages	+6.5V to -0.3V
with Respect to Ground	
Lead Temp. (Soldering, 10 sec.)	+ 300°C
ESD Rating	2000V

#### **Operating Conditions**

0°C to + 70°C
-40°C to +85°C
•
2.0V to 5.5V
3.0V to 5.5V
2.5V to 5.5V

### DC and AC Electrical Characteristics: $2V < V_{CC} < 4.5V$

Symbol Parameter		Parameter Part Number Conditions		Min	Max	Units	
ICCA	Operating Current	$CS = V_{IH}, SK = 250 \text{ kHz}$		a the second	<b>e</b> 15	'nA	
lccs	Standby Current		CS = V <sub>IL</sub>		50	μA	
I <sub>IL</sub> I <sub>OL</sub>	Input Leakage Output Leakage		V <sub>IN</sub> = 0V to V <sub>CC</sub> (Note 4)		±1	μΑ	
V <sub>IL</sub> V <sub>IH</sub>	Input Low Voltage Input High Voltage			-0.1 0.8 V <sub>CC</sub>	0.15 V <sub>CC</sub> V <sub>CC</sub> + 1	v	
V <sub>OL</sub> V <sub>OH</sub>	Output Low Voltage Output High Voltage	an a	$I_{OL} = 10 \mu\text{A}$ $I_{OH} = -10 \mu\text{A}$	0.9 V <sub>CC</sub>	0.1 V <sub>CC</sub>	v	
fsk	SK Clock Frequency	11.11.11.11.11.11.11.11.11.11.11.11.11.	(Note 5)	0	250	kHz	
tsкн	SK High Time		the second s	1		μs	
tSKL	SK Low Time		Sec. Maria	1		μs	
tsks	SK Setup Time	· · · ·	SK Must Be at V <sub>IL</sub> for t <sub>SKS</sub> before CS goes high	0.2		μs	
tcs	Minimum CS Low Time		(Note 2)	1		μs	
tcss	CS Setup Time		· · · · · · · · · · · · · · · · · · ·	0.2		μs	
tDH	DO Hold Time			70		ns	
tDIS	DI Setup Time			0.4		μs	
t <sub>CSH</sub>	CS Hold Time	· · · ·		0		μs	
tDIH	DI Hold Time			0.4		μs	
t <sub>PD1</sub>	Output Delay to "1"	4 *·····			2	μs	
t <sub>PD0</sub>	Output Delay to "0"				2	μs	
tsv	CS to Status Valid				1	μs	
<sup>t</sup> DF	CS to DO in TRI-STATE®		CS = V <sub>IL</sub>		0.4	μs	
twp	Write Cycle Time				15	ms	

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
ICCA	Operating Current		CS = V <sub>IH</sub> , SK = 1 MHz		1	mA
Iccs	Standby Current		CS = V <sub>IL</sub>		50	μA
I <sub>IL</sub> I <sub>OL</sub>	Input Leakage Output Leakage		V <sub>IN</sub> = 0V to V <sub>CC</sub> (Note 4)		±1	μΑ
V <sub>IL</sub> V <sub>IH</sub>	Input Low Voltage Input High Voltage			-0.1 2	0.8 V <sub>CC</sub> + 1	v
V <sub>OL1</sub> V <sub>OH1</sub>	Output Low Voltage Output High Voltage		$I_{OL} = 2.1 \text{ mA}$ $I_{OH} = -400 \mu \text{A}$	2.4	0.4	v
V <sub>OL2</sub> V <sub>OH2</sub>	Output Low Voltage Output High Voltage		I <sub>OL</sub> = 10 μA I <sub>OL</sub> = −10μA	V <sub>CC</sub> - 0.2	0.2	V
f <sub>SK</sub>	SK Clock Frequency		(Note 5)	0	1	MHz
tskh	SK High Time	NM93C06L-NM93C66L NM93C06LE-NM93C66LE		250 300		ns
t <sub>SKL</sub>	SK Low Time			250 .		ns
tsks	SK Setup Time		SK Must Be at V <sub>IL</sub> for t <sub>SKS</sub> before CS goes high	50		ns
tcs	Minimum CS Low Time		(Note 2)	250	· · ·	ns
t <sub>CSS</sub>	CS Setup Time		-	50		ns
t <sub>DH</sub>	DO Hold Time			70	ŧ,	ns
tDIS	DI Setup Time	NM93C06L-NM93C66L NM93C06LE-NM93C66LE		100 200		ns
t <sub>CSH</sub>	CS Hold Time			0		ns
t <sub>DIH</sub>	DI Hold Time			20		ns
t <sub>PD1</sub>	Output Delay to "1"				500	ns
t <sub>PD0</sub>	Output Delay to "0"				500	ns
tsv	CS to Status Valid				500	ns
tDF	CS to DO in TRI-STATE		CS = V <sub>IL</sub>		100	ns.
twp	Write Cycle Time				10	ms

# NM93C06L/C46L/C56L/C66

#### Capacitance (Note 3) $T_A = 25^{\circ}C$ , f = 1 MHz

Symbol	Test	Тур	Max	Units
COUT	Output Capacitance		5	p۴
CIN	Input Capacitance		5	рF

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: CS (Chip Select) must be brought low (to VII) for an interval of t<sub>CS</sub> in order to reset all internal device registers (device reset) prior to beginning another opcode cycle (this is shown in the opcode diagrams in the following pages).

Note 3: This parameter is periodically sampled and not 100% tested.

Note 4: Typical leakage values are in the 20 nA range.

Note 5: The shortest allowable SK clock period =  $1/f_{SK}$  (as shown under the  $f_{SK}$  parameter). Maximum SK clock speed (minimum SK period) is determined by the interaction of several AC parameters stated in the datasheet. Within this SK period, both  $t_{SKH}$  and  $t_{SKL}$  limits must be observed. Therefore, it is not allowable to set  $1/t_{SK} = t_{SKH}$  (minimum) +  $t_{SKL}$  (minimum) for shorter SK cycle time operation.

#### **AC Test Conditions**

V <sub>CC</sub> Range	V <sub>IL</sub> /V <sub>IH</sub> Input Leveis	V <sub>IL</sub> /V <sub>IH</sub> Timing Levels	V <sub>OL</sub> /V <sub>OH</sub> Timing Levels	IOL/IOH
$2.0V \le V_{CC} < 4.5V$ (Extended Voltage Levels)	0.3V/1.8V	1.0V	0.8V/1.5V	±10 μA
$4.5V \le V_{CC} \le 5.5V$ (TTL Levels)	0.4V/2.4V	1.0V/2.0V	0.4V/2.4V	-2.1 mA/0.4 mA

#### **Functional Description**

The NM93C06L/C46L/C56L/C66L device have 7 instructions as described below. Note that the MSB of any instruction is a "1" and is viewed as a start bit in the interface sequence. For the C06 and C46 the next 8 bits carry the op code and the 6-bit address for register selection. For the C56 and C66 the next 10-bits carry the op code and the 8bit address for register selection.

#### Read (READ):

The READ instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16-bit serial-out shift register. A dummy bit (logical 0) precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

#### Erase/Write Enable (WEN):

When  $V_{CC}$  is applied to the part, it powers up in the Erase/ Write Disable (WDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable WEN instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (WDS) instruction is executed or  $V_{CC}$  is completely removed from the part.

#### Erase (ERASE):

The ERASE instruction will program all bits in the selected register to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/BUSY status of the chip if CS is brought high after the  $t_{CS}$  interval. DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

#### Functional Description (Continued) Write (WRITE):

The WRITE instruction is followed by 16 bits of data to be written into the specificed address. After the last bit of data is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after the  $t_{CS}$  interval. DO = logical 0 indicates that programming is still in progress. DO = logical 1 indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction.

#### Erase All (ERAL):

The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical "1"

state. The Erase All cycle is identical to the ERASE cycle except for the different op-code. As in the ERASE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after the  $t_{CS}$  interval.

#### Write All (WRALL):

The WRALL instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after the  $t_{CS}$  interval.

#### Write Disable (WDS):

To protect against accidental data distrub, the WDS instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the WEN and WDS instructions.

Note: NSC CMOS EEPROMs do not require an "ERASE" or "ERASE ALL" operation prior to the "WRITE" and "WRITE ALL" instructions. The "ERASE" and "ERASE ALL" instructions are included to maintain compatibility with earlier technology EEPROMs.

#### Instruction Set for the NM93C06L and NM93C46L


Instruction	SB	Op Code	Address	Data	Comments
READ	· 1	10	A5-A0		Reads data stored in memory at specified address.
WEN	1	00	11XXXX		Enable all programming modes.
ERASE	1	11	A5-A0		Erase selected register.
WRITE	1	. 01	A5-A0	D15D0	Writes selected register.
ERAL	1	00	10XXXX		Erases all registers.
WRALL	1	00	01XXXX	D15-D0	Writes all registers.
WDS	1	00	00XXXX		Disables all programming modes.


Note: Address bits A5 and A4 become "Don't Care" for the NM93C06L.


#### Instruction Set for the NM93C56L and NM93C66L

Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A7-A0		Reads data stored in memory at specified address
WEN	1	00	11XXXXXX	Enable all programming modes.	
ERASE	1	11	A7-A0	Erase selected register.	
WRITE	1	01	A7-A0	D15-D0	Writes selected register.
ERAL	1	00	10XXXXXX	Erases all registers.	
WRALL	1	00	01XXXXXX	D15-D0	Writes all registers.
WDS	1	00	00XXXXXX		Disables all programming modes.

Note: Address bit A7 is "Don't Care" for the NM93C56L.







4-74

#### Protecting Data in Serial EEPROMs

National offers a broad line of serial interface EEPROMs which share a common set of features:

- Low cost
- Single supply in all modes (+5V ± 10%)
- TTL compatible interface
- MICROWIRE™ compatible interface
- · Read-Only mode or read-write mode

This Application Brief will address protecting data in any of National's Serial Interface EEPROMs by using read-only mode.

Whereas EEPROM is non-volatile and does not require  $V_{CC}$  to retain data, the problem exists that stored data can be destroyed during power transitions. This is due to either uncontrolled interface signals during power transitions or noise on the power supply lines. There are various hardware design considerations which can help eliminate the problem although the simplest most effective method may be the following programming method.

All National Serial EEPROMs, when initially powered up are in the Program Disable Mode\*. In this mode, the EEPROM will abort any requested Erase or Write cycles. Prior to ErasNational Semiconductor Application Brief 15 Paul Lubeck




B-15

ing or Writing it is necessary to place the device in the Program Enable Mode<sup>†</sup>. Following placing the device in the Program Enable Mode, Erase and Write will remain enabled until either executing the Disable instruction or removing V<sub>CC</sub>. Having V<sub>CC</sub> unexpectedly removed often results in uncontrolled interface signals which could result in the EEPROM interpreting a programming instruction causing data to be destroyed.

Upon power up the EEPROM will automatically enter the Program Disable Mode. Subsequently the design should incorporate the following to achieve protection of stored data.

- 1) The device powers up in the read-only mode. However, as a backup, the EWDS instruction should be executed as soon as possible after  $V_{CC}$  to the EEPROM is powered up to ensure that it is in the read-only mode.
- 2) Immediately preceding a programming instruction (ERASE, WRITE, ERAL or WRAL), the EWEN instruction should be executed to enable the device for programming; the EWDS instruction should be executed immediately following the programming instruction to return \*EWDS or WDS, depending on exact device.

†EWEN or WEN, depending on exact device.



the device to the read-only mode and protect the stored data from accidental disturb during subsequent power transients or noise.

Special care must be taken in designs in which programming instructions are initiated to store data in the EEP-ROM after the main power supply has gone down. This is usually accomplished by maintaining V<sub>CC</sub> for the EEP-ROM and its controller on a capacitor for a sufficient amount of time (approximately 50 ms, depending on the clock rate) to complete these operations. This capacitor

must be large enough to maintain V<sub>CC</sub> between 4.5 and 5.5 volts for the total duration of the store operation, IN-CLUDING the execution of the EWDS instruction immediately following the last programming instruction. FAIL-URE TO EXECUTE THE LAST EWDS INSTRUCTION BEFORE V<sub>CC</sub> DROPS BELOW 4.5 VOLTS MAY CAUSE INADVERTENT DATA DISTURB DURING SUBSE-QUENT POWER DOWN AND/OR POWER UP TRANSIENTS.

#### Designing with the NM93C06 A Versatile Simple to Use E<sup>2</sup> PROM

National Semiconductor Application Note 338 Masood Alavi R

This application note outlines various methods of interfacing an NM93C06 with the COPS™ family of microcontrollers and other microprocessors. *Figures 1–6* show pin connections involved in such interfaces. *Figure 7* shows how parallel data can be converted into a serial format to be inputted to the NM93C06; as well as how serial data outputted from an NM93C06 can be converted to a parallel-format.

The second part of the application note summarizes the key points covering the critical electrical specifications to be kept in mind when using the NM93C06.

The third part of the application note shows a list of various applications that can use a NM93C06.

#### **GENERIC CONSIDERATIONS**

A typical application should meet the following generic criteria:

- 1. Allow for no more than 10,000 E/W cycles for optimum and reliable performance.
- 2. Allow for any number of read cycles.
- Allow for an erase or write cycle that operates in the 10–30 ms range, and not in the tens or hundreds of ns range as used in writing RAMs. (Read vs write speeds are distinctly different by orders of magnitude in E<sup>2</sup>P-ROM, not so in RAMs.)

 No battery back-up required for data-retention, which is fully non-volatile for at least 10 years at room-ambient.

#### SYSTEM CONSIDERATIONS

When the control processor is turned on and off, power supply transitions between ground and operating voltage may cause undesired pulses to occur on data, address and control lines. By using WEEN and WEDS instructions in conjunction with a LO-HI transition on CS, accidental erasing or writing into the memory is prevented.

The duty cycle in conjunction with the maximum frequency translates into having a minimum Hi-time on the SK clock. If the minimum SK clock high time is greater than 1  $\mu$ s, the duty cycle is not a critical factor as long as the frequency does not exceed the 250 kHz max. On the low side no limit exists on the minimum frequency. This makes it superior to the COP499 CMOS-RAM. The rise and fall times on the SK clock can also be slow enough not to require termination up to reasonable cable-lengths.

Since the device operates off of a simple 5V supply, the signal levels on the inputs are non-critical and may be operated anywhere within the specified input range.





FIGURE 1. NM93C06-COP420 Interface

TL/D/5286-1



4-78






FIGURE 5. 48 Series µP-NM93C06 Interface

**AN-338** 



Expander outputs

	DI SK (COMMON)	
Port 4	CS1	
	CS2	
Port 5-6	CS3-CS10	
Port 7	DO (COMMON)	1







FIGURE 7. Converting Parallel Data into Serial Input for NM93C06



#### FIGURE 8. NM93C06 Timing

#### THE NM93C06A

Extremely simple to interface with any  $\mu P$  or hardware logic. The device has six pins for the following functions:

CS*	HI enabled
SK	Serial Clock input
DI	For instruction or data input
DO**	For data read, TRI-STATE® otherwise
GND	
V <sub>CC</sub>	For 5V power
No Connect	No termination required
	SK DI DO** GND V <sub>CC</sub>

\*Following an E/W instruction feed, CS is also toggled low for 10 ms (typical) for an E/W operation. This internally turns the VPP generator on (HI-LO on CS) and off (LO-HI on CS).

\*\*DI and DO can be on a common line since DO is TRI-STATED when unselected DO is only on in the read mode.

#### USING THE NM93C06

#### The following points are worth noting:

- 1. SK clock frequency should be in the 0–250 kHz range. With most  $\mu$ Ps this is easily achieved when implemented in software by bit-set and bit-clear instructions, which take 4 instructions to execute a clock or a frequency in the 100 kHz range for standard  $\mu$ P speeds. Symmetrical duty cycle is irrelevant if SK HI time is  $\geq 2 \ \mu$ s.
- 2. CS low period following an E/W instruction must not exceed the 30 ms max. It should best be set at typical or minimum spec of 10 ms. This is easily done by timer or a software connect. The reason is that it minimizes the 'on time' for the high Vpp internal voltage, and so maximizes endurance. SK-clock during this period may be turned off if desired.
- All E/W instructions must be preceded by EWEN and should be followed by an EWDS. This is to secure the stored data and avoid inadvertent erase or write.
- A continuously 'on' SK clock does not hurt the stored data. Proper sequencing of instructions and data on DI is essential to proper operation.

 Stored data is fully non-volatile for a minimum of ten years independent of V<sub>CC</sub>, which may be on or off. Read cycles have no adverse effects on data retention.

Max

250 kHz

ns

ns

ns

ns

2 μs 2 μs

- Up to 10,000 E/W cycles/register are possible. Under typical conditions, this number may actually approach 1 million. For applications requiring a large number of cycles, redundant use of internal registers beyond 10,000 cycles is recommended.
- Data shows a fairly constant E/W Programming behavior over temperature. In this sense E<sup>2</sup>PROMs supersede EPROMs which are restricted to room temperature programming.
- As shown in the timing diagrams, the start bit on DI must be set by a ZERO - ONE transition following a CS enable (ZERO - ONE), when executing any instruction. ONE CS enable transition can only execute ONE instruction.
- 9. In the read mode, following an instruction and data train, the DI can be a don't care, while the data is being outputted i.e., for next 17 bits or clocks. The same is true for other instructions after the instruction and data has been fed in.
- 10. The data-out train starts with a dummy bit 0 and is terminated by chip deselect. Any extra SK cycle after 16 bits is not essential. If CS is held on after all 16 of the data bits have been outputted, the DO will output the state of DI till another CS LO-HI transition starts a new instruction cycle.
- 11. When a common line is used for DI and DO, a probable overlap occurs between the last bit on DI and start bit on DO.
- After a read cycle, the CS must be brought low for 1 SK clock cycle before another instruction cycle can start.

All commands, data in, and data out are shifted in/out on rising edge of SK clock.

Write/erase is then done by pulsing CS low for 10 ms. All instructions are initiated by a LO-HI transition on CS followed by a LO-HI transition on DI.

- READ After read command is shifted in DI becomes don't care and data can be read out on data out, starting with dummy bit zero.
- WRITE Write command shifted in followed by data in (16 bits) then CS pulsed low for 10 ms minimum.

#### INSTRUCTION SET

Instruction	SB	Opcode	Address	Data	Comments
READ	01	10xx	A3A2A1A0		Read Register A3A2A1A0
WRITE	01	01xx	A3A2A1A0	2A1A0 D15-D0 Write Register A3A	
ERASE	01	11xx	A3A2A1A0		Erase Register A3A2A1A0
EWEN	01	0011	XXXX		Erase/Write Enable
EWDS	01	0000	XXXX		Erase/Write Disable
ERAL	01	0010	XXXX		Erase All Registers
WRAL	01	0001	XXXX	D15-D0	Write All Registers

NM93C06 has 7 instructions as shown. Note that MSB of any given instruction is a "1" and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 4-bit address for 1 of 16, 16-bit registers. X is a don't care state.

The following is a list of various systems that could use a  $\mathsf{NM93C06}$ 

- A. Airline term nal Alarm system Analog switch network Auto calibration system Automobile odometer Auto engine control Avionics fire control
- B. Bathroom scale Blood analyzer Bus interface
- C. Cable T.V. tuner CAD graphics Calibration device Calculator—user programmable Camera system Code identifier Communications controller
  - Computer terminal Control panel Crystal oscillator
- D. Data acquisition system Data terminal
- E. Electronic circuit breaker Electronic DIP switch Electronic potentiometer Emissions analyzer
- Encryption system Energy management system
- F. Flow computer Frequency synthesizer Fuel computer
- G. Gas analyzer Gasoline pump
- H. Home energy management Hotel lock
- I. Industrial control Instrumentation
- J. Joulemeter
- K. Keyboard -softkey
- L. Laser machine tool
- M. Machine control Machine process control Medical imaging Memory bank selection Message center control Mobile telephone

- Modem Motion picture projector N. Navigation receiver Network system Number comparison O. Oilfield equipment P. PABX Patient monitoring Plasma display driver Postal scale Process control Programmable communications Protocol converter Q. Quiescent current meter R. Radio tuner Radar dectector Refinery controller Repeater Repertory dialer S. Secure communications system Self diagnostic test equipment Sona-Bouy Spectral scanner Spectrum analyzer T. Telecommunications switching system Teleconferencing system
- Teleconferencing system Telephone dialing system T.V. tuner
  - Terminal
  - Test equipment Test system
  - TouchTone dialers
- Traffic signal controller U. Ultrasound diagnostics
- Utility telemetering
- V. Video games Video tape system Voice/data phone switch
- W. Winchester disk controller
- X. X-ray machine Xenon lamp system
- Y. YAG-laser controller
- Z. Zone/perimeter alarm system
- 4-82

## The NM93C46—An Amazing Device

Question: What has 8 pins, runs on 5V and can store any one of more than 10<sup>300</sup> unique bit patterns?

Answer: The NM93C46-a 1024-bit serial EEPROM.

Surprised? It is easy to check:


2<sup>1024</sup> = number of possible combinations

 $2^{10} = 10^3$ 

 $2^{1024} \approx (2^{10})^{102} = (10^3)^{102} = 10^{306}$ 

10<sup>306</sup> combinations are more than enough for any conceivable security application, serial number, or station I.D. many times over. Although the NM93C46 is a small part both physically and in memory size, its capacity to store unique codes is boundless.

Figure 1 shows the pin assignments and pin names for the NM93C46. Pins 6 and 7 are not connected, leaving only 6 active pins on the device. The DO pin is not active while data is being loaded through the DI pin. DI and DO can be tied together, creating a device that requires a 5-wire interface. This interface may be useful in security applications. The EEPROM could be built into a module that could be used as a "smart key" in electronic security systems. The key would be read whenever it was inserted into a 5-contact keyhole and access would be granted or denied as determined by the stored code. If only 256 bits of the EEPROM were to be used to store the code, this would still provide 1077 possible combinations. The remainder of the memory in the key could be used for data collection or to keep a record of where the key had been. It should be noted that ability to write data into the key allows the key to be immediately erased if it is misused.




#### National Semiconductor Application Note 423 Stacy Deming



N-423

The 5-contact key is nice, but a 4-contact key is at least 20% better. *Figure 2* shows how the addition of a retriggerable one-shot can achieve this reduction. This circuit puts some timing constraints on the serial clock signal, but these are easily met. The output pulse of the one-shot should remain high for a period that is slightly longer than one serial clock cycle to prevent the NM93C46 from being reset. (The falling edge of CS must occur before the rising edge of the serial clock after the last bit of a write command is transmitted.)




TL/D/8611-2

One-shot is retriggerable MM74HC123 FIGURE 2

## A circuit for a 3-contact key is shown in *Figure 3*. A filter capacitor, diode and one-shot have been added. Both one-shots are triggered whenever a pulse to ground occurs on the power supply contact. The capacitor and diode provide power to the NM93C46 and the one-shots during this brief power interruption. An operational amplifier can be used as the power source and can easily generate the required waveform. Both the serial clock and chip select signals are recovered from this waveform.

4



One-Shot A-1/2 MM74HC123 One-Shot B-1/2 MM74HC123

#### FIGURE 3

By adding more circuitry to the key, it is possible to achieve a 2-contact interface. A circuit for this interface is shown in *Figure 4.* 


Commands and data are transmitted to the key by superimposing a pulse-vidth-modulated code on the power supply contact. The voltage swings between 8V and 16V at point 1. A regulated 5V is supplied to the circuits in the key by a local regulator. Resistors R1 and R2 form a divider to create a 3V reference for the operational amplifier. R3 and R4 are used as a divider that converts the 8V to 16V signal at point 1 to a signal at point 2 that swings between 2V and 4V. The output of the operational amplifier now follows the signal at point 1 but swings from 0V to 5V. This signal is used to trigger the one-shots as in the 3-contact circuit, and appears at the DI pin as a pulse-width-modulated signal. Command and data signals may now be entered. Data is read from the key by monitoring the power supply current. When the DO pin is in TRI-STATE® or outputs a one, transistor T2 is turned off. When DO outputs a zero, T2 is turned on and current flows through R5. The value of R5 may be chosen to create whatever current change is needed to detect the state of DO. The current should be tested when the voltage at point 1 is 16V. The resistor in this example will produce a 10 mA change.


Figure 5 shows a typical read sequence for the circuit shown in Figure 4.

#### CONCLUSION

This application note describes a number of circuits that are useful in security and data collection systems. These circuits should be considered only the beginning. It no longer makes sense to install DIP switches to select access codes in garage door openers, cordless and mobile phones, or any other microcontroller-based system. "Smart keys" can be used to gain access to databases and can be invalidated over normal communication lines if they are abused. It boggles the mind to consider what can be done with so many unique codes.

Note: The circuits in this application note feature the NM93C46. The NM93C06 is a pin-compatible part that stores 256 bits.





#### Using National's MICROWIRE™ EEPROM

National Semiconductor manufactures a wide range of low density serial EEPROMs that use the MICROWIRE interface as a means of communication. Although all of these devices use the MICROWIRE interface, there are slight variations in interfacing due to differences in memory sizes, features, and technology used to implement the device. Additionally, the MICROWIRE interface does not specifically define any protocol, it only defines a basic set of signal lines to interconnect two or more devices. Due to these reasons, additional information is necessary to fully understand how to best interface to National's family of MICROWIRE EEPROM.

The goal of this application guide is to cover a diversity of information in renard to basic timing, interfacing options, and functionality of different EEPROMs. I will use an outline approach, so the appropriate heading can be located easily. Each section attempts to be stand alone so the information can be easily extracted. The outline appears below:

#### OUTLINE

#### **1.0 Description of EEPROM Families**

- 1.1 CMOS EEPROM
  - 1.1.1 NM93C Family
  - 1.1.2 NM93CS Family
  - 1.1.3 Variations

#### 2.0 HARDWARE CONNECTIONS

- 2.1. INTERFACE PIN DESCRIPTIONS
  - 2.1.1-Chip Select
  - 2.1.2 Serial Clock
  - 2.1.3 Data-In (DI)
  - 2.1.4 Data-Out (DO)
  - 2.1.5 Program Enable (PE)
  - 2.1.6 Protect Register Enable (PRE)
  - 2.1.7 Organization (ORG)
  - 2.1.8 Status (RDY/BUSY)
  - 2.2. FOUR WIRE BUS
  - 2.3. THREE WIRE BUS

#### 3.0 TIMING CONSIDERATIONS

- 3.1 BUS TIMING
- 3.2 INSTRUCTION SEQUENCE DESCRIPTIONS
  - 3.2.1 Read Cycle
  - 3.2.2 Sequential Read
  - 3.2.3 Erase and Erase All
  - 3.2.4 Write and Write All
  - 3.2.5 Program Enable and Program Disable
  - 3.2.6 Protect Register Read
  - 3.2.7 Protect Register Enable
  - 3.2.8 Protect Register Disable
  - 3.2.9 Protect Register Clear
  - 3.2.10 Protect Register Write
- 3.3. INTERFACING SOLUTIONS
- 4.0 CONCLUSION

National Semiconductor Application Note 758 Paul Lubeck



#### 1.0 Description of EEPROM Families

#### **1.1 CMOS EEPROM**

National builds a range of MICROWIRE CMOS EEPROMs in memory sizes ranging from 256-bit to 4906-bit. The NM93C family is the base family and the NM93CS is a similar family with additional features, there are also other device es with slight variations on the interface. All these devices are available with certain "standard" options such as operating temperature ranges and operating voltage ranges, packaging options and test options. These options being fairly standard variations for semiconductor devices, will not be addressed beyond this. The purpose of this article is to address basic functionality and interfacing, including various tricks to simplify or modify the interface.

#### 1.1.1 NM93C Family

The NM93C family of EEPROM is available in 256-, 1024-, 2048-, and 4096-bit sizes. All of these are internally organized in 16-bit words, therefore all data transactions deal with 16 bits. This family of EEPROMs has 7 instructions that deal with read, write, and a basic level of data protection. The instructions are listed in Table I. It is important to note that there is a basic difference in length of the instruction between the NM93C66 or NM93C46 and the NM93C56 or NM93C66. This is due to the larger devices needing additional address bits.

The NM93C family of EEPROM, like all of National's serial EEPROMs have a basic level of write protection that can be turned on or off by the use of the ERASE/WRITE DISABLE (EWDS) and ERASE/WRITE ENABLE (EWEN) instructions. Although there are two erase instructions included in the NM93C family, these are included only for compatibility with older EEPROMs that require erase before write. These EEPROMs don't require erase before write and it is recommended that in application the erase not be used as this adversely affects endurance.

#### 1.1.2 NM93CS Family

The NM93CS EEPROMs are identical to the NM93C family in memory sizes and organization. Making them different, they have two additional functions, sequential read and user configurable write protection, and don't have either of the erase functions, ERASE and ERASE-ALL as they are not needed. Like all of the CMOS EEPROMs, these have self timed programming cycles and operate from a single external supply of either 4.5V to 5.5V or 2.0V to 5.5V. In these devices it is necessary to eliminate the erase cycles from the code as they may adversely affect the performance of the device.

As these have additional functions, the instruction set includes a total of 10 instructions, 3 that operate on the memory array, 2 that deal with the basic write protection and 5 that deal with the user configurable write protection. Refer to the NM93CS instruction set table (Table II) for definitions of these instructions. As with the NM93C family, there is a basic difference in instruction length depending on memory size.

To further increase data security in these EEPROMs there are also two additional input signals defined, Program Enable (PE) and Protect Register Enable (PRE). These signals are on pins that are unused on the NM93C family providing upward compatibility to the NM93CS devices.

Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A7/A5-A0		Reads data stored in memory.
EWEN	1	00	11XXXX	Write enable must precede all programming m	
ERASE	1	11	A5-A0		Erase register A5A4A3A2A1A0.
WRITE	1	01	A5-A0	D15-D0	Writes register.
ERAL	1	00	10XXXX		Erase all registers.
WRAL	1	00	01XXXX	D15-D0	Writes all registers.
EWDS	1	00	00XXXX		Disables all programming instructions.

#### TABLE I. NM93C Family Instruction Set Table

#### TABLE II. NM93CS Family Instruction Set Table

Instruction	SB	Op Code	Address	Data	PRE	PE	Comments
READ	. 1	10	A5-A0		0	Х	Reads data stored in memory, starting at specified address.
WEN	1	00 •	11XXXX		0	1	Write enable must precede all programming modes.
WRITE	1	01	A5-A0	D15-D0	Ő	1	Writes register if address is unprotected.
WRALL	1	00	01XXXX	D15-D0	0	1	Writes all registers. Valid only when Protect Register is cleared.
WDS	1	00	00XXXX		0	х	Disables all programming instructions.
PRREAD	1	10	XXXXXX		<u>1</u>	х	Reads address stored in Protect Register.
PREN	1	00	11XXXX		1	1	Must immediately precede PRCLEAR, PRWRITE, and PRDS instructions.
PRCLEAR	1	11	111111		1	1	Clears the Protect Register so that no registers are protected from WRITE.
PRWRITE	1.	01	A5-A0		. 1	1	Program address into Protect Register, Thereafter, memory addresses ≥ the address in Protect Register are protected from WRITE.
PRDS	1	··· 00 · · ·	000000	-	1	1	One time only instruction after which the address in the Protect Register cannot be altered.

4

#### 1.1.3 Variations

There are two variations on the standard implementation of the Microwire bus. Both variations can be viewed as enhancements. The first enhancement is a Organization (ORG) input that allows the user to select the internal configuration of the memory as either 8 bits wide or 16 bits wide. When the input is high or unconnected, the device is configured as 16 bits wide, when the ORG input is at a low level, the memory is configured as 8 bits wide, but twice as deep. The feature is present on both the NM93C46A and the NM59C11.

The second variation is the STATUS output. This is the Busy/Ready polling to indicate programming status. All other devices have this feature on the Data-Out (DO) output, the NM59C11 alone has status available as a separate output and not on the Data-Out output. This can simplify interfacing to a bidirectional data bus.

#### 2.0 Hardware Connection

#### 2.1 INTERFACE PIN DESCRIPTIONS

In this section, each possible input or output will be described followed by the most popular variations of bus connections. Not all devices have all of the described I/Os. The I/Os are available according to Table III, I/O Functionality.

#### 2.1.1 CHIP SELECT (CS)

Chip Select is used to differentiate between various devices on the same Microwire bus. In the case of EEPROM it cannot be tied high even if it is the only device on the bus as it performs several additional functions. As it applies to any of the Microwire EEPROMs, the rising edge resets the internal circuitry of the device, a function necessary prior to initiating any new cycle. As shown in the functional block diagram (*Figure 1*) chip select also gates the data input and clock input, thus disabling these functions. During the course of clocking in the start bit, op-code address and data-in or data-out, chip select must be held high continuously, otherwise the internal circuits will be reset and the cycle will have to be started again with a new start bit.

During programming cycles chip select initiates the internal programming cycle. The falling edge of chip select will start the internal programming cycle when a programming opcode has been entered (Erase, Write, Erase All, Write All) and then, in conjunction with Data-Out (DO), will indicate if programming is complete (except the NMOS NMC9306). If programming is complete, Data-Out will drive high, if incomplete it will drive low. In the case of the NMC9306, the user must provide the programming time and in this case chip select must be held low for a minimum of 10 ms, then brought high and clocked to end the programming cycle.

Several additional notes in regard to chip select:


If a programming cycle is partially clocked in and then chip select dropped, the EEPROM may enter into a programming mode. This is determined by how many bits have been clocked in when chip select is dropped. If the start bit, opcode, and all of the address has been clocked in, a programming cycle will be initiated with no or partial data. If less than a complete address has been clocked in, the programming cycle will not be initiated. Refer to *Figure 2*, reference line 1.

In the case of the NM59C11, a programming cycle will not be entered unless a full data field has been clocked in. A full data field may be either 8 or 16 bits depending on the logic level present at the ORG input. A programming cycle will be entered at reference line 2 in *Figure 2* for the NM59C11.

Chip select hold time at the end of a cycle is referenced to the last rising edge of clock (SK). The hold time from the rising edge is the same as the minimum SK high time for the particular device. This is stated in the datasheets as 0 ns hold time from the falling edge of SK which assumes that SK high time is always minimum. In this case SK can be left in the high state or taken low at a later time. Internally chip select gates SK, therefore SK is not critical.

	CS	SK	DI	DO	PE	PRE	ORG	STAT
NM93C Family	Х	X	X	X				
NM93CS Family	X	X	X	X	X	х		
NM93C46A	x	X	X	х			x	
NM59C11	х	х	x	x			х	x

#### TABLE III. I/O Functionality by Device



## AN-758

#### 2.1.2 SERIAL CLOCK (SK)

The clock input is used to clock all data, address, op-code, and start bits into or out of the EEPROMs. SK clocks both input and output on the rising edge only, the falling edge has no effect on the devices. The only function it is not necessary for is the Busy/Ready Polling which is an asynchronous function.

Since SK is gated by ship select, it is a "Don't Care" any time chip select is low. It is also don't care prior to a start bit being clocked in and during Busy/Ready Polling. During these conditions Data-In (DI) must be held at a low level, otherwise a start bit will be interpreted.

If it is desirable to insert additional clock cycles during a instruction sequence for the purpose of byte aligning the data, there are several places in the data stream they may be inserted as described below:

- On any instruction, zeros can be clocked into the DI input before the start bit. Any number of clock cycles may be added if Data-In (DI) is held at zero. The first 1 clocked in will be interpreted as the start bit. This requires special precautions if a bidirectional data bus is used (Data-In tied to Data-Out) as the Busy/Ready Polling will interfere with the Data-In if it is not cleared out at the end of each programming cycle. See Section 2.3, THREE WIRE BUS, for more information.
- During a Read instruction, it is allowable to continue to clock the device after the 16 bits of data has been clocked out. In the case of the NM93CS family this will cause the memory to increment to the next register and present its contents on the Data-Out pin. In the case of all other devices, whatever was present on the Data-In pin will become present on the Data-Out pin (Fall thru). Refer to *Figure 1*, Block Diagram.
- During a Write or Write-All, additional clock cycles may be added after address A0 and before the valid data. The EEPROM will write into the memory the most recent 16 bits, or in the case of the NM93C46A, the most recent 8 bits or 16 bits depending on the status of the ORG input. Adding additional clocks after the valid data will cause the data to be misaligned. In the case of the NM59C11, the device counts the data bits clocked in and automatically enters the programming mode when it receives a full data field, therefore bits cannot be inserted between A0 and valid data.
- During the EWEN, Erase, Erase All, EWDS, WEN, WDS cycles, it is not necessary to clock in a data field, although it is mandatory to clock in a complete address field, even if the addresses are "Don't Care". Additional clocks can be added after the address field.

#### 2.1.3 DATA-IN (DI)

The Data-In input receives the Start-Bit, Address, and input data in a serial stream, each bit clocked in on the rising edge of SK. DI is gated by the chip select to provide a high degree of noise immunity. As shown in the block diagram, Data-In is routed to both the instruction shift register and the data shift register. When the start bit is clocked into the last bit of the instruction register, the clock is switched to the data register to receive input data and clock data out simultaneous. The Data-Out remains in high impedance unless a read cycle or Busy/Ready status is being done. The safest state is to keep the Data-In pin in a low level as a start bit is a high level.

#### 2.1.4 DATA-OUT (DO)

The Data-Out (DO) output sends read data onto the microwire bus and is clocked out on the rising edge of SK. It also carries the programming status after a programming cycle which is an asynchronous function that does not require the clock. At all other times the Data-Out is in the high impedance state. During a Read cycle, the Data-Out output begins to drive actively after the last address bit (A0) is clocked in. During the Busy/Ready polling it begins to drive active after chip select is raised to a high level.

During the Busy/Ready Polling, the Data-Out output drives low while the device is still in the internal programming cycle. After the EEPROM has completed the internal programming cycle, the Data-Out pin will drive high when chip select is high. Subsequently, if chip select is brought high again, Data-Out will again drive high indicating it has completed the programming cycle. To clear the Busy/Ready Polling it is necessary to raise chip select and clock in a start bit. Once the start bit is clocked in, Data-Out will return to the high impedance state. It is not necessary to continue with a cycle after this start bit has been clocked in, although it is permissible to start a new cycle with this start bit. This clearing of the Busy/Ready status may be necessary if a bidirectional data bus is used (Data-In tied to Data-Out) as the Data-Out output will interfere with the new data being presented on the Data-In input.

#### 2.1.5 PROGRAM ENABLE (PE)

The program enable (PE) input will enable all programming cycles when it is held at a high level during the duration of a programming cycle. Conversely, it will disable all programming, including programming of the protect register, while it is held low. This input has no affect on any other cycle, so it may be permanently tied high or low, or may be used in an active mode. This input is available on the NM93CS family only.

#### 2.1.6 PROTECT REGISTER ENABLE (PRE)


The protect register enable (PRE) input is used to switch between memory operations and protect register operations since the same op-codes are used for both. With the PRE input high, the op-codes define operations in the protect register, with the PRE input low, the op-codes define operations in the memory. This pin may be tied high or low, or used in the active mode. This input is available on the NM93CS family only.

#### 2.1.7 ORGANIZATION (ORG)

The Organization input (ORG) is used to control the internal organization of the memory. The two selectable organizations are 16-bit words and 8-bit words. Simply by holding the ORG pin at a high level, 16-bit words are selected, by holding the input at a low level 8-bit words are selected. When in the 8-bit mode, one additional address bit is required in the instruction sequence since the depth of the memory is doubled. This input is available only on certain device types, refer to the individual datasheets.

#### 2.1.8 STATUS (RDY/BUSY)

The status output indicates the programming cycle status after a programming cycle. When the device is in the programming mode and therefore cannot accept any other cycles, this pin will be low. After completion of the cycle the STATUS pin will be driven high. When this function is present, the Busy/Ready Polling is not available on the Data-Out



4-91


"

**AN-758** 

output. In some systems, particularly those using a bi-directional data bus, this can simplify interfacing by eliminating the possible contention between the Ready indication and the incoming data from the host device. This output is available only on certain device types, refer to the individual datasheets.

#### 2.2 FOUR WIRE BUS

The 4 wire bus is the simplest interconnection between the EEPROM and the host device. In most cases the only signals necessary to provide are clock, chip select, Data-In and Data-Out as shown in *Figure 5*. The PRE, PE, ORG, and STATUS pins are not shown as they are variations on this and the 3 wire bus connection. Multiple devices can be connected to the microwire bus, the only limitations being loading and available chip select means. In some systems it is necessary to have a bi-directional data line as described below in 3 wire bus.



#### TL/D/11169-7

#### FIGURE 5. Four Wire Connection

#### 2.3 THREE WIRE BUS

The 3 wire bus operates in the same mode as the 4 wire bus with the exception that the Data-In and Data-Out pins on the EEPROM are tied together. When using this connection, there are two precautions that need to be observed.

 When Data-In is tied to Data-Out, there is a possible conflict between address A0 in the instruction sequence and the dummy bit. This only occurs during a READ cycle. This is not harmful to the device and the internal circuitry of the EEPROM guarantees that the device will function properly under this condition. To decrease the noise created by the condition, a resistor may be placed in the locations indicated in *Figure 6*. The timing diagram in *Figure 7* shows the bus conflict.

The second possible area of conflict occurs when the Busy/Ready status is on the Data-Out output. Since the device will continue to indicate a Ready status indefinitely after a programming cycle (until a start-bit is clocked in), this can conflict with the beginning of the next cycle if leading zeros are clocked in (See *Figure 7*). The solution is to either use a separate cycle to clear the Ready bit or to eliminate any leading zeros from the instruction sequence. If the Busy/Ready Polling is not used in the application, the easiest solution is to use the NM59C11 that does not have the polling on Data-Out but has it on a separate output.




FIGURE 6. Three Wire Connection Showing Optional Resistor




FIGURE 7. Three Wire Connection Bus Conflict Areas

#### **3.0 Timing Considerations**

The following information describing the Microwire bus timing must be used in conjunction with the datasheet as it is an expansion and clarification of the datasheet. First, the basic timings with respect to the clock (SK) will be described, followed by instruction sequence timing, and finally, specific information in each instruction sequence.

#### 3.1. BUS TIMING

The synchronous data timing shown in *Figure*  $\theta$  is similar to that shown in the various datasheets. There is one significant modification to the timing specification though, the chip select (CS) hold time is referenced to the rising edge of the clock rather than the falling edge. With this modification, the hold time specification must be changed to be the same as

the minimum clock (SK) high time. Other significant points are:

- The only active edge of the clock is the rising edge.
- The only time the clock is necessary is when clocking data into or out of the EEPROM. It is not necessary during Busy/Ready Polling.
- The clock may be left in either the high state or low state between cycles. It is safer to leave the clock in the low state.
- When chip select (CS) is high, clock (SK) is a critical signal. With the exceptions noted in Section 2.1.2 tilted SERIAL CLOCK (SK), no additional clock cycles or noise that crosses the V<sub>IH</sub> or V<sub>IL</sub> thresholds can be tolerated.




FIGURE 8. Synchronous Timing

4

#### **3.2 INSTRUCTION SEQUENCE DESCRIPTIONS**

#### 3.2.1 READ CYCLE

The READ cycle requires the host to raise chip select (CS) and then clock in thru the Data-In (DI) pin a start-bit, opcode, and address. Following clocking in the last address bit, the Data-Out (DO) output comes out of the high impedance state and drives a low level on the output. This is referred to as the dummy bit and is a good indication that a READ mode has been successfully entered if difficulty is encountered during initial debug of a system. The dummy bit is clocked out of the EEPROM on the same rising edge of SK that clocks in the last address bit, A0. This is shown in *Fiaure 9.* 


#### **3.2.2 SEQUENTIAL READ**

Sequential read is a read mode available only on the NM93CS family. It is entered by entering a READ cycle and clocking out the first 16-bit word. After reading the first 16-bit word if chip select (CS) is kept high, address A + 1 may be clocked out followed by address A + 2 and so on. When the maximum address is reached, the memory continues in the sequential read mode at address 0. In this manner, the host may operate the memory in a continuous loop read. When initiating a SEQUENTIAL READ, the first data

word is proceeded by a dummy bit as in a standard READ, although the dummy bit is supressed in all subsequent data words as shown in *Figure 9*.

#### 3.2.3 ERASE AND ERASE ALL

The ERASE cycles return the contents of the EEPROM to a clear state which is read as 1's. It is not necessary for any of the CMOS EEPROM described in this article, and is included in the NM93C family, NM93C46A, and NM59C11 only for compatibility with older devices that require erasing. It is recommended that the erase cycles be eliminated from the instructions to simplify the code, speed up writing and to improve the endurance obtained in the application. These modes are entered by clocking in a start-bit, op-code, and address. It is not necessary to clock in the data field as it is assumed to be all 1's. It is necessary to clock in the address, even in the case of ERASE-ALL where it is "don't care" in all except the first two bits of the address field which is used as additional op-code bits. After the full address field has been clocked in, chip select must be returned to a low level in initiate the erase cycle. In all devices, except the NMC9306, programming completion can be determined by Polling as shown in Figure 4, or a simple 10 ms timeout will guarantee programming is complete if polling is not used.



## AN-758

#### 3.2.4 WRITE AND WRITE ALL

The Write and Write All cycles will write a specified data word into the specified address, or in the case of Write All, the same data pattern will be written into all locations. In all devices a new data pattern may be directly written over an existing data pattern without erasing the first data pattern. The write mode is entered by clocking in a start-bit, opcode, address, and data. The full address field must be clocked in for the Write All even though it is don't care in all but the first 2 bits. It is also necessary to clock in a full data field to assure correct alignment of data. The write cycle will be initiated after 8- or 16-bit have been clocked into the device in some of the devices and in other devices after chip select is brought low regardless of how many data bits have been clocked in. Refer to the specific datasheets to determine which method is used.

#### 3.2.5 PROGRAM ENABLE AND PROGRAM DISABLE

Program enable and program disable are the instructions that enable or disable writing and, where included, erasing. The instruction name varies depending on the specific device but includes EWEN, EWDS, WEN, and WDS. These instructions enable or disable the entire memory array with a single instruction. All devices power up in the disable mode and once placed in the enabled mode remain enabled until a disable instruction is performed or V<sub>CC</sub> is cycled. These instructions provide the most basic level of data protection. Although since most lost data is the result of the host device becoming uncontrolled and performing the "Program Subroutine" it may be helpful to structure the software such that the enable command is not included in the "Program Subroutine" but is in a separate subroutine. If a greater degree of data security is needed, a NM93CS family device is recommended, or other more elaborate schemes involving redundant data storage and polling.

#### **3.2.6 PROTECT REGISTER READ**

The protect register read (PRREAD) command is the same as a word read command except the input PRE must be held at a high level and the address is don't care. In spite of the address being don't care, the entire address field must be clocked in. On'the Data-Out pin the contents of the protect register will be clocked out MSB first descending to LSB.

#### **3.2.7 PROTECT REGISTER ENABLE**

Similar to the programming enable instructions described above, the PREN instruction is necessary to perform any programming instruction the affects the Protect Register. Unlike the enable instructions described above, a PREN must immediately proceed each programming instruction that involves the protect register. The Protect Register programming instructions are PRCLEAR, PRWRITE, and PRDS.

#### **3.2.8 PROTECT REGISTER DISABLE**

The protect register disable instruction permanently disables any further programming instructions to the protect register. Therefore it can only be performed once in the lifetime of a NM93CS device. The purpose of it is to permanently configure a portion of the EEPROM as true ROM and a portion as Read/Write EEPROM. Great caution should be exercised prior to executing this instruction as there is no second chance. It is performed by sending a start-bit, opcode and an address field of all 0's while both the PRE and PE inputs are at a high level. This instruction must be immediately proceeded by a PREN instruction.

#### 3.2.9 PROTECT REGISTER CLEAR

The protect register clear instruction will clear the contents of the Protect Register making the entire contents of the EEPROM alterable only if the PRDS instruction has not previously been executed. This is done by clocking in a startbit, op-code, and address field of all ones. This instruction must be immediately proceeded by PREN instruction and requires that both PRE and PE inputs be held at a high level.

#### **3.2.10 PROTECT REGISTER WRITE**

The Protect Register write command (PRWRITE) allows the host to write the protect register with the address where the memory is to be segmented into ROM and EEPROM. The defined address is the first ROM address and the ROM field then continues to the top of memory. To execute this command a start-bit, op-code, and address must be clocked in, the address field containing the memory address that defines the ROM/EEPROM boundary. The PRE and PE inputs must be held at a high level.

#### **3.3 INTERFACING SOLUTIONS**

When interfacing serial microwire EEPROMs to microcontrollers there is an apparent conflict that occurs when selecting clock polarity and phase. This can be easily overcome in most situations, although when using some microcontrollers that do not allow selection of either clock polarity or clock phase, the only solution may be to resort to bit set and bit reset instructions to interface to the EEPROM rather than use of the serial interface provided on the microcontroller.

In the instance where there is a dedicated serial interface provided, the conflict typically occurs as follows. *Figure 10* demonstrates an EEPROM READ as this involves data being transferred from the micro to the EEPROM (Start bit, opcode, and address) and data transferred from the EEPROM to the micro (address contents). The conflict occurs in this example when the micros clock sets data up on the falling edge of SK and expects the EEPROM to accept it on the rising edge, but then expects the EEPROM to do the same when it sends data back to the micro.

- The micro sets up a data bit. A propagation delay after the falling edge the data bit is valid at the EEPROM DI pin.
- 2. The EEPROM uses the rising edge of SK to clock the data bit into its internal register.
- 3. When the data direction changes the EEPROM sets the data up starting at the rising edge of SK.
- 4. The micro attempts to clock the data bit in that was set up on clock edge 3.

This example will work if the micro requires 20 ns or less data hold time after edge 4. If greater than 20 ns is required, an alternate strategy is needed.

- 1a. The micro sets up the data bit on the rising edge and a propagation delay later it is valid at the EEPROM.
- 2a. The EEPROM clocks the data into its internal register. The EEPROM requires only 10 ns data hold time, which can normally be guaranteed.

3a. The EEPROM sets the Data-Out up on the rising edge.


4a. The micro clocks the data into it's internal registers on the falling edge of the clock and a minimum data setup and hold time is guaranteed for the micro based on the minimum high and low time of the SK clock used in the application.

It should be noted that in the second example, CS (chip select) is asserted when SK is low. If this cannot be done, the DI input should be low when CS is asserted. If both DI and SK are high when CS is asserted the EEPROM will

recognize this as a rising edge of SK. To accommodate this in a design, it is allowable to clock in any number of logic zeros prior to the start bit.

#### 4.0 Conclusion

The serial EEPROM offered by National all share a common structure. Separating them are various features that give benefit to various applications such as the need for a bi-directional data bus or need for one byte word width. There are a number of "tricks" that may simplify interfacing to these which can easily be understood with the help of a functional block diagram. Given this information the overall job of using a serial interface EEPROM will be simpler.



#### Using an EEPROM— I<sup>2</sup>C™ Interface NM24C02/03/04/05/08/09/ 16/17

National Semiconductor Application Note 794 N. Brian Underwood

#### INTRODUCTION

National Semiconductor's NM24C EEPROMs are designed to interface with Inter-Integrated Circuit (I<sup>2</sup>C) buses and hardware. NSC's electrically erasable programmable read only memories (EEPROMs) offer valuable security features (write protection), two write modes, three read modes and a wide variety of memory sizes. Applications for the I<sup>2</sup>C bus and NM24C memories are included in SANs (small-area networks), stereos, televisions, automobiles and other scaled-down systems that don't require tremendous speeds but instead cost efficiency and design simplicity.

#### **I<sup>2</sup>C BACKGROUND**

The I<sup>2</sup>C bus configuration is an amalgam of microcontrollers and peripheral controllers. By definition: a device that transmits signals onto the I<sup>2</sup>C bus is the "transmitter" and a device that receives signals is the "receiver"; a device that controls signal transfers on the line in addition to controlling the clock frequency is the "master" and a device that is controlled by the master is the "slave". The master can transmit or receive signals to or from a slave, respectively, or control signal transfers between two slaves, where one is the transmitter and the other is the receiver. It is possible to combine several masters, in addition to several slaves, onto an I<sup>2</sup>C bus to form a multimaster system. If more than one master simultaneously tries to control the line, an arbitration procedure decides which master gets priority. The maximum number of devices connected to the bus is dictated by the maximum allowable capacitance on the lines, 400 pF, and the protocol's addressing limit of 16k; typical device capacitance is 10 pF. Up to eight E2PROMs can be connected to an I<sup>2</sup>C bus, depending on the size of the memory device implemented.

Simplicity of the I<sup>2</sup>C system is primarily due to the bidirectional 2-wire design, a serial data line (SDA) and serial clock line (SKL), and to the protocol format. Because of the efficient 2-wire configuration used by the I<sup>2</sup>C interface compared to that of the MICROWIRE™ and SPI interface, reduced board space and pin count allows the designer to have more creative flexibility while reducing interconnecting cost.

#### **OPERATING NATIONAL SEMICONDUCTOR'S NM24Cs**

The NM24C E<sup>2</sup>PROMs require only six simple operating codes for transmitting or receiving bits of information over the 2-wire I<sup>2</sup>C bus. These fields are explained in greater detail below and briefly described hereafter: a start bit, a 7-bit slave address, a read/write bit which defines whether the slave is a transmitter or receiver, an acknowledge bit, message bits divided into 8-bit segments and a stop bit.


For efficient and faster serial communication between devices, the NM24C Family features page write and sequential read.

The NM24C03/C05/C09/C16/C17 Family offers a security feature in addition to standard features found in the NM24C02/C04/C08/C16 Family. The security feature is beneficial in that it allows Read Only Memory (ROM) to be implemented in the upper half of the memory to prevent any future programming in that particular chip section; the remaining memory that has not been write protected can still be programmed. The security feature in the NM24C03/C05/C09/C17 Family does not require immediate implementation when the device is interfaced to the I<sup>2</sup>C bus, which gives the designer the option to choose this feature at a later date. Table I displays the following parameters: memory content, write protect and the maximum number of individual I<sup>2</sup>C E<sup>2</sup>PROMs allowed on an I<sup>2</sup>C bus at one time if the total line capacitance is kept below 400 pF.

Code used to interface the NM24Cs with National Semiconductor's COP8 Microcontroller Family is listed in a latter section of this application note for further information to the reader.

Part No.	Number of 256x8 Page Blocks	Write Protect Feature	Max. Parts
NM24C02	1	No	8
NM24C03	1	Yes	8
NM24C04	2	No	4
NM24C05	2	Yes	4
NM24C08	4	No	2
NM24C09	4	Yes	2
NM24C16	8	No	1
NM24C17	8	Yes	1

#### TABLE I



- If there is no ACK, the master will generate a Stop Condition to abort the transfer \_\_\_\_N
  - line high — Next Start Condition after t<sub>FB(Min)</sub> =
  - . 4.7 μs is possible

#### START/STOP CONDITIONS

If both the data and clock lines are HIGH, the bus is not busy. To attain control of the bus, a start condition is needed from a master; and to release the lines, a stop condition is required.

Start Condition:	HIGH-to-LOW transition of the data line while the clock line is in a HIGH state.
Stop Condition:	LOW-to-HIGH transition of the data line while the clock line is in a HIGH state.

The master always generates the start and stop conditions. After the start condition the bus is in the busy state. The bus becomes free after the stop condition.

#### DATA BIT TRANSFER

After a start condition "S" one databit is transferred during each clock pulse. The data must be stable during the HIGHperiod of the clock. The data line can only change when the clock line is at a LOW level.

Normally each data transfer is done with 8 data bits and 1 acknowledge bit (byte format with acknowledge).

#### ACKNOWLEDGE

Each data transfer needs to be acknowledged. The master generates the acknowledge clock pulse. The transmitter releases the data line (SDA = HIGH) during the acknowledge clock pulse. If there was no error detected, the receiver will pull down the SDA-line during the HIGH period of the acknowledge clock pulse.

If a slave receiver is not able to acknowledge, the slave will keep the SDA line HIGH and the master can then generate a STOP condition to abort the transfer.

If a master receiver keeps the SDA line HIGH, during the acknowledge clock pulse the master signals the end of data transmission and the slave transmitter release the data line to allow the master to generate a STOP-condition.

#### ARBITRATION

Only in multimaster systems.

If more than one device are potential masters and more than one desires access to the bus, an arbitration procedure takes place: if a master transmits a HIGH level and another master transmits a LOW level, the master with the LOW level will get the bus and the other master will release the bus; and the clock line switches immediately to the slave receiver mode. This arbitration could carry on through many bits (address bits and data bits are used for arbitration).


#### FORMATS

There are three data transfer formats supported:

- --- Master transmitter writes to slave receiver; no direction change
- Master reads immediately after sending the address byte
- Combined format with multiple read or write tranfers.


#### ADDRESSING

The 7-bit address of an I<sup>2</sup>C device and the direction of the following data is coded in the first byte after the start condition:



TL/D/11268-3

A "0" on the least significant bit indicates that the master will write information to the selected Slave address device; a "1" indicates that the master will read data from the slave. Some slave addresses are reserved for future use. These are all addresses with the bit combinations 1111XXX and 0000XXX. The address 0000000 is used for a general call address, for example, to initialize all I<sup>2</sup>C devices (refer to I<sup>2</sup>C bus specification for detailed information).



## AN-794

TIMING


The master can generate a maximum clock frequency of 100 KHz. The minimum LOW period is defined as 4.7  $\mu$ s; the minimum HIGH period width is 4  $\mu$ s; the maximum rise

time on SDA and SCL is 1  $\mu s;$  and the maximum fall time on SDA and SCL is 300 ns.

Figure 4 shows the detailed timing requirements.

Symbol	Parameter	Min	Max	Units
fscl	SCL Clock Frequency	0	100	kHz
tBUF	Time the Bus Must Be Free before a New Transmission Can Start	4.7	1	μs
t <sub>HD</sub> ; STA	Hold Time Start Condition. After this Period the First Clock Pulse is Generated	4.0		μs
tLOW	The LOW Period of the Clock	4.7		μs
t <sub>SU</sub> ; STA	Setup Time for Start Condition (Only Relevant for a Repeated Start Condition)	4.7		μS
t <sub>HD</sub> ; DAT	Data in Hold Time	5 0*		μs μs
t <sub>SU</sub> ; DAT	Setup Time Data	250		ns
tr	Rise Time of Both SDA and SCL Lines		1	μs
t <sub>f</sub>	Fall time of Both SDA and SCL Lines		300	ns
t <sub>SU</sub> ; STO	Setup Time for Stop Condition	4.7		μs

\*Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL. FIGURE 4. I<sup>2</sup>C-Bus Timing Requirements



TL/D/11268-7

#### FIGURE 5. I<sup>2</sup>C Bus EEPROM/ $\mu$ Controller Configuration Used for Sample Code

#### SOFTWARE TASKS

- I. Write fixed values to E2PROM cells
- II. Read values back from E2PROM and save in RAM locations from COP

Note: I<sup>2</sup>C Bus Modes Used:

Master Transmitter  $\begin{array}{cc} \text{SDA} \longrightarrow \\ \text{SCL} \longrightarrow \end{array}$  Slave Receiver

Master Receiver  $\underset{\text{SCL}}{\leftarrow}$  SDA Slave Receiver

#### REMARKS

 The I<sup>2</sup>C bus, 2-wire serial interface generally requires a pull-up resistor on the SDA line and the SCL line, depending on whether TTL or CMOS hardware interfacing exists.


- I<sup>2</sup>C bus compatible  $\mu\text{C}\textsc{s}$  or peripherals have OPEN DRAIN outputs at SDA and SCL.
- COP800 does not have OPEN DRAIN outputs, but the "bus requirements" can be met by switching SDA and SCL connections into TRI-STATE<sup>®</sup> for the following cases:

The bus is not accessed

- A slave has to send an acknowledge bit.
- MICROWIRE can not be used for I<sup>2</sup>C bus operations.
- Current sink capability on SDA and SCL must be 3 mA to maintain "Low Level" (an I<sup>2</sup>C bus spec.).

ITLE IIC - EEPROM ROUTINES' NCLD COP800.INC HIP 840 IST X '21		
* * *TASK RELATED RAM - DECLARE* * *		
EADR EWRD EDAT1 EDAT2 AG EREAD	= 002 = 003 = 004 = 005 = 010 = 012 = 013 = 014 = 015 = 0F0	ADDRESS OF EEPROM WORD ADDRESS EEPR. DATA TO EECELL SECOND BYTE FLAG-WORD READ-DATA FROM EE SECOND BYTE THIRD BYTE FOURTH BYTE COUNTER FOR BITSHFT
IIT: LD SP.	#06F	
LD SP, LD B, LD [B+], LD [B], LD B, LD [B-], LD [B-], LD [B-], LD [B]	#06F PORTLD #00C #EEDAT2 #034 #012 #0A0 #025	; INIT LS, L3 FOR EE- ; OPERATIONS ; INIT RAMS ; FIXEED VALUES FOR ; EEWRITE (2 BYTES) ; MIRROR OF #05 ; MIRROR OF "A5"
; EXAMPLE: IF ADDRESS BYTES IS "1010 010X THEN ; STORE: "X010 0101" ; INTO RAM (X=0/1; WRITE/READ)		
LD PSW, LD CNTRL, LD FLAG, .FORM	#00 #00 #0	; LOAD PSW ; AND CNTRL REG.
DO WRITE TO EE-PROM		
; (2 BYTE SUCCESSIVE WRITE)		
SBIT 0, LD B, RBIT 2 [B], JSR STACON JSR WAIT	FLAG PORTLD	; SET FLAG FOR WRITE ; POINT LPORT DAT REG. ; TO MODIFY "SDA, SCL" ; PREPARE FOR START ; CONDITION. ; AFTER WRITE TO EE. ; WAIT FOR > THAT 40

. . . . . . . . . . . . . . . . . . . ; \*\* DO THE START CONDITION \*\* ; \*\* AND SHIFT OUT ADRESS - \*\* \*\* BYTE AND WORD-ADRESS \*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* STACON: RBIT 3. PORTLD ; FINISH START COND. 0, <sup>1</sup> LD B. #EEADR PREPARE TO CLOCK  $: \mathcal{X}$ ;OUT ADDRESS. LOPA: LD BITCO. #008 : DO SETS OF 8 BITS 3 / L LOPA 1: 14 - 1 11 - 1 IFBIT 0, [B] : SWITCH SDA BEFORE JP ONE, :SCL RBIT 2, PORTLD SET BIT LEVLE "0" JP CLK 1.1 ONE: SBIT 2. ; SET BIT LEVEL "1" PORTLD JP CLK ; ENSURE SAME BIT u konstant Olimpia Algorian LENGTH ч...<sup>\*</sup> CLK: 5.5 11 - 12 - L SBIT 3, PORTLD ; DO CLOCK PULSE NOP RBIT 3, PORTLD ; ENSURE> 4USEC RBIT 2, PORTLD ;SWITCH ALSO SDA LOW FORM • • • • • ; ROTATE BYTE ONE LD A, [B] BIT POS. RIGHT RRC A. X A, [B] ; AND SAVE ; CHECK IF 8 BITS DRSZ BITCO JP LOPA1, ; SHIFTED LD A, [B+], IFBIT 1, IMP LD A, [B+], : DECREMENT 8 FLAG ; CHECK IF READ 3RD BYTE IS NEXT? ; IF SO, THEN READ. JMP, GETDAT ;GET ACKNOWLEDGED JSR ACK, WHEN 8 BITS ARE : SHIFTED. IFBIT 0. FLAG : CHECK IF READ ; OR WRITE OPERATION. JP CEC1. . . . #04 IFBNE ; ON READ (HERE) JMP LOPA, ; IF NOT 2 BYTES YET 1.1 C1: IFBNE, JMP LOPA, : AFTER EE-ADDRESS AND ; WORD ADDRESS ARE SHFT. CEC1: #06 ; 1ST AND 2ND DATA-; BYTE (3RD + 4TH)  $\gamma_{i} < \sigma$ ar sus Sus Courses <sup>16</sup>1 - Arts 1910 - Arts Arts Arts TL/D/11268-9



4

STP: SBIT 3, NOP, SBIT 2, RET,			PORTLD	; ESTABLISH STOP- ; CONDITION	;
.FORM	T 8BIT OF DATA FROM	A EE-PROM	 2		
GETDAT: JSR ACK, LD B, JP			#EEREAD GETDT1	;GET ACKNOWLEDGMENT ; POINT FIRST READ RAM ; AND READ IN	
GETDAT: JSR ACK,				; ACKNOWLEDGMENT TO E ; PROM WHEN 8 BITS ; ARE SHIFTED IN.	E-
GETDAT1: LD BITCO, RBIT 2, RBIT 2,			#008 PORTLC PORTLD	; INIT BIT COUNTER ; BEFORE READING, PUT ; 'SDA' INTO HIGH-Z.	, <sup>1</sup>
LOPB: SBIT 3, RBIT 7, [B] IFBIT 2, SBIT 7, [B] RBIT 3, DDS7 DITCO			PORTLD PORTLD PORTLD	; DO CLOCK HIGH ; READ IN EEDATA ; IN SETS OF 8 BITS ; DO CLOCK LOW	
DRSZ BITCO, JP SHFT LD A, [B+], IFBNE JMP GETDT, SBIT 2, JMP STP			#06 PORTLC	; CHECK IF 8 BITS ; ARE SHIFTED ; INCREMENT B ; CHECK IF 4 BYTES ; ARE SHIFTED IN? ; PUT L2=0 ; WHEN TRUE, DO STOP ; CONDITION AND	
FORM				; RETURN	
SHFT: LD A, [B], RRC A X A, [B] JP LOPB		en gen 2010 - Alfred 2010 - Alfred 2010 - Alfred		; ROTATE BITS ONE ; POSITION RIGHT	
*****	PLE ROUTING TO DO	40 MSEC DELAY **		5.	t ta
	an an the An Araba Araba An Araba Araba				TL/D/11

AIT: LD 0F1 )PD: LD 0F2,	#0.20	; SIMPLE WAIT LOOP	•••
LD 0F2,		; TO PRODUCE>40MSEC	
	#OFF	; TIMEOUT	
PC:			
DRSZ 0F2, JP LOPC, DRSZ0F1, JP LOPD RET		; TO PROPERLY PROGRAM ; EEPROM. TIME REQUIRED ; TO ERASE/WRITE ; THE EEPART.	
			4
X1: SBIT 2, JP ACLK,	PORTLC	; INDICATE TO EE-PROM ; (PUT DATA LINE LOW)	• 4
Ж: RBIT 2,	PORTLC	; PUT DATA-LINE HI-Z	
CLK:			· . ·
SBIT 3, NOP NOP	PORTLD	; AND GET ACKNOWLEDGE ; 8 BITS ARE SHIFTED, ; DO A DUMMY CLOCK	
NOP RBIT 3,	PORTLD	; (FOR ACKNOWLEDGE)	
SBIT 2, RET	PORTLC		

TL/D/11268-13

# Enhancing the Performance of Serial CMOS EEPROMs

National Semiconductor Application Note 822 Sean Long



- **TABLE OF CONTENTS**
- 1.0 COMPARING SERIAL EEPROM INTERFACE STANDARDS
- 2.0 I<sup>2</sup>CTM BUS MEMORY SIZE
- 2.1 I<sup>2</sup>C Bus Concept
- 2.2 EEPROM Memory on the I<sup>2</sup>C Bus
- 2.3 Bank Switching I<sup>2</sup>C EEPROMs
- 3.0 ACCESSING SERIAL EEPROMs
- 3.1 I<sup>2</sup>C System
- 3.1.1 Random Read
- 3.1.2 Sequential Read
- 3.1.3 Current Address Read
- 3.1.4 Byte Write
- 3.1.5 Page Write

- 3.1.6 Typical Twr vs Maximum Twr
- 3.2 MICROWIRE™ Systems
- 3.2.1 Read Mode
- 3.2.2 Sequential Read
- 3.2.3 Write Mode
- 3.2.4 Typical Twp vs Maximum Twp
- 4.0 WRITE PROTECTED MEMORY SYSTEMS
- 4.1 I<sup>2</sup>C EEPROMs
- 4.2 MICROWIRE™ EEPROMs
- 5.0 EEPROM ENDURANCE AND SYSTEM LIFETIME
- 5.1 EEPROM Definitions
- 5.2 Read Cycles
- 5.3 Data Changes and Endurance
- 6.0 CONCLUSION


# INTRODUCTION

This application note presents a number of solutions to help a system designer overcome some possible limitations of serial Electrically Erasable PROMs (EEPROMs) to obtain greater system performance and flexibility.


This note assumes that the reader is familiar with National Semiconductor's range of MICROWIRE EEPROMs (NM93Cxx and NM93CSxx) and I<sup>2</sup>C (NM24Cxx) devices.

# 1.0 COMPARING SERIAL EEPROM INTERFACE STANDARDS

The two industry standard serial interfaces for EEPROMs are the MICROWIRE and I<sup>2</sup>C-bus specifications. The key features of these two interfaces are shown in *Figure 1*.



## MICROWIRE



	MICROWIRE	I <sup>2</sup> C
Max Bus Speed	1 MHz	100 kHz
Number of Active Pins	4	2
Maximum Memory	N/A	16 kbit
Acknowledge	No	Yes
Data Size	8- or 16-Bit	8-Bit
Block Write	No	Yes
Sequential Read	Yes	Yes
Number of Devices on Bus	Limited by Port Pins	32 Functions, 256 Total Devices

# FIGURE 1. MICROWIRE vs I<sup>2</sup>C

The key advantages of the MICROWIRE interface compared to the I2C-bus are:

- Higher system speed (1 MHz vs 100 kHz)
- Greater memory size (unlimited vs 16 kbit maximum)
- · Address programming pins are not required on peripherals

The key advantages of the I<sup>2</sup>C-bus are:


- Only requires 2 pins (SDA and SCL)
- · Allows easy implementation of a multi-master system

Both interface standards are supported by a variety of microcomputers; some have dedicated interfaces built-in (for example National Semiconductor's COPS™), while other microcomputers can interface to either standard by togoling I/O port pins as required.

#### 2.0 I<sup>2</sup>C-BUS MEMORY SIZE

#### 2.1 I<sup>2</sup>C-Bus Concept

The I<sup>2</sup>C-bus uses two wires, serial data (SDA) and serial clock (SCL) to carry information between various integrated circuits connected to the bus. Each device is recognized by a unique address and can operate as either a transmitter or receiver depending on the function of the individual device. A typical I<sup>2</sup>C-bus system is shown in Figure 2.



TL/D/11429-4

#### FIGURE 2. A Typical I<sup>2</sup>C-Bus System

In addition to transmitters and receivers, devices can also be defined as masters or slaves when performing data transfers.

- A master is: - the device which initiates data transfer
  - generates clock signals
  - terminates a data transfer
  - e.g., a microcomputer
- A slave is: - the device addressed by a master
  - e.g., a memory

Note: The I2C-bus is a multi-master bus; each master generates its own clock signals when transferring data on the bus.

# 2.2 EEPROM Memory on the i<sup>2</sup>C-Bus

The I<sup>2</sup>C-bus specification allows a maximum of 16 kbits of EEPROM. The 4-bit device type identifier string which follows the START condition is 1010 for EEPROMs. National Semiconductor manufactures a range of different size I<sup>2</sup>C EEPROMs (2k, 4k, 8k, and 16 kbits) to allow a system designer to select the amount of memory required.

EEPROMs on the I<sup>2</sup>C-bus may be configured in any manner required, providing the total memory addressed does not exceed 16 kbits. EEPROM memory Addressing is controlled by two methods:

- · Hardware configuring the A0, A1, and A2 pins (device address pins) with pull-up or pull-down resistors
- Software addressing the required PAGE BLOCK within the device memory array (as sent in the slave address strina)

#### **Pin Descriptions**

Serial Clock (SCL)	an input used to clock data into and out of the memory
Serial Data (SDA)	a bidirectional pin used to transfer data into and out of the device
Device Address Inc.	connected to Max or Max to cooffe

Device Address Inputs connected to V<sub>CC</sub> or V<sub>SS</sub> to configure EEPROM address

Device	<b>A</b> 0 <sup>-</sup>	A1	A2	Eff	ect of Address
NM24C02/03	ADR	ADR	ADR	2 <sup>3</sup> = 8	$(8) \times (2k) = 16k$
NM24C04/05					$(4) \times (4k) = 16k$
NM24C08/09	<b>X</b> -	. X.			$(4) \times (8k) = 16k$
NM24C16/17	Х	Х	X	2 <sup>0</sup> = 1	(1) $\times$ (16k) = 16k

ADR-active pin used for device addressing

X-not used for addressing (must be tied to ground/VSS)

Many applications now require greater than 16 kbits of EEPROM on an I<sup>2</sup>C system. For the purpose of this application note we will consider how to use multiple 16 kbit (NM24C16/17) devices in an I<sup>2</sup>C bus system to increase the total memory size.




FIGURE 3. Increasing I<sup>2</sup>C-Bus EEPROM → 16 kbits

# 2.3 Bank Switching I<sup>2</sup>C EEPROMs

A circuit to increase the EEPROM memory size of the I<sup>2</sup>C bus, while still maintaining full software and hardware compatibility, is shown in *Figure 3*.

The circuit connects the serial clock (SCL) to each memory device, but the serial data (SDA) is connected by a multiplexed, bidirectional analog switch (MM74HC4051). The MM74HC4051 is an 8-channel analog multiplexer which connects together the outputs of 8 digitally controlled analog switches, thus achieving an 8-channel multiplexer. These switches are bidirectional, allowing any analog input to be used as an output and vice-versa. They have a low "on" resistance, typically 50 $\Omega$  or less.

The MM74HC4051 is controlled by four inputs; INH which enables the switches to be "on" and inputs A, B and C which select one of the eight switches. The master (microcontroller) generates these four control signals to the MM74HC4051 directly. **AN-822** 

In this case a typical software flow would be:

- set microcontroller port pins to select the NM24C16/17 required
- − [DEVICE TYPE] → [DEVICE ADDRESS] → [PAGE BLOCK ADDRESS] → [BYTE ADDRESS]

This means that this low cost solution still maintains full  $l^2C$ -bus compatibility.

# **Worst Case Analysis**

I <sup>2</sup> C-Bus Specification	MM74HC4051 Solution Specification
C <sub>max</sub> = 400 pF (Note 1)	C <sub>IN</sub> = 90 pF max
f <sub>max</sub> = 100 kHz (Note 2)	t <sub>PD</sub> = 15 ns max
= 10 μs Period	= 5 ns typical
$I_{OL} \max = 3 \max$	$R_{ON} \max = 140\Omega$

Note 1: The maximum number of devices connected to the I<sup>2</sup>C-bus is controlled by the maximum allowable capacitance which is 400 pF per line.

Note 2: The maximum I<sub>2</sub>C system clock is 100 kHz. The propagation delay through the MM74HC4051 is small enough to ensure that data set-up time of 250 ns min is not violated.


#### 3.0 ACCESSING SERIAL EEPROMs

#### 3.1 I<sup>2</sup>C System

# **READ Operations**

## 3.1.1. Random Read

Random read allows the master to access any memory location in a random manner. The master first performs a "dummy" write operation, then issues a start condition followed by the slave address and then the word address to be read. (See Figure 4.)




#### 3.1.2 Sequential Read

A sequential read operation allows the master to read a continuous stream of data from the memory without having to keep clocking in the word address and waiting for the memory to assert the ACK signal.

Sequential reads can be initiated as either a current address read or random access read. The first word is transmitted as normal, however, the master now responds with an acknowledge (ACK) to indicate that it requires additional data. The memory continues to output data for each ACK received until the master does not send an ACK and generates a STOP condition.


The address counter increments all word address bits, allowing the entire memory contents to be read during one operation. When the top memory address is reached then the counter "rolls-over" to zero and continues counting. (See *Figure 5*.)



#### **FIGURE 5. Sequential Read**

#### 3.1.3. Current Address Read

Internally the NM24Cxx devices contain an address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n + 1, without the need for the master to transmit the 8-bit word address and then wait for the NM24Cxx acknowledge signal before transmitting the data. (See *Figure 6*.)




All NM24Cxx EEPROMs have a Write cycle time of  $T_{wr} = 10$  ms MAXIMUM for 5V systems.

# 3.1.5 Page Write

The NM24Cxx devices are capable of a sixteen byte page write. The master starts the operation in the same manner as the byte write but instead of terminating it continues to transmit up to fifteen more words. The internal address counter in the memory automatically increments to the next address. When the master has finished writing data to the memory, it terminates the write cycle in the usual way when an internal write cycle occurs in the memory.

This method results in a single T<sub>wr</sub> delay instead of sixteen. This is useful for applications such as saving data after detecting a power failure when speed of writing is critical.



# 3.1.6 Typical Twr vs Maximum Twr

Good design practice recommends using "worst-case" timing calculations rather than typical figures. After a master had initiated an internal write cycle in the memory there are two options before the next cycle can begin:

1. Master waits Twr MAX = 10 ms

- this ensures that all "worst-case" write cycles will be finished

or

2. Master "polls" memory to detemine if the write cycle is complete  $T_{wr} TYP = 5 ms$ 

With option 2 the master can start polling immediately after starting the internal memory write cycle as follows:

[STOP] → [START] → [SLAVE ADDRESS FOR WRITE OPERATION] → [POLL ACK]

IF no ACK then NM24Cxx still BUSY doing internal write

else NM24Cxx completed write cycle

master can proceed with next read or write operation.


This method can make significant improvements to overall system performance.

Note: After receiving a no acknowledge the master should output a stop condition to free the I2C-bus for other operations.

#### 3.2 MICROWIRE Systems


# 3.2.1 Read Mode

A typical Read access is shown in *Figure 9*. The rising edge of CS is used to select and reset the EEPROM. Then the microcomputer clocks in the start bit and opcode for a read cycle using serial clock (SK) and Data In (DI pins). This is followed by the address where data is to be read from, after which the data is output via Data Out (DO) pin.



# 3.2.2. Sequential Read

All National's NM93CSxx devices support sequential read allowing the complete memory array to be read in a single operation.



TL/D/11429-12

#### **CMOS: Sequential Read**

Allows the user to obtain an endless loop of data simply by entering the read mode.  $\rightarrow$  Reduces overhead

→ 50% faster read

Note: The NM93Cxx devices do NOT support sequential read.

#### **FIGURE 10. Sequential Read**

#### 3.2.3 Write Mode

A write cycle is entered in a similar way to a read cycle; first the start bit and opcode for a write cycle are clocked in via DI, followed by the address and data to be written. The self timed programming cycle is initiated by bringing CS low before the next rising edge of SK as shown in *Figure 11*.


# 3.2.4 Typical Twp vs Maximum Twp

When the MICROWIRE EEPROMs the designer has three options to determine when the device has finished a programming cycle (either a write or erase instruction) as shown in *Figure 11*.

Option 1:  $\mu$ processor/ $\mu$ controller waits for  $T_{wp(max)} = 10 \text{ ms}$ 

Option 2:  $\mu$ processor/ $\mu$ controller polls Data-Out (DO) for Busy/Ready status  $T_{wp(typ)} = 3 \text{ ms}$ 

Option 3: if using the NM59C11 there is a separate RDY/BUSY pin:  $T_{wp(typ)} = 3 \text{ ms}$ 




All MICROWIRE EEPROMs can use options 1 or 2, and in the case of the NM59C11 there is a separate RDY/BUSY pin which the microcontroller/microprocessor can poll to determine the programming status.

# **4.0 WRITE PROTECTED MEMORY**

# 4.1 I<sup>2</sup>C EEPROMs

National Semiconductor manufactures two versions of I<sup>2</sup>C EEPROMs: a "standard" version (NM24C02/04/08/16) and a "secure" version (NM24C03/05/09/17). The "secure" devices are fully software compatible with the standard devices plus they use one of the unused pins to implement a hardware write protect for the upper half block of the memory array.




#### FIGURE 12. I<sup>2</sup>C Secure Memory System


If the master does attempt to write to the protected memory, then the NM24C03/05/09/17 will accept the slave and word addresses, but will not generate an ACK, thus the programming cycle will not be started when the STOP condition is asserted.

# **4.2 MICROWIRE EEPROMs**

All NM93CSxx devices have the security feature which allows the user to define a portion of the memory to be write protected, either permanently or temporarily. This is useful for storing secure information in a system, such as calibration data. To control the secure memory involves a combination of setting a hardware pin and various software instructions as shown in *Figure 13*.



Data in serial MICROWIRE EEPROMs is further protected from spurious write cycles (especially during power transitions) by including a program disable mode which will automatically abort any requested Erase or Write cycles. *Figure 14* shows the suggested instruction flow for maximum data integrity with National's MICROWIRE EEPROMs.



## Typical Instruction flow for Maximum Data Protection

- Although EEPROM in non-volatile, the problem exists that stored data can be destroyed during power transitions.
- All National Semiconductor serial EEPROMs when initially powered up are in Program Disable Mode. In this mode it will abort any requested Erase or Write cycles.

#### 5.0 EEPROM ENDURANCE AND SYSTEM LIFETIME

#### **5.1 EEPROM Definitions**

The two main specifications which determine the system reliability and lifetime of an EEPROM are Endurance and Data Retention.

Endurance: The number of data changes of an EEPROM before any bit fails to write correctly.

Data Retention: The ability of an EEPROM cell to retain charge once it has been programmed for extended periods under static or dynamic conditions of voltage or temperature.

Parameters which affect Endurance are:

- Programming Duty Cycle and Waveform: Although the NM93Cxx devices can have a F<sub>SK</sub> (max) 1 MHz, it is important to
  make sure that the duty cycle is such that t<sub>SKH</sub> (SK high time) and t<sub>SKL</sub> (SK low time) have a minimum value of 250 ns.
- Ambient Write Cycle Temperature: The colder the operating temperature the better the endurance will be. For example 25°C vs 90°C will show approximately a 2:1 improvement.
- Programming Time: All National EEPROMs are self-timed and the programming time cannot be varied by the user, guaranteeing reliable system and lifetime performance.
- Programming Voltage: The lower the programming voltage V<sub>PP</sub> the longer the required timing period T<sub>wp</sub>. All National's EEPROMs operate from a single V<sub>CC</sub> supply and have an on-board V<sub>PP</sub> generator which is V<sub>CC</sub> independent. This ensures that all National EEPROMs are both easy to use and highly reliable. The programming voltage cannot be varied by the user.

#### 5.2 Read Cycles

Read cycles are non-destructive so all EEPROMs have the capability for an infinite number of reads.

# **5.3 Data Changes**

With an EEPROM it is important to look at the endurance or number of write cycles the device can support. There are three types of write sequence to consider with EEPROM technology:

#### 1) Erase before Write

As the names suggests, a memory location must be erased before it can be written to. A typical software flow for a write instruction is:

- send ERASE instruction to memory address n
- send WRITE instruction to memory address n
- Disadvantages
- must perform 2 dedicated instructions
- slower system performance (2 instruction cycles, 2 Twp delays)
- each write operation requires 2 data changes;
   i.e., endurance specification is effectively halved
- 2) Autoerase
- send WRITE instruction
- EEPROM automatically performs ERASE instruction, then performs the WRITE operation

#### Disadvantages

- still need 2 data changes for each WRITE cycle, thus reducing system performance and halving endurance rating

- 3) Direct Write
- single WRITE instruction, no ERASE needed
- writes over existing memory contents
- eliminates ERASE cycles

#### Advantages

- single instruction, faster system performance
- single data change for each WRITE instruction

All National Semiconductor CMOS EEPROMs (both MICROWIRE and I<sup>2</sup>C) use Direct Write method giving the highest system performance, reliability and endurance characteristics of CMOS EEPROMs available on the market today.

When looking at EEPROM endurance specifications it is necessary to look more specifically at the number of data changes (ERASE & WRITE) per write cycle. National specifies 1 write cycle to be 2 data changes (to be consistent with other manufacturer's datasheets whose products are either Erase before Write or Auto Erase), so the figure of 500k Write cycles is actually equivalent to an endurance figure of 1 Million (10<sup>6</sup>) data changes.

National Semiconductor produce full product qualification booklets giving process performance and reliability characteristics; for a copy contact your local National Sales representative.

# **6.0 CONCLUSION**

National Semiconductor offer the widest range of serial EEPROMs covering two main industry standard serial interfaces; MICROWIRE:

e.g. NM93Cxx, NM93CSxx

size: 256-bit  $\rightarrow$  4 kbit (16 kbit coming)

I<sup>2</sup>C:

e.g. NM24Cxx size: 2k → 16 kbits

All these EEPROMs offer the same high specifications of:

Endurance: 10<sup>6</sup> data changes Direct Write: no erase cycle required

Data Retention: greater than 40 years

Self-Timed Write Cycle: typical write cycle time 5 ms

Sequential Read: NM93CSxx, NM24Cxx devices

Memory Protect: NM93CSxx, NM24C03/05/09/17

These features make them easy to use, allowing the system designer to achieve high performance, highly reliable systems.

# REFERENCES

National Semiconductor Memory Databook National Semiconductor CMOS Logic Databook


# Software for Interfacing the COP800 Family Microcontrollers to National's MICROWIRE™ EEPROMs

# ABSTRACT

National's NM93Cxx and NM93CSxx family of serial EEPROMs have MICROWIRE "slave" interfaces that directly connect to the MICROWIRE "master" interfaces on the COP800 family of 8-bit microcontrollers. Peak data transfer rates are as high as 1 MB on the 4 wire MICROWIRE bus. This application note includes the essential assembly language software to address MICROWIRE EEPROMs.


#### HARDWARE INTERFACE

A schematic for connecting a COP800 family microcontroller to one of Nationals NM93Cxx family MICROWIRE EEPROMs via the microcontrollers dedicated MICROWIRE port is shown in Figure 1. National makes two basic families of MICROWIRE EEPROMs, the classic NM93Cxx series and the newer full featured NM93CSxx series. The NM93CSxx series EEPROMs have a sequential read capability and the "S" in "CS" stands for sequential (the "C" implies CMOS). As can be seen the "CS" series devices have two additional pins which control write protect features (consult a data sheet for information on their function). By connection these pins to V<sub>CC</sub> and GND as shown in Figure 2, it becomes possible to use either "C" or "CS" family parts in the same physical socket. This would be desirable if a change from a "C" series part to a "CS" series part is possible for reasons of product upgrades or simply manufacturing inventory control. Pins 6 and 7 on the "C" series parts are true no connects and thus can be tied to V<sub>CC</sub> or ground harmlessly.



TL/D/11491-1

FIGURE 1. Basic National MICROWIRE Interconnection to a COP800 Family Part



TL/D/11491-2

FIGURE 2. This schematic allows either a NM93Cxx or NM93CSxx part to be used in the same socket. Software can then be adjusted to take advantage of the "CS" series advantages without making changes to the board. National Semiconductor Application Note 841 Robert Stodieck

If it's desirable to use both types in the same socket without being forced to make software changes, one must be careful not to use the sequential read capability of the "CS" series. Both types of parts should be tested in the socket before the software is frozen.

# NM93C06 to COP8XX Family Software Details

Always consult the latest data sheets for information about timing variables mentioned in the text that follows. These numbers were correct at the time that this application note was written but are subject to change.

- 1. The SK clock frequency must not exceed 1 MHz. Consult the processor data sheet for details.
- 2. The CS low time following a write must exceed 250 ns. This starts the internally timed write operation. The DO line will leave the high impedance state if CS goes high again and will drive low until the internal write cycle is complete. After DO returns high, indicating "ready" the first rising edge of SK with CS high and DI high will return the DO pin to the high impedance condition. This condition is normally the start bit of the next instruction.

The DO pin will be low for up to 10 ms and then go high to indicate that the write is complete. If a new instruction is attempted before the DO pin returns high it will be ignored and the DO pin will not go tristate. The DO pin will always go to the tristate condition when CS is low.

- 3. Opcodes are either 2-bits or 4-bits long depending on the instruction type and are always preceded by a "start-bit" of a logic one. Any number of leading zeros can be clocked in before the start-bit (the sample assembly code inserts seven). Addresses are either 6 or 8-bits long depending on the density of the device. The combined opcode and address field is 8-bits for the smaller devices (93C06 and 93C46) and 10-bits for the larger devices (93C56 and 93C66). On the opcode types that do not use addresses, all of the "dummy" address bits must be clocked anyway (the combined opcode/address field is constant number of clock cycles).
- 4. On read operations the data out stream starts with a dummy zero. On NM93Cxx family EEPROMs, it is acceptable but not required to have extra clocks after the 16th actual data bit. On NM93CSxx family EEPROMs, extra clocks after the 16th actual data bit will begin to read the next data word.

#### Notes on the Assembly Code:

The subroutines that follow are adequate to quickly pilot the programmers task of addressing a serial EEPROM of the NM93Cxx family. Additional subroutines can very easily be adapted from these to handle the additional opcode types of the NM93CSxx series parts. Enough code has been included to allow the code to operate in a stand-alone fashion. However, when integrating the routines in to another program, initialization statements affecting global variables such as initializing the stack point or the X or B registers will need to be moved, deleted or replaced by statements in the main program.

The assembly code uses a software timer loop to time out the write time of the EEPROM. The programmer should be aware that it is possible to use the EEPROMs own internal timer to accomplish this task. This is done by monitoring the EEPROMs DO line after taking the EEPROMs CS line low to start a write and then setting CS high again to re-enable the DO output. The write is complete when the DO (of the EEPROM) drives high. Using the EEPROMs internal timer will allows the microcontroller time to accomplish some other task in the 10 ms that the write or erase operation requires. If the DO line is to be used to indicate that the write is complete, other MICROWIRE components on the bus must wait for the EEPROM writes to time out before being accessed (the DO line is in use).

The code was tested on a COP820 device via a Metalink In Circuit Emulator. The code should translate to other COP800 devices with little or no modification.

WREN	Write Enable	0	0	1	1	x	X	X	х
WRDI	Write Disable	0	0	0	0	х	Χ.	X	X
ERAL	Erase All	0	0	.1	0	. <b>X</b>	Х	х	х
WRAL	Write All	. 0	0	0	1	х	Х	х	х
READ	Read	1	0	A5	A4	AЗ	A2	A1	A0
WRITE	Write	0	1	A5 <sup>-</sup>	A4 <sup>•</sup>	· A3	A2	A1	• • • <b>A</b> 0

#### NM93C06 and NM93C46 Opcodes and Address Fields\*

# NM93C56 and NM93C66 Opcodes and Address Fields\*

WREN	Write Enable	0	0	1	1	Х	х	X	х	х	х
WRDI	Write Disable	0	0	0	0	х	х	Х	х	Х	X
ERAL	Erase All	0	0	1	Ó	X	х	X	х	X	X
WRAL	Write All	0	0	0	1	X	х	X	х	х	X
READ	Read	1	0	A7	A6	A5	A4	AЗ	A2	A1	A0
WRITE	Write	0	1	A7	A6	A5	A4	AЗ	A2	A1	A0

\*Note: All Opcode/Address Fields must be preceded with a leading "1" as a start-bit.

4-117

**Read Cycle** CS SK D Start Read Address Data Bit Op-Code D15 DO D14 DO Dummy Bit TL/D/11491-3 Write Cycle cs SK ۵5 ۵0 D15 D14 DO D Δ4 Start Write Address Data Busy Ready Bit Op-Code DO TL/D/11491-4 FIGURE 3. Read and Write cycle waveforms. Notice that one leading zero is shown before the start-bit. The actual code inserts seven. \*\*\*\*\* : THIS PROGRAM PROVIDES SUBROUTINES TO HANDLE COP820 OPERATIONS ON ; THE NM93CO6 EEPROM I.E., WRITES, READS, ERASES, ENABLES AND DISABLES \*\*\*\*\*\*\*\* .INCLD COP820.INC Reserving RAM locations for key variables RDATL = 1 ;LOWER BYTE OF THE NM93CO6 MEMORY DATA READ RDATH = 2 ;UPPER BYTE OF THE NM93CO6 MEMORY DATA READ WDATL = 3 ;LOWER BYTE OF THE DATA TO BE WRITTEN TO NM93CO6 WDATH = 4 : UPPER BYTE OF THE DATA TO BE WRITTEN TO NM93COG ADRESS = 5 ;THE LOWER 4-BITS OF THIS LOCATION CONTAINS THE ADDRESS ;OF THE NM93CO6 MEMORY LOCATIONS TO BE READ/WRITTEN THE UPPER NIBBLE MUST BE ZEROS SNDBUF = 0 ;USED FOR THE COMMAND BYTE TO BE WRITTEN (Local Scratch Pad) DLYH = OFO ;LOCATIONS RESERVED FOR WRITE TIMEOUT VALUES DLYL = OF1FLAGS = 6:USED FOR PROGRAM FLAGS (Local Scratch Pad) ;FLAG VALUE DEFINITIONS ;00 ERASE, ENABLE, DISABLE, ERASE ALL ;01 READ CONTENTS OF NM93CO6 REGISTER WRITE TO NM93CO6 REGISTER :03 :OTHERS ILLEGAL COMBINATION

THE INTERFACE BETWEEN THE COP820C/840C AND THE NM93CO6 (256-BIT EEPROM) CONSISTS OF FOUR LINES. THE GO(CHIP SELECT LINE), G4(SERIAL OUT SO); G5(SERIAL CLOCK SK) AND G6(SERIAL IN SI). . · · · · \*\*\*\*\*\* ;INITIALIZATION, MODIFY MOVE OR DELETE WHEN INTEGRATING INTO MAIN PROGRAM USE ONLY IF SP WAS NOT PREVIOUSLY INITIALIZED INITIALIZE STACK POINTER LD SP,#02F LD PORTGC, #031;SETUP GO, G4, G5 AS OUTPUT LD PORTGD, #000; INITIALIZE G DATA REG TO ZERO LD CNTRL, #008 ;ENABLE MSEL, SELECT MW RATE OF 2TC LD X,#SIOR ;SET THE X REGISTER TO POINT TO SIOR LD B,#PSW ;SET THE B REGISTER TO POINT TO PSW :EXAMPLE SUBROUTINE CALLS ONLY, DO NOT INCLUDE IN FINAL CODE LOAD ADDRESS IN LOCATION "ADRESS" HIGH AND LOW BYTE TO BE WRITTEN INTO WDATH AND WDATL AND CALL THE SUBROUTINE. JSR EWEN JSR WRITE JSR EWDS JSR READ DONE: JP DONE THIS ROUTINE ERASES THE MEMORY LOCATION POINTED TO BY THE ADDRESS ;CONTAINED IN THE LOCATION "ADRESS". THE LOWER NIBBLE OF THE VALUE ;IN THE LOCATION "ADRESS" IS THE NM93CO6 REGISTER ADDRESS. THE UPPER NIBBLE SHOULD BE SET TO ZERO. : ERASE: LD A.ADRESS OR A.#OCO X A, SNDBUF LD FLAGS,#00 JSR INIT 14-1 RET THIS ROUTINE ENABLES PROGRAMMING THE NM93CO6 (EWEN). EWEN: LD SNDBUF,#030 LD FLAGS,#00 JSR INIT 1.5 RET THIS ROUTINE DISABLES PROGRAMMING OF NM93C06. EWDS: LD SNDBUF,#00 LD FLAGS,#00 JSR INIT RET THIS ROUTINE ERASES ALL REGISTERS OF NM93CO6. ERAL: LD SNDBUF,#020 LD FLAGS,#00 JSR INIT RET

4

;			1. 2. A.	na tan	•		•
			CONTENTS OF THE NM93			100 C	
			ER NIBBLE OF LOCATIO				
			ZERO. THE 16-BIT CO	NTENTS OF NM93	SCO6 REGISTER A	RE	
;STORE	DINR	DATL AND RDA	TH.				
;			No. States and the second second	N2	1. A.		· , , ,
READ:		A, ADRESS		and the second second	and the second second		
	OR	A,#080		÷., ^	1		
	Х	A, SNDBUF			· · · · ·		
	LD	FLAGS,#01			1		• . •
	JSR	INIT					
	RET		-		•		
;							
			LUE STORED IN WDATL .				
			IS CONTAINED IN THE				
;LOCAT	ION "A	DRESS". THE	UPPER NIBBLE OF THE	ADDRESS SHOULI	) BE SET TO ZER	.0.	
;			2		- 1		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 19
WRITE:		A, ADRESS	•				
	OR	A,#040				1.1	
	X	A, SNDBUF					•
	ЪD	FLAGS,#03					
	JSR	INIT					
	RET						
;							
			THE START BIT AND CO				
			OF THE FLAG LOCATION		DECISION		
;REGARI	DING W	RITE, READ (	R RETURN TO THE CALL	ING ROUTINE.			
;							
INIT:		0,PORTGD	SET CHIP SELECT HI				
	LD	SIOR,#001	;LOAD SIOR WITH STA				
	SBIT		;SEND OUT THE START	BIT			
PUNT1:		BUSY,[B]					
	JP	PUNT1				•	
	LD	A, SNDBUF					
	х	A,[X]	;LOAD SIOR WITH COM	MAND BYTE			
	SBIT	BUSY,[B]	;SEND OUT COMMAND B	YTE			
PUNT2:	IFBIT	BUSY,[B]					
	JP	PUNT2					
	IFBIT	0,FLAGS	;ANY FURTHER PROCES	SING?			
	JP	NOTDON	;YES		81 - C		
	RBIT	0,PORTGD	;NO, RESET CS AND R	ETURN			
	RET		•				· · ·
;							
NOTDON	:IFBIT	1,FLAGS	;READ OR WRITE?				1
	JP	WR93C	JMP TO WRITE ROUTI	NE			
	LD	SIOR,#000	;NO READ NM93CO6				
	SBIT	BUSY, PSW	DUMMY CLOCK TO REA	D ZERO			
	RBIT	BUSY,[B]					
	SBIT					· ·	
PUNT3:	IFBIT	BUSY,[B]					8 - S. S.
	JP	PUNT3					
	X	A,[X]					
	SBIT			·			
	X	A,RDATH			10 - A. A. A.		

PUNT5: IFBIT JP LD X SBIT JP RBIT JSR RET ROUTINE TO ( ************************************	A,WDATH A,[X] BUSY,[B] T BUSY,[B] PUNT5 A,WDATL A,[X] BUSY,[B]						•	
RBIT RET RET RET RET SBIT JP LD X SBIT JP RBIT JSR RET RET COUT: LD AIT: LD AIT: LD AIT: CRSZ JP RET .END	A, RDATL O, PORTGD A, WDATH A, [X] BUSY, [B] PUNT5 A, WDATL A, [X] BUSY, [B] T BUSY, [B] T BUSY, [B] PUNT6 O, PORTGD		· · · · · · · · · · · · · · · · · · ·	 				
RET VR93C: LD X SBIT PUNT5: IFBIT JP RBIT JSR RET COUT: LD VAIT: LD VAIT: LD VAIT: DRSZ JP RET .END	A,WDATH A,[X] BUSY,[B] T BUSY,[B] PUNT5 A,WDATL A,[X] BUSY,[B] T BUSY,[B] PUNT6 O,PORTGD							
R93C: LD X SBIT JP LD X SBIT PUNT5: IFBIT JP RBIT JSR RET COUT: LD AIT: LD AIT: LD AIT: DRSZ JP RET .END	A, [X] BUSY, [B] T BUSY, [B] PUNT5 A, WDATL A, [X] BUSY, [B] T BUSY, [B] PUNT6 O, PORTGD							
X SBIT JP LD X SBIT FUNT6: IFBIT JP RBIT JSR RET COUT: LD AIT: LD AIT: LD AIT: DRSZ JP RET .END	A, [X] BUSY, [B] T BUSY, [B] PUNT5 A, WDATL A, [X] BUSY, [B] T BUSY, [B] PUNT6 O, PORTGD			. • . •				
PUNT5: SBIT JP LD X SBIT JP RBIT JSR RET RET COUT: LD AIT: LD AIT: LD AIT: LD AIT: SRSZ JP RSZ JP RET .END	BUSY,[B] T BUSY,[B] PUNT5 A,WDATL A,[X] BUSY,[B] T BUSY,[B] PUNT6 O,PORTGD		· · · · · · · · · · · · · · · · · · ·	 				
PUNT5: IFBIT JP LD X SBIT PUNT6: IFBIT JP RBIT JSR RET COUT: LD AIT: LD AIT: LD AIT: DRSZ JP RET .END	T BUSY,[B] PUNT5 A,WDATL A,[X] BUSY,[B] T BUSY,[B] PUNT6 O,PORTGD		• • • • • •		• •			
JP LD X SBIT JP RBIT JSR RET ROUTINE TO ( ************************************	PUNT5 A,WDATL A,[X] BUSY,[B] T BUSY,[B] PUNT6 O,PORTGD		• •	• • •	. · · ·			
LD X SBIT JP RBIT JSR RET ROUTINE TO (AIT: LD (AIT: LD VAIT: LD VAIT: LD DRSZ JP RET .END	A,WDATL A,[X] BUSY,[B] T BUSY,[B] PUNT6 O,PORTGD		6	н. Т	• • •			
X SBIT JP RBIT JSR RET COUT: LD AIT: LD AIT: LD AIT: DRSZ JP RET .END	A,[X] BUSY,[B] T BUSY,[B] PUNT6 O,PORTGD		100 - 200 100 - 200 100 - 100 100 - 100 100 - 100	· · ·		·		
PUNT6: IFBIT JP RBIT JSR RET ROUTINE TO ( ************************************	BUSY,[B] T BUSY,[B] PUNT6 O,PORTGD		1999 1997 1997 - 1997 1997 - 1997					
JP RBIT JSR RET ROUTINE TO ( ************ COUT: LD AIT: LD AIT: DRSZ JP RET .END	PUNT6 0,PORTGD		2 4				• .	
RBIT JSR RET ROUTINE TO O AIT: LD AIT: LD AIT: LD RSZ JP RET .END	0,PORTGD							
JSR RET ROUTINE TO ( ************************************				·				
RET ROUTINE TO ( ROUT: LD AIT: LD AIT: DRSZ JP RET .END	TUUT							
ROUTINE TO (		and the second						
COUT: LD AIT: LD AIT: DRSZ JP DRSZ JP RET .END				1. j				
OUT: LD MAIT: LD JP DRSZ JP RET .END	GENERATE DE	ELAY FOR WRITE	5					
AIT: LD AIT1: DRSZ JP RET .END	******	****	*****			•		
AIT: LD AIT1: DRSZ JP RET .END								
AITI: DRSZ JP DRSZ JP RET .END	DLYH,#007		R OSCILLATOR LO MS DELAY	RPROCESSOR	COMBINATION			
AITI: DRSZ JP DRSZ JP RET .END	DLYL,#OFF		O MS DEDAI					
JP DRSZ JP RET •END			1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 19				÷	
JP RET • END	WAITL							
RET •END								
·END	WAIT						1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	
	and the second							
		· ·						
	*							
		1						
				•	:			
				. 1	*. ·			
	· · · ·				•.			
4 		·						
9 1) 1								
1 <sup>1</sup> 2 			•					
1 <sup>1</sup> 2 								
2 <sup>2</sup> 2 7 -								

4

.

.

# Upgrade to National's Wide Voltage Range, Zero Standby Current EEPROMs

# ABSTRACT

National's NM93C06L, NM93C46L, and NM93C56L EEPROMs and the new NM93C06/46/56LZ series devices operate across a 2.0V to 5.5V range suitable for unregulated battery powered operation. In addition, the new NM93C06/46/56LZ devices have ultra-low standby currents ideal for portable applications using very small batteries.

# PERSONAL ELECTRONICS GAIN SOPHISTICATION

Many personal electronic items have moved from being perceived as trendy novelties to being viewed as mainstream personal or business appliances. Consumer familiarity, in turn, produces sophistication in the market for features. The ability to retain memory through battery changes and other types of power failure is highly desirable. Implementation of such sophisticated features requires RAM with battery back up or EEPROM memory.

Battery backed up RAM is usually far more expensive and functionally less attractive than EEPROM memory. Battery backed up RAM requires:

- 1. RAM
- 2. Battery holder
- 3. Battery
- 4. A door or other method to allow the battery to be replaced

5. New batteries to be located and replaced by the owner EEPROM on the other hand requires:

1. EEPROM.

Serial EEPROM is invariably the cheapest and most compact solution for memory requirements up to 16 kbits.

# CORDLESS PHONES

Memory dialing, noise reduction signal processing, and multi-channel operation with low noise channel selection capability, are now standard features for better quality cordless phones. Cordless phones are now moving to serial EEPROMs which can retain memory dial phone numbers and other parameters even through the inevitable dead battery and line power outage events.

Cordless phones have limited battery life. Memory dial data and other feature settings stored in RAM are subject to loss from dead batteries if implemented in the hand unit, or line power outages if maintained in the base unit. Reprogramming ten or more numbers for a memory dialer each time this happens is not desirable. Implementation of memory dialing and other features in the environment of a cordless phone requires RAM with a battery back up or EEPROM memory. National Semiconductor Application Note 870 Robert Stodieck



The length of time a phone can be left off its charger when not in use without the battery going dead is called standby. The cordless phone in standby normally leaves the radio receiver on to listen for incoming calls so that it can ring locally.

Standby and off hook time power consumption are dominated by the linear circuitry of the radio transmitter and receiver. Furthermore, the batteries in this application are relatively large and are frequently recharged. Thus, this application does not usually require the extremely low standby currents that can be achieved with the "LZ" series serial EEPROMs. But a broad range of V<sub>CC</sub> voltages are encountered in this application. Most cordless phones use a stack of three Ni-Cad batteries for power. This produces a nominal voltage of 3.6V, but during charging this may go as high as 4.0V, and may drop into the 2.7V range in use. Some types of cordless phones use other battery technologies and battery counts. For example, stacks of 2 lead acid cells are also used producing a 4V nominal V<sub>CC</sub>. The 2.0V to 5.5V V<sub>CC</sub> range allowed by the "L" series of serial EEPROMs accommodates all the common V<sub>CC</sub> ranges.

# PAGERS

Paging units are a second example of high technology electronics gone blasé. Unlike cordless phones, pagers use regulated batteries for power and thus, do not need wide V<sub>CC</sub> range EEPROMs. Since the batteries are small and power is a concern, low voltage operation is an advantage, as are very low standby currents used by the "LZ" series.

# **ELECTRONIC CAMERAS**

All electronic cameras also make use of the NM93C46LZ and NM93C56LZ devices. This application generally uses regulated batteries to guarantee a constant 5V. But the batteries tend to be small and the camera spends much of its life on the shelf. Parameters stored in the electronic memory on these new cameras include shutter speed and focus calibrations that must never be lost in the life of the camera, and the frame counts and other details that change in service but which must not be lost when the battery dies.

The parameters connected with the many features found on these cameras are best retained in EEPROM. The small batteries and the long periods of inactivity involved require an EEPROM with very low standby currents to avoid running down the battery when not in use. With a standby current of less than 1  $\mu$ A, the "LZ" series parts handle these applications with ease.

# LEARNING REMOTE CONTROL UNITS

Alas, you have taught your new remote control unit to control the volume on your TV, it has mastered the slow advance on the video cassette recorder, it turns on and off the CD player, and your local soap opera is recorded daily thanks to VCR Plus™ function. If the designer hasn't stored the critical information required in an EEPROM, one had better hope the battery never dies, or one will again become a slave to his "personal assistant" while retraining the beast. Owners of many first generation VCRs and televisions with digital random access tuners know the feeling well. Random access tuners allow their owners to skip over all the channels that could not be accessed in the area or that the owner simply did not like. But, if the power cord was even briefly disturbed or if the power went down, the tuner had to be retrained, a time consuming operation.

Both learning remote controls and digital tuners are more likely now to cure these problems by using EEPROM. TV and VCRs do not need low voltage, wide V<sub>CC</sub> range, or low standby current parts, but the remote control units frequent-ly do. The scenario is familiar:

1. Unregulated batteries are used.

2. The batteries are not large or frequently recharged.

- 3. The units spend relatively little time actually in use.
- 4. Long battery life is desirable.

Smart remote controls benefit from the wide  $V_{CC}$  range and low standby characteristics of the NM93C46LZ and NM93C56LZ serial EEPROMs.

# SUMMARY

Serial EEPROMs offer by far the most compact and low cost non-volatile memory solutions for common consumer applications. The need for serial EEPROMs continues to grow with increasing consumer sophistication and growth of the personal electronics market. National's LZ products have wide operating voltage ranges and very low standby power and are particularly appropriate for battery powered applications of all types.

# Interfacing the NM29N16 in a Microcontroller Environment

# INTRODUCTION


The NM29N16 is a 2Mbyte NAND Flash EEPROM memory that operates from a single 5V supply. This device does not have the parallel data, address, and control bus interfaces traditionally found on memory devices. The NM29N16 uses a byte wide serial interface with internal address, data, and control registers. The serial interface dramatically reduces the number of pins required to interface to the NM29N16. While the interface is nontraditional, it can easily be interfaced to standard microcontrollers. This application note describes how the NM29N16 can be interfaced to the Motorola 68HC11 microcontroller.

# 68HC11 INTERFACE

The NM29N16 can be interfaced to a microcontroller using the data bus, control bus, and a few I/O port bits. *Figure 1* shows the NM29N16 interfaced to a minimal 68HC11 system. The 68HC11 is configured in the expanded multiplexed mode which allows access to external memory devices. Most microcontrollers offer a mode that allows access to external memory and the NM29N16 should fit easily into all of these environments.

The I/Os of the NM29N16 were connected directly to the 68HC11 data bus. The NM29N16 occupies addresses C000H to DFFFH in the 68HC11 memory map due to the use of a three to eight (74HCT138) address decoder. While 8Kbytes of memory is taken in this design, the NM29N16 only requires a single address (C000H) out of that block. Due to timing constraints, the RE (Read Enable) and WE (Write Enable) signals must be ORed with the C000H address decode signal. CE (Chip Enable), CLE (Command Latch Enable), and ALE (Address Latch Enable) are controlled directly from three 68HC11 I/O port bits. The R/B (Ready/Busy) status output of the NM29N16 is polled by one I/O port bit.

A MAX707  $\mu$ P supervisory chip is used to drive the RESET input of the 68HC11. The MAX707 forces its RESET output low until V<sub>CC</sub> reaches 4.75V. Once V<sub>CC</sub> exceeds 4.75V the RESET output remains low for an additional 200 ms before going high. This RESET output is also used to drive the WP (Write Protect) input of the NM29N16 to insure against inadvertent writes when V<sub>CC</sub> is below 4.75V. National Semiconductor Application Note 910 Cliff Zitlaw Rob Frizzell



Information is transferred back and forth with a series of read and write operations that access the NM29N16 data, address and control registers. Loading the address register is accomplished by bringing  $\overline{CE}$  low, ALE high and then loading data through the data bus with write operations to address C000H. Control register access is performed in a similar manner except that CLE is brought high instead of ALE. Data register access is performed when both ALE and CLE are low.


The EEPROM array in the NM29N16 is not directly accessible from the controller. An intermediate data register is used to transfer a page (264 bytes) of information back and forth between the EEPROM memory and the external controller. There are three basic forms of data transfers; erase operations that operate on a 16 page block, program operations that after the contents of a single page, and read operations the transfer or erase has completed.

A read operation is performed with a four step sequence. The command register is first loaded with the read instruction. The address register is then loaded with the page and byte address to access. At this point an internal recall operation is performed to transfer the contents of an EEPROM page to the 264 byte data register. After the recall has completed the accessed data is finally accessible by reading the contents of the data register. This is accomplished by pulsing  $\overline{\mathsf{RE}}$  low to read out sequential bytes.

Erase and program operations are performed similarly by accessing the data, control, and address registers. The simple access to these registers allow software routines that are as simple as that required to interface with a traditional parallel memory device.

# SOFTWARE DRIVERS FOR A 68HC11 TO NM29N16 INTERFACE

A software listing is provided to demonstrate several features of the NM29N16. Different subroutines were developed that perform the basic read and write functions. These routines can be used with only minor modifications to interface the NM29N16 to any microcontroller.



4-125

016-NA

					*****	
					e how the NM29N16 EEPROM can be *	
					oller. The software includes *	
					ous interface functions. The *	
* subro	utines	include:	-		*	
k					*	
					n (264 bytes) out of the NM29N16*	
				data mem		
					cy memory *	
					ncy memory *	••
				n data me	mory 56 bytes data, 8 redundancy) *	
		Erase a			so byces data, o redundancy) *	÷
		Read the			*	1
					e and the device code *	• •
* IN	IT :	Tag bloc	ks that	are not f	ully functional *	*' \$
*					*	
					by using the data bus, control *	
					M29N16 requires only one address*	
					er. The data bus is directly * ines drive CLE, ALE, and CE. *	
					/B output. *	
, oue r	/0 1110	- 13 4364	00 100011	COI CHE K	/ Boucpuc. *	5 C
The m	ainline	e was use	d to tes	t the fun	ctionality of the subroutines. *	
The s	ubrout	ines can	be copie	d directl	y into a customer's program and *	- -
be ex	pected	to opera	te as de	scribed.	The final mainline only *	-
		olock era			*	
*****	*****	*******	*******	*******	*********	
		*******				
		ATION EQU		1		
		*******				
				1 - F		
DRD	EQU	\$09			port D direction register = \$1009	
PORTD	EQU	\$08			port D data register = \$1008	
LASH	EQU	\$C000		· · · ·	NM29N16 = \$C000  to \$DFFF	
		÷	*	the second		
		*******		e por la companya de		
		N EQUATES *******		s i prin		
CEBIT	EQU	\$20			CE position in port $D = bit 5$	
CLEBIT	EQU	\$10			CLE position in port $D = bit 4$	
ALEBIT	EQU	\$08			ALE position in port $D = bit 3$	
		*******				
		DRESS EQU				
*****	******	*******	*****			
ITDO	ROU	60100			high order nogo neinter	
HIPG LOPG	EQU EQU	\$0180 \$0181			high order page pointer low order page pointer	
ADD	EQU	\$0181			byte pointer within a page	
DATVAL		\$0183			data transfer register	
BLOCK	EQU	\$0184				
BLOCKL		\$0185	1.1.1	'	$a \in L$	
		,				
******	*****	***				
RESET	VECTO	R *	· · ·	· · · ·	6 1. C. 1	
*****	******	***		• · · · ·		
						TL/D/1192
					the second se	
			14 A.	•		
					Provide the second s	
				ł.,		

	ORG FDB	\$FFFE \$e000		res	et vector to \$E000	
		********* FING LOCA'				
		*********				
	ORG	\$E000		nro	gram execution begins at \$E000	- 
BEGIN:	LDS	#\$01FF			tialize stack pointer	
	LDX	#\$1000			tialize "address index register"	
	LDAA	#\$FF	* 1		tialize I/O ports	•
	STAA	PORTD, X				
	LDAA	#\$3B			the second se	
	STAA	DDRD,X				
	BCLR		#CLEBIT			
	BCLR	PORTD,X	#ALEBIT	CE=	1 CLE=0 ALE=0 initially	
******	ية ياريد باريد.					
* MAINL						
* MAINL ******						
	LDAA	#\$00				
	STAA	LOPG			and the second	
	STAA	HIPG			1	
	JSR	ERASE1				
	JSR	STATUS				
LOOP:	BRA	LOOP			t until worst less	
JOOP :		2001		wai	t until reset loop	
******		******		******	o SRAM memory on the 68HC11.*	
******* * RDPAG * All 2 * The p * HIPG. * addre	E copies 64 bytes age num The E sses 00	******** s a page s (data a ber to be	from the NM nd redundan transfered a is copied 107H.	********* 29N16 int cy) are c is passe into the	*****	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie 64 byte age num The E sses 00 ******	********* s a page s (data a ber to be EPROM dat OOH and O ******	from the NM nd redundan transfered a is copied 107H. **********	********* 29N16 int cy) are c is passe into the	**************************************	
******* * RDPAG * All 2 * The p * HIPG. * addre	E copie 64 byte age num The E sses 00 ****** BSET	s a page s (data a ber to be EPROM dat OOH and O ********	from the NM nd redundan transfered a is copied 107H. ********** #CLEBIT	********* 29N16 int cy) are c is passe into the	**************************************	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie 64 byte age num The E sses 00 ****** BSET BCLR	******** s a page s (data a ber to be EPROM dat. 00H and 0 ******** PORTD,X PORTD,X	from the NM nd redundan transfered a is copied 107H. ********** #CLEBIT	********* 29N16 int cy) are c is passe into the	**************************************	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie 64 byte age num The E sses 00 ****** BSET BCLR LDAA	********* s a page s (data ai ber to be EPROM dat. 00H and 0 ******** PORTD,X PORTD,X #\$00	from the NM nd redundan transfered a is copied 107H. ********** #CLEBIT	********* 29N16 int cy) are c is passe into the *******	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between *	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie 64 byte age num The E sses 00 ******* BSET BCLR LDAA STAA	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X PORTD,X #\$00 FLASH	from the NM nd redundan transfered a is copied 107H. ************ #CLEBIT #CEBIT	<pre>********* 29N16 int cy) are c is passe into the ********** loa</pre>	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie: 64 byte: age num The E sses 00 ******* BSET BCLR LDAA STAA BSET	********* s a page ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X	from the NM nd redundan transfered a is copied 107H. ************ #CLEBIT #CEBIT #CEBIT	<pre>********* 29N16 int cy) are c is passe into the ********** loa</pre>	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between *	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie: 64 byte: age num The E sses 00 ******* BSET BCLR BCLR BSET BCLR BSET BCLR	******** s a page ber to be EPROM dat. 00H and 0 ******** PORTD,X PORTD,X #\$00 FLASH PORTD,X PORTD,X	from the NM nd redundan transfered a is copied 107H. **************** #CLEBIT #CEBIT #CEBIT #CEBIT	<pre>********* 29N16 int cy) are c is passe into the ********** loa</pre>	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie: 64 byte: age num The E sses 00 ******* BSET BCLR LDAA STAA BSET BCLR BSET	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X PORTD,X PORTD,X PORTD,X	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	<pre>********* 29N16 int cy) are c is passe into the ********** loa</pre>	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	· .
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie: 64 byte: age num The E: sses 00 ******* BSET BCLR BSET BCLR BSET BCLR BSET BCLR	********* s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	********* 29N16 int cy) are c is passe into the ********* loa th	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	· · ·
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie: 64 byte: age num The E sses 00 ******* BSET BCLR LDAA STAA BSET BCLR BSET	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X PORTD,X PORTD,X PORTD,X	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	********* 29N16 int cy) are c is passe into the ********* loa th	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie: 64 byte: bage num The E sses 00 ******* BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR BCLR BCLR BCLR BCLR BCLR	********* s a page ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X #\$00	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	********* 29N16 int cy) are c is passe into the ********* loa th	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie 64 byte: bage num The E sses 00 ******* BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR STAA	********* s a page s (data a ber to be EPROM dat. OOH and 0 W********* PORTD,X #\$00 FLASH PORTD,X #\$00 FLASH	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	********* 29N16 int cy) are c is passe into the ********* loa th loa re	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * * * * d READ(1) instruction into e command register d the byte pointer in the address gister with 00H (start of page)	
******* * RDPAG * All 2 * The p * HIPG. * addre	E copie: 64 byte: age num The E sses 00 ******* BSET BCLR LDAA STAA BSET BCLR BSET BCLR BSET BCLR BSET BCLR STAA LDAA	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X PORTD,X PORTD,X PORTD,X #\$00 FLASH LOPG	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	********* 29N16 int cy) are c is passe into the ********* loa th loa re	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	· · · · · · · · · · · · · · · · · · ·
******* * RDPAG * All 2 * The p * HIPG. * addre	E copie: 64 byte: bage num The E sses 00 ******* BSET BCLR BSET BCLR BSET BCLR LDAA STAA LDAA STAA	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X P	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	******** 29N16 int cy) are c is passe into the ********* loa th loa re	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * * * * d READ(1) instruction into e command register d the byte pointer in the address gister with 00H (start of page)	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie 64 byte: bage num The E sses 00 ******* BSET BCLR LDAA STAA BSET BCLR BSET BCLR BSET BCLR LDAA STAA LDAA	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X #\$00 FLASH PORTD,X #\$00 FLASH HIPG FLASH	from the NM nd redundan transfered 107H. *********** #CLEBIT #CEBIT #CEBIT #CLEBIT #ALEBIT	******** 29N16 int cy) are c is passe into the ********* loa th loa re	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	· · · · · · · · · · · · · · · · · · ·
******* * RDPAG * All 2 * The p * HIPG. * addre	E copie 64 byte: bage num The E sses 00 ******* BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR LDAA STAA LDAA STAA	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X #\$00 FLASH PORTD,X #\$00 FLASH HIPG FLASH	<pre>from the NM nd redundan transfered a is copied 107H. ************** #CLEBIT #CEBIT #CEBIT #CEBIT #CLEBIT #CLEBIT #CEBIT #ALEBIT #CEBIT</pre>	******** 29N16 int cy) are c is passe into the ********* loa th loa re loa loa	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	
******* * RDPAG * All 2 * The p * HIPG. * addre ******* RDPAGE:	E copie: 64 byte: age num The E sses 00 ******* BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR STAA LDAA STAA LDAA STAA BCLR	******** s a page is s (data a ber to be EPROM dat. 000H and 0 ********* PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X FLASH LOPG FLASH HIPG FLASH PORTD,X	<pre>from the NM nd redundan transfered a is copied 107H. ************** #CLEBIT #CEBIT #CEBIT #CEBIT #CLEBIT #CLEBIT #CEBIT #ALEBIT #CEBIT</pre>	******** 29N16 int cy) are c is passe into the ********* loa th loa re loa loa	<pre>o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * 68HC11 SRAM between * **********************************</pre>	
******* * RDPAG * All 2 * The p * HIPG. * addre ******* RDPAGE:	E copie 64 byte: 64 byte: 75 byte: 76 b	******** s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X #\$00 FLASH PORTD,X #\$00 FLASH HIPG FLASH HIPG FLASH PORTD,X #\$0000 FLASH	<pre>from the NM nd redundan transfered a is copied 107H. ************** #CLEBIT #CEBIT #CEBIT #CEBIT #CLEBIT #CLEBIT #CEBIT #ALEBIT #CEBIT</pre>	********* 29N16 int cy) are c is passe into the ********** loa th loa re loa wai rea	<pre>o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * 68HC11 SRAM between * **********************************</pre>	
******* * RDPAG * All 2 * The p * HIPG. * addre *******	E copie: 64 byte: 64 byte: 75 bit for the E 55 ses 00 ******* BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR STAA LDAA STAA LDAA STAA BCLR JSR LDY LDAA STAA	********* s a page s (data a: ber to be EPROM dat. 00H and 0 ********** PORTD,X #\$00 FLASH PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X #\$00 FLASH HIPG FLASH HIPG FLASH HIPG FLASH #\$0000	<pre>from the NM nd redundan transfered a is copied 107H. ************** #CLEBIT #CEBIT #CEBIT #CEBIT #CLEBIT #CLEBIT #CEBIT #ALEBIT #CEBIT</pre>	********* 29N16 int cy) are c is passe into the ********** loa th loa re loa wai rea	o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * * ********************************	
****** * RDPAG * All 2 * The p * HIPG. * addre ******	E copie 64 byte: bage num The E sses 00 ******* BSET BCLR LDAA STAA BSET BCLR BSET BCLR LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA STAA LDAA	********* s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X	<pre>from the NM nd redundan transfered a is copied 107H. ************** #CLEBIT #CEBIT #CEBIT #CEBIT #CLEBIT #CLEBIT #CEBIT #ALEBIT #CEBIT</pre>	******** 29N16 int cy) are c is passe into the ********* loa th loa re loa uai rea bu	<pre>o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * 68HC11 SRAM between * **********************************</pre>	
******* * RDPAG * All 2 * The p * HIPG. * addre ******* RDPAGE:	E copie 64 byte: bage num The E sses 00 ******* BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR BSET BCLR LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA STAA LDAA STAA STAA STAA LDAA STAA STAA STAA STAA STAA STAA STAA S	********* s a page " s (data a ber to be EPROM dat. 00H and 0 ********** PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X SOO FLASH \$0000 FLASH \$000,Y #\$0108	<pre>from the NM nd redundan transfered a is copied 107H. ************** #CLEBIT #CEBIT #CEBIT #CEBIT #CLEBIT #CLEBIT #CEBIT #ALEBIT #CEBIT</pre>	********* 29N16 int Cy) are c is passe into the ********* loa th loa loa loa wai rea bu loo	<pre>o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * 68HC11 SRAM between * **********************************</pre>	
******* * RDPAG * All 2 * The p * HIPG. * addre *******	E copie 64 byte: bage num The E sses 00 ******* BSET BCLR LDAA STAA BSET BCLR BSET BCLR LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA STAA LDAA STAA LDAA STAA LDAA STAA LDAA STAA STAA LDAA	********* s a page s (data a ber to be EPROM dat. 00H and 0 ********* PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X PORTD,X	<pre>from the NM nd redundan transfered a is copied 107H. ************** #CLEBIT #CEBIT #CEBIT #CEBIT #CEBIT #ALEBIT #ALEBIT #ALEBIT #ALEBIT</pre>	********* 29N16 int Cy) are c is passe into the ********* loa th loa loa loa wai rea bu loo	<pre>o SRAM memory on the 68HC11.* opied into the SRAM buffer. * d in the variables LOPG and * 68HC11 SRAM between * 68HC11 SRAM between * **********************************</pre>	

4

JSR WAIT RTS pause to assure EEPROM is idle

\* RDDAT1 and RDRED1 are used to read the contents of a single address \* \* RDDAT1 and RDRED1 are used to read from either the DATA portion \* \* of the array (RDDAT1) or the REDUNDANT portion (RDRED1). The \* \* location to be accessed is defined in the variables ADD, LOPG, and \* \* HIPAG. LOPG and HIPG define the page to be accessed and ADD \* \* indicates a position within the page. ADD can range between 0 and \* \* 255 for DATA accesses or between 0 and 7 for REDUNDANT accesses. \* \* The value in the chosen location is returned in the variable DATVAL.\*

RDDAT1:	LDAA BRA	#\$00 RDJMP		READ(1) command	
RDRED1:		#\$50	1. Sec. 1. Sec	DEAD(2) command	
			A DETE	READ(2) command	
RDJMP:	BSET		#CLEBIT		
	BCLR	PORTD,X	#CEBIT		
	STAA	FLASH		load appropriate READ	command into
	BSET		#CEBIT	the command retister	
	BCLR		#CLEBIT		
	BSET		#ALEBIT		
	BCLR	PORTD,X	#CEBIT		1.1
	LDAA	ADD		load the byte address	into the
	STAA	FLASH		address register	
	LDAA	LOPG			
	STAA	FLASH		load the low order page	ge number
	LDAA	HIPG			
	STAA	FLASH	and the second second	load the high order p	age number
	BCLR	PORTD, X	#ALEBIT	an an an the second	
	JSR	WAIT	· · · · · · · · · · · · · · · · · · ·	wait for recall to da	ta register
	LDAA	FLASH		load the value from t	he chosen
				and the second	
	LDAA	FLASH		;	
	STAA	DATVAL	· · · ·	address and save the	result in DATVAL
	BSET	PORTD, X	#CEBIT		
	JSR	WAIT		pause until EEPROM is	idle
	RTS				
	1110		an a		

\* PGMRED, PGMDAT, and PGMPAG are used to program either a single byte \* or an entire page. During program operations the entire data register \* must be loaded and then the contents transfered to an EEPROM page. \* EEPROM bits can only be flipped from a one (erased state) to a zero \* (programmed state) during a program operation. To program a single \* byte the entire data register must be filled with FFH except for the \* byte that is to be programmed. During the programming cycle bits \* that are zero in the data register will force the corresponding bits \* in the chosen page to the zero state; other bits will remain \* unchanged. \* These routines use a SRAM data array located on the 68HC11 between \*

\* address 0000H and 0107H. This array is transfered byte for byte into
\* the NM29N16 data register during the data load portion of the
\* programming cycle. If single byte is to be altered the location
\* in the SRAM array corresponding to the address to be programmed is
\* loaded with the new data and all other addresses in the array are
\* filled with FFH.

TL/D/11925-4

PGLO and PGHI, and the byte position within the page is contained in *         ADD.         ************************************	redund	lant or	data memory r	spectively	ed to program a single byte in * . The data value to be updated * the page number is contained in *	
The routine PGMPAG assumes that the SRAM array already has the data * hat will be programmed. * * * * * * * * * * * * * * * * * * *					within the page is contained in $*$	•.
<pre>that will be programmed into the EEPROM. FGLO and PGHI contain the * mathematical structure into the teproduct into the structure into into into into into into into into</pre>	The re	utino 1	CMDAC accument	that the C		
LDY #50100 load Y with redundant memory offset BRA FORB MDAT: JSR FILLFF fill SRAM array with FFH LDY #50000 load Y with data memory offset LDY book to be rased performs an erase operation on a single block (16 pages). The * lock to be erased is specified in the variables LDF and HFG. The * lock to be erased is specified in the variables LDF and HFG. The * lock to be erased LDFG are not used so that the least significant bit of*	that w page r	vill be Number (	programmed in to be programm	o the EEPR	OM. PGLO and PGHI contain the *	
BRAFGMBDAT: JSRFILLFFfill SRAM array with FFHLDY#50000load Y with data memory offsetMB:LDABADDADTVALcalculate absolute address to alterABYcalculate absolute address in pageLDAADATVALSTAA\$00,Ywrite new data byte into SRAM arrayMPAG:BETPORTD,X#CLBHTBCLRPORTD,XBCLRPORTD,XBCLRPORTD,X#CLBHTLDAABCARPORTD,XBCLRPORTD,X#CLBHTLDAABCARPORTD,XBCLRPORTD,X#AFLASHload address register withSTAAFLASHLDAA#500STAAFLASHLDAAHIPGSCRAFLASHLDAAHIPGBCLRPORTD,X#ADB:LDAASOOYtransfer data from SRAM arraySTAAFLASHInto the NM29N16 data registerINYfoloLDAA\$00,Ytransfer data from SRAM arrayBETPORTD,X#ADBloop until all 264 bytes haveBETPORTD,XBETPORTD,XBETPORTD,XBETPORTD,XBETPORTD,XBERPORTD,X#CLBHTBCLRPORTD,XBCLRPORTD,XBERPORTD,XPORTD,XCLBHTBERPORTD,X<	MRED:					
MDAT: JSR       FILLFF       fill SRAM array with FFI         LDAB       ADD       load Y with data memory offset         MB:       LDAB       ADD       data or redundant address in page         LDAA       DATVAL       calculate absolute address in page         STAA       \$00,Y       write new data byte into SRAM array         MPAG:       BSET       PORTD,X #CEBIT         BCLR       PORTD,X #CEBIT       data input command         BCLR       PORTD,X #CLEBIT       data input command         BSET       PORTD,X #ALEBIT       load address register with         BSET       PORTD,X #ALEBIT       LDAA         LDAA       #\$80       load address register with         STAA       FLASH       load low order page number         LDAA       HIFG       load high order page number         LDAA       #1600       load high order page number         BCR       PORTD,X #ALEBIT       load low order page number         BCR       STAA       FLASH       load high order page number         LDAA       \$00,Y       transfer data from SRAM array         STAA       FLASH       load command register with         STAF       PORTD,X #CLEBIT       been transfered         BSET					load Y with redundant memory offse	t.
LDY#\$0000load Y with data memory offset data or redundant address to alter calculate absolute address to alter calculate absolute address in pageLDAADATVAL STAA \$00,Ywrite new data byte into SRAM arrayWPAGBSETPORTD,X #CEBIT LDAA #\$80load command register with data input commandBCLRPORTD,X #CLEBIT BCLRDoad address register with STAA FLASHload address register with start of pageBDAAJ\$00load address register with start of pagestart of pageLDAA#\$00load low order page numberLDAAJ\$00load low order page numberLDAAHFGload low order page numberLDY#\$0000load high order page numberLDY#\$0000loog until all 264 bytes have been transferedDABLDAAfor until all 264 bytes have been transferedBNELOABloog until all 264 bytes have been transferedBNELOABloog until all 264 bytes have been transferedBNELOABloog until all 264 bytes have been transferedBNELOADBload command register with start program command BSETBSETPORTD,X #CLEBIT JSRwAITJSRWAITpause to make sure EEPROM idle RTSCLLFF:LOAPF#\$111 SRAM addresses 0000H to 0107H with FFHSTAA\$10.08 NFEBSETPORTD,X #CLEBIT STABSETPORTD,X #CLEBIT STABSETPORTD,X #CLEBIT STABSETPORTD,X #CLEBIT STA	-110.200.				fill CDW away with DDW	
RMB:       ADD       data or redundant address to alter         ABY       calculate absolute address in page         LDAA       DATVAL       calculate absolute address in page         STAA       \$00,Y       write new data byte into SRAM array         SMPAG:       BSTP       PORTD,X #CLEBIT         BCR       PORTD,X #CLEBIT       load command register with         STAA       \$1200       load address register with         STAA       FLASH       data input command         BCR       PORTD,X #LEBIT       load address register with         STAA       FLASH       load low order page number         LDAA       LOA       high order page number         LDAA       Stat       flash         STAA       FLASH       load low order page number         DDA       LOPG       into the NM29N16 data register         STAA       FLASH       load command register with         STAA       FLASH       load command register         DAT       \$00,Y       transfer data from SRAM array         STAA       FLASH       load command register with         STAA       FLASH       load command register with         STAA       FLASH       load command register with	anDAT:					*
ABY calculate absolute address in page LDA DATVAL write new data byte into SRAM array BYPAG: BSET PORTD,X #CLEBIT ECLR PORTD,X #CLEBIT BCLR PORTD,X #CLEBIT BSET PORTD,X #CLEBIT BSET PORTD,X #CLEBIT DAA #500 load command register with STAA FLASH data input command BCLR PORTD,X #LEBIT LDAA #500 load address register with STAA FLASH load low order page number LDAA LOPG STAA FLASH load low order page number STAA FLASH sinto the NM29N16 data register INY CPY #\$0108 loop until all 264 bytes have BNE LOADB been transfered BSET PORTD,X #CLEBIT BCLR PORTD,X #C	GMB:					
LDAA DATVAL STAA \$00,Y WRAG: BSET PORTD,X #CLEBIT BCLR PORTD,X #CLEBIT BCLR PORTD,X #CLEBIT BCLR PORTD,X #CLEBIT BSET PORTD,X #CLEBIT BSET PORTD,X #CLEBIT LDAA #\$00 load address register with STAA FLASH start of page LDAA LOPG STAA FLASH load low order page number LDAA HIPG STAA FLASH load low order page number LDAA HIPG STAA FLASH load low order page number LDAA \$00,Y #S0000 transfer data from SRAM array STAA FLASH load low page number BCLR PORTD,X #ALEBIT LDY #\$0000 transfer data from SRAM array STAA FLASH load loop until all 264 bytes have been transfered BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH loop fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH POPF: STAA \$00.Y INY CPY #\$0108 BNE LOOPF RTS FRASE performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LDG and HIPG. The * lower 4 bits of LOPF are not used so that the least significant bit of*	•••••					
STAA\$00,Ywrite new data byte into SRAM arrayMPAG:BSETPORTD,X #CLEBITBCLRPORTD,X #CLEBITBSETFLASHdata input commandBCLRPORTD,X #CLEBITBSETPORTD,X #LEBITLDAA#\$00load address register withSTAAFLASHdata input commandBCLRPORTD,X #LEBITLDAA#\$00load address register withSTAAFLASHload low order page numberLDAAHDGSTAAFLASHload high order page numberBCLRPORTD,X #ALEBITLDY#\$0000bCLRPORTD,X #ALEBITIDY#\$0000bCLRPORTD,X #CLEBITSTAAFLASHIDY#\$0108BSETPORTD,X #CLEBITDAA#\$10STAAFLASHSTAAFLASHSTAAFLASHSTAAFLASHSTAASTAASTAA\$CLEBITBSETPORTD,X #CLEBITDAA#\$10STAAFLASHSTAASTAASTAASTAASTAASTAASTAASTAASTAASTAASTAASTAASTAASTAASTAASTAABCRPORTD,X #CLEBITDAA#\$10STAASTAABCRPORTD,X #CLEBITJSRWAITPause to make sure EEPROM idleRTSSTAASTAA\$\$			DATVAL		apperate datess in page	
NHPAG:       BSET       PORTD,X #CLEBIT         BCLR       PORTD,X #CEBIT         LDAA       #\$80       load command register with         STAA       FLASH       data input command         BCLR       PORTD,X #CLEBIT       load address register with         BSET       PORTD,X #ALEBIT       load low order page number         LDAA       HIPG       start of page         STAA       FLASH       load low order page number         LDAA       HIPG       start of page         STAA       FLASH       load high order page number         LDAA       HIPG       start of the NM29N16 data register         STAA       FLASH       load command register with start program command         MADB:       LDAA       \$00,Y       transfer data from SRAM array         INY       into the NM29N16 data register       INY         CPY       #\$0000       been transfered         BSET       PORTD,X #CLEBIT       load command register with start program command         BSET       PORTD,X #CLEBIT       JSR         JSR       WAIT       pause to make sure EEPROM idle         CPY       #\$0000       fill SRAM addresses 0000H to         LDAA       #\$FF       0107H with FFH					write new data byte into SRAM arra	v
BCLRPORTD,X #CEBITLDAA#\$80load command register withSTAAFLASHdata input commandBCLRPORTD,X #CLEBITBSETPORTD,X #ALEBITLDAA#\$00load address register withSTAAFLASHstart of pageLDAALOPGstart of pageSTAAFLASHload low order page numberLDAAHIPGSTAAFLASHload high order page numberSTAAFLASHload high order page numberLDY#\$0000transfer data from SRAM arraySTAAFLASHinto the NM29N16 data registerINYInto the NM29N16 data registerNA#\$108loop until all 264 bytes haveBNELOADBbeen transferedBSETPORTD,X #CLEBITLDAA#\$10load command register withSTAAFLASHstart program commandBSETPORTD,X #CLEBITBCLRPORTD,X #CLEBITBCLRPORTD,X #CLEBITBCLRPORTD,X #CLEBITJSRWAITpause to make sure EEPROM idleRTSIII SRAM addresses 00000H toLDAA#\$FF000FIII SRAM addresses 0000H toLDAA#\$FFNO1007H with FFHPT#\$00,YINYCPYCPY#\$0108BNELOOPFRTSERASEI performs an erase operation on a single block (16 pages). The *block to be erased is specified in the variables LOPG and HIPG. The *	SMPAG:			SIT	1	-
STAAFLASHdata input commandBCLRPORTD,X #CLEBITBSETPORTD,X #ALEBITLDAA#\$00STAAFLASHLDAALOPGSTAAFLASHLDAALOPGSTAAFLASHLDAAHIPGSTAAFLASHBCLRPORTD,X #ALEBITLDAAHIPGSTAAFLASHBCLRPORTD,X #ALEBITLDAA\$00,YSTAAFLASHIDY#\$0000ADB:LDAASTAAFLASHINYCPY#\$0108BSETPORTD,X #CLEBITLDAA#\$10STAAFLASHLDAA#\$10STAAFLASHSTAAFLASHLDAA#\$10STAAFLASHSTAAFLASHIDAA#\$10STAAIDAASTAAFLASHSTAAFLASHIDAA#\$10STAAIDAASTAAFLASHSTAAFLASHIDAA#\$10STAAIDAASTAAFLASHSTAAFLASHSTAASTAASTAAFLASHIDAA\$00,YTTYTothe NM29N16BSETPORTD,X #CLEBITJSEJOADSTAASTAASTAASOO,YSTAASOO,YSTAASOO,YSTAASOO,YSTAASOO,Y <td></td> <td>BCLR</td> <td></td> <td></td> <td></td> <td></td>		BCLR				
BCLR       FORTD,X #/CLEBIT         BSET       PORTD,X #ALEBIT         LDAA       #\$00         STAA       FLASH         STAA       FLASH         STAA       FLASH         LDAA       HIPG         STAA       FLASH         LDAA       HIPG         STAA       FLASH         LDAA       HIPG         STAA       FLASH         LDAA       \$00,0         STAA       FLASH         LDAA       \$00,0,1         TLDY       #\$0000         STAA       FLASH         DADB:       LDAA         STAA       FLASH         INY       Transfer data from SRAM array         STAA       FLASH         INY       STAA         CPY       #\$0106         BSET       PORTD,X #CLEBIT         LDAA       #\$10         STAA       FLASH         STAA       FLASH         STAA       FLASH         STAF       LST         JSR       WAIT         BSET       PORTD,X #CLEBIT         JSR       WAIT         TS       S00,Y						
BSET       PORTD,X #ALEDIT         LDAA       #\$00       load address register with         STAA       FLASH       start of page         LDAA       LOPG       load low order page number         LDAA       HIPG       load high order page number         LDAA       HIPG       load high order page number         BCR       PORTD,X #ALEBIT       load high order page number         LDAA       HIPG       stransfer data from SRAM array         STAA       FLASH       into the NM29M16 data register         LDY       #\$0000       been transfered         BSET       PORTD,X #CLEBIT       load command register with         STAA       FLASH       load command register with         STAA       FLASH       start program command         BSET       PORTD,X #CLEBIT       jause to make sure EEPROM idle         LDA       #\$10       fill SRAM addresses 0000H to       1007H with FFH         DOPF:       STAA       \$00,Y       INY       CPY         CPY       #\$0108       start program command       EEPROM idle         RTS       STAA       \$00,Y       INY       INY         CPY       #\$0108       start program command       EEPROM idle					data input command	
LDAA #\$00 load address register with STAA FLASH start of page LDAA LOPG STAA FLASH load low order page number LDAA HIPG STAA FLASH load high order page number BCLR PORTD,X #ALEBIT LDY #\$0000 DADB: LDAA \$00,Y transfer data from SRAM array STAA FLASH into the NM29N16 data register INY CPY #\$0108 loop until all 264 bytes have BNE LOADB been transfered BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS LLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS EERASEL performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*						
STAAFLASHstart of pageLDAALOPGload low order page numberLDAAHIPGload high order page numberSTAAFLASHload high order page numberBCLRPORTD,X #ALEBITload high order page numberLDY#\$0000transfer data from SRAM arraySTAAFLASHinto the NM29N16 data registerINYfloop until all 264 bytes haveBETPORTD,X #CLEBITLDAA#\$10STAAFLASHBSETPORTD,X #CLEBITBCLRPORTD,X #CLEBITBCLRPORTD,X #CLEBITBCLRPORTD,X #CLEBITJSRWAITWAITpause to make sure EEPROM idleCLLFF:LDYLDAA#\$FF00PF:STAASTAA\$00,YINYCPYCPY#\$0108BNELOOPFRTSERASEL performs an erase operation on a single block (16 pages). The *block to be erased is specified in the variables LOPG and HIPG. The *lower 4 bits of LOPG are not used so that the least significant bit of*				31T		
LDAA LOPG STAA FLASH load low order page number LDAA HIPG STAA FLASH load high order page number BCLR PORTD,X #ALEBIT LDY #\$0000 DADB: LDAA \$00,Y transfer data from SRAM array STAA FLASH into the NM29N16 data register INY CPY #\$0108 loop until all 264 bytes have been transfered BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CLEBIT BCLR PORTD,X #CLEBIT BCLR PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS CLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS FERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*						
STRAFLASHload low order page numberLDAAHIPGSTAAFLASHload high order page numberBCLRPORTD,X #ALEBITIoad high order page numberLDY#\$0000transfer data from SRAM arraySTAAFLASHinto the NM29N16 data registerINYSTAAFLASHCPY#\$0108loop until all 264 bytes haveBNELOADBbeen transferedBSETPORTD,X #CLEBITLDAA#\$10load command register withSTAAFLASHstart program commandBSETPORTD,X #CLEBITJSRWAITPause to make sure EEPROM idleRTSStat \$\$00,YLILFF:LDYMITpause to make sure EEPROM idleRTSINYCPY#\$0108BNELOOPFRTSERASEI performs an erase operation on a single block (16 pages). The *block to be erased is specified in the variables LOPG and HIPG. The *lower 4 bits of LOPG are not used so that the least significant bit of*					start or page	1 A
LDAA HIPG STAA FLASH Ioad high order page number BCLR PORTD,X #ALEBIT LDY #\$0000 ADB: LDAA \$00,Y transfer data from SRAM array STAA FLASH into the NM29N16 data register INY CPY #\$0108 loop until all 264 bytes have BNE LOADB been transfered BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CLEBIT BCLR PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS SCLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH OOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS STAN EERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*					load low order name number	
STAAFLASHload high order page numberBCLRPORTD,X #ALEBITLDY#\$0000DADB:LDAA\$00,Ytransfer data from SRAM arraySTAAFLASHInto the NM29N16 data registerINYCPY#\$0108BNELOADBBSETPORTD,X #CLEBITLDAA#\$10STAAFLASHBSETPORTD,X #CLEBITBSETPORTD,X #CEBITBCLRPORTD,X #CEBITBCLRPORTD,X #CLEBITJSRWAITPAUSE to make sure EEPROM idleRTSfill SRAM addresses 0000H toLDAA#\$FFOOPF:STAASTAA\$00,YINYCPY#\$0108BNELOOPFRTS					Toda TOW OTHER bage Humber	•
BCLR       PORTD,X #ALEBIT         LDY       #\$0000         DADB:       LDAA       \$00,Y       transfer data from SRAM array         STAA       FLASH       into the NM29N16 data register         INY       CPY       #\$0108       loop until all 264 bytes have         BNE       LOADB       been transfered         BSET       PORTD,X #CLEBIT       load command register with         STAA       FLASH       start program command         BSET       PORTD,X #CLEBIT       gause to make sure EEPROM idle         BSET       PORTD,X #CLEBIT       pause to make sure EEPROM idle         RTS       TS       CLLFF:       LDY         CLLF:       LDY       #\$0000       fill SRAM addresses 0000H to         LDAA       #\$FF       0107H with FFH         DOPF:       STAA       \$00,Y         INY       CPY       #\$0108         BNE       LOOPF       RTS         ERASE1       performs an erase operation on a single block (16 pages). The *         block to be erased is specified in the variables LOPG and HIPG. The *         lower 4 bits of LOPG are not used so that the least significant bit of*					load high order page number	
LDY #\$0000 DADB: LDAA \$00,Y transfer data from SRAM array STAA FLASH into the NM29N16 data register INY CPY #\$0108 loop until all 264 bytes have BNE LOADB been transfered BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CEBIT BCLR PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS CLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS FRASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*				зтт	Tone wide oraci hade number	
DADB:LDAA\$00,Ytransfer data from SRAM array into the NM29N16 data registerSTAAFLASHinto the NM29N16 data registerINYinto the NM29N16 data registerCPY#\$0108loop until all 264 bytes have been transferedBSETPORTD,X #CLEBITLDAA#\$10load command register with start program commandBSETPORTD,X #CLEBIT BCLRpause to make sure EEPROM idleTLLFF:LDY#\$0000fill SRAM addresses 0000H to 0107H with FFHDOPF:STAA\$00,YINY CPY#\$0108 BNELOOPF RTSERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*						
STAAFLASHinto the NM29N16 data registerINYCPY#\$0108loop until all 264 bytes haveBNELOADBbeen transferedBSETPORTD,X #CLEBITload command register withLDAA#\$10load command register withSTAAFLASHstart program commandBSETPORTD,X #CLEBITBCLRPORTD,X #CLEBITJSRWAITPause to make sure EEPROM idleRTSfill SRAM addresses 0000H toLDAA#\$FF0107H with FFHDOPF:STAASTAA\$00,YINYCPY#\$0108BNELOOPFRTSERASE1 performs an erase operation on a single block (16 pages). The *block to be erased is specified in the variables LOPG and HIPG. The *lower 4 bits of LOPG are not used so that the least significant bit of*	OADB:				transfer data from SRAM arrav	
INY CPY #\$0108 loop until all 264 bytes have BNE LOADB been transfered BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CEBIT BCLR PORTD,X #CEBIT JSR WAIT pause to make sure EEPROM idle RTS CLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*						
BNE LOADB been transfered BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CEBIT BCLR PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS CLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS EERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*		INY				
BSET PORTD,X #CLEBIT LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CEBIT BCLR PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS						
LDAA #\$10 load command register with STAA FLASH start program command BSET PORTD,X #CEBIT BCLR PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS CLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS ************************************					been transfered	
STAA       FLASH       start program command         BSET       PORTD,X #CEBIT       pause to make sure EEPROM idle         JSR       WAIT       pause to make sure EEPROM idle         TLLFF:       LDY       #\$0000       fill SRAM addresses 0000H to         LDAA       #\$FF       0107H with FFH         DOPF:       STAA       \$00,Y         INY       CPY       #\$0108         BNE       LOOPF         RTS       Start program command         ERASE1 performs an erase operation on a single block (16 pages). The *         block to be erased is specified in the variables LOPG and HIPG. The *         lower 4 bits of LOPG are not used so that the least significant bit of*				BIT		• *
BSET PORTD,X #CEBIT BCLR PORTD,X #CLEBIT JSR WAIT pause to make sure EEPROM idle RTS CLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*						
BCLR       PORTD,X #CLEBIT         JSR       WAIT         pause to make sure EEPROM idle         RTS       fill SRAM addresses 0000H to         LDAA       #\$FF       0107H with FFH         DOPF:       STAA       \$00,Y         INY       CPY       #\$0108         BNE       LOOPF         RTS       ************************************				r <b>m</b>	start program command	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
JSR WAIT RTS pause to make sure EEPROM idle LLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*						1.1
RTS CLLFF: LDY #\$0000 fill SRAM addresses 0000H to LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS FRASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*				111	pause to make sure FEPROM idla	
LDAA #\$FF 0107H with FFH DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS ************************************			MUTT		pause to make sure EFROM TUTE	
DOPF: STAA \$00,Y INY CPY #\$0108 BNE LOOPF RTS ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*	LLFF:					
INY CPY #\$0108 BNE LOOPF RTS					0107H with FFH	
CPY #\$0108 BNE LOOPF RTS ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*	JOPF:		\$00,Y		•	
BNE LOOPF RTS ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*			#\$0109			
RTS ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*						ч.
ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*			LOOFT			
ERASE1 performs an erase operation on a single block (16 pages). The * block to be erased is specified in the variables LOPG and HIPG. The * lower 4 bits of LOPG are not used so that the least significant bit of*	******		*****		*****	*.
	ERASE1 block	. perfo to be (	rms an erase o erased is spec	eration on fied in th	a single block (16 pages). The * e variables LOPG and HIPG. The *	
TL/D/11925-5			or bord are in		shad the found pryntround bit of."	
	10.01					

4-129

4

```
* the block number is the 5th bit of LOPG. The block number is
* specified in LOPG (bits 4-7) and HIPG (bits 0-4).
ERASE1: BSET
             PORTD,X #CLEBIT
      BCLR
             PORTD,X #CEBIT
      LDAA
             #$60
                                 load command register with
             FLASH
                                 block erase command
      STAA
      BCLR
             PORTD,X #CLEBIT
             PORTD,X #ALEBIT
      BSET
      LDAA
             LOPG
                                 load low order block number
                                  (XXXX0123)
      STAA
             FLASH
      LDAA
             HIPG
                                 load high order block number
      STAA
                                  (45678XXX)
             FLASH
      BCLR
             PORTD,X #ALEBIT
             PORTD,X #CLEBIT
      BSET
      LDAA
             #$D0
                                 load command register with erase
      STAA
             FLASH
                                  execution command
      BCLR
             PORTD,X #CLEBIT
      BSET
             PORTD,X #CEBIT
      JSR
             WAIT
                                 pause until EEPROM is idle
      RTS
* STATUS is used to read the NM29N16 status register. This command can *
* be used after erase and program cycles to determine if the results
                                                            *
* were successfull. The contents of the status register are returned in*
* the variable DATVAL.
 STATUS: BSET
             PORTD,X #CLEBIT
             PORTD,X #CEBIT
      BCLR
      LDAA
             #$70
                                 load command register with
                                  status read command
      STAA
             FLASH
             PORTD,X #CEBIT
PORTD,X #CLEBIT
      BSET
      BCLR
             PORTD,X #CEBIT
      BCLR
                                 read status register
      LDAA
             FLASH
      STAA
             DATVAL
                                 save results
             PORTD,X #CEBIT
      BSET
      RTS
* READID is used to read the NM29N16 device and manufacturer codes. *
* The manufacturer code is returned in the A register and the device*
* code is returned in the B register.
READID: BSET
             PORTD,X #CLEBIT
             PORTD,X #CEBIT
      BCLR
      LDAA
             #$90
                                 load the command register with
                                  the ID read command
      STAA
             FLASH
             PORTD,X #CEBIT
      BSET
             PORTD, X #CLEBIT
      BCLR
      BSET
             PORTD,X #ALEBIT
      BCLR
             PORTD,X #CEBIT
      LDAA
             #$00
                                 load the address register with
      STAA
             FLASH
                                  address 0
      BCLR
             PORTD,X #ALEBIT
      LDAA
             FLASH
                                 read the manufacturer code
                                                                TL/D/11925-6
```

	LDAB BSET	FLASH PORTD,X #CEBIT	read the device code	. "
	RTS		· · · · ·	
******	******	*****	*****	
* WAIT :	is used t	to pause until the NM29N	16 returns to the ready mode. *	
* The re	outine p	olls the R/B (ready/busy	) pin until it returns high. *	
******	******	******	*****	
113 T.M.		DODWD Y	shack hit 2 of most D (D/D line)	
WAIT:	LDAA ANDA	PORTD,X #\$04	check bit 2 of port D (R/B line)	
	CMPA	#\$00		
	BEO	WAIT	loop until R/B returns high	
	RTS		·····	
			**************************************	
		s follows:	s in the Mashio are usable. The	*
*		5 10110#5.		*
* 1	Start	with block 0		*
* 2		and verify block		*
* 3		SAA to each page in the	block and verify	*
* 4	Erase	and verify block	_	*
* 5		\$55 to each page in the	block and verify	*
* 6		and verify block		*
* 7			tag the good block with data \$F0	*
*			cy memory in page 0 of the block	*
* 8		verified		*
		through all 512 blocks **************************	*****	
INIT:	LDY	#\$0000	start with block 0	
	STY	BLOCK		
LOOP1:	LDY	BLOCK		
	STY	HIPG		
	JSR	ERASE1	erase block	
	JSR	STATUS	see if erase was successful	
	LDAA ANDA	DATVAL #S01	5	
	BEQ	NXTSTP	jump to BADBLK if erase unsuccess	ful
	JMP	BADBLK	Jamp to Bimbhik II drube anduoteb	,rui
NXTSTP:		#SAA	verify that \$AA can be written	
	JSR	FILLXX	to all pages in the block	
	LDY	BLOCK	· · ·	
	LDAB	#\$0F	start with page 15 and work down	
	CLC		to page O	
	ABY			
	STY	HIPG		
	LDAA	#\$00		
	STAA	ADD		
LOOPAA:		PGMPAG	program page with \$AA	
	JSR LDAA	STATUS DATVAL	see if programming is successful	
	ANDA	#\$01		
	BNE	BADBLK	jump to BADBLK if bad page found	
	LDAA	LOPG	Jamp to pupplic II had page Iound	
	ANDA	#\$OF	loop until all pages have been	
	BEO	DONEAA	tested	
	DEC	LOPG	step to next page in the block	
	BRA	LOOPAA	being verified	
				TL/D/11925-7
				12/0/11023-7

4

DONEAA:		ERASE1	erase block
	JSR	STATUS	see if erase was successful
	LDAA	DATVAL	
	ANDA	#01	
	BNE	BADBLK	jump to BADBLK if erase unsuccessful
	LDAA	#\$55	verify that \$55 can be written to all pages in the block
	JSR.	FILLXX	all pages in the block
	LDY	BLOCK	
	LDAB	#SOF	start with page 15
	CLC		
	ABY		
	STY	HIPG	
	LDAA	#\$00	
	STAA	ADD	
LOOP55:		PGMPAG	nucence note with AFF
LOOF 35.	JSR .		program page with \$55
	LDAA	DATVAL	see if programming is successful
	ANDA	#S01	
		n +	
	BNE	BADBLK	jump to BADBLK if bad page found
	LDAA	LOPG	
	ANDA	#\$0F	loop until all pages in block
	BEQ	DONE55	have been verified
	DEC	LOPG	step to next page
	BRA	LOOP55	(a) A set of the se
DONE55:		ERASE1	erase block
		STATUS	see if erase is successful
	LDAA		jump to DATVAL if bad block found
	ANDA	#01	
	BNE	BADBLK	jump to BADBLK if erase unsuccessful
	LDAA	#\$F0	tag good block by writing \$F0 into
	STAA	DATVAL	byte 0, page 0 (redundancy memory)
	LDY ·	BLOCK	of the block just verified
	STY	HIPG	e de la companya de l
	LDAA	#\$00	
	STAA	ADD	179 C
	JSR	PGMRED	
BADBLK:	LDY	BLOCK	exit routine if all 512 blocks
	CPY	#\$1FF0	have been tested
	BEQ	DONE	
	CLC	and the second	step to next block (16 pages)
	LDAB	#\$10	
	ABY		
	STY	BLOCK	
	JMP	LOOP1	go verify next block
DONE:	RTS		go torrely news brook
FILLXX:	LDY	#\$0000	fill SRAM addresses 0000H to
LOOPF2:		\$00,Y	0107H with value in A reg
	INY	+/ <b>-</b>	orover wrom varue in a reg
	CPY	#\$0108	
	BNE	#30108 LOOPF2	
		LOOFT 2	
			TL/D/11925-8
		Margaret and a second second	

.

4-132

# SUMMARY

The NM29N16 provides an extremely flexible interface for many systems. By not utilizing address lines, the device gives designers the ability to incorporate multiple megabytes of memory without the use of an expensive processor or system bus. The application described here is only one example of this. With this architecture, the NM29N16 should enable new types of portable systems to be developed.

4-133

# National Flash Memories— Hardware Design Guide

National offers two types of Flash Devices, namely NOR type and NAND type. The device densities ranging from 1 Mbit to 16 Mbit, suited for various kinds of applications like BIOS code storage, Solid state file storage, Image file storage, etc. Some of the devices also feature Auto program/ erase operations which aid in elegant, compact programming code.

This note describes the various hardware considerations that a system designer has to consider when using National's Flash devices.

#### ORGANIZATION

#### 1. DEVICE CONSIDERATIONS

This section addresses the various issues like programming voltage (Vpp) generation and control,  $V_{CC}$  considerations, etc.

2. NOR DEVICES

The NOR Flash device section covers the individual design considerations for the following Flash devices

NM28F010: 1 Mbit, byte wide device.

NM28F040: 4 Mbit, byte wide device.

NM28F044: 4 Mbit, byte wide device.

3. NAND DEVICE


This section covers NAND type NM29N16 device, which is a 16 Mbit, 5V only device ideally suited for large file storage type of applications, like Solid state Disk, PCMCIA based Memory cards, etc.

4. ICP (In-Circuit Programming)

Finally, this note also discusses the In-Circuit Programming (ICP) in general, and the various types of ICP configurations available today.

#### **1.0 DEVICE CONSIDERATIONS**

**Vpp Specifications:** National's Flash devices have  $\pm 5\%$  tolerance specification on the 12V level that is required for Vpp. This specification is guaranteed by most of the off-the-shelf industry standard power supplies. In fact the PC-AT® system power supply has a +5% and -4% tolerance specification on the +12V level.



#### **FIGURE 1**


The *Figure 1* represents a typical MOSFET Switch for the 12V line in the interface design towards Flash devices. MOSFET of the above configuration is available from a number of vendors, and MTD4P05 Motorola device is one good example. The only consideration is that the ON-RE-SISTANCE of the selected Switch should be low enough to keep the V<sub>PP</sub> o/p within  $\pm 5\%$  tolerance range.

The 12V V<sub>PP</sub> programming voltage required for Programming/Erasing operations on the device is gated from the source (power supply's + 12V TAP) through an enabling circuitry (e.g., a MOSFET Switch) to the Flash memory's V<sub>PP</sub> pin. An enable signal from the system's control circuitry, say, "V<sub>PP</sub>\_EN" could then be used to switch ON/OFF the 12V path to the Flash memory's V<sub>PP</sub> Pin.

Usage of this 12V Switch achieves two purposes:

- 1. Having the Switch turned off during power up ensures that  $V_{PP}$  voltage at the  $V_{PP}$  Pin of the device doesn't ramp up before the  $V_{CC}$  ramps to the required 5V level, which is a basic requirement for the Flash device.
- 2. In systems, especially laptop portables, having 12V supply enabled ON continuously is not a favourable choice in terms of the power drain of the Battery, since the need for 12V on the V<sub>PP</sub> Pin is only during Programming/Erasing, etc. operations and not for the typical Read operation. Hence a Switch to turn on the 12V for V<sub>PP</sub> only during the required limited times saves considerable power.

Additional Considerations: The *Figure 2* shows a typical circuit of a power control circuitry. This kind of a circuitry helps in improving the data integrity. The power sensing device in essence monitors the power supply's 5V output and



asserts a "power OK" signal only when the input V<sub>CC</sub> is within the tolerance limits. When the input V<sub>CC</sub> levels cross the tolerance level, the "power OK" signal is deasserted (driven low) which in turn switches off the MOSFET switch and thus disabling the 12V from reaching the V<sub>PP</sub> Pin anymore. System's reset signal is also coupled along with this "power OK" signal to take care of power\_up and warm reset conditions. "Switch ON" signal is an output from system control circuitry which determines when to apply 12V at the V<sub>PP</sub> pins of the Flash device under normal operations.

**Vpp Generation:** In the above discussion it is assumed that the 12V  $\pm$ 5% supply is readily available in the system, but for systems where this tolerance requirement is not met or when the 12V  $\pm$ 5% supply is not available at all from the system power supply there are ample V<sub>PP</sub> Generation circuits available which generally employ one of the following techniques.

- 1. DC to DC conversion.
- 2. Regulation from a higher voltage (Down conversion).
- 3. Voltage boosters (5V to 12V).

A number of solutions employing the above mentioned techniques are available from National Semiconductor. Please refer to the listing given at the end of this note for the source.

**V<sub>CC</sub> Specifications:** NSC Flash devices have a tolerance specification of  $\pm 5\%$  on the 5V V<sub>CC</sub> line. Though most of the available Power supplies have a  $\pm 5\%$  tolerance specification on their  $\pm 5V$  line, variation of this voltage within this tolerance range is dictated by the system loading and switching frequency of the devices at any given instant of time. Proper consideration should be given in choosing a

matched Power supply in terms of the Power wattage against the total expected maximum load on the 5V line. Also adequate powerline decoupling especially around the memory devices and high speed switching devices should be ensured, which would take care of the V<sub>CC</sub> droop caused by device switching to be within the tolerant limits.

**Power Sequencing:** To protect the device against any data corruption during Power cycling the following power sequencing is required.

Power On Condition: V<sub>PP</sub> must be applied only after V<sub>CC</sub> stabilizes to within 5V  $\pm$ 5% and while  $\overline{CE}$  is high.

Power Off Condition: V<sub>PP</sub> must be turned off after V<sub>CC</sub> stabilizes to within 5V  $\pm$ 5% and while  $\overrightarrow{CE}$  is high. V<sub>CC</sub> can only be turned off after V<sub>PP</sub> has reached 0V.

The sample circuit shown in *Figure 2* employing a power sensing unit inherently takes care of the Power-Sequencing required, without any additional logic.

# 2.0 NOR DEVICES

#### 1. NM28F010 (128k x 8)

The following note describes the In-circuit programming aspects for a system using National's NM28F010 Flash memory device.

NM28F010 is a 1,048,576 bit Flash Electrically Erasable and Programmable Non-volatile memory device. It features single command for typical operations like READ, CHIP ERASE and PROGRAM allowing ease of use for in-circuit programming from within a system.

Software Considerations: The following two tables depict the various modes of NM28F010 Flash device operation and the command definitions to set to a particular mode.

Mod		Signals								
MOU		ĈĒ	WE	ŌĒ	Address	Data	Vcc	Vpp	Power	
a station of the	Read	L	H	L	Read Address	Data Output		0~V <sub>CC</sub>	Active	
READ	Output Deselect	Ľ		Н	•	High	5∨	or 12V	ACIIVO	
	Standby	н	•••••	*	*	Impedance			Standby	
COMMAND	WE Control	L	Ъ	н	(Note 1)	Command Data				
INPUT	CE Control	v	L.	н	(Note 1)	Command Data				
PROGRAM/EP	RASE	. •.	н	H .	н		5V	12V	Active	
PROGRAM/EF	RASE VERIFY	<b>L</b> -	н	L	(Note 1)	Data Output		'. '.		
ID READ		L	H	L	0x0/0x1	Data Output	· ·			

#### Mode Selection Table


\*H or L

Note 1: Refer Command Definition Table

an an an Arthon an Anna an Ann An Anna Ľ

AN-921 **Command Definition Table** No. of **First Bus Cycle** Second Bus Cycle Function Bus Cycles Type Address Data Type Address Data . WRITE 00H Read NA NA NA 1 ID Read 2 WRITE \* 90H READ 0x0H/0x1HMfg/Dev ID \* . Chip Erase 2 WRITE 20H WRITE 20H .... Erase Verify 2 WRITE Byte Address AOH READ EV Data Program Setup/ 2 WRITE 40H WRITE Byte Address WR Data Begin ٠ WRITE READ WV Data Program Verify 2 Byte Address COH 2 FFH Reset WRITE WRITE FFH.

\*H or L



TL/D/11952-3

**Operating Modes:** NM28F010 features seven modes of operation as shown in COMMAND DEFINITION TABLE. Setting the device to any particular mode is by writing an appropriate opcode to the Command register of the device. Note that the Command register by itself doesn't occupy any address range of the device and write to the Command register is enabled only when Vpp is at 12V level.

A detailed description of the various operating modes can be found in NM28F010 data sheets.

Figure 3 depicts a typical wiring diagram of control signals for a system using National's NM28F010 FLASH Memory with a block level specifications of the integral functional units discussed earlier.

**Description:** Interface to NM28F010 Flash memory is very much similar to that of conventional 27C010 EPROM except that the system's memory write enable MWRITE is also considered.

The DECODE and MEMORY CONTROL logic could be a simple combinatorial PAL®, like 16L8, which takes in the higher order address lines, memory read and memory write control signals as input and generates Flash memory chip select ( $\overline{CS}$ ), output enable ( $\overline{OE}$ ) and write enable ( $\overline{WE}$ ).

## 2. NM28F040/NM28F044

NM28F040 and NM28F044 are 4,194,304 bit (512 x 8) CMOS Flash devices featuring single command for Read,

Auto Chip erase, Auto Block erase and Auto Program/Verify allowing ease of use for in-circuit programming. NM28F040 is a 32 pin device whereas NM28F044 is a 44 pin device.

#### UNIQUE FEATURES

**Block Mode Erase:** These Flash devices can either be full chip erased or in terms of a specific block of 16 kbyte. This block mode erase feature allows ease of management of code blocks.

Auto Function: Both these devices feature a unique "AUTO-FINISH" facility for commands like Chip erase, Block erase and Program/Verify. Once after issuing any of the above commands to the device, all that is required is to sample the device data lines, D7 for operation completion (RDY/BUSY) and D4 for status of completion (FAIL/PASS). These devices have the necessary logic built-in inside the chip to do all of the iterative routines of the programming software. Looping through the same part of the code till operation proves to be a success or failure becomes unnecessary and all those iterative functions can now be removed from the code, resulting in a compact elegant programming algorithm.

Software Considerations: The following two tables outline the various operational modes and the command definition to set the various modes.

	ode				SI	gnals			
M	ode	CE	ŌĒ	Address	Da	ta	Vcc	V <sub>PP</sub>	Power
	Read	L	L	Read Address	Data Output			0~V <sub>CC</sub>	Active
READ	Output Deselect	L	н	•	Hiq Impeo	-	5V	or 12V	Active
	Standby	н	•		- imped	ance			Standby
COMMAN INPUT	D	J	н	(Note 1)	Comr Da				
PROGRA	M/ERASE	•	•	•					
PROGRAM/ERASE STATUS POLLING		L	L	*	DO~3,5,6:Z D4-fail/pass D7-rdy/busy		5V	12V	Active
ID READ		L	L	0x0/0x1	1	Data Output			
*H or L Note 1: Refe	COMMAND DE	FINITION TABL	.E						•
				Command Defi	nition Table	e			
Function		No. of Bus	First Bus Cycle				Second Bus Cycle		
		Cycles	Туре	Address	Data	Туре	A	ddress	Data
Read	1 1 1	1	WRITE	•	00Н	NA,		NA	
ID Read		2	WRITE	•	90H	READ	0x0	)H/0x1H	Mfg/Dev ID
Auto Byte	Program	<sup>'</sup> 2	WRITE	•	10H	WRITE	Byte	Address	WR Data
Auto Chip	Erase	2	WRITE	•	30H WRITE		• * * * *		30H
Auto Block	Erase	2	WRITE	*	20H	WRITE	Bloc	k Address	D0H
Reset				*		WRITE		• 5., 5	FFH

**Operating Modes:** Both NM28F044 and NM28F040 feature same modes of operation, viz., Read, ID Read, Reset, Auto Byte Program, Auto Chip Erase and Auto Block Erase.

The Read, ID Read and Reset modes of operation of these two devices are the same as that of NM28F010, however the Program and Erase modes are significantly different from NM28F010.

A more detailed description of the various operating modes can be found in the relevant device data sheets.

# HARDWARE CONSIDERATIONS

#### 1. NM28F044

Designing around NM28F044 is very much similar to NM28F010 which we discussed earlier, but with the following difference: Two of the data lines, D7 and D4, signify the operation completion and status of completion respectively. Once after issuing any of the Auto Byte Program, Auto Chip Erase and Auto Block Erase commands to the device, all that is required is to do a read on the device after a specified time (depending on the command issued). A High (High logic level) on the data line D7 signifies that the operation for the issued command was completed. The data line stays at Low (Low logic level) if the operation is not completed yet. Similarly, when D7 has become high, a Low (Low logic level) on the D4 line signifies success of the operation and a High (High logic level) signifies failure.

## 2. NM28F040

AN-92




FIGURE 4

NM28F040 Flash device is different from NM28F044 Flash device in sense that it doesn't have a " $\overline{WE}$ " signal. The " $\overline{CS}$ " signal in this device acts as a multiplexed pin for both chip select (in the case of a read from the device) and write enable (in the case of a write to the device). Write mode is differentiated from the READ mode by the following conditions:

CS	OE	Operation on the Device
L	L.	READ
*	н	WRITE

\*  $\rightarrow \overline{\text{CS}}$  pulsing when  $\overline{\text{OE}}$  is held high

But "CS" signal continues to behave like a chip select signal (read mode) as long as  $V_{PP}$  voltage remains below  $V_{CC}$ , no matter whatever operation (READ or WRITE) is done on the device. *Figure 4* shows one possible way of interfacing NM28F040 Flash device in a system.

**"CS" Generation:** The potential problem of chip select ( $\overline{CS}$ ) signal glitching and thus leading to the possibilities of corrupting any valid data in the Flash device can be easily surmounted with simple logic. Data corruption chances are possible in NS28F040 Flash device only when 12V power is enabled to the V<sub>PP</sub> pin of the device and then there is an extraneous cycle happening on the bus (bus cycle to a device other than the Flash device).

Memory decode designs in general incorporate a mechanism of gating the decoded signal (from the address bus) with Memory control signals (MREAD and MWRITE) to generate a valid chip select to the memory. Glitches become apparent when the total time for the address bus to get stabilized to valid logic levels (say, Tsb) and the time to decode the address lines (say, Td) is longer than the Memory control signal (MREAD or MWRITE) driven valid delay (say, Tv).

In systems where both the Address lines and the memory control signals are driven simultaneously this "glitching" scenario is inherent and one common way of eliminating the glitches in the output (chip select) signal is to delay the memory control signal by an amount greater than **Tsb** + **Td** and using this delayed signal for gating purpose. Simple DE-LAY LINE devices can be used to delay the control signals, as shown in *Figure 4*.


Processors like I80486, output Address, Memory control (M/IO) and Read Write (PW/R) control signals all at the same instant whenever an external cycle is started on the system bus. In this scenario, generating the chip select signal from address and M/IO and PW/R control signals all

gated together would have the output chip select signal glitching for a period equal to the above mentioned  $\mathbf{Tsb}$  +  $\mathbf{Td}$ . But by using a delayed (by an amount  $\mathbf{Tsb}$  +  $\mathbf{Td}$ ) memory READ/WRITE signal for final gating, chances for glitches in the chip select signal is eliminated.

"WE\_SEL" Signal: The "WE\_SEL" signal shown in *Figure 4* is a signal from one of the available general purpose I/O ports. This signal in most cases is the same as the "EN\_VPP" signal which was discussed earlier.

Prior to doing any write operation on the Flash device, the V<sub>PP</sub> circuitry must be turned on so that V<sub>PP</sub> voltage at the V<sub>PP</sub> pin is 12V. "EN\_\_V<sub>PP</sub>" is a signal generated for this purpose. The same signal can be used in the  $\overline{CS}$  generation logic to gate the decoded address signal with either of the memory control signals (MREAD and MWRITE) which ever becomes valid during a particular Flash device access. The need for having to do this is due to the multiplexed nature of the chip select pin of the Flash device.

The following representative schematic (*Figure 5*) explains the above discussion.



**Common Considerations:** In all the three Flash devices discussed so far, it is essential that proper command codes are entered in proper sequence. Inputting any command code other than those described could render an improper device functionality. Also accidental removal of Vpp supply during any Erase or Program operation in progress should be taken care of, for in some cases the valid data in the device could get corrupted. It's also essential to employ a POWER ON/OFF sequence as described earlier to safeguard the valid data gainst any corruption possibilities during power cycling.

#### **3.0 NAND DEVICE**

#### NM29N16 (2M x 8-Bit)

#### **GENERAL DESCRIPTION**

National's NM29N16 is 16.5 Mbit NAND Electrically Erasable and Programmable device. NM29N16 is a 5V only device, which does not require 12V for any of the Programming or Erase operations.

**Organization:** NM29N16 is organized as (256 + 8) bytes x 16 Pages x 512 Blocks. Programming is done in terms of a Page (264 Bytes each) while Erasing is done in terms of a Block or multiples of Blocks (16 Pages each). *Figure 6* depicts a conceptual organization of the Device.

NM29N16 is a byte\_wide serial type of device in which the Address and Data are time multiplexed on the same I/O pins as there are no separate Address pins. Address in input as three bytes of Data during Address input cycles. The Program and Erase operations are handled automatically by the device, resulting in minimal Processor intervention and elegant programming code.

Additionally, the device aids in mapping out bad memory locations by providing an extra 8 bytes of redundant memory for every page in the device. This feature makes NM29N16 Flash device as an ideal candidate for SOLID STATE FILE STORAGE applications. Alternatively, this redundant 8 byte space per page can be used for normal storage resulting in extra capacity (16.5 Mbits instead of 16 Mbits).

Applications: NM29N16 is ideally suited for applications like,

- 1. Solid State File Storage
- 2. Voice Recording
- 3. Image File Storage, etc.

NM29N16 type of a device is the most sought after in Solid State File Storage where large data is stored and retrieved at a single access (Normally in terms of some specified Blocks Size). With the advent of PCMCIA based systems, Solid State Data Storage has become an intelligent form of Data storage and NM29N16 with its unique features is the ideal candidate for PCMCIA based Solid State Disk.

Device Specific Details: NM29N16 has the following control signals, whose combination, as depicted in the following truth table, signify the various operations that can be performed on the device. The control signals are CLE (command latch enable), ALE (address latch enable), CE (chip enable), WE (write enable), RE (read enable) and WP (write protect).


Truth	1 Table

			_			
	CLE	ALE	CE	WE	RE	WP
Command Input	н	L	L	ម	н	х
Data Input	L	L	L	ម	н	Х
Address Input	L	н	L	ម	н	х
Address Output	L	н	L	н	ម	х
Serial Data Output	L	L	L	н	IJ	x
During Programming (BUSY)	x	х	x	х	x	н
During Erasing (BUSY)	x	x	х	Х	х	н
Program/Erase Inhibit	x	х	х	Х	х	L

H: VIH L: VIL X: VIL or VIH

**Operating Modes:** The device supports the following modes of operation, viz., Read Mode-1, Read Mode-2, Status Read, ID Read, Auto Page Program, Auto Block Erase, Auto Multi-Block Erase, Suspend/Resume and Reset.

The device is set into any of the above modes by writing an appropriate opcode into the device Command Register. Then if needed the Address and Data registers are updated. Thus programming the device for any mode of operation involves anything from one step to four step process, depending on the mode. Various Command codes (opcodes) needed for those above mentioned modes are listed in the Command Table.



#### Command Table

Modes of Operation	First Cycle (opcode)	Second Cycle #
Read Mode-1	00	
Read Mode-2	50	
Reset	FF	
Auto Program	80	10
Auto Block Erase	60	D0
Auto Multi Block Erase	60*	D0
Erase Suspend	B0	
Erase Resume	) D0	
Status Read	70	
Register Read	E0	
ID Read	90	

Note: Second cycle shown above for the Program/Erase operations is a confirmatory cycle. The actual execution begins only after this command write. This feature is to safeguard against any inadvertent erasures, especially during Power Up.

\*For Multi-Block erase operations, Command code (60) is repeated for every block to be erased. Typical sequence for a three block erasure would be, <OPCODE "60"> <Add of Block #1> <OPCODE "60"> <Add of Block #2> <OPCODE "60"> <Add of Block #2> <OPCODE "60"> <Add of Block #2> <OPCODE "60">

**DESCRIPTION OF OPERATIONS:** There are basically two types of operations performed on the device, viz., READ and WRITE.

**READ Type Operations:** Read mode-1, Read mode-2, Status read, Register read and ID read are the operations

which conform to Read type. For all these modes the appropriate command code is first written into the device Command register (first cycle). Then depending on the mode issued, address information is written into the Address register, which is essentially three write cycles following the Command input cycle. Then after a specified delay data is read off the Data register through a typical read cycle. Address information is not input for a Status Read operation. All these Registers, viz., Command, Data, Address and Status, do not occupy any of the device's memory location. They are indeed selected by the combination of logic levels of the control signals ALE and CLE. Note also that the Command Register cannot be read back for the contents.

The starting address is composed of 3 bytes, which are entered right after the command input in three successive write cycles. The format of the address is input as shown below:


· .	1/01	1/02	1/03	1/04	1/05	1/06	1/07	1/08
First Address Cycle	A0	A1	A2	AЗ	<b>A</b> 4	<u>A</u> 5	A6	A7
Second Address Cycle	A8	A9	A10	A11	A12	A13	A14	A15
Third Address Cycle	A16	A17	A18	A19	A20	L.	L	∵L.

Note: I/O bits 6, 7 and 8 should be set to low level during the third address cycle.

A12 to A20 form the Block address (selects one out of 512 Blocks).

A11 to A8 form the Page address (selects one out of 16 pages) within a selected Block.

A0 to A7 form the column address (selects the starting address of the data transfer within a page).



WRITE Type Operations: Operations like Program, Erase, Erase suspend, and Reset conform to Write type of command. Setting the device for these operating modes is similar to earlier described READ type operations. In these modes the device is updated with some new information.

A more detailed description of the various operating modes are found in the Device data sheets. Refer to the table given at the end of this note.

Hardware Interface: The Figure 7 shows one of the methods of interfacing NM28N16 Flash device in a system. A generic Processor (Micro-controller) is assumed in this discussion. The external interface attributes (Bus Control Interface) of this generic processor is commonly found in almost all of the available Processors.

**Types of Cycles:** The cycle types that are typically performed on NM29N16 Flash device fall into three categories, viz., Command, Address and Data cycles. The following table explains the control signal configuration during these three cycles.

Cycle T	ypes	CLE	ALE	CE	WE	RE
Command	Input	н	L	L	ម	н
Address	Input	L	н	L	ម	н
Address	Output	L	н	L	Н	ਿ
Dete	Input	L	L	L	ਪ	н
Data	Output	L	L	L	н	ਪ

The Input/Output cycles (in Address and Data cycles) are differentiated by  $\overline{WE}$  and  $\overline{RE}$  pulsing respectively with other being stable. In general all these three cycles happen either  $\overline{RE}$  or  $\overline{WE}$  pulsing during a stable window of the other control signals as shown in the above table.

I/O Port: Having an I/O Port type of interface is necessitated by the fact that the NM29N16 Flash Device control signals are not of the same type which are normally found in common Flash Devices. NM29N16 device is meant for large data storage applications (Memory cards, Solid state disk, etc.) where the device form factor is also crucial. In view of this, the device features an optimized Pinout, resulting in a compact device and yet with a much larger capacity. The control signals of this NM29N16 Flash device is not directly compatible to existing Micro-controller interface control. An I/O Port type of interface between this Flash device and any common Micro-controller normally considered for this type of an application, simplifies the interfacing task without any complex logic.

The I/O Port shown in the above diagram is any general purpose I/O port, normally found in a system. One such I/O port is availed to establish the key interface to the NM29N16 Flash device. Three control signals, viz., "CS", "CLE" and "ALE" are driven by this I/O port as shown. Before doing an actual NM29N16 access, the system CPU initially writes to this I/O Port with the needed signal configuration for the type of the cycle (Command, Address or Data). Then a normal Read or Write cycle to the Flash device memory space would do an actual Read or Write cycle on the device.

**Decoder:** The decoder unit generates the Read/Write control signals for the Flash device. System address, memory control signals form the input to this unit. This unit could be a combination of discrete devices like 'LS139 or just a combinatorial PAL like 16L8 device. **Power Monitor:** This unit basically monitors the V<sub>CC</sub> power point for the required operating level. Whenever the system V<sub>CC</sub> falls out of the ±5% tolerance range, this unit generates the system Reset as well as the write protect signal (WP). This unit takes care of the POWERON condition also by keeping the system Reset and WP asserted till the system V<sub>CC</sub> reaches the proper required level and thus protecting the data against corruption. Power monitor unit is available from numerous vendors in the form of a single device. One typical example of such a device would be Dallas Semiconductor component DS1231.

Ready/Busy Signal: This status output signal can be routed to an Input Port, which the CPU can keep polling for the status of operation completion or alternatively to the system's Interrupt control so as to generate an interrupt upon operation completion.

#### 4.0 ICP (IN-CIRCUIT PROGRAMMING)

In-circuit programming (ICP) as opposed to device level programming is an efficient method of programming the most widely used programmable devices like, PROM, EPROM, PAL, PLD, Micro-controllers, FPGA, FLASH memory, etc. ICP is a means of programming these devices after they have been assembled into their target boards. There are broadly two categories of In-circuit programming, one being *Production oriented* and the other being *End user oriented*.

ICP Benefits: Obvious advantages of ICP over the traditional device-level programming are streamlined manufacturing flow, simplified handling, lesser inventory overheads and reduced production costs. ICP has become a preferred method of programming the device with the gaining usage of surface-mount devices (SMDs) and the Just-in-time production methods.

**ICP Configurations:** Different configurations are available today to achieve the programming of these devices in their target enclosure.

1. Standalone In-circuit Programmers: This is the Production oriented type of configuration and in this, the target (device assembled) board(s) get plugged on to slots assigned for programming purpose in the Standalone In-circuit Programmer, much like individual devices (ICs) getting plugged into the IC sockets of a Device Programmer. Then the relevant programming algorithm, resident in the In-circuit Programmer, is executed by the In-circuit Programmer to program the device with the proper data. A typical example of this kind of programmer would be DATA I/O's BoardSite. In this case the target boards usually have additional circuitry to isolate the programmable device(s) from the onboard's logic which is essential during the device programming. The level of complexity of this additional logic varies depending on the type of the device and the number of such devices.

This kind of configuration is well suited for production site programming where assembled boards are directly programmed for the devices present instead of programming the individual devices and house keeping them before assembly into a particular board.

2. Programming via serial link: In this configuration the target board has a serial link interface for the purpose of programming (or reprogramming) the device(s) on board. This target board is hooked to a conventional Device programmer via the serial interface, in which case the Device Programmer does the programming job as it would program an individual device. Compared to the earlier discussed *Production type ICP*, this falls into *End-user type of ICP*, and this method eases the task of any code update at customer site without having to disassemble the target board from the system. But then a device programmer is required to be carried to the customer site to do any re-programming.

3. In-System Programming: In this configuration, typically a remote host downloads the software to be updated onto the target system through, say, a serial link. Then the target system executes the resident programming algorithm to program the mounted device. Instead of a serial link, a floppy diskette containing the updated code could be downloaded into the target system for programming purposes.

This approach of In-circuit Programming is preferred where frequent code change is involved, especially in customer field locations, where dismantling the whole system for de-

(a) A set of the se

vice replacement purposes is not welcomed and it is not required to carry any device programmer to the customer site.

Flash Memory: An In-circuit Programmable device of particular concern here is a FLASH device which as byfar come in as a drop in replacement for the conventional EPROMs. Apart from delivering the "functional compatibilities", they feature a significant advantage over EPROMs in terms of Re-programming conveniences whenever a code\_\_update is necessitated. Unlike EPROMs which have to be removed from the target board, Ultra-Violet erased, programmed with the new code and then plugged back into the target board, the FLASH devices are erased instantly and re-programmed with the new code all performed when the device is in the target board only, thus bringing all the benefits of ICP.

4-142

# **NAND FLASH Operation**

#### INTRODUCTION


The NM29N16 is a 16Mb FLASH memory that utilizes the NAND architecture. The device incorporates a number of features that make it suitable for numerous portable applications that need large amounts of data storage but can not use a disk drive due to power or weight considerations. While making such systems possible, the NM29N16 also offers greater performance over disk drives in the area of data transfer time, program time, and endurance.

The following sections give a general overview of the NM29N16 and describe how it operates. The operation of the three basic functions: read, write and program, is gone over in detail followed by the physics behind the device operation.

#### GENERAL DESCRIPTION

The NM29N16 is a unique memory device that does not operate like normal EPROM or SRAM memory devices. All data that is read and written to the device is done in pages, which contain 264 bytes. Data is transferred from/to an onchip buffer that stores the page. When the data is read out, it is read out sequentially, byte after byte, in order. This data transfer method allows the NM29N16 to not have any address pins which simplifies both board layout and the system interface. The device is easily interfaced to high end microprocessors and low end microcontrollers.

The NM29N16 is organized as 8192 pages of data with each page consisting of 264 bytes. *Figure 1* gives a threedimensional view of how the device is organized. Each page allows for 256 bytes of data storage plus an additional 8 bytes that may be used for error correction or redundancy.






There are 16 pages to a block (512 blocks in a device). The block is the smallest unit which can be erased (4 kbytes). Each block within the array consists of a chain of 16 NAND cells connected in series. *Figure 2* shows a typical cell.

National Semiconductor Application Note 922 Rob Frizzell



AN-922




#### FIGURE 2. NAND Cell Architecture

A block makes up the collection of 16 pages times the 264 bytes per page.

The NM29N16 is not read and written to like normal memory devices. There are no address or data pins for the NAND device as can be seen in Table I. There are only I/O pins,

I/O1-8	I/O Port
CE	Chip Enable
WE	Write Enable
RE	Read Enable
CLE	Command Latch Enable
ALE	Address Latch Enable
WP	Write Protect
R/B	Ready/Busy
V <sub>CC</sub> /V <sub>SS</sub>	Power Supply/Ground

TABLE I. Pinout of NM29N16



similar to peripheral ICs used in PC's before the advent of chip sets. Like the peripheral ICs, commands are sent to the NAND device to initialize it for the desired operation, be it a read, erase, or program. Address information follows the command to tell the device on which page or block the operation should take place. *Figure 3* shows the basic timing sequence of most operations.

In the following sections each of the main operations and their command sequence will be discussed.

#### READ

The NM29N16 offers a number of different Read modes. These enhance the ease with which the device may fit into numerous designs. Table II lists the different Read modes for the NM29N16 along with the other command modes. These will now be explained in detail.

The default mode of the NM29N16 is Read Mode 1. This mode uses the command 00H. A Read is initiated by writing the 00H command to the device followed by an address. The address tells the device what page to pull from the array and at what point within the page to set the pointer. On the rising edge of  $\overline{WE}$ , the page will be pulled out of the array and into an on-chip buffer. During this time the R/ $\overline{B}$  pin goes low. This allows the system to do other operations while polling the R/ $\overline{B}$  pin to return high. The time to pull the page from the array into the buffer is typically 25  $\mu$ s. Once the page is stored in the buffer it can be read out sequential bytes of data starting at the byte set by the address input-

ted. For example, sending in address 05H-5FH-1FH would result in reading block 501 (1F5H), page 16(FH) starting at byte 6(05H) of 264 bytes. *Figure 4* graphically shows this example.

TABLE II. NM29N16 Command Modes

Mode	First Cycle	Second Cycle	Acceptable Command during Busy
Serial Data Input	80		
Read Mode (1)	00		
Read Mode (2)	50		
Reset	FF		Yes
Auto Program	10		
Auto Block Erase	60	D0	
Auto Multi Block Erase	6060	D0	
Suspend in Erasing	B0		Yes
Resume	D0		
Status Read	70		Yes
Register Read	E0		:
ID Read	90		





FIGURE 4. Read Mode 1 Operation

TL/D/11953-4

The NM29N16 has a wraparound when the end of a page is met by a RE pulse. After reading out byte 263 and sending in another RE pulse, the device will pull the next consecutive page out of the array. Again, R/B will go low for approximately 25  $\mu$ s until the next page is in the on-chip buffer. In this manner the entire device can be read out, page after page. *Flaure 5* depicts this wraparound feature.






Upon reaching the final byte in the final page, additional  $\overline{RE}$  pulses will only read out the last byte over and over. In other words, the device will not wrap around to the first page of the array.


The NM29N16 provides eight additional bytes at the end of each page to be used for various functions. A special command, 50H, is used to read out only these last eight bytes from the page. This is achieved by writing the 50H command to the device followed by the three part address. The first byte determines the pointer location but in this case only the first three bits (I/O1-3) are recognized. The remaining bits (I/O4-8) are ignored. Again, the device will go through a 25  $\mu$ s delay before the data can be read out with strobes of  $\overrightarrow{\text{RE}}$ .

The wraparound feature also works with the 50H command. However, instead of reading out all of the following pages, only the redundant eight bytes are read. *Figure 6* shows this action.



#### FIGURE 6. Read Mode 2 Wraparound

A method of checking the status of the NM29N16 is provided via the 70H command. This command provides automatic program and erase verification. No software is needed to check each of the bytes individually to see if they have been programmed or erased properly. The 70H command offers the end user the ability to check if the program or erase operation was carried out successfully. This is accomplished after the R/B pin has returned high during a program/erase operation. By issuing the 70H command following R/B going high, the status of the device will be outputted on I/O1-8. *Figure 7* shows this operation for a page program operation.



If I/O 1 is a "0", the operation was successful. If a "1" is outputted on I/O1, then the program or erase failed. If an erase failed, then the block that was erased should be mapped by the system as bad and should not be used again. If a page program fails, then the data should be written to another block and again the block should be mapped as bad by the system.

The Register Read command, E0H, allows the system to determine which bits did not program successfully. The E0H command is only used after a failed program attempt. This is done by writing the E0H command followed by consecutive RE pulses. A "0" outputted on I/O1 means the bit was programmed successfully while a "1" means the programmed bit failed. This information can be used for error correction to increase the accuracy of the data stored.


The final Read mode is the ID Read. Like all FLASH products, the NM29N16 offers a way to identify the manufacturer of the device and the type of device. This is accomplished by issuing the 90H command followed by the 00H address. This is a single address input, not a three part input like the other commands. Issuing two RE pulses will output the manufacture code (8FH for National Semiconductor) followed by the device code (64H for the 16 Mb NAND). *Figure*  $\beta$  shows the timing sequence. Applications such as PCMCIA cards will use this data to identify the card and determine which driver to use for the interface.

#### PROGRAM

The NM29N16 implements an automatic programming algorithm which greatly simplifies the system software. The software for programming the device consists of writing three commands and the data. Programming must be done from the lowest page in the block to the highest. For example, page 16(1FH) in block 1 must be programmed before page 15(1EH) in block 1.

The program mode begins by issuing the 80H command to the device. This is followed by the three part address of the page and block. The data is then input sequentially starting with the lowest byte. The Program command, 10H, is then input to start the program operation. The R/B line will go low to signal the commencement of the programming as shown in *Figure 9*. Program time is typically around 300 µs.

Upon R/ $\overline{B}$  going high a Status Read command, 70H, can be written to the device. This allows the system to verify if the program was a success or not. A "0" on I/O1 reports a successful program and a "1" on I/O1 means a failed program attempt. If the program does fail, the block should be mapped out as a bad block and not written to anymore. Also, the data that was in the on-chip buffer will be lost and will have to be rewritten into the buffer before programming it into a different block. *Figure 10* shows this sequence of commands.






FIGURE 12. Auto Multi-Block Erase Command Sequence

The NM29N16 allows data to be written to a page when there is less than 264 bytes. Up to 10 sections of the same page may be written to at different times. For example, the system may write 25 bytes to the first part of the page, call them D0–D24. The rest of the page of filled with "1" (FFH) and then programmed. A second 25 bytes can then be stored at D24–D49. Again the rest of the page is filled with "1" along with D0–D24. In this manner, the data that was previously programmed. The benefit to the system designer is the ability to be able to store small amounts of data in a page and not to waste memory space.

Finally, the NM29N16 allows page to page transfers. However, when this is done the data that is reprogrammed into the new page is inverted (" $0" \rightarrow$  "1" and "1"  $\rightarrow$  "0").

#### ERASE

The NM29N16 has two modes for block erasure. These are Auto Block Erase and Auto Multi-Block Erase. Two different commands are used in the erase procedure to prevent accidental erasure. These are 60H to set up the Auto Block Erase and D0H to execute the Erase command. The NM29N16 provides one of the smallest erase block sizes in the industry at 4 kbytes.

The Auto Block Erase, like the Program command, uses an algorithm to handle the entire erase procedure. This helps minimize the work load on the processor. The command sequence for a single block erase is shown in *Figure 11*.

It starts by writing the 60H command to the device followed by the two cycle address, which represents the block to be erased. The Erase Execution (D0H) command is then written to confirm the erasure. The R/ $\overline{B}$  signal line will drop low for approximately 6 ms while the erase operation is in progress. When the R/ $\overline{B}$  line returns high, the status of the erasure can be checked by issuing the Status Read (70H) command. If the erasure fails (I/O1 outputs "1") then the block should be marked as bad and no further operations should take place on this block.


The Auto Multi-Block Erase operation allows the system to mark multiple random blocks to be erased. A similar sequence as the single block erasure is followed as seen in *Figure 12.* 

After the first address is inputted, it is followed by another 60H command and a second two cycle block address. This process can be repeated to mark as many blocks for erasure as is desired. When all the blocks have been marked the D0H command is finally inputted and the erasure commences (R/B goes low). The total erase time will be 6 ms plus 15  $\mu$ s times the number of blocks that have been marked for erasure.

#### PHYSICS OF OPERATION


The NM29N16 utilizes a different architecture and programming method than the traditional NOR FLASH devices. The main difference in the programming method is the use of Fowler-Nordhiem tunneling for both programming and erasure of the cells. The physical operation behind reading, writing and erasing the NAND device at the cell level is explained in the following sections.

First an explanation of how Fowler-Nordhiem (F-N) tunneling operates is necessary. *Figure 13* shows a typical crosssection of a single NAND FLASH cell.



During program operation the substrate is grounded while the control gate is raised to  $V_{PP}$  ( $V_{PP}$  is approximately 20V). This pulls charges from the substrate, tunneling through the oxide to the floating gate where the charge is stored. During erasure the reverse operation is performed with the substrate at  $V_{PP}$  and the control gate grounded. This allows charge to tunnel through the oxide back into the substrate. In contrast to NAND FLASH operation, NOR FLASH uses Hot-Electron Injection (HEI) for programming. In HEI,  $V_{PP}$  is applied to both the drain and the control gate while the

applied to both the drain and the control gate while the source is grounded. In this case the charge is injected through the oxide and then collected by the floating gate as shown in *Figure 14.* 








FIGURE 14. NOR FLASH Cell Program/Erase



In this case,  $V_{PP}$  is typically on the order of 12V. The main disadvantage that HEI has versus F-N tunneling is that it requires more current to inject the electrons into the floating gate. Therefore it is easier to build NAND FLASH devices that use less power and a single power supply.

The read operation of the NAND cell is displayed in *Figure 15*. The first part of the read operation involves biasing of the page lines that are not selected along with select line 1 and 2. This way the 16 NAND cells are connected to ground and the bit line. The selected page line is biased at 0V. If the floating gate transistor cell is programmed "1", current is allowed to flow from the pre-charged bit line to ground. A cell that is programmed "0" does not allow current to flow and the bit line stays charged at the same level (thus the NAND name). Sense amps at the end of the bit line sense the voltage difference and reading out the data into the on-chip buffer.

The erase operation of the NAND cell is exhibited in *Figure* 16. In the erase operation an entire 4 kbyte block is



erased at once. As shown in the diagram, all page select lines are set low while the substrate is set at  $V_{PP}$ . The bit line is left open and floats. Electrons tunnel from the floating gate to the substrate thus erasing the cells. An algorithm monitors that all cells in the block are adequately erased.

The NAND FLASH program operation also uses an algorithm to monitor the procedure. Figure 17 shows the operation. First, select line 1 is turned on connecting the 16 NAND cells to the bit line while select line 2 is set low disconnecting the line from ground. Next, a high voltage (approximately 10V) is applied to all the page lines of the block except the page line that is to be programmed. The page line that is to be programmed is set at VPP (approximately 20V). If data is to be programmed into the cell, the bit line is set low. This causes a differential of approximately 20V between the control gate and the substrate, allowing for tunneling into the floating gate. If the cell is not to be programmed, the bit line is set at approximately 10V. This causes the differential between the control gate and channel to be only 10V which is not enough to cause tunneling. Again the automatic program algorithm monitors the process for complete programming of the cells.

#### POTENTIAL APPLICATIONS

It should be clear from the above description of the NM29N16 that the device is very flexible in the manner in which it may be used. This makes it an ideal device for numerous applications that require large amounts of bulk data storage or secondary memory storage. Systems that need to store audio, visual or data files, and need to be portable are prime candidates to use NAND FLASH.




FIGURE 17. NAND FLASH Program Operation

#### and the state of the second

: :

المحمد المراجع من معروم المراجع المراج



18 - A. A.



e de la completa de l La completa de la comp La completa de la comp

Section 5 Audio Interface Components



# **Section 5 Contents**

# AUDIO AMPLIFIER

LM4861 Boomer 1/2 Watt Audio Power Amplifier with Shutdown Mode .....

5-3

. . . .

1% (max)

# National Semiconductor

# LM4861 Boomer® Audio Power Amplifier Series 1/2W Audio Power Amplifier with Shutdown Mode

# **General Description**

The LM4861 is a bridge-connected audio power amplifier capable of delivering 500 mW of continuous average power to an  $8\Omega$  load with less than 1% (THD+N) over the audio spectrum using a 5V power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components using surface mount packaging. Since the LM4861 does not require output coupling capacitors, bootstrap capacitors, or snubber networks, it is optimally suited for low-power portable systems.

The LM4861 features an externally controlled, low-power consumption shutdown mode, as well as an internal thermal shutdown protection mechanism.

The unity-gain stable LM4861 can be configured by external gain-setting resistors for differential gains of 1 to 10 without the use of external compensation components.

# Key Specifications

- THD+N at 500 mW continuous average output power into 8Ω
- Instantaneous peak output power >1W
- Shutdown current 0.6 μA (typ)

# Features

No output coupling capacitors, bootstrap capacitors, or snubber circuits are necessary

**Connection Diagram** 

- Small Outline (SO) packaging
- Compatible with PC power supplies
- Thermal shutdown protection circuitry
- Unity-gain stable
- External Gain Configuration Capability

# **Applications**

- Personal computers
- Portable consumer products
- Cellular phones
- Self-powered speakers
- Toys and games

#### 20 k.0 VDD **Small Outline Package** SHUTDOWN Vo2 BYPASS GND 20 kΩ +IN (nn -IN Vn 1 40 k Ω TL/H/11986-2 40 k D **Top View** 50 k 0 Order Number LM4861M See NS Package V<sub>DD</sub>/2 Number M08A 50 k Ω Bias GND TL/H/11986-1 FIGURE 1. Typical Audio Amplifier Application Circuit

**Typical Application** 

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	-65°C to +150°C
Input Voltage	-0.3V to V <sub>DD</sub> + 0.3V
Power Dissipation (Note 3)	Internally limited
ESD Susceptibility (Note 4)	3000V
ESD Susceptibility (Note 5)	250V
Junction Temperature	150°C

Soldering Information	
Small Outline Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
See AN-450 "Surface Mounting and their Eff	ects on Prod-

*uct Reliability*" for other methods of soldering surface mount devices.

### **Operating Ratings**

 $\begin{array}{ll} \mbox{Temperature Range} \\ T_{MIN} \leq T_A \leq T_{MAX} \\ \mbox{Supply Voltage} \\ \end{array} \begin{array}{ll} -20^\circ C \leq T_A \leq +85^\circ C \\ 2.7V \leq V_{DD} \leq 5.5V \end{array}$ 

# **Electrical Characteristics** (Notes 1, 2)

The following specifications apply for  $V_{DD} = 5V$ ,  $R_L = 8\Omega$  unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

			LM4861		Units
Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	(Limits)
V <sub>DD</sub>	Supply Voltage			2.7 5.5	V (min) V (max)
I <sub>DD</sub>	Quiescent Power Supply Current	V <sub>IN</sub> = 0V, I <sub>O</sub> = 0A (Note 8)	6.5	10.0	mA (max)
I <sub>SD</sub>	Shutdown Current	V <sub>pin1</sub> = V <sub>DD</sub> (Note 9)	0.6		μΑ
V <sub>OS</sub>	Output Offset Voltage	$V_{IN} = 0V$	5.0	50.0	mV (max)
Po	Output Power	THD + N = 1% (max); f = 1 kHz		0.50	W (min)
THD+N	Total Harmonic Distortion + Noise	$P_{O} = 500 \text{ mWrms}$ ; 20 Hz $\leq f \leq 20 \text{ kHz}$	0.45		%
PSRR	Power Supply Rejection Ratio	$V_{DD} = 4.9V \text{ to } 5.1V$	65		dB

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For the LM4861,  $T_{JMAX} = 150^{\circ}$ C, and the typical junction-to-ambient thermal resistance, when board mounted, is  $170^{\circ}$ C/W.

Note 4: Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.


Note 5: Machine Model, 220 pF-240 pF discharged through all pins.

Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Limits are guaranteed to Nationai's AOQL (Average Outgoing Quality Level).

Note 8: The quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier.

Note 9: Shutdown current has a wide distribution. For power management sensitive designs, contact your local National Semiconductor Sales Office.



5

$\begin{bmatrix} G_{2}=0,1 \mu F, G_{2}=1,0 \mu F \end{bmatrix}$	a highpass filte
with $R_i$ at $r_c = 1/(2\pi R_i C_i)$ .         3. $R_f$ Feedback resistance which sets closed-loop gain in conjunction with $R_i$ .         4. $C_S$ Supply bypass capacitor which provides power supply filtering. Refer to the Application Information sproper placement and selection of supply bypass capacitor.         5. $C_B$ Bypass pin capacitor which provides half supply filtering. Refer to the Application Information sproper placement and selection of bypass capacitor.         6. $C_f^*$ Used when a differential gain of over 10 is desired. $C_f$ in conjunction with $R_f$ creates a low-pass fibandwidth limits the amplifier and prevents high frequency oscillation bursts. $f_c = 1/(2\pi R_f C_f)^*$ *Optional component dependent upon specific design requirements. Refer to the Application Information.         THD + N vs Frequency         THD + N vs Frequency         THD + N vs Frequency         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10	tion section f
<ul> <li>4. C<sub>S</sub> Supply bypass capacitor which provides power supply filtering. Refer to the Application Information proper placement and selection of supply bypass capacitor.</li> <li>5. C<sub>B</sub> Bypass pin capacitor which provides half supply filtering. Refer to the Application Information s proper placement and selection of bypass capacitor.</li> <li>6. C<sub>1</sub>* Used when a differential gain of over 10 is desired. C<sub>1</sub> in conjunction with R<sub>1</sub> creates a low-pass fi bandwidth limits the amplifier and prevents high frequency oscillation bursts. f<sub>C</sub> = 1/(2π R<sub>1</sub> C<sub>1</sub>)</li> <li>*Optional component dependent upon specific design requirements. Refer to the Application Information section for more information.</li> </ul>	
proper placement and selection of supply bypass capacitor.         5. C <sub>B</sub> Bypass pin capacitor which provides half supply filtering. Refer to the Application Information s proper placement and selection of bypass capacitor.         6. C <sub>f</sub> *       Used when a differential gain of over 10 is desired. C <sub>f</sub> in conjunction with R <sub>f</sub> creates a low-pass fi bandwidth limits the amplifier and prevents high frequency oscillation bursts. f <sub>C</sub> = 1/(2π R <sub>f</sub> C <sub>f</sub> )         *Optional component dependent upon specific design requirements. Refer to the Application Information section for more information.         Typical Performance Characteristics         THD + N vs Frequency         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10	
proper placement and selection of bypass capacitor.         6. Cq*       Used when a differential gain of over 10 is desired. Cq in conjunction with Rq creates a low-pass fibandwidth limits the amplifier and prevents high frequency oscillation bursts. f <sub>C</sub> = 1/(2π Rq Cq         *Optional component dependent upon specific design requirements. Refer to the Application Information section for more information.         Typical Performance Characteristics         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency         THD + N vs Frequency       THD + N vs Frequency	ection for
bandwidth limits the amplifier and prevents high frequency oscillation bursts. $f_c = 1/(2\pi R_f C_f)^{-1/2}$ *Optional component dependent upon specific design requirements. Refer to the <b>Application Information</b> section for more information.	
Typical Performance Characteristics         THD + N vs Frequency	
THD + N vs Frequency       10 $(0.41513)$ $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ $(0.41583)$ $(0.41583)$ 10 $(0.41583)$ <td></td>	
THD + N vs Frequency     THD + N vs Frequency     THD + N vs Frequency       10 $(0.41563)$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.25$	
THD + N vs Frequency     THD + N vs Frequency     THD + N vs Frequency       10 $(0.41563)$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.25$	
THD + N vs Frequency     THD + N vs Frequency     THD + N vs Frequency       10 $(0.41563)$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.2572 \text{ km} \text{ Ap})$ $(0.25$	
THD + N vs Frequency     THD + N vs Frequency     THD + N vs Frequency       10 $(0.41563)$ $(0.2572 k Ap)$ 10 $(0.41563)$ $(0.2572 k Ap)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$ $(0.41563)$ 10 $(0.41563)$	
THD + N vs Frequency       10 $(0.41563)$ $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.41563)$ $(0.2572 \text{ km} \text{ Ap})$ $(0.2572 \text{ km} \text{ Ap})$ 10 $(0.41563)$ $(0.21562 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.41563)$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21562)$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21562)$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21562)$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ 10 $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$ $(0.21572 \text{ km} \text{ Ap})$	
10 = 10 = 10 = 10 = 10 = 10 = 10 = 10 =	
$10 \qquad 10 \qquad$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	quency
$0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 2} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = 10} \\ 0.01 \xrightarrow{V_{DD} = +5V, \\ A_{Vd} = +5V, $	$\frac{1}{10 \mu^{r}}$
FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY	(Hz)
THD + N vs Output Power THD + N vs Output Power THD + N vs Ou	Dewer
	iput Power

20m 0.1 1 2 OUTPUT POWER (W)

0,01 L

2 1

= 20 kHz, R<sub>L</sub> = 8Ω

VDD +51

TL/H/11986-5

0.1

OUTPUT POWER (W)

0.01

20m

f = 20 Hz, R = 8.0 VDD +51

> 1 2


0.01

20m

0.1

OUTPUT POWER (W)

# Typical Performance Characteristics (Continued)



TL/H/11986-6

٢

SE

ΨHο

## Application Information

#### **BRIDGE CONFIGURATION EXPLANATION**

As shown in *Figure 1*, the LM4861 has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable, while the second amplifier is internally fixed in a unitygain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of R<sub>1</sub> to R<sub>1</sub> while the second amplifier's gain is fixed by the two internal 40 k $\Omega$  resistors. *Figure 1* shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase 180°. Consequently, the differential gain for the IC is:

$$A_{vd} = 2 * (R_f/R_j)$$

By driving the load differentially through outputs  $V_{O1}$  and  $V_{O2},$  an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of its load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Consequently, four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping which will damage high frequency transducers used in loudspeaker systems, please refer to the **Audio Power Amplifier Design** section.

A bridge configuration, such as the one used in Boomer Audio Power Amplifiers, also creates a second advantage over single-ended amplifiers. Since the differential outputs, VO1 and VO2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply. single-ended amplifier configuration. Without an output coupling capacitor in a single supply, single-ended amplifier, the half-supply bias across the load would result in both increased internal IC power dissipation and also permanent loudspeaker damage. An output coupling capacitor forms a high pass filter with the load requiring that a large value such as 470  $\mu$ F be used with an 8 $\Omega$  load to preserve low frequency response. This combination does not produce a flat response down to 20 Hz, but does offer a compromise between printed circuit board size and system cost, versus low frequency response.

#### POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or singleended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Equation 1 states the maximum power dissipation point for a bridge amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = 4^{*}(V_{DD})^{2}/(2\pi^{2}R_{L})$$

Since the LM4861 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. Even with this substantial

increase in power dissipation, the LM4861 does not require heatsinking. From Equation 1, assuming a 5V power supply and an 8 $\Omega$  load, the maximum power dissipation point is 625 mW. The maximum power dissipation point obtained from Equation 1 must not be greater than the power dissipation that results from Equation 2:

$$P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$$
(2)

For the LM4861 surface mount package,  $\theta_{JA} = 170^{\circ}$ C/W and T<sub>JMAX</sub> = 150°C. Depending on the ambient temperature, TA, of the system surroundings, Equation 2 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 1 is greater than that of Equation 2, then either the supply voltage must be decreased or the load impedance increased. For the typical application of a 5V power supply, with an  $8\Omega$ load, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 44°C provided that device operation is around the maximum power dissipation point. Power dissipation is a function of output power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature can be increased. Refer to the Typical Performance Characteristics curves for power dissipation information for lower output powers.

#### POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. As displayed in the **Typical Performance Characteristics** section, the effect of a larger half supply bypass capacitor is improved low frequency THD + N due to increased half-supply stability. Typical applications employ a 5V regulator with 10  $\mu$ F and a 0.1  $\mu$ F bypass capacitors which aid in supply stability, but do not eliminate the need for bypassing the supply nodes of the LM4861. The selection of bypass capacitors, especially C<sub>B</sub>, is thus dependant upon desired low frequency THD + N, system cost, and size constraints.

#### SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4861 contains a shutdown pin to externally turn off the amplifier's bias circuitry. The shutdown feature turns the amplifier off when a logic high is placed on the shutdown pin. Upon going into shutdown, the output is immediately disconnected from the speaker. There is a built-in threshold which produces a drop in quiescent current to 500 µA typically. For a 5V power supply, this threshold occurs when 2V-3V is applied to the shutdown pin. A typical quiescent current of 0.6 µA results when the supply voltage is applied to the shutdown pin. In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry which provides a quick, smooth transition into shutdown. Another solution is to use a single-pole, single-throw switch that when closed, is connected to ground and enables the amplifier. If the switch is open, then a soft pull-up resistor of 47 kΩ will disable the LM4861. There are no soft pull-down resistors inside the LM4861, so a definite shutdown pin voltage must be applied externally, or the internal logic gate will be left floating which could disable the amplifier unexpectedly.

(1)

# LM4861

# Application Information (Continued)

#### HIGHER GAIN AUDIO AMPLIFIER

The LM4861 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater than 10 is required, then a feedback capacitor is needed, as shown in Figure 2, to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that eliminates unwanted high frequency oscillations. Care should be taken when calculating the -3 dB frequency in that an incorrect combination of Rf and Cf will cause rolloff before 20 kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff is  $R_f = 100 \text{ k}\Omega$  and  $C_f = 5 \text{ pF}$ . These components result in a -3 dB point of approximately 320 kHz. Once the differential gain of the amplifier has been calculated, a choice of Rf will result, and Cf can then be calculated from the formula stated in the External Components Description section.

#### VOICE-BAND AUDIO AMPLIFIER

Many applications, such as telephony, only require a voiceband frequency response. Such an application usually requires a flat frequency response from 300 Hz to 3.5 kHz. By adjusting the component values of *Figure 2*, this common application requirement can be implemented. The combination of R<sub>i</sub> and C<sub>i</sub> form a highpass filter while R<sub>f</sub> and C<sub>f</sub> form a lowpass filter. Using the typical voice-band frequency range, with a passband differential gain of approximately 100, the following values of R<sub>i</sub>, C<sub>i</sub>, R<sub>f</sub>, and C<sub>f</sub> follow from the equations stated in the **External Components Description** section.

$$R_{j}$$
 = 10 k $\Omega,$   $R_{f}$  = 510k , $C_{j}$  = 0.22  $\mu F$  ,and  $C_{f}$  = 15 pF

Five times away from a -3 dB point is 0.17 dB down from the flatband response. With this selection of components, the resulting -3 dB points,  $f_L$  and  $f_H$ , are 72 Hz and 20 kHz, respectively, resulting in a flatband frequency response of better than  $\pm 0.25$  dB with a rolloff of 6 dB/octave outside of the passband. If a steeper rolloff is required, other common bandpass filtering techniques can be used to achieve higher order filters.

#### SINGLE-ENDED AUDIO AMPLIFIER

Although the typical application for the LM4861 is a bridged monoaural amp, it can also be used to drive a load singleendedly in applications, such as PC cards, which require that one side of the load is tied to ground. Figure 3 shows a common single-ended application, where VO1 is used to drive the speaker. This output is coupled through a 470 µF capacitor, which blocks the half-supply DC bias that exists in all single-supply amplifier configurations. This capacitor, designated  $C_O$  in Figure 3, in conjunction with  $R_L$ , forms a highpass filter. The -3 dB point of this high pass filter is  $1/(2\pi R_L C_O)$ , so care should be taken to make sure that the product of RL and CO is large enough to pass low frequencies to the load. When driving an  $8\Omega$  load, and if a full audio spectrum reproduction is required, Co should be at least 470  $\mu$ F. V<sub>O2</sub>, the output that is not used, is connected through a 0.1 μF capacitor to a 2 kΩ load to prevent instability. While such an instability will not affect the waveform of VO1, it is good design practice to load the second output.

#### AUDIO POWER AMPLIFIER DESIGN

#### Design a 500 mW / 8 $\Omega$ Audio Amplifier

Given:

Power Output	500 mWrms
Load Impedance	80
Input Level	1 Vrms(max)
Input Impedance	20 kΩ
Bandwidth	20 Hz–20 kHz ±0.25 dB

A designer must first determine the needed supply rail to obtain the specified output power. Calculating the required supply rail involves knowing two parameters,  $V_{opeak}$  and also the dropout voltage. The latter is typically 0.7V.  $V_{opeak}$  can be determined from equation 3.

$$V_{\text{opeak}} = \sqrt{(2R_{\text{L}}P_{\text{O}})} \tag{3}$$

For 500 mW of output power into an  $8\Omega$  load, the required V<sub>opeak</sub> is 2.83V. A minumum supply rail of 3.53V results from adding V<sub>opeak</sub> and V<sub>od</sub>. But 3.53V is not a standard voltage that exists in many applications and for this reason, a supply rail of 5V is designated. Extra supply voltage creates dynamic headroom that allows the LM4861 to reproduce peaks in excess of 500 mW without clipping the signal. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the **Power Dissipation** section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from Equation 4.

$$A_{vd} \ge 2^* \sqrt{(P_0 R_L)} / (V_{IN}) = V_{orms} / V_{inrms}$$
 (4)

$$R_{\rm f}/R_{\rm i} = A_{\rm vd}/2 \tag{5}$$

From equation 4, the minimum  $A_{vd}$  is:  $A_{vd} = 2$ 

Since the desired input impedance was 20 kΩ, and with a  $A_{vd}$  of 2, a ratio of 1:1 of R<sub>f</sub> to R<sub>i</sub> results in an allocation of R<sub>i</sub> = R<sub>f</sub> = 20 kΩ. Since the  $A_{vd}$  was less than 10, a feedback capacitor is not needed. The final design step is to address the bandwidth requirements which must be stated as a pair of -3 dB frequency points. Five times away from a -3 db point is 0.17 dB down from passband response which is better than the required  $\pm 0.25$  dB specified. This fact results in a low and high frequency pole of 4 Hz and 100 kHz respectively. As stated in the **External Components** section, R<sub>i</sub> in conjunction with C<sub>i</sub> create a highpass

$$C_i \ge 1 / (2\pi^* 20 \text{ k}\Omega^* 4 \text{ Hz}) = 1.98 \,\mu\text{F}; \text{use } 2.2 \,\mu\text{F}.$$

The high frequency pole is determined by the product of the desired high frequency pole,  $f_{H}$ , and the differential gain,  $A_{vd}$ . With a  $A_{vd} = 2$  and  $f_{H} = 100$  kHz, the resulting GBWP = 100 kHz which is much smaller than the LM4861 GBWP of 7 MHz. This figure displays that if a designer has a need to design an amplifier with a higher differential gain, the LM4861 can still be used without running into bandwidth problems.

anda Antonio antonio antonio antonio antonio Antonio Antonio



# Section 6 Support Circuitry

المكانية المراجعة المراجعة المراجعة المراجعة المراجعة المراجعة المراجعة المراجعة. 1997 - من محمد المراجعة المراجع 1997 - من محمد المراجعة المراجع



# **Section 6 Contents**

6-3
6-19
6-37
6-48
6-65
6-81
6-92
6-94
6-99
6-104
6-109

National Semiconductor

# LMC7101 Tiny Low Power Operational Amplifier with Rail-To-Rail Input and Output

# **General Description**

The LMC7101 is a high performance CMOS operational amplifier available in the space saving SOT 23-5 Tiny package. This makes the LMC7101 ideal for space and weight critical designs. The performance is similar to a single amplifier of the LMC6482/4 type, with rail-to-rail input and output, high open loop gain, low distortion, and low supply currents.

The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.


### **Features**

- Tiny SOT23-5 package saves space—typical circuit layouts take half the space of SO-8 designs
- Guaranteed specs at 2.7V, 3V, 5V, 15V supplies
- Typical supply current 0.5 mA at 5V
- Typical total harmonic distortion of 0.01% at 5V
- 1.0 MHz gain-bandwidth
- Similar to popular LMC6482/4
- Input common-mode range includes V<sup>-</sup> and V<sup>+</sup>
- Tiny package outside dimensions—120 x 118 x 56 mils, 3.05 x 3.00 x 1.43 mm


# Applications

- Mobile communications
- Notebooks and PDAs
- Battery powered products
- Sensor interface

# **Connection Diagrams**



**Top View** 



**Top View** 

Package	Ordering Information	NSC Drawing Number	Package Marking	Supplied As
8-Pin DIP	LMC7101AIN	N08E	LMC7101AIN	Rails
8-Pin DIP	LMC7101BIN	N08E	LMC7101BIN	Rails
5-Pin SOT 23-5	LMC7101AIM5	MA05A	A00A	250 Units on Tape and Reel
5-Pin SOT 23-5	LMC7101BIM5	MA05A	A00B	250 Units on Tape and Reel
5-Pin SOT 23-5	LMC7101AIM5X	MA05A	A00A	3k Units Tape and Reel
5-Pin SOT 23-5	LMC7101BIM5X	MA05A	A00B	3k Units Tape and Reel

6

# Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2000V
Difference Input Voltage	± Supply Voltage
Voltage at Input/Output Pin	(V <sup>+</sup> ) + 0.3V, (V <sup>-</sup> ) - 0.3V
Supply Voltage (V+ - V-)	16V
Current at Input Pin	±5 mA
Current at Output Pin (Note 3)	±35 mA
Current at Power Supply Pin	35 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature (Note 4)	150°C
	· · · · · · · · · · · · · · · · · · ·

# Recommended Operating

CONDITIONS (Note 1)	
Supply Voltage	$2.7V \le V^+ \le 15.5V$
Junction Temperature Range	
LMC7101AI, LMC7101BI	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Thermal Resistance ( $\theta_{JA}$ )	A State of the
N Package, 8-Pin Molded DIP	115°C/W
M05A Package, 5-Pin Surface Mt.	325°C/W

**2.7V Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 2.7V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage	V <sup>+</sup> V <sup>+</sup> = 2.7V	0.11	6	9	mV max
TCVOS	Input Offset Voltage Average Drift		1			μV/°C
l <sub>B</sub>	Input Bias Current		1.0	64	64	pA max
los	Input Offset Current		0.5	32	32	pA max
R <sub>IN</sub>	Input Resistance		>1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$\begin{array}{l} 0V \leq V_{CM} \leq 2.7V \\ V^+  =  2.7V \end{array}$	70	55	50	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = V$ For CMRR $\geq 50 \text{ dB}$	0.0	0.0	0.0	V min
1	$= \left\{ \begin{array}{c} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1$		3.0	2.7	2.7	V max
PSRR	Power Supply Rejection Ratio	$V^+ = 1.35V$ to 1.65V $V^- = -1.35V$ to $-1.65V$ $V_{CM} = 0$	60	50	45	dB min
C <sub>IN</sub>	Common-Mode Input Capacitance		3			pF
Vo	Output Swing	$R_L = 2 k\Omega$	2.45	2.15	2.15	V min
	an a		0.25	0.5	0.5	V max
ine i ne ne ne Regelaria de la	n e na na na	$R_L = 10 k\Omega$	2.68	2.64	2.64	V min
• • •	and the second se	· · · · · · · · · · · · · · · · · · ·	0.025	0.06	0.06	V max
ls	Supply Current		0.5	0.81 <b>0.95</b>	0.81 <b>0.95</b>	mA max
SR	Slew Rate	(Note 8)	0.7			V/µs
GBW	Gain-Bandwidth Product		0.6			MHz

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		0.11	4 6	7 9	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		1			μV/°C
IB	Input Current		1.0	64	64	pA max
los	Input Offset Current		0.5	32	32	pA max
R <sub>IN</sub>	Input Resistance		>1			Tera Ω
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le 3V$ $V^+ = 3V$	74	64	60	db min
V <sub>CM</sub>	Input Common-Mode Voltage Range	For CMRR ≥ 50 dB	0.0	0.0	0.0	V min
			3.3	3.0	3.0	V max
PSRR	Power Supply Rejection Ratio	$V^+ = 1.5V \text{ to } 7.5V$ $V^- = -1.5V \text{ to } -7.5V$ $V_O = V_{CM} = 0$	80	68	60	dB min
C <sub>IN</sub>	Common-Mode Input Capacitance		3			pF
Vo	Output Swing	$R_L = 2 k\Omega$	2.8	2.6	2.6	V min
			0.2	0.4	0.4	V max
		$R_L = 600\Omega$	2.7	2.5	2.5	V min
			0.37	0.6	0.6	V max
ls	Supply Current		0.5	0.81 <b>0.95</b>	0.81 <b>0.95</b>	mA max

6-5

LMC7101

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units -
V <sub>OS</sub>	Input Offset Voltage	V+ = 5V	0.11	3 5	9 S	mV max
TCVOS	Input Offset Voltage Average Drift		1.0		ttali u Conservation Reconstructione de la c	μV/°C
I <sub>B</sub>	Input Current		1	64	64	pA max
los :	Input Offset Current		0.5	32	32	pA max
R <sub>IN</sub>	Input Resistance		>1	6	the states	Tera Ω
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le 5V$	82	65 <b>60</b>	60 55	db min
+ PSRR	Positive Power Supply Rejection Ratio	$V^+ = 5V \text{ to } 15V$ $V^- = 0V, V_0 = 1.5V$	82	70 65	65 <b>62</b>	dB min
-PSRR	Negative Power Supply Rejection Ratio	$V^{-} = -5V \text{ to } -15V$ $V^{+} = 0V, V_{O} = -1.5V$	82	70 65	65 <b>62</b>	dB min
VCM	Input Common-Mode Voltage Range	For CMRR ≥ 50 dB	-0.3	-0.20 <b>0.00</b>	-0.20 <b>0.00</b>	v ° min
			5.3	5.20 <b>5.00</b>	5.20 <b>5.00</b>	····V max
C <sub>IN</sub>	Common-Mode Input Capacitance	······	3	· · ·		pF
Vo	Output Swing	$R_L = 2 k\Omega$	4.9	4.7 <b>4.6</b>	4.7 <b>4.6</b>	V min
		n an	0.1	0.18 <b>0.24</b>	0.18 <b>0.24</b>	V max
		$R_L = 600\Omega$	4.7	4.5 <b>4.24</b>	4.5 <b>4.24</b>	V min
			0.3	0.5 <b>0.65</b>	0.5 <b>0.65</b>	V max
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V	24	16 <b>1 1</b>	16 <b>1 1</b>	mA min
		Sinking, V <sub>O</sub> = 5V	19	11 <b>7.5</b>	11 <b>7.5</b>	mA min
IS	Supply Current		0.5	0.85 <b>1.0</b>	0.85 <b>1.0</b>	mA max

**5V AC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 5V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 1.5V, V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> = 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
T.H.D.	Total Harmonic Distortion	$F = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 4.0 \text{ V}_{PP}$	0.01			%
SR	Slew Rate	1	1.0			V/µs
GBW	Gain_Bandwidth Product		1.0	2 . ·		MHz

# **15V DC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$ , V<sup>+</sup> = 15V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 1.5V, V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> = 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units	
Vos	Input Offset Voltage	,	0.11		х.	mV ma	
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		1.0			μV/°C	
I <sub>B</sub>	Input Current		1.0	64	64	pA max	
los	Input Offset Current	and the second second	0.5	32	32	pA max	
R <sub>IN</sub>	Input Resistance		>1			Tera Ω	
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le 15V$	82	70 65	65 <b>60</b>	dB min	
+PSRR	Positive Power Supply Rejection Ratio	$V^+ = 5V \text{ to } 15V$ $V^- = 0V, V_0 = 1.5V$	82	70 65	65 <b>62</b>	dB min	
-PSRR	Negative Power Supply Rejection Ratio	$V^{-} = -5V \text{ to } -15V$ $V^{+} = 0V, V_{O} = -1.5V$	82	70 65	65 62	dB min	
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 5V$ For CMRR $\geq 50  dB$	-0.3	0.20 <b>0.00</b>	-0.20 <b>0.00</b>	V min	
			15.3	15.3	15.20 <b>15.00</b>	15.20 <b>15.00</b>	V max
Av	Large Signal Voltage Gain	$R_L = 2 k\Omega$ Sourcing (Note 7) Sinking	340	80 <b>40</b> 15	80 <b>40</b> 15	V/mV	
		Sinking	24	10	10		
		$R_L = 600\Omega$ Sourcing (Note 7) Sinking	300 15	34 6	34 6	V/mV	
C <sub>IN</sub>	Input Capacitance		3			pF	
Vo	Output Swing	$V^{+} = 15V$ $R_{L} = 2 k\Omega$	14.7	14.4 <b>14.2</b>	14.4 <b>14.2</b>	V min	
	$V^+ = 15V$ $R_L = 600\Omega$		0	0.16	0.32 <b>0.45</b>	0.32 <b>0.45</b>	V max
			14.1	13.4 <b>13.0</b>	13.4 <b>13.0</b>	V min	
			0.5	1.0 <b>1.3</b>	1.0 <b>1.3</b>	V max	
ISC	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V (Note 9)	50	30 <b>20</b>	30 20	mA min	
		Sinking, V <sub>O</sub> = 12V (Note 9)	50	30 <b>20</b>	30 <b>20</b>	mA min	
IS	Supply Current		0.8	1.50 <b>1.7 1</b>	1.50 <b>1.7 1</b>	mA max	

LMC7101

**15V AC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 15V, V<sup>-</sup> = 0V, V<sub>CM</sub> = 1.5V, V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> = 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit (Note 6)	LMC7101BI Limit (Note 6)	Units
SR	Slew Rate	V <sup>+</sup> = 15V (Note 8)	1.1	0.5 <b>0.4</b>	0.5 <b>0.4</b>	V/µs min
GBW	Gain-Bandwidth Product	V <sup>+</sup> = 15V	1.1			MHz
φm	Phase Margin		45			Deg
Gm	Gain Margin		10	A		dB
e <sub>n</sub>	Input-Referred Voltage Noise	F = 1 kHz V <sub>CM</sub> = 1V	37		•	<u>nV</u> √Hz
in 🚲	Input-Referred Current Noise	F = 1 kHz	1.5			<u>fA</u> √Hz
T.H.D.	Total Harmonic Distortion	$F = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 8.5 \text{ V}_{PP}$	0.01		et en e	%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is PD =  $(T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.


Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V<sup>+</sup> = 15V, V<sub>CM</sub> = 1.5V and R<sub>L</sub> connect to 7.5V. For Sourcing tests, 7.5V  $\leq$  V<sub>O</sub>  $\leq$  12.5V. For Sinking tests, 2.5V  $\leq$  V<sub>O</sub>  $\leq$  7.5V.

Note 8: V<sup>+</sup> = 15V. Connected as a Voltage Follower with a 10V step input. Number specified is the slower of the positive and negative slew rates.  $R_L = 100 k\Omega$  connected to 7.5V. Amp excited with 1 kHz to produce  $V_O = 10 V_{PP}$ .

Note 9: Do not short circuit output to V+ when V+ is greater than 12V or reliability will be adversely affected.




ſ



# **Typical Performance Characteristics**


Single Supply,  $T_A = 25^{\circ}C$  unless specified (Continued)



TI /H/11991-3


# **Typical Performance Characteristics**

 $V_S = +15V$ , Single Supply,  $T_A = 25^{\circ}C$  unless specified (Continued)



\_MC7101

6



LMC7101

# **Typical Performance Characteristics**

1μ

TIME (1µs/DIV)

**Inverting Large Signal** 

T<sub>A</sub> = +85°C.

= 2 k Ω

TIME (1 µs/DIV)

**Pulse Response** 

 $T_A = +85°C$ 

= 2 kΩ

TIME (1 µs/DIV)

R,

50 m 50 m 3

Non-Inverting Small Signal

1 4

1 μ 3

**Pulse Response** 

 $V_{S} = +15V$ , Single Supply,  $T_{A} = 25^{\circ}C$  unless specified (Continued)

# **Inverting Small Signal Pulse Response** DUTPUT SIGNAL INPUT SIGNAL (50 mV/DIV) = +85°C, Ť, = 2 k Ω R

50 m ¥ 50 m 🕯


DUTPUT SIGNAL INPUT SIGNAL

OUTPUT SIGNAL INPUT SIGNAL

(50 mV/DIV)

(11/01/)

17 17



TIME (1µs/DIV)

**Pulse Response** 

= -40°C

T<sub>A</sub>

50 m 🖓


50


R = 2 kΩ

OUTPUT SIGNAL INPUT SIGNAL

(50 mV/DIV)


**Non-Inverting Small Signal** 






TIME (1 µs/DIV)


**Non-Inverting Small Signal** Pulse Response




TIME (1µs/DIV)


**Non-Inverting Large Signal Pulse Response** 








TIME (1µs/DIV)




#### **Non-Inverting Large Signal Pulse Response**

TIME (1µs/DIV)


1 μ s



TIME (1µs/DIV)







- - - - **- 1**-

6-14

### **Application Information**

# 1.0 Benefits of the LMC7101 Tiny Amp

Size. The small footprint of the SOT 23-5 packaged Tiny amp, (0.120 x 0.118 inches, 3.05 x 3.00 mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

Height. The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.

Signal Integrity. Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

Simplified Board Layout. The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

**DIPs available for prototyping.** LMC7101 amplifiers packaged in conventional 8-pin dip packages can be used for prototyping and evaluation without the need to use surface mounting in early project stages.

Tapes of ten for prototyping. The SOT23-5 packaged devices are available in convenient and economical ten unit tapes for prototypes, evaluation, and small production runs.

Low THD. The high open loop gain of the LMC7101 amp allows it to achieve very low audio distortion—typically 0.01% at 10 kHz with a 10 k $\Omega$  load at 5V supplies. This makes the Tiny an excellent for audio, modems, and low frequency signal processing.

Low Supply Current. The typical 0.5 mA supply current of the LMC7101 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

Wide Voltage Range. The LMC7101 is characterized at 15V, 5V and 3V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7101 a good choice for devices where the voltage may vary over the life of the batteries.

#### 2.0 Input Common Mode Voltage Range

The LMC7101 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion of the output.

The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins, adversely affecting reliability.





FIGURE 2. A  $\pm$ 7.5V Input Signal Greatly Exceeds the 3V Supply in *Figure 3* Causing No Phase Inversion Due to R<sub>1</sub>

Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor as shown in *Figure 3*.



TL/H/11991-10

FIGURE 3. R<sub>I</sub> Input Current Protection for Voltages Exceeding the Supply Voltage

#### 3.0 Rail-To-Rail Output


The approximate output resistance of the LMC7101 is 180 $\Omega$  sourcing and 130 $\Omega$  sinking at V<sub>S</sub> = 3V and 110 $\Omega$  sourcing and 80 $\Omega$  sinking at V<sub>S</sub> = 5V. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

MC710

#### 4.0 Capacitive Load Tolerance

The LMC7101 can typically directly drive a 100 pF load with  $V_S = 15V$  at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.



of a 330 pF Capacitive Load

#### 5.0 Compensating for Input Capacitance when Using Large Value Feedback Resistors

When using very large value feedback resistors, (usually > 500 k $\Omega$ ) the large feed back resistance can react with the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.


The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 5*),  $C_f$  is first estimated by:

$$\frac{1}{2\pi R_1 C_{\rm IN}} \ge \frac{1}{2\pi R_2 C_{\rm f}}$$

 $R_1 C_{IN} \leq R_2 C_f$ 

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for  $C_F$  may be different. The values of  $C_F$  should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)



TL/H/11991-12


FIGURE 5. Cancelling the Effect of Input Capacitance

# SOT-23-5 Tape and Reel Specification

TAPE FORMAT


Tape Section	# Cavities	Cavity Status	Cover Tape Status
Leader	0 (min)	Empty	Sealed
(Start End)	75 (min)	Empty	Sealed
Carrier	3000	Filled	Sealed
Gamor	250	Filled	Sealed
Trailer	125 (min)	Empty	Sealed
(Hub End)	0 (min)	Empty	Sealed

#### TAPE DIMENSIONS



TL/H/11991-13

8 mm	0.130	0.124	0.130	0.126	0.138 ±0.002	0.055 ±0.004	0.157	0.315 ±0.012
	(3.3)	(3.15)	(3.3)	(3.2)	(3.5 ±0.05)	(1.4 ±0.11)	(4)	(8 ±0.3)
Tape Size	DIM A	DIM Ao	DIM B	DIM Bo	DIM F	DIM Ko	DIM P1	DIM W



# 6.0 SPICE Macromodel

-MC710

A SPICE macromodel is available for the LMC7101. This model includes simulation of:

- Input common-mode voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current

 Output swing dependence on loading conditions and many more characteristics as listed on the macro model disk. Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk. National Semiconductor

# LMC7111 Tiny CMOS Operational Amplifier with Rail-to-Rail Input and Output

#### **General Description**

The LMC7111 is a micropower CMOS operational amplifier available in the space saving SOT 23-5 package. This makes the LMC7111 ideal for space and weight critical designs. The wide common-mode input range makes it easy to design battery monitoring circuits which sense signals above the V+ supply. The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, and portable computers. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.


#### Features

- Tiny SOT23-5 package saves space
- Very wide common mode input range
- Specified at 2.7V, 5V, and 10V
- Typical supply current 25 µA at 5V
- 50 kHz gain-bandwidth at 5V
- Similar to popular LMC6462
- Output to within 20 mV of supply rail at 100k load
- Good capacitive load drive

#### Applications

- Mobile communications
- Portable computing
- Current sensing for battery chargers
- Voltage reference buffering
- Sensor interface
- Stable bias for GaAs RF amps

#### **Connection Diagrams**



#### **Ordering Information**

Package	Ordering Information	NSC Drawing Number	Package Marking	Transport Media
8-Pin DIP	LMC7111AIN	N08E	LMC7111AIN	Rails
8-Pin DIP	LMC7111BIN	N08E	LMC7111BIN	Rails
5-Pin SOT23-5	LMC7111BIM5X	MA05A	A01B	3k Units on Tape and Reel

÷.,

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance SOT23-5 (Note 2	2) 2000
ESD Tolerance DIP Package (No	ote 2) 1500V
Differential Input Voltage	± Supply Voltage
Voltage at Input/Output Pin	(V <sup>+</sup> ) + 0.3V, (V <sup>−</sup> ) − 0.3V
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	11V
Current at Input Pin	±5 mA
Current at Output Pin (Note 3)	± 30 mA
Current at Power Supply Pin	30 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature (Note 4)	150°C

#### Operating Ratings (Note 1)

• • • • • • • • • • • • • • • • • • •	
Supply Voltage	2.5V ≤ V+ ≤ 11V
Junction Temperature Range	
LMC7111AI, LMC7111BI	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Thermal Resistance ( $\theta_{JA}$ )	the state of the
N Package, 8-Pin Molded DI	P 115°C/W
M05A Package, 5-Pin Surfac	ce Mount 325°C/W

and the second second

**2.7V DC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 2.7V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 MΩ. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111Bi Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage	V <sup>+</sup> = 2.7V	0.9	3 <b>5</b>	7 9	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		2.0			μV/°C
1 <sub>B</sub>	Input Bias Current	(Note 9)	0.1	1 1 1 20	1 20	pA max
los	Input Offset Current	(Note 9)	0.01	0.5 <b>10</b>	0.5 <b>10</b>	pA max
R <sub>IN</sub>	Input Resistance		>10			Tera Ω
+ PSRR	Positive Power Supply Rejection Ratio	$2.7V \le V^+ \le 5.0V,$ $V^- = 0V, V_0 = 2.5V$	60	55 <b>50</b>	55 <b>50</b>	dB min
-PSRR	Negative Power Supply Rejection Ratio	$-2.7V \le V^{-} \le -5.0V$ , $V^{-} = 0V$ , $V_{O} = 2.5V$	60	55 <b>50</b>	55 <b>50</b>	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 2.7V$ For CMRR $\geq 50 \text{ dB}$	-0.10	0.0 <b>0.40</b>	0.0 <b>0.40</b>	V min
			2.8	2.7 <b>2.25</b>	2.7 <b>2.25</b>	V ∵ max
C <sub>IN</sub>	Common-Mode Input Capacitance	e de la composición d La composición de la c	3			pF
Vo	Output Swing	$V^+ = 2.7V$ $R_L = 100 k\Omega$	2.69	2.68 <b>2.4</b>	2.68 <b>2.4</b>	,V min
			0.01	0.02 <b>0.08</b>	0.02 <b>0.08</b>	V max
		$V^+ = 2.7V$ R <sub>L</sub> = 10 kΩ	2.65	2.6 <b>2.4</b>	2.6 <b>2.4</b>	V min
			0.03	0.1 <b>0.3</b>	0.1 <b>0.3</b>	V max

**2.7V DC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ , V<sup>+</sup> = 2.7V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>0</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes. (Continued)

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
Isc	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V	7	1 <b>0.7</b>	1 0.7	mA min
		Sinking, V <sub>O</sub> = 2.7V	7	1 <b>0.7</b>	1 0.7	mA min
A <sub>VOL</sub>	Voltage Gain	Sourcing	400			V/mv min
		Sinking	150			V/mv min
ls	Supply Current	$V^+ = +2.7V,$ $V_0 = V^+/2$	20	45 <b>60</b>	50 65	μA max

**2.7V AC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 2.7V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111Bi Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	0.015			V/µs
GBW	Gain-Bandwidth Product		40			kHz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V<sup>+</sup> = 2.7V, V<sub>CM</sub> = 1.35V and R<sub>L</sub> connected to 1.35V. For Sourcing tests, 1.35V  $\leq$  V<sub>0</sub>  $\leq$  2.7V. For Sinking tests, 0.5V  $\leq$  V<sub>0</sub>  $\leq$  1.35V.

Note 8: Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive and negative slew rates. Input referred, V<sup>+</sup> = 2.7V and R<sub>L</sub> = 100 k $\Omega$  connected to 1.35V. Amp excited with 1 kHz to produce V<sub>0</sub> = 1 V<sub>PP</sub>.

Note 9: Bias Current guaranteed by design and processing.

LMC7111

**3V DC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 3V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111Bi Limit (Note 6)	Units
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 3V$ For CMRR $\ge 50  dB$	-0.25	0.0	0.0	V min
n di sina su			S. C. J. <b>3.2</b> S. A. J.	3.0 <b>2.8</b>	3.0 <b>2.8</b>	V max

#### 3.3V DC Electrical Characteristics Unless otherwise specified, all limits guaranteed for T, I = 25°C, V<sup>+</sup> = 3.3V, $V^- = 0V$ , $V_{CM} = V_0 = V^+/2$ and $R_L > 1 M\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
V <sub>CM</sub>	I sput Common-Mode	V+ = 3.3V	-0.25	-0.1	-0.1	V
	Voltage Range	For CMRR ≥ 50 dB	a second	0.00	0.00	min
201 - S			3.5	3.4	3.4	v
·• · · · ·	a a a constante a constante a		• • • • • • • •	3.2	3.2	max

الافاد با المكان وي الحالي المحالي . محال مركز المركز المحال المحال وي محال المحال المحال المحال والمحالي . محال المحال المحال المحال المحال المحال المحال المحال المحال .



**5V DC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 M\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage	V+ = 5V	0.9			mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		2.0		e de la terre de la sec la seconda de la seconda de la la seconda de la seconda de	μV/°C
I <sub>B</sub>	Input Bias Current	(Note 9)	0.1	1 20	1 20	pA max
los	Input Offset Current	(Note 9)	0.01	0.5 <b>10</b>	0.5 <b>10</b>	pA max
R <sub>IN</sub>	Input Resistance		>10			- Tera Ω
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 5V$	85	70	60	dB min
+ PSRR	Positive Power Supply Rejection Ratio	$5V \le V^+ \le 10V,$ $V^- = 0V, V_0 = 2.5V$	85	<b>70</b> 	60	dB min
-PSRR	Negative Power Supply Rejection Ratio	$-5V \le V^- \le -10V$ , $V^- = 0V$ , $V_0 = -2.5V$	85	70	60	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 5V$ For CMRR $\geq 50  dB$	-0.3	-0.20 <b>0.00</b>	-0.20 <b>0.00</b>	V min
			5.25	5.20 <b>5.00</b>	5.20 <b>5.00</b>	V max
CIN	Common-Mode Input Capacitance		3			pF
Vo	Output Swing	V+ = 5V	4.99	4.98	4.98	Vmin
		$R_L = 100 k\Omega$	0.01	0.02	0.02	Vmax
		$V^+ = 5V$	4.98	4.9	4.9	Vmin
		$R_L = 10 k\Omega$	0.02	0.1	0.1	Vmin
Isc	Output Short Circuit Current	Sourcing, $V_O = 0V$	7	5 <b>3.5</b>	5 <b>3.5</b>	mA min
		Sinking, V <sub>O</sub> = 3V	7	5 <b>3.5</b>	5 <b>3.5</b>	mA min
AVOL	Voltage Gain	Sourcing	500			V/mv min
		Sinking	200			V/mv min
Is	Supply Current	$V^+ = +5V,$ $V_0 = V^+/2$	25			μA max

LMC7111

**5V AC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 5V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>0</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
SR	Slew Rate	Positive Going Slew Rate (Note 8)	0.027	0.015	0.010	V/µs
GBW	Gain-Bandwidth Product		50			kHz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V<sup>+</sup> = 5V, V<sub>CM</sub> = 2.5V and R<sub>L</sub> connected to 2.5V. For Sourcing tests,  $2.5V \le V_O \le 5.0V$ . For Sinking tests,  $0.5V \le V_O \le 2.5V$ .

Note 8: Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive slew rate. The negative slew rate is faster. Input referred, V<sup>+</sup> = 5V and R<sub>L</sub> = 100 k $\Omega$  connected to 1.5V. Amp excited with 1 kHz to produce V<sub>0</sub> = 1 V<sub>PP</sub>.

Note 9: Bias Current guaranteed by design and processing.

**10V DC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 10V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage	V+ = 10V	0.9	3 5	7 9	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		2.0			μV/°C
I <sub>B</sub>	Input Bias Current		0.1	1 20	1 20	pA max
los	Input Offset Current		0.01	0.5 <b>10</b>	0.5 <b>10</b>	pA max
R <sub>IN</sub>	Input Resistance		>10			Tera Ω
+PSRR	Positive Power Supply Rejection Ratio	$5V \le V^+ \le 10V,$ $V^- = 0V, V_0 = 2.5V$	80			dB min
-PSRR	Negative Power Supply Rejection Ratio	$-5V \le V^{-} \le -10V,$ $V^{-} = 0V, V_{O} = 2.5V$	80			dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 10V$ For CMRR $\geq 50 \text{ dB}$	-0.2	-0.15 <b>0.00</b>	-0.15 <b>0.00</b>	V min
e .*	•		10.2	10.15 <b>10.00</b>	10.15 <b>10.00</b>	V. max
C <sub>IN</sub>	Common-Mode Input Capacitance		3			рF
ISC	Output Short Circuit Current (Note 9)	Sourcing, V <sub>O</sub> = 0V	30	20 7	20 7	mA min
		Sinking, V <sub>O</sub> = 10V	30	20 <b>7</b>	20 7	mA min
A <sub>VOL</sub>	Voltage Gain 100 kΩ Load	Sourcing	500			V/mv min
		Sinking	200			V/mv min
IS	Supply Current	$V^+ = +10V,$ $V_0 = V^+/2$	25	50 65	60 75	μA max
Vo	Output Swing	V+ = 10V	9.99	9.98	9.98	Vmin
		$R_L = 100  k\Omega$	0.01	0.02	0.02	Vmax
I		V+ = 10V	9.98	9.9	9.9	Vmin
		$R_L = 10 k\Omega$	0.02	0.1	0,1	Vmin

LMC7111

6

**10V AC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 10V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	0.03			V/µs
GBW	Gain-Bandwidth Product		50			kHz
φm	Phase Margin		50		×	deg
G <sub>m</sub>	Gain Margin	14 - 14 - 14 - 14 - 14 - 14 - 14 - 14 -	15		an a	dB
	Input-Referred Voltage Noise	f = 1  kHz $V_{CM} = 1 \text{ V}$	110			nV √Hz
	Input-Referred Current Noise	f = 1 kHz	0.03			pA √Hz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ .  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.


Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V<sup>+</sup> = 10V, V<sub>CM</sub> = 5V and R<sub>L</sub> connected to 5V. For Sourcing tests, 5V  $\leq$  V<sub>D</sub>  $\leq$  10V. For Sinking tests, 0.5V  $\leq$  V<sub>D</sub>  $\leq$  5V.


Note 8: Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive and negative slew rates. Input referred, V<sup>+</sup> = 10V and R<sub>L</sub> = 100 k $\Omega$  connected to 5V. Amp excited with 1 kHz to produce V<sub>O</sub> = 2 V<sub>PP</sub>.

Note 9: Operation near absolute maximum limits will adversely affect reliability.




# -MC7111

**Typical Performance Characteristics** T<sub>A</sub> = 25°C unless specified, Single Supply (Continued) 3V PERFORMANCE



# **Typical Performance Characteristics** $T_A = 25^{\circ}C$ unless specified, Single Supply (Continued) **5V PERFORMANCE**



6

20 µ sec/Div

500 mV/Div

20 µsec/Div

TL/H/12352-9

50 mV/D

50 mV/Di


20

sec/Div


Typical Performance Characteristics T<sub>A</sub> = 25°C unless specified, Single Supply (Continued)

5V PERFORMANCE (Continued)


#### Non-Inverting Large Signal Pulse Response at 5V



#### Inverting Small Signal Pulse Response at 5V




#### Non-Inverting Large Signal Pulse Response at 5V




#### Inverting Small Signal Pulse Response at 5V

14.1							V <sub>S</sub> =	= ± 2 = 10	2.5V	Ľ
		÷.,					T <sub>A</sub>	= 12	2.5V 10k - 5°C -1	۰.
								¥	Ľ	
50	) m V ;;;;;	/Di	v Hinni							
		÷.,			-			_		
	ł								-	
	7	/Di	Ļ				μs	L	ļ	ľ
່ວເ	, m i	70	¥ .	1	ŧ	20	μs	ec/1	١ <u>٧</u> .	

# Inverting Small Signal Pulse Response at 5V



#### Inverting Large Signal <sup>4</sup> Pulse Response at 5V



#### Inverting Large Signal Pulse Response at 5V

						RI	= 10	2.5V
						T <sub>A</sub>	= 25	5°C
				_			ĺ	
1 51	50 m	v/1	Jiv HHH	 	••••	++++		
	V.			-	-		$\overline{}$	
		$\mathbf{k}$				7		
51	20 in	٧/١	Div		20	μs	ec/1	Div


#### Inverting Large Signal Pulse Response at 5V

						۷ <sub>S</sub> : RI	= ± 2 = 10	2.5V
						T <sub>A</sub>	= 10	5°C
			ľ			. ^		-
50	р 00 п	٧/	Div					
	[""				''''		''''	
	$\setminus$							
	- · ·	N				7		
50	00 n	v/	Div		20	μs	ec/1	Div

#### TL/H/12352-10

tus e de la com

**Typical Performance Characteristics** T<sub>A</sub> = 25°C unless specified, Single Supply (Continued) 10V PERFORMANCE



MC7111

### Application Information 1.0 Benefits of the LMC7111 Tiny Amp

Size. The small footprint of the SOT 23-5 packaged Tiny amp,  $(0.120 \times 0.118$  inches,  $3.05 \times 3.00$  mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

Height. The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.

Signal Integrity. Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

Simplified Board Layout. The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

**DIPs available for prototyping.** LMC7111 amplifiers packaged in conventional 8-pin dip packages can be used for prototyping and evaluation without the need to use surface mounting in early project stages.

Low Supply Current. The typical 25  $\mu$ A supply current of the LMC7111 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.


Wide Voltage Range. The LMC7111 is characterized at 2.7V, 3V, 3.3V, 5V and 10V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7111 a good choice for devices where the voltage may vary over the life of the batteries.


#### 2.0 Input Common Mode Voltage Range

The LMC7111 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage.

The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating can cause excessive current to flow in or out of the input pins, adversely affecting reliability.

Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor as shown in *Figure 1*.






#### 3.0 Capacitive Load Tolerance

The LMC7111 can typically directly drive a 300 pF load with  $V_S = 10V$  at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 2*. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.



TL/H/12352-12

FIGURE 2. Resistive Isolation of a 330 pF Capacitive Load

#### 4.0 Compensating for Input Capacitance when Using Large Value Feedback Resistors

When using very large value feedback resistors, (usually  $> 500 \ k\Omega$ ) the large feed back resistance can react with the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 3*),  $C_f$  is first estimated by:



which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for  $C_F$  may be different. The values of  $C_F$  should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)




FIGURE 3. Cancelling the Effect of Input Capacitance


# LMC7111

#### 5.0 Output Swing

The output of the LMC7111 will go to within 100 mV of either power supply rail for a 10 k $\Omega$  load and to 20 mV of the rail for a 100 k $\Omega$  load. This makes the LMC7111 useful for driving transistors which are connected to the same power supply. By going very close to the supply, the LMC7111 can turn the transistors all the way on or all the way off.

#### 6.0 Biasing GaAs RF Amplifiers

The capacitive load capability, low current draw, and small size of the SOT23-5 LMC7111 make it a good choice for providing a stable negative bias to other integrated circuits. The very small size of the LMC7111 and the LM4040 reference take up very little board space.



C<sub>F</sub> and R<sub>isolation</sub> prevent oscillations when driving capacitive loads.

FIGURE 4. Stable Negative Bias


cal) saves power.

#### 7.0 Reference Buffer for A-to-D Converters

The LMC7111 can be used as a voltage reference buffer for analog-to-digital converters. This works best for A-to-D converters whose reference input is a static load, such as dual slope integrating A-to-Ds. Converters whose reference input is a dynamic load (the reference current changes with time) may need a faster device, such as the LMC7101 or the LMC7131. The small size of the LMC7111 allows it to be placed close to the reference input. The low supply current (25  $\mu$ A typi-

TL/H/12352-17

For A-to-D reference inputs which require higher accuracy and lower offset voltage, please see the LMC6462 datasheet. The LMC6462 has performance similar to the LMC7111. The LMC6462 is available in two grades with reduced input voltage offset.



# 8.0 Dual and Quad Devices with Similar Performance

The LMC6462 and LMC6464 are dual and quad devices with performance similar to the LMC7111. They are available in both conventional through-hole and surface mount packaging. Please see the LMC6462/4 datasheet for details.

#### 9.0 SPICE Macromodel

A SPICE macromodel is available for the LMC7111. This model includes simulation of:

- Input common-mode voltage range
- Frequency and transient response
- · Quiescent and dynamic supply current
- Output swing dependence on loading conditions and many more characteristics as listed on the macro model disk. Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk.

# 10.0 Additional SOT23-5 Tiny Devices

National Semiconductor has additional parts available in the space saving SOT23 Tiny package, including amplifiers,

voltage references, and voltage regulators. These devices include—

- LMC7101 1 MHz gain-bandwidth rail-to-rail input and output amplifier—high input impedance and high gain, 700 μA typical current 2.7V, 3V, 5V and 15V specifications.
- **LM7131** Tiny Video amp with 70 MHz gain bandwidth. Specified at 3V, 5V and  $\pm$  5V supplies.
- **LMC7211** Comparator in a tiny package with rail-to-rail input and push-pull output. Typical supply current of 7  $\mu$ A. Typical propagation delay of 7  $\mu$ s. Specified at 2.7V, 5V and 15V supplies.
- LMC7221 Comparator with an open drain output for use in mixed voltage systems. Similar to the LMC7211, except the output can be used with a pull-up resistor to a voltage different than the supply voltage.
- LP2980 Micropower SOT 50 mA Ultra Low-Dropout Regulator.
- LM4040 Precision micropower shunt voltage reference. Fixed voltages of 2.5000V, 4.096V, 5.000V, 8.192V and 10.000V.
- LM4041 Precision micropower shunt voltage reference 1.225V and adjustable.


Contact your National Semiconductor representative for the latest information.

# SOT-23-5 Tape and Reel Specification

#### TAPE FORMAT

Tape Section	# Cavities	Cavity Status	Cover Tape Status
Leader	0 (min)	Empty	Sealed
(Start End)	75 (min)	Empty	Sealed
Carrier	3000	Filled	Sealed
Odiner	250	Filled	Sealed
Trailer	125 (min)	Empty	Sealed
(Hub End)	0 (min)	Empty	Sealed


#### TAPE DIMENSIONS



BEND RADIUS NOT TO SCALE

TL/H/12352-15

8 mm	0.130 (3.3)	0.124 (3.15)	0.130 (3.3)		0.138 ±0.002 (3.5 ±0.05)		0.157 (4)	0.315 ±0.012 (8 ±0.3)
Tape Size	DIM A	DIM Ao	DIM B	DIM Bo	DIM F	DIM Ko	DIM P1	DIM W



National Semiconductor

# LMC7211 Tiny CMOS Comparator with Rail-to-Rail Input

#### **General Description**

The LMC7211 is a micropower CMOS comparator available in the space saving SOT23-5 package. This makes the comparator ideal for space and weight critical designs. The LMC7211 is available in SO-8 surface mount packages and in conventional 8-pin DIP packages. The LMC7211 is supplied in two offset voltage grades, 5 mV and 15 mV.

The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The rail-to-rail input voltage makes the LMC7211 a good choice for sensor interfacing, such as light detector circuits, optical and magnetic sensors, and alarm and status circuits.


The Tiny Comparator's outside dimensions (length x width x height) of 3.05mm x 3.00mm x 1.43mm allow it to fit into tight spaces on PC boards.

#### Features


- Tiny SOT 23-5 package saves space
- Package is less than 1.43 mm thick
- Guaranteed specs at 2.7V, 5V, 15V supplies
- Typical supply current 7 μA at 5V
- Response time of 4 μs at 5V
- LMC7211—push-pull output
- Input common-mode range beyond V- and V+
- Low input current

#### Applications

- Battery Powered Products
- Notebooks and PDAs
- PCMCIA cards
- Mobile Communications
- Alarm and Security circuits
- Direct Sensor Interface
- Replaces amplifiers used as comparators with better performance and lower current



#### **Connection Diagrams**



Package	Package Ordering Information		Package Marking	Transport Media
8-Pin DIP	LMC7211AIN	N08E	LMC7211AIN	rails
8-Pin DIP	LMC7211BIN	N08E	LMC7211BIN	rails
8-Pin SO-8	LMC7211AIM	M08A	LM7211AIM	rails
8-Pin SO-8	LMC7211BIM	M08A	LM7211BIM	rails
8-Pin SO-8	LMC7211AIMX	M08A	LM7211AIM	2.5k units tape and reel
8-Pin SO-8	LMC7211BIMX	M08A	LM7211BIM	2.5k units tape and reel
5-Pin SOT 23-5	LMC7211AIM5X	MA05A	COOA	3k units tape and reel
5-Pin SOT 23-5	LMC7211BIM5X	MA05A	C00B	3k units tape and reel

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2 kV
Differential Input Voltage (V <sub>CC</sub> ) + 0.3V to	(-V <sub>CC</sub> )-0.3V
Voltage at Input/Output Pin (V <sub>CC</sub> ) + 0.3V to	(-V <sub>CC</sub> )-0.3V
Supply Voltage (V+-V-)	16V
Current at Input Pin (Note 7)	. ±5 mA
Current at Output Pin (Notes 3, 8)	± 30 mA
Current at Power Supply Pin	40 mA
Lead Temperature (soldering, 10 sec)	260°C
Storage Temperature Range -6	5°C to +150°C
Junction Temperature (Note 4)	150°C

#### **Operating Ratings** (Note 1)

Supply Voltage	$2.7 \le V_{CC} \le 15V$
Junction Temperature Range	
LMC7211AI, LMC7211BI	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Thermal Resistance (θ <sub>JA</sub> ) N Package, 8-pin Molded DIP SO-8 Package, 8-Pin Surface Mou M05A Package, 5-Pin Surface Mou	

and a second s a second seco second second

### 2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V + /2$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7211AI Limit (Note 6)	LMC7211BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		3	5 <b>8</b>	15 <b>18</b>	mV max
TCVOS	Input Offset Voltage Temperature Drift		1.0			μV/°C
	Input Offset Voltage Average Drift	(Note 10)	3.3			μV/Month
I <sub>B</sub>	Input Current		0.04			pА
los	Input Offset Current		0.02			pА
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 2.7V$	75	ri	na Referencia	dB
PSRR	Power Supply Rejection Ratio	$2.7V \le V^+ \le 15V$	80			dB
Av	Voltage Gain		100			dB
CMVR	input Common-Mode Voltage Range	CMRR > 55 dB	3.0	2.9 <b>2.7</b>	2.9 <b>2.7</b>	V min
in a	an a	CMRR > 55 dB	-0.3	0.2 <b>0.0</b>	-0.2 <b>0.0</b>	V max
V <sub>OH</sub>	Output Voltage High	$l_{load} = 2.5 \mathrm{mA}$	2.5	2.4 <b>2.3</b>	2.4 <b>2.3</b>	V min
V <sub>OL</sub>	Output Voltage Low	$I_{load} = 2.5  mA$	0.2	0.3 <b>0.4</b>	0.3 <b>0.4</b>	V max
ls	Supply Current	V <sub>OUT</sub> = Low		12 <b>14</b>	12 <b>14</b>	μA max

**5.0V and 15.0V Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 5.0V and 15V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7211AI Limit (Note 6)	LMC7211BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		3	5 8	15 <b>18</b>	mV max
TCVOS	Input Offset Voltage	V+ = 5V	1.0			μV/°C
•	Temperature Drift	V+ = 15V	4.0			μν/ Ο
	Input Offset Voltage	V+ = 5V	3.3			μV/Month
	Average Drift	V+ = 15V	4.0		1	μντινιστιατ
IB ·	Input Current		0.04			pА
los	Input Offset Current		0.02			pА
CMRR	Common Mode	V+ = 5.0V	75	•		dB
	Rejection Ration	V+ = 15.0V	82	:		dB
PSRR	Power Supply Rejection Ratio	$5V \le V^+ \le 10V$	80			dB
Av	Voltage Gain		100	an an an		dB
CMVR	Input Common-Mode Voltage Range	V+ = 5.0V CMRR > 55 dB	5.3	5.2 <b>5.0</b>	5.2 <b>5.0</b>	V min
		V+ = 5.0V CMRR > 55 dB	-0.3	-0.2 <b>0.0</b>	-0.2 <b>0.0</b>	V max
		V+ = 15.0V CMRR > 55 dB	15.3	15.2 <b>15.0</b>	15.2 <b>15.0</b>	V min
	n an	V+ = 15.0V CMRR > 55 dB	-0.3	-0.2 <b>0.0</b>	-0.2 <b>0.0</b>	V max
V <sub>OH</sub>	Output Voltage High	V + = 5V $I_{load} = 5 mA$	. 4.8	4.6 <b>4.45</b>	4.6 <b>4.45</b>	mV min
	4	V + = 15V $I_{load} = 5 mA$	14.8	14.6 <b>14.45</b>	14.6 <b>14.45</b>	m∨ min
V <sub>OL</sub>	Output Voltage Low	V + = 5V $I_{load} = 5 mA$	0.2	0.40 <b>0.55</b>	0.40 <b>0.55</b>	mV max
		V+ = 15V I <sub>load</sub> = 5 mA	0.2	0.40 <b>0.55</b>	0.40 <b>0.55</b>	mV max
IS	Supply Current	V <sub>OUT</sub> = Low	7	14 <b>18</b>	14 <b>18</b>	μA max
ISC	Short Circuit Current	Sourcing	30			mA
		Sinking (Note 8)	45			mA

#### AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ . Boldface limits apply at the temperature extreme.

Symbol	Parameter	Cond	litions	Typ (Note 5)	LMC7211AI Limit (Note 6)	LMC7211BI Limit (Note 6)	Units
t <sub>rise</sub>	Rise Time	f = 10 kHz, Cl Overdrive = 1	•	0.3		· · · · ·	μs
t <sub>fall</sub>	Fall Time	f = 10  kHz, Cl = 50  pF, Overdrive = 10 mV (Note 9)		0.3			μs
tPHL	Propagation Delay	f = 10 kHz,	10 mV	10		· · · ·	μs
	(High to Low) (Note 11)	·CI = 50 pF (Note 9)	100 mV	4		at the second second	
		V+ = 2.7V,	- 10 mV	10			μs
		f = 10 kHz, CI = 50 pF (Note 9)	100 mV	• • <b>4</b>			
t <sub>PLH</sub>	Propagation Delay	f = 10 kHz,	10 mV	6			μs
	(Low to High) (Note 11)	Cl = 50p (Note 9)	100 mV	4			
		V + = 2.7V,	: 10 mV	7	÷ 5 ···		μs
		f = 10 kHz, CI = 50 pF (Note 9)	100 mV	4		• •	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 kΩ in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.


Note 7: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage rating.


Note 8: Do not short circuit output to V+, when V+ is greater than 12V or reliability will be adversely affected.

Note 9: CL includes the probe and jig capacitance.

Note 10: Input offset voltage average drift is calculated by dividing the accelerated operating life V<sub>OS</sub> drift by the equivalent operational time. This represents worst case input conditions and includes the first 30 days of drift.

Note 11: Input step voltage for propagation delay measurement is 2V.





# Application Information 1.0 Benefits of the LMC7211 Tiny

#### **Comparator** Size. The small footprint of the SOT 23-5 packaged Tiny Comparator, (0.120 x 0.118 inches, 3.05 x 3.00 mm) saves

Comparator,  $(0.120 \times 0.118$  inches,  $3.05 \times 3.00$  mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

Height. The height (0.056 inches, 1.43 mm) of the Tiny Comparator makes it possible to use it in PCMCIA type III cards.

Simplified Board Layout. The Tiny Comparator can simplify board layout in several ways. First, by placing a comparator where comparators are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny Comparators instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

**DIPs available for prototyping.** LMC7211 comparators packaged in conventional 8-pin dip packages can be used for prototyping and evaluation without the need to use surface mounting in early project stages.

Low Supply Current. The typical 7  $\mu$ A supply current of the LMC7211 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

Wide Voltage Range. The LMC7211 is characterized at 15V, 5V and 2.7V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7211 a good choice for devices where the voltage may vary over the life of the batteries.

Digital Outputs Representing Signal Level. Comparators provide a high or low digital output depending on the voltage levels of the (+) and (-) inputs. This makes comparators useful for interfacing analog signals to microprocessors and other digital circuits. The LMC7211 can be thought of as a one-bit a/d converter.

**Push-Pull Output.** The push-pull output of the LMC7211 is capable of both sourcing and sinking milliamp level currents even at a 2.7 volt supply. This can allow the LMC7211 to drive multiple logic gates.

Driving LEDs (Light Emitting Diodes). With a 5 volt power supply, the LMC7211's output sinking current can drive small, high efficiency LEDs for indicator and test point circuits. The small size of the Tiny package makes it easy to find space to add this feature to even compact designs.

Input range to Beyond Rail to Rail. The input common mode range of the LMC7211 is slightly larger than the actual power supply range. This wide input range means that the comparator can be used to sense signals close to the power supply rails. This wide input range can make design easier by eliminating voltage dividers, amplifiers, and other front end circuits previously used to match signals to the limited input range of earlier comparators. This is useful to power supply monitoring circuits which need to sense their own power supply, and compare it to a reference voltage which is close to the power supply voltage. The wide input range can also be useful for sensing the voltage drop across a current sense resistor for battery chargers.

Zero Crossing Detector. Since the LMC7211's common mode input range extends below ground even when powered by a single positive supply, it can be used with large input resistors as a zero crossing detector.


Low Input Currents and High Input Impedance. These characteristics allow the LMC7211 to be used to sense high impedance signals from sensors. They also make it possible to use the LMC7211 in timing circuits built with large value resistors. This can reduce the power dissipation of timing circuits. For very long timing circuits, using high value resistors can reduce the size and cost of large value capacitors for the same R-C time constant.

Direct Sensor Interfacing. The wide input voltage range and high impedance of the LMC7211 may make it possible to directly interface to a sensor without the use of amplifiers or bias circuits. In circuits with sensors which can produce outputs in the tens to hundreds of millivolts, the LMC7211 can compare the sensor signal with an appropriately small reference voltage. This may be done close to ground or the positive supply rail. Direct sensor interfacing may eliminate the need for an amplifier for the sensor signal. Eliminating the amplifier can save cost, space, and design time.

# 2.0 Low Voltage Operation

Comparators are the common devices by which analog signals interface with digital circuits. The LMC7211 has been designed to operate at supply voltages of 2.7V without sacrificing performance to meet the demands of 3V digital systems.

At supply voltages of 2.7V, the common-mode voltage range extends 200 mV (guaranteed) below the negative supply. This feature, in addition to the comparator being able to sense signals near the positive rail, is extremely useful in low voltage applications.



TL/H/12337-5


FIGURE 1. Even at Low-Supply Voltage of 2.7V, an Input Signal which Exceeds the Supply Voltages Produces No Phase Inversion at the Output


At V^+ = 2.7V propagation delays are  $t_{PLH}$  = 4  $\mu s$  and  $t_{PHL}$  = 4  $\mu s$  with overdrives of 100 mV.


Please refer to the performance curves for more extensive characterization.

# Application Information (Continued) 3.0 Shoot-Through Current

The shoot-through current is defined as the current surge, above the quiescent supply current, between the positive and negative supplies of a device. The current surge occurs when the output of the device switches states. The shootthrough current results in glitches in the supply voltages. Usually, glitches in the supply lines are prevented by bypass capacitors. When the glitches are minimal, the value of the bypass capacitors can be reduced.








TL/H/12337-7

#### FIGURE 3. Measurement of the Shoot-Through Current

From *Figure 3*, the shoot-through current for the LMC7211 can be calculated to be 0.2 mA (typical), and the duration is 1  $\mu$ s. The values needed for the bypass capacitors can be calculated as follows:



The capacitor needs to supply 100 picocolumb. To avoid large shifts in the comparator threshold due to changes in the voltage level, the voltage drop at the bypass capacitor should be limited to 100 mV or less.

The charge needed (100 picocolumb) and the allowable voltage drop (100 mV) will give us the minimum capacitor value required.

$$\Delta Q = C (\Delta V)$$

 $C = \Delta Q / \Delta V = 100 \text{ picocolumb} / 100 \text{ mV}$ 

 $C = 10^{-10}/10^{-1} = 10^{-9} = 1 \text{ nF} = 0.001 \mu\text{F}$ 

 $10^{-9} = 1 \text{ nF} = 0.001 \ \mu\text{F}$ 

The voltage drop of ~ 100 mV will cause a threshold shift in the comparator. This threshold shift will be reduced by the power supply rejection ratio, (PSRR). The PSRR which is applicable here is not the DC value of PSRR (~ 80 dB), but a transient PSRR which will be usually about 20 dB-40 dB, depending on the circuit and the speed of the transient. This will result in an effective threshold shift of about 1 mV to 10 mV.

For precision and level sensing circuits, it is generally a good goal to reduce the voltage delta on the power supply to a value equal to or less than the hysteresis of the comparator circuit. If the above circuit was to be used with 50 mV of hysteresis, it would be reasonable to increase the bypass capacitor to 0.01  $\mu$ F to reduce the voltage delta to 10 mV. Larger values may be useful for obtaining more accurate and consistent switching.

Note that the switching current of the comparator can spread to other parts of the board as noise. The bypass capacitor reduces this noise. For low noise systems this may be reason to make the capacitor larger.

For non-precision circuits, such as using a comparator to determine if a push-button switch is on or off, it is often cheaper and easier to use a larger value of hysteresis and a small value or bypass capacitance. The low shoot-through current of the LMC7211 can allow the use of smaller and less expensive bypass capacitors in non-critical circuits.

# 4.0 Output Short Circuit Current

The LMC7211 has short circuit protection of 40 mA. However, it is not designed to withstand continuous short circuits, transient voltage or current spikes, or shorts to any voltage beyond the supplies. A resistor in series with the output should reduce the effect of shorts. For outputs which send signals off PC boards additional protection devices, such as diodes to the supply rails, and varistors may be used.


#### 5.0 Hysteresis

If the input signal is very slow or very noisy, the comparator output might trip several times as the input signal passes through the threshold. Using positive feedback to add hysteresis to the switching can reduce or eliminate this problem. The positive feedback can be added by a high value resistor (R<sub>F</sub>). This will result in two switching thresholds, one for increasing signals and one for decreasing signals. A capacitor can be added across R<sub>F</sub> to increase the switching speed and provide more short term hysteresis. This can result in greater noise immunity for the circuit.

See Figures 4, 5 and 6.


#### Application Information (Continued)

Note that very heavy loading of the comparator output, such as LED drive or bipolar logic gates, will change the output voltage and shift the voltage thresholds.



### 6.0 Input Protection

If input signals are like to exceed the common mode range of the LMC7211, or it is likely that signals may be present when power is off, damage to the LMC7211 may occur. Large value (100 k $\Omega$  to M $\Omega$ ) input resistors may reduce the likelihood of damage by limiting the input currents. Since the LMC7211 has very low input leakage currents, the effect on accuracy will be small. Additional protection may require the use of diodes, as shown in *Figure 7*. Note that diode leakage current may affect accuracy during normal operation. The R-C time constant of R<sub>IN</sub> and the diode capacitance may also slow response time.



#### 7.0 Layout Considerations

The LMC7211 is not an especially fast comparator, so high speed design practices are not required. The LMC7211 is capable of operating with very high impedance inputs, so precautions should be taken to reduce noise pickup with high impedance (~ 100 k $\Omega$  and greater) designs and in electrically noisy environments.

Keeping high value resistors close to the LMC7211 and minimizing the size of the input nodes is a good practice. With multilayer designs, try to avoid long loops which could act as inductors (coils). Sensors which are not close to the comparator may need twisted pair or shielded connections to reduce noise.

# 8.0 Open Drain Output, Dual Versions

The LMC7221 is a comparator similar to the LMC7211, but with an open drain output which allows the output voltage to be different (higher or lower) than the supply voltage. The open drain output is like the open collector output of a logic gate. This makes the LMC7221 very useful for mixed voltage systems. Many systems will have different voltages for the analog and microprocessor sections. Please see the LMC7221 datasheet for details.

The performance of the LMC7211 is available in dual devices. Please see the LMC6762 datasheet for details on a dual push-pull output device. For a dual device with open drain outputs, please see the LMC6772 datasheet.

#### Application Information (Continued)

#### Rail-to-Rail Input Low Power Comparators-

LMC7211	Tiny, SOT23-5, DIP	Single
LMC6762	SO-8, DIP	Dual

#### **Open Drain Output**

LMC7221	in an	Tiny, SOT23-5, DIP			Single
LMC6772	h 1 1 1	SO-8, DIP		1,	Dual

# 9.0 Additional SOT23-5 Tiny Devices


National Semiconductor has additional parts available in the space saving SOT23 Tiny package, including amplifiers, voltage references, and voltage regulators. These devices include—

- LMC7101 1 MHz gain-bandwidth rail-to-rail input and out-
- put amplifier—high input impedance and high gain 700  $\mu$ A typical current 2.7V, 3V, 5V and 15V specifications.
- LMC7111 Low power 50 kHz gain-bandwidth rail-to-rail input and output amplifier with 25 μA typical current specified at 2.7V, 3.0V, 3.3V, 5V and 10V.
- $\label{eq:LM7131} \begin{array}{c} \mbox{Tiny Video amp with 70 MHz gain bandwidth 3V,} \\ \mbox{5V and } \pm 5V \mbox{ specifications.} \end{array}$
- LP2980 Micropower SOT 50 mA Ultra Low-Dropout Regulator.
- LM4040 Precision micropower shunt voltage reference. Fixed voltages of 2.500V, 4.096V, 5.000V, 8.192V and 10.000V.
- LM4041 Precision micropower shut voltage reference 1.225V and adjustable.

Contact your National Semiconductor representative for the latest information.

#### **10.0 Spice Macromodel**

A Spice Macromodel is available for the LMC7211 comparator on the National Semiconductor Amplifier Macromodel disk. Contact your National Semiconductor representative to obtain the latest version.



 8 mm						0.331 + 0.059/-0.000 8.40 + 1.50/-0.00		
Tape Size	Α	в	С	D	N	W1	W2	W3


LMC7211

# **SOT-23-5 Tape and Reel Specification**

#### TAPE FORMAT

Tape Section	# Cavities	Cavity Status	Cover Tape Status
Leader	0 (min)	Empty	Sealed
(Start End)	75 (min)	Empty	Sealed
Carrier	3000	Filled	Sealed
	250	Filled	Sealed
Trailer	125 (min)	Empty	Sealed
(Hub End)	0 (min)	Empty	Sealed

#### TAPE DIMENSIONS



	8 mm	0.130 (3.3)	0.124 (3.15)	0.130 (3.3)	0.126 (3.2)	0.138 ± 0.002 (3.5 ± 0.05)	0.055 ± 0.004 (1.4 ± 0.11)	0.157 (4)	0.315 ±0.012 (8 ± 0.3)
Į	Tape Size	DIM A	DIM Ao	DIM B	DIM Bo	DIM F	DIM Ko	DIM P1	DIMW

National Semiconductor

# LMC6482 CMOS Dual Rail-To-Rail Input and Output Operational Amplifier

#### **General Description**

The LMC6482 provides a common-mode range that extends to both supply rails. This rail-to-rail performance combined with excellent accuracy, due to a high CMRR, makes it unique among rail-to-rail input amplifiers.

It is ideal for systems, such as data acquisition, that require a large input signal range. The LMC6482 is also an excellent upgrade for circuits using limited common-mode range amplifiers such as the TLC272 and TLC277.

Maximum dynamic signal range is assured in low voltage and single supply systems by the LMC6482's rail-to-rail output swing. The LMC6482's rail-to-rail output swing is guaranteed for loads down to  $600\Omega$ .

Guaranteed low voltage characteristics and low power dissipation make the LMC6482 especially well-suited for batteryoperated systems.

See the LMC6484 data sheet for a Quad CMOS operational amplifier with these same features.

Features (Typical unless otherwise noted)


- Rail-to-Rail Input Common-Mode Voltage Range (Guaranteed Over Temperature)
- Rail-to-Rail Output Swing (within 20 mV of supply rail, 100 kΩ load)
- Guaranteed 3V, 5V and 15V Performance
- Excellent CMRR and PSRR 82 dB
- Ultra Low Input Current 20 fA
- High Voltage Gain ( $R_L = 500 \text{ k}\Omega$ ) 130 dB

Specified for 2 kΩ and 600Ω loads


#### **Applications**


- Data Acquisition Systems
- Transducer Amplifiers
- Hand-held Analytic Instruments
- Medical Instrumentation
- Active Filter, Peak Detector, Sample and Hold, pH Meter, Current Source
- Improved Replacement for TLC272, TLC277


# **3V Single Supply Buffer Circuit**



# **Connection Diagram**







# Ordering Information

	Temperatu				
Package	Military -55°C to + 125°C	Industrial -40°C to +85°C	NSC Drawing	Transport Media	
8-Pin Molded DIP	LMC6482MN	LMC6482AIN LMC6482IN	N08E	Rail	
8-pin Small Outline		LMC6482AIM LMC6482IM	MOBA	Rail Tape and Ree	
8-pin Ceramic DIP	LMC6482AMJ/883		JOBA	Rail	

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	1.5 kV
Differential Input Voltage	± Supply Voltage
Voltage at Input/Output Pin	(V <sup>+</sup> ) +0.3V, (V <sup>−</sup> ) −0.3V
Supply Voltage (V+ - V-)	16V
Current at Input Pin (Note 12)	±5 mA
Current at Output Pin (Notes 3, 8)	±30 mA
Current at Power Supply Pin	40 mA
Lead Temperature (Soldering, 10	sec.) 260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature (Note 4)	150°C

#### Operating Ratings (Note 1)

Supply Voltage	3.0V ≤ V+ ≤ 15.5V
Junction Temperature Range	e de la companya de l
LMC6482AM	–55°C ≤ T」≤ +125°C
LMC6482AI, LMC6482I	−40°C ≤ T <sub>J</sub> ≤ +85°C
Thermal Resistance ( $\theta_{JA}$ )	
N Package, 8-Pin Molded DIP	90°C/W
M Package, 8-Pin Surface Mount	155°C/W

#### **DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_0 = V^+/2$  and  $R_L > 1M$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conc	litions	Typ (Note 5)	LMC6482AI Limit (Note 6)	LMC64821 Limit (Note 6)	LMC6482M Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage			0.11	0.750 <b>1.35</b>	3.0 <b>3.7</b>	3.0 <b>3.8</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift			1.0				μV/ºC
IB	Input Current	(Note 13)		0.02	4.0	4.0	10.0	pA max
los	Input Offset Current	(Note 13)		0.01	2.0	2.0	5.0	pA max
C <sub>IN</sub>	Common-Mode Input Capacitance			3				pF
R <sub>IN</sub>	Input Resistance			>10				TeraΩ
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 15.0V$ $V^+ = 15V$ $0V \le V_{CM} \le 5.0V$ $V^+ = 5V$		82	70 <b>67</b>	65 <b>62</b>	65 <b>60</b>	dB
				82	70 67	65 <b>62</b>	65 • <b>60</b>	min
+PSRR	Positive Power Supply Rejection Ratio	$5V \le V^+ \le 15V, V^- = 0V$ $V_O = 2.5V$		82	70 <b>67</b>	65 <b>62</b>	65 60	dB min
-PSRR	Negative Power Supply Rejection Ratio	$-5V \le V^{-} \le -$ $V_{0} = -2.5V$	15V, V <sup>+</sup> = 0V	82	70 <b>67</b>	65 <b>62</b>	65 60	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 5V$ and 15 For CMRR $\ge 50$		V <sup>-</sup> - 0.3	- 0.25 <b>0</b>	- 0.25 <b>0</b>	0.25 <b>0</b>	V max
				V+ + 0.3V	V+ + 0.25 V+	V+ + 0.25 V+	V <sup>+</sup> + 0.25 V <sup>+</sup>	V min
Av	Large Signal Voltage Gain	R <sub>L</sub> = 2 kΩ (Notes 7, 13)	Sourcing	666	140 <b>84</b>	120 <b>72</b>	120 <b>60</b>	V/mV min
			Sinking	75	35 <b>20</b>	35 <b>20</b>	35 <b>18</b>	V/mV min
		R <sub>L</sub> = 600Ω (Notes 7, 13)	Sourcing	300	80 <b>48</b>	50 <b>30</b>	50 <b>25</b>	V/mV min
			Sinking	35	20 <b>13</b>	15 <b>10</b>	15 8	V/mV min

LMC6482

. ...

LMC6482

**DC Electrical Characteristics** (Continued) Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C, V<sup>+</sup> = 5V, V<sup>-</sup> **Boldface** limits apply at the temperature extremes. = 0V,  $V_{CM} = V_0 = V^+/2$  and  $R_L > 1M$ .

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6482AI Limit (Note 6)	LMC6482I Limit (Note 6)	LMC6482M Limit (Note 6)	Units
V <sub>O</sub>	Output Swing	$V^+ = 5V$ R <sub>L</sub> = 2 k $\Omega$ to V <sup>+</sup> /2	4.9	4.8 <b>4.7</b>	4.8 <b>4.7</b>	4.8 <b>4.7</b>	V min
		0.1	0.18 <b>0.24</b>	0.18 <b>0.24</b>	0.18 <b>0.24</b>	V max	
	$V^+ = 5V$ R <sub>L</sub> = 600 $\Omega$ to V+/2	4.7	4.5 <b>4.24</b>	4.5 <b>4.24</b>	4.5 <b>4.24</b>	V min	
		0.3	0.5 <b>0.65</b>	0.5 <b>0.65</b>	0.5 <b>0.65</b>	V max	
		$V^+ = 15V$ R <sub>L</sub> = 2 k $\Omega$ to V <sup>+</sup> /2	14.7	14.4 <b>14.2</b>	14.4 <b>14.2</b>	14.4 <b>14.2</b>	V min
•••			0.16	0.32 <b>0.45</b>	0.32 <b>0.45</b>	0.32 <b>0.45</b>	V max
		$V^+ = 15V$ R <sub>L</sub> = 600 $\Omega$ to V <sup>+</sup> /2	14.1	13.4 <b>13.0</b>	13.4 <b>13.0</b>	13.4 <b>13.0</b>	V min
			0.5	1.0 <b>1.3</b>	1.0 <b>1.3</b>	1.0 <b>1.3</b>	V max
lsc	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V	20	16 <b>12</b>	16 <b>12</b>	16 <b>10</b>	mA min
	V+ = 5V	Sinking, V <sub>O</sub> = 5V	15	11 <b>9.5</b>	11 <b>9.5</b>	11 . <b>8.0</b>	mA min
Isc	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V	30	28 <b>22</b>	28 <b>22</b>	28 <b>20</b>	mA min
	V+ = 15V	Sinking, V <sub>O</sub> = 12V (Note 8)	30	30 24	30 <b>24</b>	30 22	mA min
Is	Supply Current	Both Amplifiers $V^+ = +5V, V_0 = V^+/2$	1.0	1.4 <b>1.8</b>	1.4 <b>1.8</b>	1.4 <b>1.9</b>	mA max
	Both Amplifiers $V^+ = 15V, V_0 = V^+/2$	1.3	1.6 <b>1.9</b>	1.6 <b>1.9</b>	1.6 <b>2.0</b>	mA max	

**AC Electrical Characteristics** Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$ , and  $R_L > 1M$ . **Boldface** limits apply at the temperature extremes.

MC6482	1
1C6482	2
C6482	
6482	0
482	Ő.
82	4
Ň	8
	Ň

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6482AI Limit (Note 6)	LMC6482I Limit (Note 6)	LMC6482M Limit (Note 6)	Units
SR	Slew Rate	(Note 9)	1.3	1.0 <b>0.7</b>	0.9 <b>0.63</b>	0.9 <b>0.54</b>	V/μs min
GBW	Gain-Bandwidth Product	V <sup>+</sup> = 15V	1.5				MHz
φm	Phase Margin		50				Deg
Gm	Gain Margin		15				dB
	Amp-to-Amp Isolation	(Note 10)	150				dB
en	Input-Referred Voltage Noise	F = 1  kHz $V_{cm} = 1 \text{V}$	37				nV/√Hz
in	Input-Referred Current Noise	F = 1 kHz	0.03				pA/√Hz
T.H.D.	Total Harmonic Distortion	$\label{eq:F} \begin{split} F &= 10 \text{ kHz}, A_V = -2 \\ R_L &= 10 \text{ k}\Omega, V_O = 4.1 \text{ V}_{PP} \end{split}$	0.01				%
			0.01				%

MC6482

## DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_I = 25^{\circ}C$ ,  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_I > 1M$ .

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6482AI Limit (Note 6)	LMC6482i Limit (Note 6)	LMC6482M Limit (Note 6)	Units
Vos	Input Offset Voltage		0.9	2.0 <b>2.7</b>	3.0 <b>3.7</b>	3.0 <b>3.8</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		2.0			an a	μV/ºC
IB	Input Bias Current		0.02				pА
los	Input Offset Current		0.01			· · · ·	pА
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 3V$	74	64	60	60	dB min
PSRR	Power Supply Rejection Ratio	$3V \le V^+ \le 15V, V^- = 0V$	80	68	60	60	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	For CMRR ≥ 50 dB	V <sup>-</sup> −0.25	0	0	0	V max
κ.			V <sup>+</sup> + 0.25	V+	V+	V+	V min
Vo	Output Swing	$R_L = 2 k\Omega$ to V <sup>+</sup> /2	2.8				v
	н 11		0.2				V
	$R_L = 600\Omega$ to V <sup>+</sup> /2	2.7	2.5	2.5	2.5	V min	
		0.37	0.6	0.6	0.6	V max	
Is	Supply Current	Both Amplifiers	0.825	1.2 <b>1.5</b>	1.2 <b>1.5</b>	1.2 <b>1.6</b>	mA max

## **AC Electrical Characteristics**

Unless otherwise specified, V^+ = 3V, V^- = 0V, V\_{CM} = V\_O = V^+/2, and R\_L > 1M.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6482AI Limit (Note 6)	LMC6482I Limit (Note 6)	LMC6482M Limit (Note 6)	Units
SR	Slew Rate	(Note 11)	0.9				V/µs
GBW	Gain-Bandwidth Product		1.0				MHz
T.H.D.	Total Harmonic Distortion	$F = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 2 \text{ V}_{PP}$	0.01				%

Note 1: Absolute Maximum Ratings indicate limts beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 kΩ in series with 100 pF. All pins rated per method 3015.6 of MIL-STD-883. This is a Class 1 device rating.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V<sup>+</sup> = 15V, V<sub>CM</sub> = 7.5V and R<sub>L</sub> connected to 7.5V. For Sourcing tests, 7.5V  $\leq$  V<sub>0</sub>  $\leq$  11.5V. For Sinking tests, 3.5V  $\leq$  V<sub>0</sub>  $\leq$  7.5V.

Note 8: Do not short circuit output to V<sup>+</sup>, when V<sup>+</sup> is greater than 13V or reliability will be adversely affected.

Note 9: V<sup>+</sup> = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of either the positive or negative slew rates.


Note 10: Input referred, V<sup>+</sup> = 15V and R<sub>L</sub> = 100 k $\Omega$  connected to 7.5V. Each amp excited in turn with 1 kHz to produce V<sub>O</sub> = 12 V<sub>PP</sub>.

Note 11: Connected as voltage Follower with 2V step input. Number specified is the slower of either the positive or negative slew rates.

Note 12: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

Note 13: Guaranteed limits are dictated by tester limitations and not device performance. Actual performance is reflected in the typical value. Note 14: For guaranteed Military Temperature parameters see RETS6482X.

# Typical Performance Characteristics $V_S = +15V$ , Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified




LMC6482

6

TL/H/11713-5





= 5 kΩ

10.0

 $R_{\rm L} = 5 \, k\Omega$ 

10k 100k

 $V_S = \pm 2.5V$ 

= ±1.51

1.5

TL/H/11713-6

1 2

٧s


F = 10 kHz = 5 kΩ

R


LMC6482

6-54


# $\label{eq:starses} \begin{array}{l} \mbox{Typical Performance Characteristics} \\ \mbox{V}_S = +15 \mbox{V}, \mbox{Single Supply}, \mbox{T}_A = 25^{\circ} \mbox{C unless otherwise specified (Continued)} \end{array}$



# Typical Performance Characteristics $V_S = +15V$ , Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified (Continued)



### Non-Inverting Small Signal Pulse Response



TIME (1 µs/DIV)


**Inverting Large** Signal Pulse Response (v/d/v1) = +125°C T<sub>A</sub> = 2 kΩ 1 /1 ١ĩ ١Ŷ

INPUT SIGNAL

OUTPUT SIGNAL


TIME (1µs/DIV)

**Inverting Small Signal** Pulse Response




TIME (1 µs/DIV)

Stability vs **Capacitive Load** 10000



Typical Performance Characteristics  $V_S = +15V$ , Single Supply,  $T_A = 25^{\circ}C$  unless otherwise specified (Continued)



LMC6482

6

## Application Information 1.0 Amplifier Topology

The LMC6482 incorporates specially designed wide-compliance range current mirrors and the body effect to extend input common mode range to each supply rail. Complementary paralleled differential input stages, like the type used in other CMOS and bipolar rail-to-rail input amplifiers, were not used because of their inherent accuracy problems due to CMRR, cross-over distortion, and open-loop gain variation.

The LMC6482's input stage design is complemented by an output stage capable of rail-to-rail output swing even when driving a large load. Rail-to-rail output swing is obtained by taking the output directly from the internal integrator instead of an output buffer stage.

## 2.0 Input Common-Mode Voltage Range

Unlike Bi-FET amplifier designs, the LMC6482 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.






FIGURE 1. An Input Voltage Signal Exceeds the LMC6482 Power Supply Voltages with No Output Phase Inversion


The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins possibly affecting reliability.



TL/H/11713-39



Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor (R<sub>I</sub>) as shown in *Figure 3*.



TL/H/11713-11

FIGURE 3. R<sub>I</sub> Input Current Protection for Voltages Exceeding the Supply Voltages


## 3.0 Rail-To-Rail Output

The approximated output resistance of the LMC6482 is 180 $\Omega$  sourcing and 130 $\Omega$  sinking at Vs = 3V and 110 $\Omega$  sourcing and 80 $\Omega$  sinking at Vs = 5V. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

## 4.0 Capacitive Load Tolerance

The LMC6482 can typically directly drive a 100 pF load with  $V_S=15V$  at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. This simple technique is useful for isolating the capacitive inputs of multiplexers and A/D converters.



TL/H/11713-17

FIGURE 4. Resistive Isolation of a 330 pF Capacitive Load

## Application Information (Continued)





FIGURE 5. Pulse Response of

### the LMC6482 Circuit in Figure 4

Improved frequency response is achieved by indirectly driving capacitive loads, as shown in *Figure 6*.



### FIGURE 6. LMC6482 Noninverting Amplifier, Compensated to Handle a 330 pF Capacitive Load

R1 and C1 serve to counteract the loss of phase margin by feeding forward the high frequency component of the output signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 are experimentally determined for the desired pulse response. The resulting pulse response can be seen in *Figure 7*.





FIGURE 7. Pulse Response of LMC6482 Circuit in *Figure 6* 

# 5.0 Compensating for Input Capacitance

It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC6482. Large feedback resistors can react with small values of input capacitance due to transducers, photodiodes, and circuits board parasitics to reduce phase margins.



-//11713-19

### FIGURE 8. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 8*),  $C_{f_1}$  is first estimated by:

$$\frac{1}{2\pi R_1 C_{\rm IN}} \ge \frac{1}{2\pi R_2 C_{\rm f}}$$
  
or

### $R_1 C_{IN} \le R_2 C_f$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a bread-board, so the actual optimum value for  $C_f$  may be different. The values of  $C_f$  should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

## Application Information (Continued) 6.0 Printed-Circuit-Board Layout for High-Impedance Work

It is generally recognized that any circuit which must operrate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low input current of the LMC6482, typically less than 20 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even through it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LM6482's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in Figure 9. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 250 times degradation from the LMC6482's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 10<sup>11</sup> Ω would cause only 0.05 pA of leakage current. See Figures 10a, 10b, 10c for typical connections of guard rings for standard op-amp configurations.




FIGURE 9. Example of Guard Ring in P.C. Board Layout





FIGURE 10. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 11*.



## Application Information (Continued) 7.0 Offset Voltage Adjustment

Offset voltage adjustment circuits are illustrated in *Figure 12* and *13*. Large value resistances and potentiometers are used to reduce power consumption while providing typically  $\pm 2.5$  mV of adjustment range, referred to the input, for both configurations with V<sub>S</sub> =  $\pm 5$ V.





FIGURE 12. Inverting Configuration Offset Voltage Adjustment






## 8.0 Upgrading Applications

The LMC6484 quads and LMC6482 duals have industry standard pin outs to retrofit existing applications. System performance can be greatly increased by the LMC6482's features. The key benefit of designing in the LMC6482 is increased linear signal range. Most op-amps have limited input common mode ranges. Signals that exceed this range generate a non-linear output response that persists long after the input signal returns to the common mode range.

Linear signal range is vital in applications such as filters where signal peaking can exceed input common mode ranges resulting in output phase inverison or severe distortion.

## 9.0 Data Acquisition Systems

Low power, single supply data acquisition system solutions are provided by buffering the ADC12038 with the LMC6482 (*Figure 14*). Capable of using the full supply range, the LMC6482 does not require input signals to be scaled down to meet limited common mode voltage ranges. The LMC4282 CMRR of 82 dB maintains integral linearity of a 12-bit data acquisition system to  $\pm 0.325$  LSB. Other rail-torail input amplifiers with only 50 dB of CMRR will degrade the accuracy of the data acquisition system to only 8 bits.



6

## Application Information (Continued)

## **10.0 Instrumentation Circuits**

The LMC6482 has the high input impedance, large common-mode range and high CMRR needed for designing instrumentation circuits. Instrumentation circuits designed with the LMC6482 can reject a larger range of commonmode signals than most in-amps. This makes instrumentation circuits designed with the LMC6482 an excellent choice of noisy or industrial environments. Other applications that benefit from these features include analytic medical instruments, magnetic field detectors, gas detectors, and siliconbased tranducers.

A small valued potentiometer is used in series with  $R_g$  to set the differential gain of the 3 op-amp instrumentation circuit in *Figure 15*. This combination is used instead of one large valued potentiometer to increase gain trim accuracy and reduce error due to vibration.




FIGURE 15. Low Power 3 Op-Amp Instrumentation Amplifier

A 2 op-amp instrumentation amplifier designed for a gain of 100 is shown in *Figure 16*. Low sensitivity trimming is made for offset voltage, CMRR and gain. Low cost and low power consumption are the main advantages of this two op-amp circuit.

Higher frequency and larger common-mode range applications are best facilitated by a three op-amp instrumentation amplifier.

TL/H/11713-30




FIGURE 16. Low-Power Two-Op-Amp Instrumentation Amplifier

## Application Information (Continued) 11.0 Spice Macromodel

A spice macromodel is available for the LMC6482. This model includes accurate simulation of:

- Input common-mode voltage range
- Frequency and transient response
- · GBW dependence on loading conditions
- · Quiescent and dynamic supply current
- · Output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk.

## **Typical Single-Supply Applications**




FIGURE 17. Half-Wave Rectifier with Input Current Protection (RI)




FIGURE 17A. Half-Wave Rectifier Waveform

The circuit in *Figure 17* uses a single supply to half wave rectify a sinusoid centered about ground.  $R_{\rm I}$  limits current into the amplifier caused by the input voltage exceeding the supply voltage. Full wave rectification is provided by the circuit in *Figure 18*.




FIGURE 18. Full Wave Rectifier with Input Current Protection (RI)




FIGURE 18A. Full Wave Rectifier Waveform





FIGURE 19. Large Compliance Range Current Source

...

## **Typical Single-Supply Applications**



TL/H/11713-36






FIGURE 21. Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range

In *Figure 21* dielectric absorption and leakage is minimized by using a polystyrene or polyethylene hold capacitor. The droop rate is primarily determined by the value of C<sub>H</sub> and diode leakage current. The ultra-low input current of the LMC6482 has a negligible effect on droop.





FIGURE 22. Rail-to-Rail Sample and Hold

The LMC6482's high CMRR (82 dB) allows excellent accuracy throughout the circuit's rail-to-rail dynamic capture range.




TL/H/11713-27

TL/H/11713-38

### FIGURE 23. Rail-to-Rail Single Supply Low Pass Filter

The low pass filter circuit in *Figure 23* can be used as an anti-aliasing filter with the same voltage supply as the A/D converter. Filter designs can also take advantage of the LMC6482 ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board space and cost less.

82 dB



## LMC6484 CMOS Quad **Rail-to-Rail Input** and Output Operational Amplifier

## **General Description**

The LMC6484 provides a common-mode range that extends to both supply rails. This rail-to-rail performance combined with excellent accuracy, due to a high CMRR, makes it unique among rail-to-rail input amplifiers.

It is ideal for systems, such as data acquisition, that require a large input signal range. The LMC6484 is also an excellent upgrade for circuits using limited common-mode range amplifiers such as the TLC274 and TLC279.

Maximum dynamic signal range is assured in low voltage and single supply systems by the LMC6484's rail-to-rail output swing. The LMC6484's rail-to-rail output swing is guaranteed for loads down to 600 Ω.

Guaranteed low voltage characteristics and low power dissipation make the LMC6484 especially well-suited for batteryoperated systems.


### See the LMC6482 data sheet for a Dual CMOS operational amplifier with these same features.

Features (Typical unless otherwise noted)


- Rail-to-Rail Input Common-Mode Voltage Range (Guaranteed Over Temperature)
- Rail-to-Rail Output Swing (within 20 mV of supply rail, 100 kΩ load)
- Guaranteed 3V, 5V and 15V Performance ٧
- Excellent CMRR and PSRR
- Ultra Low Input Current 20 fA 130 dB
- **a** High Voltage Gain ( $R_1 = 500 \text{ k}\Omega$ )
- Specified for 2 kΩ and 600Ω loads

## Applications

- Data Acquisition Systems
- Transducer Amplifiers
- Hand-held Analytic Instruments
- Medical Instrumentation
- Active Filter, Peak Detector, Sample and Hold, pH Meter, Current Source
- Improved Replacement for TLC274, TLC279




## **Connection Diagram**



# 0.1 µF Vour TL/H/11714-2

+3V C



Ordering Information

	Temperatu	NSC	Transport	
Package	Military Industrial -55°C to +125°C -40°C to +85°C		Drawing	Media
14-pin Molded DIP	LMC6484MN	LMC6484AIN LMC6484IN	N14A	Rail
14-pin Small Outline		LMC6484AIM LMC6484IM	M14A	Rail Tape and Reel
14-pin Ceramic DIP	LMC6484AMJ/883		J14A	Rail

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2.0 kV
Differential Input Voltage	$\pm$ Supply Voltage
Voltage at Input/Output Pin	(V <sup>+</sup> ) + 0.3V, (V <sup>−</sup> ) − 0.3V
Supply Voltage (V $+ - V^-$ )	16V
Current at Input Pin (Note 12)	±5 mA
Current at Output Pin (Notes 3, 8	3) ± 30 mA
Current at Power Supply Pin	40 mA
Lead Temp. (Soldering, 10 sec.)	260°C

Storage Temperature Range Junction Temperature (Note 4)	−65°C to +150°C 150°C
<b>Operating Ratings</b> (N	ote 1)
Supply Voltage	$3.0V \le V^+ \le 15.5V$
Junction Temperature Range LMC6484AM LMC6484AI, LMC6484I	−55°C ≤ T <sub>J</sub> ≤ +125°C −40°C ≤ T <sub>J</sub> ≤ +85°C
Thermal Resistance (θ <sub>JA</sub> ) N Package, 14-Pin Molded DIP M Package, 14-Pin Surface Μοι	70°C/W 110°C/W

## **DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1M$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Condition	S	Typ (Note 5)	LMC6484AI Limit (Note 6)	LMC64841 Limit (Note 6)	LMC6484M Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage	-		0.110	0.750 <b>1.35</b>	3.0 <b>3.7</b>	3.0 <b>3.8</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift			1.0				μV/°C
l <sub>B</sub>	Input Current	(Note 13)		0.02	4.0	4.0	100	pA max
los	Input Offset Current	(Note 13)		0.01	2.0	2.0	50	pA max
C <sub>IN</sub>	Common-Mode Input Capacitance			3				pF
R <sub>IN</sub>	Input Resistance			>10				Tera $\Omega$
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 15.0V$ $V^+ = 15V$	',	82	70 <b>67</b>	65 <b>62</b>	65 <b>60</b>	dB
		$0V \le V_{CM} \le 5.0V$ $V^+ = 5V$		82	70 67	65 <b>62</b>	65 60	min
+PSRR	Positive Power Supply Rejection Ratio	$5V \le V^+ \le 15V,$ $V^- = 0V, V_0 = 2.$	5V	82	70 <b>67</b>	65 <b>62</b>	65 60	dB min
-PSRR	Negative Power Supply Rejection Ratio	$-5V \le V^{-} \le -15$ V <sup>+</sup> = 0V, V <sub>O</sub> = -		82	70 6 <b>7</b>	65 <b>62</b>	65 <b>60</b>	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	$V^+ = 5V \text{ and } 15V$ For CMRR $\ge 50 \text{ dE}$		V~ - 0.3	-0.25 <b>0</b>	-0.25 <b>0</b>	-0.25 <b>0</b>	V max
				V <sup>+</sup> + 0.3	V <sup>+</sup> + 0.25 V <sup>+</sup>	V <sup>+</sup> + 0.25 V <sup>+</sup>	V+ + 0.25 V+	V min
Av	Large Signal Voltage Gain	$R_{L} = 2k\Omega$ (Notes 7, 13)	Sourcing	666	140 <b>84</b>	120 <b>72</b>	120 <b>60</b>	V/mV min
			Sinking	75	35 20	35 <b>20</b>	35 <b>18</b>	V/mV min
		R <sub>L</sub> = 600Ω (Notes 7, 13)	Sourcing	300	80 <b>48</b>	50 <b>30</b>	50 <b>25</b>	V/mV min
			Sinking	35	20 <b>13</b>	15 <b>10</b>	15 8	V/mV min

## **DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1M$ . Boldface limits apply at the temperature extremes. (Continued)

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6484AI Limit (Note 6)	LMC6484I Limit (Note 6)	LMC6484M Limit (Note 6)	Units
Vo	Output Swing	$V^+ = 5V$ R <sub>L</sub> = 2 k $\Omega$ to V <sup>+</sup> /2	4.9	4.8 <b>4.7</b>	4.8 <b>4.7</b>	4.8 <b>4.7</b>	V min
			0.1	0.18 <b>0.24</b>	0.18 <b>0.24</b>	0.18 <b>0.24</b>	V max
		$V^+ = 5V$ R <sub>L</sub> = 600 $\Omega$ to V <sup>+</sup> /2	4.7	4.5 <b>4.24</b>	4.5 <b>4.24</b>	4.5 <b>4.24</b>	V min
			0.3	0.5 <b>0.65</b>	0.5 <b>0.65</b>	0.5 <b>0.65</b>	V max
		$V^+ = 15V$ R <sub>L</sub> = 2 kΩ to V <sup>+</sup> /2	14.7	14.4 <b>14.2</b>	14.4 <b>14.2</b>	14.4 <b>14.2</b>	V min
			0.16	0.32 <b>0.45</b>	0.32 <b>0.45</b>	0.32 <b>0.45</b>	V max
		$V^+ = 15V$ $R_L = 600\Omega$ to V <sup>+</sup> /2	14.1	13.4 <b>13.0</b>	13.4 <b>13.0</b>	13.4 <b>13.0</b>	V min
			0.5	1.0 <b>1.3</b>	1.0 <b>1.3</b>	1.0 <b>1.3</b>	V max
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V	20	16 <b>12</b>	16 <b>12</b>	16 <b>10</b>	mA min
	V+ = 5V	Sinking, $V_{O} = 5V$	15	11 9.5	11 <b>9.5</b>	11 <b>8.0</b>	mA min
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, $V_{O} = 0V$	30	28 <b>22</b>	28 <b>22</b>	28 20	mA min
	V <sup>+</sup> = 15V	Sinking, V <sub>O</sub> = 12V (Note 8)	30	30 24	30 24	30 22	mA min
IS	Supply Current	All Four Amplifiers $V^+ = +5V, V_0 = V^+/2$	2.0	2.8 <b>3.6</b>	2.8 <b>3.6</b>	2.8 <b>3.8</b>	mA max
		All Four Amplifiers $V^+ = +15V$ , $V_0 = V^+/2$	2.6	3.0 <b>3.8</b>	3.0 <b>3.8</b>	3.0 <b>4.0</b>	mA max

## **AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1M$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6484A Limit (Note 6)	LMC6484I Limit (Note 6)	LMC6484M Limit (Note 6)	Units
SR	Slew Rate	(Note 9)	1.3	1.0 <b>0.7</b>	0.9 <b>0.63</b>	0.9 <b>0.54</b>	V/μs min
GBW	Gain-Bandwidth Product	V <sup>+</sup> = 15V	1.5				MHz
φm	Phase Margin		50				Deg
Gm	Gain Margin		15				dB
	Amp-to-Amp Isolation	(Note 10)	150				dB
en	Input-Referred Voltage Noise	f = 1  kHz V <sub>CM</sub> = 1V	37			r	nV/√Hz
in	Input-Referred Current Noise	f = 1 kHz	0.03				pA/√Hz
T.H.D.	Total Harmonic Distortion	$      f = 1 \text{ kHz}, A_V = -2 \\ R_L = 10 \text{ k}\Omega, V_O = 4.1 \text{ V}_{PP} $	0.01				%.
		$      f = 10 \text{ kHz}, A_V = -2 \\ R_L = 10 \text{ k}\Omega, V_O = 8.5 \text{ V}_{PP} \\ V^+ = 10 \text{ V} $	0.01				%

LMC6484

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6484AI Limit (Note 6)	LMC64841 Limit (Note 6)	LMC6484M Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		0.9	2.0 <b>2.7</b>	3.0 <b>3.7</b>	3.0 <b>3.8</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		2.0				μV/°C
l <sub>B</sub>	Input Bias Current		0.02				pА
los	Input Offset Current		0.01				pА
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 3V$	74	64	60	60	dB min
PSRR	Power Supply Rejection Ratio	$3V \le V^+ \le 15V, V^- = 0V$	80	68	60	60	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	For CMRR $\geq 50 \text{ dB}$	V <sup>-</sup> - 0.25	0	0	0	V max
			V+ + 0.25	V+	V+	V+	V min
Vo <sup>1</sup>	Output Swing	$R_L = 2 k\Omega \text{ to V}^+/2$	2.8				v
			0.2				V

## **AC Electrical Characteristics**

Supply Current

ls

Unless otherwise specified, V<sup>+</sup> = 3V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1M

 $R_{L} = 600\Omega \text{ to V}^{+}/2$ 

All Four Amplifiers

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6484AI Limit (Note 6)	LMC6484i Limit (Note 6)	LMC6484M Limit (Note 6)	Units
SR	Slew Rate	(Note 11)	0.9				V/µs
GBW	Gain-Bandwidth Product		1.0				MHz
T.H.D.	Total Harmonic Distortion	$f = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 2 \text{ V}_{PP}$	0.01				%

2.7

0.37

1.65

2.5

0.6

2.5

3.0

2.5

0.6

2.5

3.0

v

min V

max

mA

max

2.5

0.6

2.5

3.2

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is Intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 kΩ in series with 100 pF. All pins rated per method 3015.6 of MIL-STD-883. This is a class 2 device rating.

Note 3: Applies to both single supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V<sup>+</sup> = 15V, V<sub>CM</sub> = 7.5V and R<sub>L</sub> connected to 7.5V. For Sourcing tests, 7.5V  $\leq$  V<sub>0</sub>  $\leq$  11.5V. For Sinking tests, 3.5V  $\leq$  V<sub>0</sub>  $\leq$  7.5V.

Note 8: Do not short circuit output to V+, when V+ is greater than 13V or reliability will be adversely affected.

Note 9: V<sup>+</sup> = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of either the positive or negative slew rates.

Note 10: Input referred, V<sup>+</sup> = 15V and  $R_{L}$  = 100 k $\Omega$  connected to 7.5V. Each amp excited in turn with 1 kHz to produce  $V_{O}$  = 12 Vpp.


Note 11: Connected as Voltage Follower with 2V step input. Number specified is the slower of either the positive or negative slew rates.

Note 12: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.


Note 13: Guaranteed limits are dictated by tester limitations and not device performance. Actual performance is reflected in the typical value.

Note 14: For guaranteed Military Temperature Range parameters see RETSMC6484X.

# Typical Performance Characteristics $V_S = +15V$ , Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified




LMC6484



-MC6484

# Typical Performance Characteristics $V_S = +15V$ , Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified (Continued)



LMC6484

TL/H/11714-7

Typical Performance Characteristics  $V_S = +15V$ , Single Supply,  $T_A = 25^{\circ}C$  unless otherwise specified (Continued) **Non-Inverting Large Signal Non-Inverting Large Signal Non-Inverting Small Signal** Pulse Response Pulse Response **Pulse Response** OUTPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL (50 mV/DIV) (1V/DIV) (1V/DIV) = +125°C, T<sub>≜</sub> RL +25°C = -55°C TA OUTPUT SIGNAL = 2 k Ω OUTPUT SIGNAL = 2 kΩ = 2 kΩ R R 50 m⊽ 50 13 1 11 17 1 4 TIME (1µs/DIV) TIME (1 µs/DIV) TIME (1 µs/DIV) **Non-Inverting Small Signal Non-Inverting Small Signal Inverting Large Signal** Pulse Response **Pulse Response Pulse Response** DUTPUT SIGNAL INPUT SIGNAL INPUT SIGNAL OUTPUT SIGNAL , INPUT SIGNAL (50 mV/DIV) (50 mV/DIV) (11/VI)  $T_{A} = +125^{\circ}C_{s}$ = +25°C = -55°C TA T, R = 2 k Ω OUTPUT SIGNAL = 2 kΩ R = 2 k Ω RL 50 m 🖓 1 / 1 / 1 / 1 / 1 50 m **γ** 1 4.5 1 17 50 TIME (1 µs/DIV) TIME (1 µs/DIV) TIME (1 µs/DIV) **Inverting Large Signal Inverting Large Signal Inverting Small Signal** Pulse Response **Pulse Response Pulse Response** DUTPUT SIGNAL INPUT SIGNAL INPUT SIGNAL INPUT SIGNAL (50 mV/DIV) (1V/DIV) (11/01/) T<sub>A</sub> = +125°C. = +25°C = -55°C TA TA RL = 2 k Ω R, = 2 kΩ RL OUTPUT SIGNAL OUTPUT SIGNAL 50 m ⊋ 10 10 1 4: 12 50 m 🖓 TIME (1 µs/DIV) TIME (1 µs/DIV) TIME (1 µs/DIV) Inverting Small Signal **Inverting Small Signal** Stability vs Pulse Response **Capacitive Load Pulse Response** 10000 OUTPUT SIGNAL INPUT SIGNAL OUTPUT SIGNAL INPUT SIGNAL CAPACITIVE LOAD (pF) 1000 (50 mV/DIV) (50 mV/DIV) = +25°C, = -55°C, T<sub>A</sub> TA = 2 k Ω = 2 k Ω 100 50 m 🖓 50 mữ 50 m ⊽ 1 # [50 m ⊋ 1μ 10

1 μ s

1 μ

= 2 kΩ

1 µ

25% OVERSHOO

TL/H/11714-8

v<sub>out</sub> (v)


-3 -2 0 1 2 3 5

6-72

TIME (1µs/DIV)

TIME (1 µs/DIV)

# Typical Performance Characteristics $V_S = +15V$ , Single Supply, $T_A = 25^{\circ}C$ unless otherwise specified (Continued)



= +10

= ±7.5

= 2 kΩ

25% OVERSHOO

-6-5-4-3-2-10 1 2 3 4 5 6

v<sub>out</sub> (v)




CAPACITIVE LOAD (nF)

1000

100

10



TL/H/11714-9

6

## Application Information (Continued) 1.0 Amplifier Topology

The LMC6484 incorporates specially designed wide-compliance range current mirrors and the body effect to extend input common mode range to each supply rail. Complementary paralleled differential input stages, like the type used in other CMOS and bipolar rail-to-rail input amplifiers, were not used because of their inherent accuracy problems due to CMRR, cross-over distortion, and open-loop gain variation.

The LMC6484's input stage design is complemented by an output stage capable of rail-to-rail output swing even when driving a large load. Rail-to-rail output swing is obtained by taking the output directly from the internal integrator instead of an output buffer stage.

## 2.0 Input Common-Mode Voltage Range

Unlike Bi-FET amplifier designs, the LMC6484 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.




FIGURE 1. An Input Voltage Signal Exceeds the LMC6484 Power Supply Voltages with No Output Phase Inversion

The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins possibly affecting reliability.





FIGURE 2. A  $\pm$  7.5V Input Signal Greatly Exceeds the 3V Supply in *Figure 3* Causing No Phase Inversion Due to R<sub>I</sub>

Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor as shown in *Figure 3*.



TL/H/11714-11

FIGURE 3. R<sub>I</sub> Input Current Protection for Voltages Exceeding the Supply Voltage

## 3.0 Rail-To-Rail Output

The approximated output resistance of the LMC6484 is 180 $\Omega$  sourcing and 130 $\Omega$  sinking at V<sub>S</sub> = 3V and 110 $\Omega$  sourcing and 83 $\Omega$  sinking at V<sub>S</sub> = 5V. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

## 4.0 Capacitive Load Tolerance

The LMC6484 can typically directly drive a 100 pF load with  $V_S = 15V$  at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.




FIGURE 4. Resistive Isolation of a 330 pF Capacitive Load

## Application Information (Continued)





FIGURE 5. Pulse Response of the LMC6484 Circuit in *Figure 4* 

Improved frequency response is achieved by indirectly driving capacitive loads as shown in *Figure 6*.



### FIGURE 6. LMC6484 Non-Inverting Amplifier, Compensated to Handle a 330 pF Capacitive Load

R1 and C1 serve to counteract the loss of phase margin by feeding forward the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 are experimentally determined for the desired pulse response. The resulting pulse response can be seen in *Figure 7*.





FIGURE 7. Pulse Response of LMC6484 Circuit in Figure 6

## 5.0 Compensating for Input Capacitance

It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC6484. Large feedback resistors can react with small values of input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.



TL/H/11714-19

### FIGURE 8. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 8*),  $C_{f_i}$  is first estimated by:

$$\frac{1}{2\pi R_1 C_{\rm IN}} \ge \frac{1}{2\pi R_2 C_{\rm f}}$$
or
$$R_1 C_{\rm IN} < R_2 C_{\rm f}$$

### $R_1 C_{IN} \le R_2 C_f$


which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for  $C_f$  may be different. The values of  $C_f$  should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

## Application Information (Continued) 6.0 Printed-Circuit-Board Layout for High-Impedance Work


It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. when one wishes to take advantage of the ultra-low input current of the LMC6484, typically less than 20 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6484's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in Figure 9. To have a significant effect, guard rings should be placed in both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 250 times degradation from the LMC6484's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 10<sup>11</sup> would cause only 0.05 pA of leakage current. See Figures 10a, 10b and 10c for typical connections of guard rings for standard op-amp configurations.




Guard Ring





The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)


FIGURE 11. Air Wiring

Figure 11.


## Application Information (Continued)


## 7.0 Offset Voltage Adjustment

Offset voltage adjustment circuits are illustrated in *Figures* 13 and 14. Large value resistances and potentiometers are used to reduce power consumption while providing typically  $\pm 2.5$  mV of adjustment range, referred to the input, for both configurations with V<sub>S</sub> =  $\pm 5V$ .










## 8.0 Upgrading Applications

The LMC6484 quads and LMC6482 duals have industry standard pin outs to retrofit existing applications. System performance can be greatly increased by the LMC6484's features. The key benefit of designing in the LMC6484 is increased linear signal range. Most op-amps have limited input common mode ranges. Signals that exceed this range generate a non-linear output response that persists long after the input signal returns to the common mode range.

Linear signal range is vital in applications such as filters where signal peaking can exceed input common mode ranges resulting in output phase inversion or severe distortion.

## 9.0 Data Acquisition Systems

Low power, single supply data acquisition system solutions are provided by buffering the ADC12038 with the LMC6484 (*Figure 14*). Capable of using the full supply range, the LMC6484 does not require input signals to be scaled down to meet limited common mode voltage ranges. The LMC6484 CMRR of 82 dB maintains integral linearity of a 12-bit data acquisition system to  $\pm 0.325$  LSB. Other rail-torail input amplifiers with only 50 dB of CMRR will degrade the accuracy of the data acquisition system to only 8 bits.



6

## Application Information (Continued) 10.0 Instrumentation Circuits

The LMC6484 has the high input impedance, large common-mode range and high CMRR needed for designing instrumentation circuits. Instrumentation circuits designed with the LMC6484 can reject a larger range of commonmode signals than most in-amps. This makes instrumentation circuits designed with the LMC6484 an excellent choice for noisy or industrial environments. Other applications that benefit from these features include analytic medical instruments, magnetic field detectors, gas detectors, and siliconbased transducers.

A small valued potentiometer is used in series with Rg to set the differential gain of the 3 op-amp instrumentation circuit in *Figure 15*. This combination is used instead of one large valued potentiometer to increase gain trim accuracy and reduce error due to vibration.





FIGURE 15. Low Power 3 Op-Amp Instrumentation Amplifier

A 2 op-amp instrumentation amplifier designed for a gain of 100 is shown in *Figure 16.* Low sensitivity trimming is made for offset voltage, CMRR and gain. Low cost and low power consumption are the main advantages of this two op-amp circuit.

Higher frequency and larger common-mode range applications are best facilitated by a three op-amp instrumentation amplifier.



6-78

## Application Information (Continued)

## 11.0 Spice Macromodel


A spice macromodel is available for the LMC6484. This model includes accurate simulation of:


- input common-mode voltage range
- frequency and transient response
- GBW dependence on loading conditions
- · quiescent and dynamic supply current
- · output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk.

## **Typical Single-Supply Applications**










FIGURE 17a. Half-Wave Rectifier Waveform

The circuit in *Figure 17* uses a single supply to half wave rectify a sinusoid centered about ground.  $R_I$  limits current into the amplifier caused by the input voltage exceeding the supply voltage. Full wave rectification is provided by the circuit in *Figure 18*.




TL/H/11714-33

FIGURE 18. Full Wave Rectifier with Input Current Protection (R)











TL/H/11714-35

FIGURE 19. Large Compliance Range Current Source

## Typical Single-Supply Applications (Continued)




TL/H/11714-36 FIGURE 20. Positive Supply Current Sense



TL/H/11714-37

### FIGURE 21. Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range


In *Figure 21* dielectric absorption and leakage is minimized by using a polystyrene or polyethylene hold capacitor. The droop rate is primarily determined by the value of C<sub>H</sub> and diode leakage current. The ultra-low input current of the LMC6484 has a negligible effect on droop.



TL/H/11714-38

### FIGURE 22. Rail-to-Rail Sample and Hold

The LMC6484's high CMRR (85 dB) allows excellent accuracy throughout the circuit's rail-to-rail dynamic capture range.



### FIGURE 23. Rail-to-Rail Single Supply Low Pass Filter

The low pass filter circuit in *Figure 23* can be used as an anti-aliasing filter with the same voltage supply as the A/D converter. Filter designs can also take advantage of the LMC6484 ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board space and cost less. National Semiconductor

## LM6142 Dual and LM6144 Quad High Speed/Low Power 17 MHz Rail-to-Rail Input-Output Operational Amplifiers

## **General Description**

Using patent pending new circuit topologies, the LM6142/44 provides new levels of performance in applications where low voltage supplies or power limitations previously made compromise necessary. Operating on supplies of 1.8V to over 24V, the LM6142/44 is an excellent choice for battery operated systems, portable instrumentation and others.

The greater than rail-to-rail input voltage range eliminates concern over exceeding the common-mode voltage range. The rail-to-rail output swing provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

High gain-bandwidth with 650  $\mu$ A/Amplifier supply current opens new battery powered applications where previous higher power consumption reduced battery life to unacceptable levels. The ability to drive large capacitive loads without oscillating functionally removes this common problem.


### Features At $V_S = 5V$ . Typ unless noted.


- Rail-to-rail input CMVR -0.25V to 5.25V
- Rail-to-rail output swing 0.005V to 4.995V
- Wide gain-bandwidth: 17 MHz at 50 kHz (typ)
- Slew rate: Small signal, 5V/µs
  - Large signal, 30V/µs
- Low supply current 650 µA/Amplifier
- Wide supply range 1.8V to 24V
- CMRR 107 dB
- **Gain 108 dB with R\_L = 10k**
- PSRR 87 dB


### Applications

- Battery operated instrumentation
- Depth sounders/fish finders
- Barcode scanners
- Wireless communications
- Rail-to-rail in-out instrumentation amps

## **Connection Diagrams**







Top View

## **Ordering Information**

	Temperature Range	Temperature Range	NSC Drawing	
Package	Industrial -40°C to +85°C	Military -55°C to +125°C		
8-Pin Molded DIP	LM6142AIN, LM6142BIN		N08E	
8-Pin Small Outline	LM6142AIM, LM6142BIM		M08A	
14-Pin Molded DIP	LM6144AIN, LM6144BIN		N14A	
14-Pin Small Outline	LM6144AIM, LM6144BIM		M14A	
8-Pin CDIP		LM6142AMJ/883	D08C	

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2500V
Differential Input Voltage	15V
Voltage at Input/Output Pin	(V <sup>+</sup> ) + 0.3V, (V <sup>-</sup> ) - 0.3V
Supply Voltage ( $V^+ - V^-$ )	35V
Current at Input Pin	± 10 mA
Current at Output Pin (Note 3)	±25 mA
Current at Power Supply Pin	50 mA
Lead Temperature (soldering, 10	sec) 260°C
Storage Temp. Range	-65°C to +150°C
Junction Temperature (Note 4)	150°C

## **Operating Ratings** (Note 1)

Supply Voltage	` 1.8V ≤ V <sup>+</sup> ≤ 24V
Junction Temperature Range LM6142, LM6144	$-40^{\circ}C \le T_{J} \le +85^{\circ}C$
Thermal Resistance ( $\theta_{JA}$ )	
N Package, 8-Pin Molded DIP	115°C/W
M Package, 8-Pin Surface Mount	193°C/W
N Package, 14-Pin Molded DIP	81°C/W
M Package, 14-Pin Surface Mount	126°C/W

## **5.0V DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5.0V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 M\Omega$  to V + /2. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LM6144AI LM6142AI Limit (Note 6)	LM6144BI LM6142BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		0.3	1.0 <b>2.2</b>	2.5 <b>3.3</b>	mV max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		3			μV/°C
I <sub>B</sub>	Input Bias Current		170	250	300	nA
		$0V \le V_{CM} \le 5V$	180	280 <b>526</b>	526	max
los	Input Offset Current		3	30 80	30 <b>80</b>	nA max
R <sub>IN</sub>	Input Resistance, C <sub>M</sub>		126			MΩ
CMRR	Common Mode Rejection Ratio	$0V \le V_{CM} \le 4V$	107	84 <b>78</b>	84 <b>78</b>	
		0V ≤ V <sub>CM</sub> ≤ 5V	82 <b>79</b>	66 <b>64</b>	66 <b>64</b>	dB min
PSRR	Power Supply Rejection Ratio	$5V \le V^+ \le 24V$	87	80 <b>78</b>	80 <b>78</b>	
V <sub>CM</sub>	Input Common-Mode		-0.25	0	0	
	Voltage Range		5.25	5.0	5.0	v
Av	Large Signal Voltage Gain	R <sub>L</sub> = 10k	270 <b>70</b>	100 33	80 25	V/mV min
Vo	Output Swing	R <sub>L</sub> = 100k	0.005	0.01 <b>0.013</b>	0.01 <b>0.013</b>	V max
		•	4.995	4.98 <b>4.93</b>	4.98 <b>4.93</b>	V min
		R <sub>L</sub> = 10k	0.02			V max
			4.97			V min
		R <sub>L</sub> = 2k	0.06	0.1 <b>0.133</b>	0.1 <b>0.133</b>	V max
			4.90	4.86 <b>4.80</b>	4.86 <b>4.80</b>	V min

**5.0V DC Electrical Characteristics** Unless Otherwise Specified, All Limits Guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5.0V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 M\Omega$  to V+/2. **Boldface limits** apply at the temperature extremes. (Continued)

Symbol	Parameter	Conditions	Typ (Note 5)	LM6144AI LM6142AI Limit (Note 6)	LM6144BI LM6142BI Limit (Note 6)	Units
Isc	Output Short Circuit Current		10 <b>4.9</b>	8 <b>4</b>	mA min	
	LM6142			35	35	mA max
		Sinking	24	10 <b>5.3</b>	10 <b>5.3</b>	mA min
				35	35	mA max
I <sub>SC</sub>	Output Short Circuit Current		8	6 <b>3</b>	6 <b>3</b>	mA min
LM6144	LM6144			35	35	mA max
	Sinking	22	8 <b>4</b>	8 <b>4</b>	mA min	
		- -	35	35	mA max	
IS	Supply Current	Per Amplifier	650	800 880	800 <b>880</b>	μA max

## **5.0V AC Electrical Characteristics**

Unless Otherwise Specified, All Limits Guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5.0V$ ,  $V^- = 0V$ ,  $V_{CM} = V_0 = V^+/2$  and  $R_L > 1 M\Omega$  to  $V_S/2$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LM6144AI LM6142AI Limit (Note 6)	LM6144BI LM6142BI Limit (Note 6)	Units
SR	Slew Rate	8 V <sub>p-p</sub> @ V <sub>CC</sub> 12V R <sub>S</sub> > 1 kΩ	25	15 <b>13</b>	13 <b>11</b>	V/μs min
GBW	Gain-Bandwidth Product	f = 50 kHz	.17	10 6	10 6	MHz min
φm	Phase Margin		38			Deg
	Amp-to-Amp Isolation		130			dB
e <sub>n</sub>	Input-Referred Voltage Noise	f = 1 kHz	16			nV √Hz
i <sub>n</sub>	Input-Referred Current Noise	f = 1 kHz	0.22	·		pA √Hz
T.H.D.	Total Harmonic Distortion	$f = 10 \text{ kHz}, R_{L} = 10 \text{ k}\Omega,$	0.003			%

**2.7V DC Electrical Characteristics** Unless Otherwise Specified, All Limits Guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 M\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extreme

Symbol	Parameter	Conditions	Typ (Note 5)	LM6144AI LM6142AI Limit (Note 6)	LM6144BI LM6142BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		0.4	1.8 <b>4.3</b>	2.5 <b>4.3</b>	mV max
IB	Input Bias Current		150	250 <b>526</b>	300 <b>526</b>	nA max
los	Input Offset Current		4	30 80	30 <b>80</b>	nA max
R <sub>IN</sub>	Input Resistance		128			MΩ
CMRR	Common Mode	$0V \le V_{CM} \le 1.8V$	90			dB min
	Rejection Ratio	$0V \le V_{CM} \le 2.7V$	76		· • *	
PSRR	Power Supply Rejection Ratio	$3V \leq V^+ \leq 5V$	79			
V <sub>CM</sub>	Input Common-Mode		-0.25	0	0	V min
	Voltage Range		2.95	2.7	2.7	V max
Av	Large Signal Voltage Gain	$R_L = 10k$	55			V/mV min
V <sub>O</sub> C	Output Swing	$R_L = 10 k\Omega$	0.019	0.08 <b>0.112</b>	0.08 <b>0.112</b>	V max
			2.67	2.66 <b>2.25</b>	2.66 <b>2.25</b>	V mìn
IS	Supply Current	Per Amplifier	510	800 <b>880</b>	800 880	μA max

**2.7V AC Electrical Characteristics** Unless Otherwise Specified, All Limits Guaranteed for  $T_J = 25^{\circ}$ C,  $V^+ = 2.7$ V,  $V^- = 0$ V,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 M\Omega$  to V<sup>+</sup>/2. **Boldface** limits apply at the temperature extreme

Symbol	Parameter	Conditions	Typ (Note 5)	LM6144AI LM6142AI Limit (Note 6)	LM6144BI LM6142BI Limit (Note 6)	Units
GBW	Gain-Bandwidth Product	f = 50 kHz	9			MHz
φm	Phase Margin		36			Deg
G <sub>m</sub>	Gain Margin		6			dB

Symbol	Parameter	Conditions	Typ (Note 5)	LM6144AI LM6142AI Limit (Note 6)	LM6144BI LM6142BI Limit (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage		1.3	2 <b>4.8</b>	3.8 <b>4.8</b>	mV max
I <sub>B</sub>	Input Bias Current		174			nA max
los	Input Offset Current		5			nA max
R <sub>IN</sub>	Input Resistance		288			MΩ
CMRR	Common Mode	$0V \le V_{CM} \le 23V$	114			
•	Rejection Ratio	$0V \le V_{CM} \le 24V$	100		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	dB
PSRR	Power Supply Rejection Ratio	$0V \le V_{CM} \le 24V$	87			min
V <sub>CM</sub>	Input Common-Mode		-0.25	0	0	V min
	Voltage Range		24.25	24	24	V max
Av	Large Signal Voltage Gain	R <sub>L</sub> = 10k	500			V/mV min
Vo	Output Swing	$R_L = 10 k\Omega$	0.07	0.15 <b>0.185</b>	0.15 <b>0.185</b>	V max
			23.85	23.81 <b>23.62</b>	23.81 <b>23.62</b>	V min
IS	Supply Current	Per Amplifier	750	1100 <b>1150</b>	1100 <b>1150</b>	μA max
GBW	Gain-Bandwidth Product	f = 50 kHz	18			MHz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Charactenstics. Note 2: Human body model, 1.5 k $\Omega$  in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.


Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

24V Electrical Characteristics

Note 7: For guaranteed military specifications see military datasheet MNLM6142AM-X.


LM6142/LM6144



6-86


LM6142/LM6144

### Typical Performance Characteristics $T_A = 25^{\circ}C$ , $R_L = 10 \text{ k}\Omega$ Unless Otherwise Specified (Continued)



TL/H/12057-11

LM6142/LM6144



6-88

LM6142/LM6144

# LM6142/LM6144

The LM6142 brings a new level of ease of use to opamp system design.

With greater than rail-to-rail input voltage range concern over exceeding the common-mode voltage range is eliminated.

Rail-to-rail output swing provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

The high gain-bandwidth with low supply current opens new battery powered applications, where high power consumption, previously reduced battery life to unacceptable levels.

To take advantage of these features, some ideas should be kept in mind.

#### ENHANCED SLEW RATE

Unlike most bipolar opamps, the unique phase reversal prevention/speed-up circuit in the input stage causes the slew rate to be very much a function of the input signal amplitude.


Figure 1 shows how excess input signal, is routed around the input collector-base junctions, directly to the current mirrors.

The LM6142/44 input stage converts the input voltage change to a current change. This current change drives the current mirrors through the collectors of Q1-Q2, Q3-Q4 when the input levels are normal.

If the input signal exceeds the slew rate of the input stage, the differential input voltage rises above two diode drops. This excess signal bypasses the normal input transistors, (Q1-Q4), and is routed in correct phase through the two additional transistors, (Q5, Q6), directly into the current mirrors.

This rerouting of excess signal allows the slew-rate to increase by a factor of 10 to 1 or more. (See *Figure 2*.)

As the overdrive increases, the opamp reacts better than a conventional opamp. Large fast pulses will raise the slew-rate to around 30V to  $60V/\mu s$ .



#### **FIGURE 2**


This effect is most noticeable at higher supply voltages and lower gains where incoming signals are likely to be large.

This new input circuit also eliminates the phase reversal seen in many opamps when they are overdriven.

This speed-up action adds stability to the system when driving large capacitive loads.

#### DRIVING CAPACITIVE LOADS

Capacitive loads decrease the phase margin of all opamps. This is caused by the output resistance of the amplifier and the load capacitance forming an R-C phase lag network. This can lead to overshoot, ringing and oscillation. Slew rate limiting can also cause additional lag. Most opamps with a fixed maximum slew-rate will lag further and further behind when driving capacitive loads even though the differential input voltage raises. With the LM6142, the lag causes the slew rate to raise. The increased slew-rate keeps the output following the input much better. This effectively reduces phase lag. After the output has caught up with the input, the differential input voltage drops down and the amplifier settles rapidly.



#### LM6142/44 Application Ideas

#### (Continued)

These features allow the LM6142 to drive capacitive loads as large as 1000 pF at unity gain and not oscillate. The scope photos (*Figure 3a* and *3b*) above show the LM6142 driving a l000 pF load. In *Figure 3a*, the upper trace is with no capacitive load and the lower trace is with a 1000 pF load. Here we are operating on  $\pm$ 12V supplies with a 20 Vp-p pulse. Excellent response is obtained with a C<sub>f</sub> of l0 pF. In *Figure 3b*, the supplies have been reduced to  $\pm$ 2.5V, the pulse is 4 Vp-p and C<sub>f</sub> is 39 pF. The best value for the compensation capacitor is best established after the board layout is finished because the value of the feedback resistor, the closed loop gain and, to some extent, the supply voltage.

Another effect that is common to all opamps is the phase shift caused by the feedback resistor and the input capacitance. This phase shift also reduces phase margin. This effect is taken care of at the same time as the effect of the capacitive load when the capacitor is placed across the feedback resistor.

The circuit shown in *Figure 4* was used for these scope photos.




FIGURE 3a

TL/H/12057-8





FIGURE 3b

11/



TL/H/12057-10

**Typical Applications** 

#### FISH FINDER/ DEPTH SOUNDER.

The LM6142/44 is an excellent choice for battery operated fish finders. The low supply current, high gain-bandwidth and full rail to rail output swing of the LM6142 provides an ideal combination for use in this and similar applications.

#### ANALOG TO DIGITAL CONVERTER BUFFER


The high capacitive load driving ability, rail-to-rail input and output range with the excellent CMR of 82 dB, make the LM6142/44 a good choice for buffering the inputs of A to D converters.

#### 3 OPAMP INSTRUMENTATION AMP WITH RAIL-TO-RAIL INPUT AND OUTPUT

Using the LM6144, a 3 opamp instrumentation amplifier with rail-to-rail inputs and rail to rail output can be made. These features make these instrumentation amplifiers ideal for single supply systems.

Some manufacturers use a precision voltage divider array of 5 resistors to divide the common-mode voltage to get an input range of rail-to-rail or greater. The problem with this method is that it also divides the signal, so to even get unity gain, the amplifier must be run at high closed loop gains. This raises the noise and drift by the internal gain factor and lowers the input impedance. Any mismatch in these precision resistors reduces the CMR as well. Using the LM6144, all of these problems are eliminated.

In this example, amplifiers A and B act as buffers to the differential stage (*Figure 5*). These buffers assure that the input impedance is over 100 MΩ and they eliminate the requirement for precision matched resistors in the input stage. They also assure that the difference amp is driven from a voltage source. This is necessary to maintain the CMR set by the matching of R1–R2 with R3–R4.



The gain is set by the ratio of R2/R1 and R3 should equal R1 and R4 equal R2. Making R4 slightly smaller than R2 and adding a trim pot equal to twice the difference between R2 and R4 will allow the CMR to be adjusted for optimum.

With both rail to rail input and output ranges, the inputs and outputs are only limited by the supply voltages. Remember that even with rail-to-rail output, the output can not swing past the supplies so the combined common mode voltage plus the signal should not be greater than the supplies or limiting will occur.

#### SPICE MACROMODEL

A SPICE macromodel of this and many other National Semiconductor opamps is available at no charge from the NSC Customer Response Group at 800-272-9959. National Semiconductor

## **MOSFET Selection Guide**

(1) A. D. Applicha AB, A. J. S. S. A. S. Applick, A. Artson, C. M. A. Barto, And C. Arthology, A. C. Artson, J. A. Arabia, A. 2004, A. C. Andrea, A. S. S. Artaba, A. 2004, A. S. Artson, A. S. Artaba, A. S. Artaba, A. S. Artson, A. S. Artaba, Arta

#### SO-8 DMOS

Part	V <sub>DS</sub> (V)	R <sub>DS(ON</sub>	Max (Ω)	I <sub>D</sub> (A)	P <sub>D</sub> (W)	Configuration
Number	VDS(V)	V <sub>GS</sub> @10V	V <sub>GS</sub> @4.5V	יא) מי		Comgulation
-Channel						
NDS9410	30	0.03	0.05	7.2	2.5	Single
NDS9936	30	0.05	0.08	5	2	Dual
NDS9945	60	0.1	0.2	3.5	2	Dual
NDS9955	50	0.13	0.2	3	2	Dual
NDS9956	20	0.1	0.2	3.5	2	Dual
NDS9959	50	0.3	0.5	2	2	Dual
-Channel						
NDS9400	-20	0.25	0.4	-2.5	2.5	Single
NDS9405	-20	0.1	0.16	-4.3	2.5	Single
NDS9407	-60	0.15	0.24	-3.3	2.5	Single
NDS9430	-20	0.06	0.115	-5.3	2.5	Single
NDS9435	-30	0.07	0.13	-4.6	2.5	Single
NDS9947	-20	0.1	0.19	-3.5	2	Dual
NDS9948	-60	0.25	0.5	-2.3	2	Dual
NDS9953	20	0.25	0.4	-2.3	2	Dual
omplementary N	I-P Channel					
NDS9942	20	0.125	0.25	3	2	N-Channel
11003342	-20	0.2	0.35	-2.5	2	P-Channel
NDS9943	20	0.125	0.25	3	2	N-Channel
	-20	0.16	0.3	-2.8	2	P-Channel
NDS9952	25	0.1	0.15	3	2	N-Channel
	-25	0.25	0.4	-2.3	2	P-Channel
NDS9958	20	0.1	0.15	3.5	2	N-Channel
1000000	-20	0.1	0.19	-3	2	P-Channel

Part	V <sub>DS</sub> (V)	R <sub>DS(ON)</sub>	Max (Ω)	I <sub>D</sub> (A)	P <sub>D</sub> (W)
Number	er V <sub>GS</sub> @10V V <sub>GS</sub> @4.5V	·D (~)	FD(W)		
hannel					
2N7002	60	7.5		0.115	0.2
BSS123	100	6		0.17	0.36
BSS138	50	3.5	6	0.22	0.36
MMBF170	60	5		0.5	0.3
NDS7002A	60	2		0.28	0.3
hannel					
BSS84*	-50	10		-0.13	0.3
NDS0605	-60	5	7.5	-0.18	0.36
NDS0610	-60	10		-0.12	0.36

#### SOT-23 SUPERSOT™-3

Part	V <sub>DS</sub> (V)	$R_{DS(ON)}$ Max ( $\Omega$ )		I <sub>D</sub> (A)	P <sub>D</sub> (W)
Number	VDS(V)	V <sub>GS</sub> @10V	V <sub>GS</sub> @4.5V	ים (א)	FD(W)
-Channel					
NDS351N	30		0.25	1.1	0.5
NDS355N	30		0.125	1.6	0.5
-Channel				-	_
NDS352P	-20		0.5	-0.85	
NDS356P	-20		0.3	-1.1	0.5

#### SOT-223 POWERSOT

Part	V 00	R <sub>DS(ON)</sub> Max (Ω)			D (110	
Number	V <sub>DS</sub> (V)	V <sub>GS</sub> @ 10V	V <sub>GS</sub> @4.5V	I <sub>D</sub> (A)	P <sub>D</sub> (W)	
I-Channel						
NDT014	60	0.2		2.7	3	
NDT451N	30	0.05	0.1	5.5	3	
NDT3055	60	0.12		3.7	3	
NDT3055L	60		0.15	3.5	3	
-Channel						
NDT452P	-30	0.18	0.32	-3	3	
NDT2955	-60	0.3	0.5	-2.5	3	

\*Preliminary information, please contact Discrete POWER & Signal Technologies Marketing for updated information.

National Semiconductor


### NDS351N N-Channel Logic Level Enhancement Mode Field Effect Transistor


#### **General Description**

These N-channel logic level enhancement mode power field effect transistors are produced using National's proprietary high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

#### Features

- 1.1A, 30V,  $R_{DS(ON)} = 0.25\Omega @ V_{GS} = 4.5V$
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities
- High density cell design for extremely low R<sub>DS(ON)</sub>
- Exceptional on-resistance and maximum DC current capability
- Compact industry standard SOT-23 surface mount package






TL/G/12454-2


#### Absolute Maximum Ratings TA = 25°C unless otherwise noted


	<u> </u>			
Symbol	Parameter		NDS351N	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage	- Continuous	±20	V
I <sub>D</sub>	Maximum Drain Current	- Continuous	±1.1	
· · ·	an a	- Pulsed	± 10 ,:	
PD	Maximum Power Dissipation	@T <sub>A</sub> = 25°C	500 (Note 1)	mW
		@T <sub>C</sub> = 25°C	1.7 (Note 1)	w
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Tempera	ature Range	-55 to +150	°C .
HERMAL CHARAC	TERISTICS			
R <sub>ØJA</sub>	Thermal Resistance, Junction-to	p-Ambient	250 (Note 1)	°C/W
R <sub>ØJC</sub>	Thermal Resistance, Junction-to	o-Case	75 (Note 1)	°C/W

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHARA	CTERISTICS			I		
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250 \ \mu A$	30			v
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 24V,$		`	1	μA
į		$V_{GS} = 0V$ $T_J = 125^{\circ}C$			10	μA
IGSSF	Gate—Body Leakage, Forward	$V_{GS} = 12V, V_{DS} = 0V$			100	nA
IGSSR	Gate—Body Leakage, Reverse	$V_{\rm GS} = -12V, V_{\rm DS} = 0V$			- 100	nA
ON CHARAC	TERISTICS (Note 2)	·				
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	0.8	1.6	2	v
		T <sub>J</sub> = 125°C	0.5	1.3	1.5	v
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 4.5V, I_{D} = 1.1A$		0.185	0.25	
		T <sub>J</sub> = 125°C		0.26	0.37	Ω
	g a sa	$V_{GS} = 10V, I_D = 1.4A$		0.135	0.16	
	On-State Drain Current	$V_{GS} = 4.5V, V_{DS} = 5V$	5			A
9FS	Forward Transconductance	$V_{\rm DS} = 5V, I_{\rm D} = 1.1A$	2	2.5		S
DYNAMIC CH	ARACTERISTICS			•		
Ciss	Input Capacitance	$V_{\rm DS}=10V, V_{\rm GS}=0V,$		140		pF
Coss	Output Capacitance	f = 1.0 MHz		80		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			18	i	pF
SWITCHING	CHARACTERISTICS (Note 2)					·
t <sub>D(ON)</sub>	Turn-On Delay Time	$V_{DD} = 10V, I_D = 1A,$		9	15	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10V, R_{GEN} = 50\Omega$		16	30	ns
tD(OFF)	Turn-Off Delay Time			26	50	ns
t <sub>f</sub>	Turn-Off Fall Time	· · ·		19	40	ns
Qg	Total Gate Charge	$V_{DD} = 10V, I_D = 1.1A,$		2	3.5	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 5V$			1	nC
Q <sub>gd</sub>	Gate-Drain Charge				2	nC
DRAIN-SOUR	RCE DIODE CHARACTERISTICS AND MA	XIMUM RATINGS				
ls	Maximum Continuous Drain-Source Dio	de Forward Current			0.6	A
ISM	Maximum Pulsed Drain-Source Diode F	orward Current			5	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0V, I_S = 1.1A$ (Note 2)		0.8	1.2	v v

Note 1:  $R_{\theta,JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. In this case,  $R_{\theta,CA}$  of 175°C/W can be achieved with a drain thermal pad of approximately 0.01 square inch of 2 ounce copper. Note 2: Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2.0%. **NDS351N** 







NDS351N

6-98

**National** Semiconductor


### NDS352P P-Channel Logic Level Enhancement Mode Field Effect Transistor


#### **General Description**

These P-channel logic level enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

#### Features

- $-850 \text{ mA}, -20 \text{V}, \text{R}_{\text{DS}(\text{ON})} = 0.5 \Omega, @ \text{V}_{\text{GS}} = -4.5 \text{V}$
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities
- High density cell design for extremely low RDS(ON)
- Exceptional on-resistance and maximum DC current capability
- Compact industry standard SOT-23 surface mount package





TL/G/12455-2

#### Absolute Maximum Ratings TA = 25°C unless otherwise noted


Symbol	Parameter		NDS352P	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-20	. V	
V <sub>GSS</sub>	Gate-Source Voltage	- Continuous	±12	v	
lD	Maximum Drain Current	Continuous	±850	mA	
		Pulsed	±10	A	
PD	Maximum Power Dissipation	@ T <sub>A</sub> = 25℃	500 (Note 1)	mW	
		@ T <sub>C</sub> = 25°C	1.7 (Note 1)	w	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperatu	ure Range	-55 to +150	°C	
TL	Maximum Lead Temperature for S $\frac{1}{8}$ " from Case for 5 Seconds	Soldering Purposes,	300	°C	
RMAL CHARA	CTERISTICS				
R <sub>θJA</sub>	Thermal Resistance, Junction-to-	Ambient	250 (Note 1)	°C/W	
R <sub>ØJC</sub>	Thermal Resistance, Junction-to-	Case	75 (Note 1)	•c/w	


2
S.
ŝ
S
Õ
Z


Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = -250 \mu A$	-20			· V
IDSS	Zero Gate Voltage Drain Current	$V_{\rm DS} = -16V,$			-5	μA
		$V_{GS} = 0V$ $T_J = 125^{\circ}C$			-50	μA
IGSSF	Gate-Body Leakage, Forward	$V_{GS} = 12V, V_{DS} = 0V$			100	nA
IGSSR	Gate-Body Leakage, Reverse	$V_{GS} = -12V, V_{DS} = 0V$			-100	nA
ON CHARA	CTERISTICS (Note 2)					
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-0.8	-1.6	-2	v
		T <sub>J</sub> = 125°C	-0.5	-1.3	- 1.5	v
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -4.5V, I_D = -0.85A$		0.46	0.5	
		T <sub>J</sub> = 125°C		0.59	0.7	Ω
· · · ·		$V_{GS} = -10V, I_D = -1A$			0.35	
ID(ON)	On-State Drain Current	$V_{GS} = -4.5V, V_{DS} = -5V$	-2			Α
9FS	Forward Transconductance	$V_{DS} = -5V, I_D = -0.85A$		1.5		S
DYNAMIC C	CHARACTERISTICS					
Ciss	Input Capacitance	$V_{\rm DS} = -10V, V_{\rm GS} = 0V,$	1997 - C.	125		pF
Coss	Output Capacitance	f = 1.0 MHz		140		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			45		pF
SWITCHING	G CHARACTERISTICS (Note 2)					
t <sub>D(ON)</sub>	Turn-On Delay Time	$V_{DD} = -10V, I_D = -1A,$		8	15	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10V, R_{GEN} = 50\Omega$		19	30	ns
t <sub>D(OFF)</sub>	Turn-Off Delay Time			64	90	ns
t <sub>f</sub>	Turn-Off Fall Time			61	90	ns
Qg	Total Gate Charge	$V_{\rm DS} = -10V, I_{\rm D} = -0.85A,$		2.2	4	nC
Qgs	Gate-Source Charge	$V_{GS} = -5V$			1	nC
Q <sub>gd</sub>	Gate-Drain Charge	- -			2	nC
DRAIN-SOU	JRCE DIODE CHARACTERISTICS AN	D MAXIMUM RATINGS			·	
Is	Maximum Continuous Drain-Source D	Diode Forward Current	1		-0.6	Α
ISM	Maximum Pulsed Drain-Source Diode	Forward Current			-5	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GD} = 0V, I_S = -0.85A$ (Note 2)		-0.92	-1.2	v

.

surface of the drain pins. In this case,  $R_{\theta CA}$  of 175°C/W can be achieved with a grain merman page or approxima Note 2: Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2.0%.







6-103

6

National Semiconductor


### NDS355N N-Channel Logic Level Enhancement Mode Field Effect Transistor


#### **General Description**

These N-channel logic level enhancement mode power field effect transistors are produced using Nationals proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMICA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

#### Features

- 1.6A, 30V, R<sub>DS(ON)</sub> = 0.125Ω @ V<sub>OS</sub> = 4.5V
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities
- High density cell design for extremely low R<sub>DS(ON)</sub>
- Exceptional on-resistance and maximum DC current capability
- Compact industry standard SOT-23 surface mount package






TL/G/12456-2


#### Absolute Maximum Ratings TA = 25°C unless otherwise noted


Symbol	Parameter	NDS355N	Units	
V <sub>DSS</sub>	Drain-Source Voltage	30	V	
V <sub>GSS</sub>	Gate-Source Voltage—Continuous	±20	V	
I <sub>D</sub>	Drain Current—Continuous	1.6	Α	
	—Pulsed	10		
PD	Maximum Power Dissipation @ $T_A = 25^{\circ}C$	500 (Note 1)	mW	
	@ T <sub>A</sub> = 25°C	1.7 (Note 1)	w	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C	
ERMAL CHARACT	TERISTICS			
R <sub><i>θ</i>JA</sub>	Thermal Resistance, Junction to Ambient	250 (Note 1)	°C/W	
R <sub>ØJC</sub>	Thermal Resistance, Junction to Case	75 (Note 1)	°C/W	

BV <sub>DSS</sub>	OTEDISTICS	Conditions		Min	Тур	Max	Unite
	CIERISTICS	· · · · · · · · · · · · · · · · · · ·					
IDSS	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250 \mu A$		30			v
	Zero Gate Voltage Drain	$V_{\rm DS} = 24V,$				1	μA
	Current	$V_{GS} = 0V$	T <sub>J</sub> = 125°C			10	μΑ
IGSSF	Gate-Body Leakage, Forward	$V_{GS} = 12V, V_{DS} = 0V$				100	nA
IGSSR	Gate-Body Leakage, Reverse	$V_{GS} = -12V, V_{DS} = 0V$				- 100	nA
ON CHARAC	TERISTICS (Note 2)						
V <sub>GS(TH)</sub> Gate Threshold Voltage		$V_{DS} = V_{GS}, I_D = 250 \ \mu A$		1	1.6	2	v
			T <sub>J</sub> = 125°C	0.5	1.3	1.5	•
R <sub>DS(ON)</sub>	Statc Drain-Source	$V_{GS} = 4.5V, I_D = 1.6A$				0.125	
	On-Resistance		T <sub>J</sub> = 125°C			0.25	Ω
		$V_{GS} = 10V, I_{D} = 1.9A$				0.085	
ID(ON)	On-State Drain Current	$V_{GS} = 4.5V, V_{DS} = 5V$		6			Α
G <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5V, I_D = 1.6A$			3.5		S
DYNAMIC CI	HARACTERISTICS						
Ciss	Input Capacitance	$V_{DS} = 10V, V_{GS} = 0V,$		•.	245		pF
Coss	Output Capacitance	f = 1.0 MHz			128		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	·			21		∱ pF
SWITCHING	CHARACTERISTICS (Note 2)	· · · · · · · · · · · · · · · · · · ·					
t <sub>D(ON)</sub>	Turn-On Delay Time	$V_{DD} = 10V, I_D = 1A,$			15	30	ns
tr	Turn-On Rise Time	$V_{GS} = 10V, R_{GEN} = 6\Omega$			14	30	ns
t <sub>D(OFF)</sub>	Turn-Off Delay Time		1		12	25	ns
t <sub>f</sub>	Turn-Off Fall Time		į		4	10	ns
Oq	Total Gate Charge	$V_{DS} = 10V, I_D = 1.6A,$			3.5	5	nC
Ogs	Gate-Source Charge	$V_{GS} = 5V$				1	nC
O <sub>ad</sub>	Gate-Drain Charge					2	nC
	RCE DIODE CHARACTERISTICS	AND MAXIMUM RATINGS		ć		1	
Is	Maximum Continuous Source Cu	rrent				0.6	A
ISM	Maximum Pulse Source Current (	Note 2)				6	A
V <sub>SD</sub>	Drain-Source Diode Foward Voltage	$V_{GS} = 0V, I_{S} = 1.6A$		-	0.8	1.2	v


**Note 1:**  $R_{\theta JA}$  is the sum of the junction-to-case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. In this case,  $R_{\theta JA}$  of 175° C/W can be achieved with a drain thermal pad of approximately 0.01 square inch of 2 ounce copper. **Note 2:** Pulse Test Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%. NDS355N







NDS355N




#### NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor


#### **General Description**

These P-channel logic level enhancement mode power field effect transistors are produced using Nationals proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

#### **Features**

- -1.1A, -20V,  $R_{DS(ON)} = 0.3\Omega @ V_{GS} = -4.5V$
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities
- High density cell design for extremely low R<sub>DS(ON)</sub>
- Exceptional on-resistance and maximum DC current capability
- Compact industry standard SOT-23 surface mount package





TL/G/12457-2


#### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	NDS356P	Units
V <sub>DSS</sub>	Drain-Source Voltage	-20	V
V <sub>GSS</sub>	Gate-Source Voltage—Continuous	±12	V
ID	Maximum Drain Current—Continuous	±1.1	А
	—Pulsed	±10	. ^
PD	Maximum Power Dissipation @ $T_A = 25^{\circ}C$	500 (Note1)	mW
	@ T <sub>C</sub> = 25°C	1.7 (Note 1)	w
TJ, TSTG	Operating and Storage Temperature Range	-55 to +150	°C
RMAL CHARACT	TERISTICS		
R <sub>0JA</sub>	Thermal Resistance, Junction-to-Ambient	250 (Note 1)	°C/W
R <sub>ØJC</sub>	Thermal Resistance, Junction-to-Case	75 (Note 1)	°C/W


<u> </u>
ø
ŝ
Э
S
Δ
Z

Symbol	Parameter Conditions		Min	Тур	Max	Units	
OFF CHAR	ACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = -250 \mu A$		-20			v
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = -16V,$ $V_{GS} = 0V$	T <sub>J</sub> = 125°C			-5 -20	μΑ μΑ
IGSSF	Gate-Body Leakage, Forward	$V_{GS} = 12V, V_{DS} = 0V$				100	nA
IGSSR	Gate-Body Leakage, Reverse	$V_{GS} = -12V, V_{DS} = 0V$				- 100	nA
	CTERISTICS (Note 2)			I	<b>ا</b> <u>ما ما ما</u>	0	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu A$		-0.8	-1.6	-2	v
н. 1. т. н.			T <sub>J</sub> = 125°C	-0.5	-1.3	-1.5	•
R <sub>DS(ON)</sub>	Statc Drain-Source	$V_{GS} = -4.5V, I_D = -1.1A$		1.11		0.3	
	On-Resistance		T <sub>J</sub> = 125°C	· ·	46 C	0.4	Ω
		$V_{GS} = 10V, I_D = -1.3A$				0.21	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = -4.5V, V_{DS} = -5V$		-3			Α
9FS	Forward Transconductance	$V_{DS} = -5V, I_D = -1.1A$			1.8		S
DYNAMIC C	CHARACTERISTICS						
Ciss	Input Capacitance	$V_{DS} = -10V, V_{GS} = 0V,$ f = 1.0 MHz			180		pF
Coss	Output Capacitance				255		, pF
C <sub>rss</sub>	Reverse Transfer Capacitance			8.92 - 1.1	60		pF
SWITCHING	G CHARACTERISTICS (Note 2)						
t <sub>D(ON)</sub>	Turn-On Delay Time	$V_{DD} = -10V, I_D = -1A,$			7	15	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10V, R_{GEN} = 50\Omega$			17	30	ns
t <sub>D(OFF)</sub>	Turn-Off Delay Time				56	90	ns
t <sub>f</sub>	Turn-Off Fall Time				41	80	ns
Og	Total Gate Charge	$V_{DS} = -10V, I_D = -1.1A,$ $V_{GS} = -5V$			3.5	5	nC
Ogs	Gate-Source Charge					1.5	nC
O <sub>gd</sub>	Gate-Drain Charge					2	nC
DRAIN-SOL	JRCE DIODE CHARACTERISTIC	S AND MAXIMUM RATINGS		14. 			
Is 🦂	Maximum Continuous Drain-Source Diode Forward Current					-0.6	A
I <sub>SM</sub>	Maximum Pulse Drain-Source Di	ulse Drain-Source Diode Forward Current			n	-4	Α
V <sub>SD</sub>	Drain-Source Diode Foward Voltage	$V_{GS} = 0V, I_S = -1.1A$ (Note 2)			-0.85	-1.2	v


Note 1:  $R_{0JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. In this case,  $R_{\theta CA}$  of 175°C/W can be achieved with a drain thermal pad of approximately 0.01 square inch of 2 ounce copper. Note 2: Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%.



6



#### Typical Electrical Characteristics (Continued)



Note: Characterization performed using a circuit board with 175°C/W typical case-to-ambient thermal resistance. FIGURE 15. Transient Thermal Response Curve

6

NDS356P

# Section 7 Power Management



#### **Section 7 Contents**

TEMPERATURE SENSORS	
LM45B/LM45C SOT-23 Precision Centigrade Temperature Sensors	7-3
LM50B/LM50C SOT-23 Precision Centigrade Temperature Sensors	7-10
VOLTAGE REFERENCES	
LM4040 Precision Micropower Shunt Voltage Reference	7-16
LM4041 Precision Micropower Shunt Voltage Reference	7-35
LOW DROPOUT VOLTAGE REGULATORS	
LP2950/A-XX and LP2951/A-XX Series of Adjustable Micropower Voltage Regulators	7-47
LP2956/LP2956A Dual Micropower Low-Dropout Voltage Regulators	7-62
LP2960 Adjustable Micropower 0.5A Low-Dropout Voltage Regulator	7-75
LP2980 Micropower SOT, 50 mA Ultra Low-Dropout Regulator	7-90
LP2952/LP2952A/LP2953/LP2953A Adjustable Micropower Low-Dropout Voltage	
Regulators	7-103
SWITCHING REGULATORS	
LM2574/LM2574HV Series SIMPLE SWITCHER 0.5A Step-Down Voltage Regulators	7-118
LM2594 SIMPLE SWITCHER Power Converter 150 KHz 0.5A Step-Down Voltage Regulator .	7-136
BATTERY CHARGE CONTROLLER	
LM3420-4.2, -8.4, -12.6, -16.8 Lithium-Ion Battery Charge Controllers	7-158

**National** Semiconductor

#### LM45B/LM45C SOT-23 Precision Centigrade Temperature Sensors

#### **General Description**

The LM45 series are precision integrated-circuit temperature sensors, whose output voltage is linearly proportional to the Celsius (Centigrade) temperature. The LM45 does not require any external calibration or trimming to provide accuracies of  $\pm 2^{\circ}$ C at room temperature and  $\pm 3^{\circ}$ C over a full -20 to  $\pm 100^{\circ}$ C temperature range. Low cost is assured by trimming and calibration at the wafer level. The LM45's low output impedance, linear output, and precise inherent calibration make interfacing to readout or control circuitry especially easy. It can be used with a single power supply, or with plus and minus supplies. As it draws only 120  $\mu$ A from its supply, it has very low self-heating, less than 0.2°C in still air. The LM45 is rated to operate over a  $-20^{\circ}$  to  $\pm 100^{\circ}$ C

#### **Applications**

- Battery Management
- FAX Machines
- Printers

#### **Connection Diagram**



See NS Package Number M03B (JEDEC Registration TO-236AB)

#### **Typical Applications**





FIGURE 1. Basic Centigrade Temperature Sensor (+2.5°C to +100°C)

- Portable Medical Instruments
- HVAC
- Power Supply Modules
- Disk Drives
- Computers
- Automotive

#### **Features**

- Calibrated directly in ° Celsius (Centigrade)
- Linear + 10.0 mV/°C scale factor
- ±3°C accuracy guaranteed
- Rated for full -20° to +100°C range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 4.0V to 10V
- Less than 120 μA current drain
- Low self-heating, 0.20°C in still air
- Nonlinearity only ±0.8°C max over temp
- **E** Low impedance output,  $20\Omega$  for 1 mA load

Order Number	SOT-23 Device Marking	Supplied As
LM45BIM3	T4B	250 Units on Tape and Reel
LM45BIM3X	T4B	3000 Units on Tape and Reel
LM45CIM3	T4C	250 Units on Tape and Reel
LM45CIM3X	T4C	3000 Units on Tape and Reel



Choose  $R_1 = -V_S/50 \ \mu A$  TL/H/117  $V_{OUT} = (10 \ mV/^{\circ}C \times Temp \ ^{\circ}C)$   $V_{OUT} = +1,000 \ mV \ at +100^{\circ}C$   $= +250 \ mV \ at +25^{\circ}C$   $= -200 \ mV \ at -20^{\circ}C$ FIGURE 2. Full-Range Centigrade Temperature Sensor (-20^{\circ}C \ to +100^{\circ}C)

TL/H/11754-4

7

#### Absolute Maximum Ratings (Note 1)

Supply Voltage	+ 12V to -0.2V	ESD Susceptibility (Note 3):
Output Voltage	+V <sub>S</sub> + 0.6V to -1.0V	Human Body Model
Output Current	10 mA	Machine Model
Storage Temperature	-65°C to +150°C	
Lead Temperature		Operating Rating
SOT Package (Note 2):		Specified Temperature Range
Vapor Phase (60 seconds)	215°C	(Note 4)
Infrared (15 seconds)	220°C	LM45B, LM45C
	and the second	Operating Temperature Rang

2000V TBD
T <sub>MIN</sub> to T <sub>MAX</sub>
-20°C to +100°C
-40°C to +125°C
+4.0V to +10V

**Electrical Characteristics** Unless otherwise noted, these specifications apply for  $+V_S = +5Vdc$  and  $I_{LOAD} = +50 \ \mu$ A, in the circuit of *Figure 2*. These specifications also apply from  $+2.5^{\circ}C$  to  $T_{MAX}$  in the circuit of *Figure 1* for  $+V_S = +5Vdc$ . **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}; all other limits T\_A = T\_J = +25^{\circ}C, unless otherwise noted.** 

		LM45B		LM45C			
Parameter	Conditions	Typical Limit (Note 5)		Typical Limit (Note 5)		Units (Limit)	
Accuracy	T <sub>A</sub> =+25°C		±2.0		±3.0	°C (max)	
(Note 6)	T <sub>A</sub> =T <sub>MAX</sub>		±3.0		±4.0	°C (max)	
. •	T <sub>A</sub> =T <sub>MIN</sub>		±3.0		±4.0	°C (max)	
Nonlinearity (Note 7)	T <sub>MIN</sub> ≤T <sub>A</sub> ≤T <sub>MAX</sub>		±0.8		±0.8	°C (max)	
Sensor Gain (Average Slope)	T <sub>MIN</sub> ≤T <sub>A</sub> ≤T <sub>MAX</sub>		+9.7 +10.3		+9.7 +10.3	mV/°C (min) mV/°C (max)	
Load Regulation (Note 8)	0≤l <sub>L</sub> ≤ +1 mA		±35		±35	mV/mA (max	
Line Regulation (Note 8)	+4.0V≤+V <sub>S</sub> ≤+10V		±0.80 ±1.2		±0.80 ± <b>1.2</b>	mV/V (max) mV/V (max)	
Quiescent Current (Note 9)	$+4.0V \le +V_S \le +10V, +25^{\circ}C$ +4.0V $\le +V_S \le +10V$		120 <b>160</b>		120 <b>160</b>	μΑ (max) μΑ (max)	
Change of Quiescent Current (Note 8)	4.0V≤+V <sub>S</sub> ≤10V		2.0		2.0	μA (max)	
Temperature Coefficient of Quiescent Current		+ 2.0		+ 2.0		μA/°C	
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1</i> , I <sub>L</sub> =0		+2.5	1	+ 2.5	°C (min)	
Long Term Stability (Note 10)	T <sub>J</sub> =T <sub>MAX</sub> , for 1000 hours	±0.12		±0.12		°C	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in a current National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 3: Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin.

Note 4: Thermal resistance of the SOT-23 package is 260°C/W, junction to ambient when attached to a printed circuit board with 2 oz. foil as shown in Figure 3. Note 5: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 6: Accuracy is defined as the error between the output voltage and 10 mv/°C times the device's case temperature, at specified conditions of voltage, current, and temperature (expressed in °C).


Note 7: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line, over the device's rated temperature range.

Note 8: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 9: Quiescent current is measured using the circuit of Figure 1.

Note 10: For best long-term stability, any precision circuit will give best results if the unit is aged at a warm temperature, and/or temperature cycled for at least 46 hours before long-term life test begins. This is especially true when a small (Surface-Mount) part is wave-soldered; allow time for stress relaxation to occur.

**Typical Performance Characteristics** To generate these curves the LM45 was mounted to a printed circuit board as shown in *Figure 3*.



7-5

with 2 oz. Foll or Similar

LM45B/LM45C

#### Applications

The LM45 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface and its temperature will be within about 0.2°C of the surface temperature.

This presumes that the ambient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature of the LM45 die would be at an intermediate temperature between the surface temperature and the air temperature.

To ensure good thermal conductivity the backside of the LM45 die is directly attached to the GND pin. The lands and traces to the LM45 will, of course, be part of the printed circuit board, which is the object whose temperature is being measured. These printed circuit board lands and traces will not cause the LM45s temperature to deviate from the desired temperature.

Alternatively, the LM45 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed

#### **Typical Applications**

#### CAPACITIVE LOADS

Like most micropower circuits, the LM45 has a limited ability to drive heavy capacitive loads. The LM45 by itself is able to drive 500 pF without special precautions. If heavier loads are anticipated, it is easy to isolate or decouple the load with a resistor; see *Figure 4*. Or you can improve the tolerance of capacitance with a series R-C damper from output to ground; see *Figure 5*.

Any linear circuit connected to wires in a hostile environment can have its performance affected adversely by intense electromagnetic sources such as relays, radio transmitters, motors with arcing brushes, SCR transients, etc, as its wiring can act as a receiving antenna and its internal junctions can act as receiving antenna and its internal such cases, a bypass capacitor from V<sub>IN</sub> to ground and a series R-C damper such as 75 $\Omega$  in series with 0.2 or 1  $\mu$ F from output to ground, as shown in *Figure 5*, are often useful.




FIGURE 4. LM45 with Decoupling from Capacitive Load


into a threaded hole in a tank. As with any IC, the LM45 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often used to insure that moisture cannot corrode the LM45 or its connections.

#### Temperature Rise of LM45 Due to Self-Heating (Thermal Resistance)


	SOT-23**	SOT-23
	no heat sink	smail heat fin*
Still air	450°C/W	260°C/W
Moving air		180°C/W


\* Heat sink used is  $\frac{1}{2}$ " square printed circuit board with 2 oz. foil with part attached as shown in *Figure 3*.

\*\* Part soldered to 30 gauge wire.



TL/H/11754-9





Single Supply, -20°C to +100°C

FIGURE 6. Temperature Sensor,

7-6



TL/H/11754-15

TL/H/11754-17


#### **Typical Applications** (Continued) + Vs (6V TO 10V) +6V TO +10V 4.7k LM45 45.5 2N2907 OUT OUT LM317 LM45 10k 402 1% ADJ 1% Vout = +1.0 mV/°F **\$** 62.5 0.5% OFFSET ADJUST 26.4 50 1% LM4041-1.2 ş 18) TL/H/11754-14 1.0M FIGURE 7. 4-to-20 mA Current Source (0°C to + 100°C) 1% FIGURE 8. Fahrenheit Thermometer 5V 9V LM45 LM45 100 µA, 60 mV FULL-SCALE **≷** 25.5k LM4040-2.5 TL/H/11754-16 FIGURE 9. Centigrade Thermometer (Analog Meter) FIGURE 10. Expanded Scale Thermometer (50° to 80° Fahrenheit, for Example Shown) 5V **≨** 3.9k 700 IN LM45 SERIAL DATA OUTPUT REF ADC08031 1.287 GND **≥** 100k 75 CLOCK LM4041 ADJ FE ENABLE GND TL/H/11754-18 FIGURE 11. Temperature To Digital Converter (Serial Output) (+ 128°C Full Scale)

7-7

7


#### Typical Applications (Continued)

LM45B/LM45C



TL/H/11754-19







\*=1% or 2% film resistor -Trim R<sub>B</sub> for V<sub>C</sub>=3.075V -Trim R<sub>C</sub> for V<sub>C</sub>=1.955V -Trim R<sub>A</sub> for V<sub>A</sub>=0.075V + 100mV/\*C  $\times$  T<sub>ambient</sub> -Example, V<sub>A</sub>=2.275V at 22\*C




#### Typical Applications (Continued)



TL/H/11754-21



#### **Block Diagram**



TL/H/11754-22

National Semiconductor

## LM50B/LM50C SOT-23 Single-Supply Centigrade Temperature Sensor


#### **General Description**

The LM50 is a precision integrated-circuit temperature sensor that can sense a -40°C to +125°C temperature range using a single positive supply. The LM50's output voltage is linearly proportional to Celsius (Centigrade) temperature (+10 mV/°C) and has a DC offset of +500 mV. The offset allows reading negative temperatures without the need for a negative supply. The ideal output voltage of the LM50 ranges from +100 mV to +1.75V for a -40°C to +125°C temperature range. The LM50 does not require any external calibration or trimming to provide accuracies of ±3°C at room temperature and ±4°C over the full -40°C to + 125°C temperature range. Trimming and calibration of the LM50 at the wafer level assure low cost and high accuracy. The LM50's linear output, + 500 mV offset, and factory calibration simplify circuitry required in a single supply environment where reading negative temperatures is required. Because the LM50's guiescent current is less than 130 µA, self-heating is limited to a very low 0.2°C in still air.

#### **Applications**

- Computers
- Disk Drives

### **Connection Diagram**



See NS Package Number M03B (JEDEC Registration TO-236AB)

### **Typical Applications**

- Battery Management
- Automotive
   FAX Machines
- Printers
- Portable Medical Instruments
- HVAC
- Power Supply Modules

#### Features

- Calibrated directly in ° Celsius (Centigrade)
- Linear + 10.0 mV/°C scale factor
- ±2°C accuracy guaranteed at +25°C
- Specified for full -40° to +125°C range
- Suitable for remote applications
- Low cost due to wafer-level trimming
- Operates from 4.5V to 10V
- Less than 130 µA current drain
- Low self-heating, less than 0.2°C in still air
- Nonlinearity less than 0.8°C over temp

Order Number	SOT-23 Device Marking	Supplied As
LM50BIM3	T5B	250 Units on Tape and Reel
LM50CIM3	T5C	250 Units on Tape and Reel
LM50BIM3X	T5B	3000 Units on Tape and Reel
LM50CIM3X	T5C	3000 Units on Tape and Reel

TL/H/12030-3

 $\begin{array}{c} +V_{S} \\ (4.5V \text{ TO } 10V) \\ \hline \\ LM50 \\ \hline \\ V_{OUT} = (10 \text{ mV/}^{\circ}\text{C x Temp }^{\circ}\text{C}) +500 \text{ mV} \\ V_{OUT} = +1.750 \text{ V at } +125^{\circ}\text{C} \\ V_{OUT} = +750 \text{ mV at } +25^{\circ}\text{C} \\ V_{OUT} = +100 \text{ mV at } -40^{\circ}\text{C} \end{array}$ 



#### Absolute Maximum Ratings (Note 1)

Supply Voltage	+ 12V to -0.2V
Output Voltage	(+V <sub>S</sub> + 0.6V) to -1.0V
Output Current	10 mA
Storage Temperature	-65°C to +150°C
Lead Temperature	
SOT Package (Note 2):	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

ESD Susceptibility (Note 3): Human Body Model Machine Model	2000V 200V
Operating Ratings (Note 1)	
Specified Temperature Range:	
T <sub>MIN</sub> to T <sub>MAX</sub> (Note 4)	
LM50C	-40°C to +125°C
114505	05001 140000

C	LM50C	$-40^{\circ}C$ to $+125^{\circ}C$
	LM50B	-25°C to +100°C
	Operating Temperature Range	-40°C to +125°C
	Supply Voltage Range (+V <sub>S</sub> )	+4.5V to +10V

**Electrical Characteristics** Unless otherwise noted, these specifications apply for  $V_S = +5 V_{DC}$  and  $I_{LOAD} = +0.5 \mu$ A, in the circuit of *Figure 1*. Boldface limits apply for the specified  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = +25^{\circ}$ C, unless otherwise noted.

		L	M50B	LM50C		Units
Parameter	Conditions	Typical	Limit (Note 5)	Typical	Limit (Note 5)	(Limit)
Accuracy (Note 6)	$T_A = +25^{\circ}C$ $T_A = T_{MAX}$ $T_A = T_{MIN}$		±2.0 ±3.0 +3.0, -3.5		±3.0 ±4.0 ±4.0	°C (max) °C (max) °C (max)
Nonlinearity (Note 7)	•		±0.8		±0.8	°C (max)
Sensor Gain (Average Slope)			+ 9.7 + 10.3		+ 9.7 + 10.3	mV/°C (min) mV/°C (max)
Output Resistance		2000	4000	2000	4000	Ω (max)
Line Regulation (Note 8)	4.5V ≤ V <sub>S</sub> ≤ 10V		±0.8 ± <b>1.2</b>		±0.8 ± <b>1.2</b>	mV/V (max) mV/V (max)
Quiescent Current (Note 9)	$+4.5V \le V_S \le +10V$		130 <b>180</b>		130 <b>180</b>	μΑ (max) μΑ (max)
Change of Quiescent Current (Note 8)	4.5V ≤ V <sub>S</sub> ≤ 10V		2.0		2.0	μA (max)
Temperature Coefficient of Quiescent Current		+ 1.0		+ 2.0		μA/°C
Long Term Stability	T <sub>J</sub> ≕T <sub>MAX</sub> , for 1000 hours	±0.08		±0.08		°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in a current National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 3: Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin.

Note 4: Thermal resistance of the SOT-23 package is 450°C without a heat sink, junction to ambient.

Note 5: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 6: Accuracy is defined as the error between the output voltage and 10mv/°C times the device's case temperature, at specified conditions of voltage, current, and temperature (expressed in °C).

Note 7: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line, over the device's rated temperature range.


Note 8: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 9: Quiescent current is defined in the circuit of Figure 1.

LM50B/LM50C

# LM50B/LM50C

Typical Performance Characteristics To generate these curves the LM45 was mounted to a printed circuit board as shown in *Figure 2*.



#### **1.0 Mounting**

The LM50 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface and its temperature will be within about 0.2°C of the surface temperature.

This presumes that the ambient air temperature is almost the same as the surface temperature; if the air temperature were much higher or lower than the surface temperature, the actual temperature of the LM50 die would be at an intermediate temperature between the surface temperature and the air temperature.

To ensure good thermal conductivity the backside of the LM50 die is directly attached to the GND pin. The lands and traces to the LM50 will, of course, be part of the printed circuit board, which is the object whose temperature is being measured. These printed circuit board lands and traces will not cause the LM50s temperature to deviate from the desired temperature.

Alternatively, the LM50 can be mounted inside a sealed-end metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the LM50 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. Printed-circuit coatings and varnishes such as Humiseal and epoxy paints or dips are often used to ensure that moisture cannot corrode the LM50 or its connections.


#### Temperature Rise of LM50 Due to Self-Heating


(Thermai Resistance)					
	SOT-23**	SOT-23			
Still air	no heat sink 450°C/W	small heat fin* 260°C/W			
Moving air		180°C/W			


\* Heat sink used is  $\frac{1}{2}$ " square printed circuit board with 2 oz. foil with part attached as shown in *Figure 2*.

\*\* Part soldered to 30 gauge wire.

### 2.0 Capacitive Loads








TL/H/12030-8

#### FIGURE 4. LM50C with Filter for Noisy Environment

The LM50 handles capacitive loading very well. Without any special precautions, the LM50 can drive any capacitive load. The LM50 has a nominal 2 k $\Omega$  output impedance (as can be seen in the block diagram). The temperature coefficient of the output resistors is around 1300 ppm/°C. Taking into account this temperature coefficient and the initial tolerance of the resistors the output impedance of the LM50 will not exceed 4 kn. In an extremely noisy environment it may be necessary to add some filtering to minimize noise pickup. It is recommended that 0.1  $\mu$ F be added from V<sub>IN</sub> to GND to bypass the power supply voltage, as shown in Figure 4. In a noisy environment it may be necessary to add a capacitor from the output to ground. A 1 µF output capacitor with the 4 kΩ output impedance will form a 40 Hz lowpass filter. Since the thermal time constant of the LM50 is much slower than the 25 ms time constant formed by the RC, the overall response time of the LM50 will not be significantly affected. For much larger capacitors this additional time lag will increase the overall response time of the LM50.



•R2 ≈ 2k with a typical 1300 ppm/°C drift.

FIGURE 5. Block Diagram

#### **3.0 Typical Applications**






FIGURE 6. Centigrade Thermostat/Fan Controller




TL/H/12030-13 FIGURE 7. Temperature To Digital Converter (Serial Output) (+ 125°C Full Scale)



TL/H/12030-14

TL/H/12030-11





National Semiconductor

## LM4040 Precision Micropower Shunt Voltage Reference

#### **General Description**

Ideal for space critical applications, the LM4040 precision voltage reference is available in the sub-miniature (3 mm x 1.3 mm) SOT-23 surface-mount package. The LM4040's advanced design eliminates the need for an external stabilizing capacitor while ensuring stability with any capacitive load, thus making the LM4040 easy to use. Further reducing design effort is the availability of several fixed reverse breakdown voltages: 2.500V, 4.096V, 5.000V, 8.192V, and 10.000V. The minimum operating current increases from 60  $\mu$ A for the LM4040-2.5 to 100  $\mu$ A for the LM4040-10.0. All versions have a maximum operating current of 15 mA.

The LM4040 utilizes fuse and zener-zap reverse breakdown voltage trim during wafer sort to ensure that the prime parts have an accuracy of better than  $\pm 0.1\%$  (A grade) at 25°C. Bandgap reference temperature drift curvature correction and low dynamic impedance ensure stable reverse breakdown voltage accuracy over a wide range of operating temperatures and currents.

Also available is the LM4041 with two reverse breakdown voltage versions: adjustable and 1.2V. Please see the LM4041 data sheet.

#### Features

- Small packages: SOT-23, TO-92, and SO-8
- No output capacitor required

- Tolerates capacitive loads
- Fixed reverse breakdown voltages of 2.500V, 4.096V, 5.000V, 8.192V, and 10.000V
- Contact National Semiconductor Analog Marketing for parts with extended temperature range


#### Key Specifications (LM4040-2.5)

■ Output voltage tolerance (A grade, 25°C) ±0.1% (max)

- Low output noise (10 Hz to 10 kHz) 35 µVrms (typ)
- Wide operating current range 60 µA to 15 mA
- Industrial temperature range -40°C to +85°C
- Low temperature coefficient 100 ppm/°C (max)
- Contact National Semiconductor Analog Marketing for parts with lower temperature coefficient

#### Applications

- Portable, Battery-Powered Equipment
- Data Acquisition Systems
- Instrumentation
- Process Control
- Energy Management
- Product Testing
- Automotive
- Precision Audio Components



## **Ordering Information**

Reverse Breakdown Voltage Tolerance at 25°C		Package	Package		
and Average Reverse Breakdown Voltage Temperature Coefficient	M3 (SOT-23)	Z (TO-92)	M (SO-8)		
±0.1%, 100 ppm/°C max (A grade)	LM4040AIM3-2.5,	LM4040AIZ-2.5,	LM4040AIM-2.5,		
	LM4040AIM3-4.1,	LM4040AIZ-4.1,	LM4040AIM-4.1,		
	LM4040AIM3-5.0,	LM4040AIZ-5.0,	LM4040AIM-5.0,		
	LM4040AIM3-8.2,	LM4040AIZ-8.2,	LM4040AIM-8.2,		
	LM4040AIM3-10.0	LM4040AIZ-10.0	LM4040AIM-10.0		
	See NS Package Number M03B	See NS Package Number Z03A	See NS Package Number M08A		
±0.2%, 100 ppm/°C max (B grade)	LM4040BIM3-2.5,	LM4040BIZ-2.5,	LM4040BIM-2.5,		
	LM4040BIM3-4.1,	LM4040BIZ-4.1,	LM4040BIM-4.1,		
	LM4040BIM3-5.0,	LM4040BIZ-5.0,	LM4040BIM-5.0,		
	LM4040BIM3-8.2,	LM4040BIZ-8.2,	LM4040BIM-8.2,		
	LM4040BIM3-10.0	LM4040BIZ-10.0	LM4040BIM-10.0		
	See NS Package Number M03B	See NS Package Number Z03A	See NS Package Number M08A		
±0.5%, 100 ppm/°C max (C grade)	LM4040CIM3-2.5,	LM4040CIZ-2.5,	LM4040CIM-2.5,		
	LM4040CIM3-4.1,	LM4040ClZ-4.1,	LM4040CIM-4.1,		
	LM4040CIM3-5.0,	LM4040CIZ-5.0,	LM4040CIM-5.0,		
	LM4040CIM3-8.2,	LM4040CIZ-8.2,	LM4040CIM-8.2,		
	LM4040CIM3-10.0	LM4040CIZ-10.0	LM4040CIM-10.0		
	See NS Package Number M03B	See NS Package Number Z03A	See NS Package Number M08A		
±1.0%, 150 ppm/°C max (D grade)	LM4040DIM3-2.5,	LM4040DIZ-2.5,	LM4040DIM-2.5,		
	LM4040DIM3-4.1,	LM4040DIZ-4.1,	LM4040DIM-4.1,		
	LM4040DIM3-5.0,	LM4040DIZ-5.0,	LM4040DIM-5.0,		
	LM4040DIM3-8.2,	LM4040DIZ-8.2,	LM4040DIM-8.2,		
	LM4040DIM3-10.0	LM4040DIZ-10.0,	LM4040DIM-10.0		
	See NS Package	See NS Package	See NS Package		
	Number M03B	Number Z03A	Number M08A		
±2.0%, 150 ppm/°C max (E grade)	LM4040EIM3-2.5	LM4040EIZ-2.5			
	See NS Package	See NS Package			
	Number M03B	Number Z03A			

**SOT-23 Package Marking Information** Only three fields of marking are possible on the SOT-23's small surface. This table gives the meaning of the three fields.

Part Marking		Field Definition		
R2A R4A R5A R8A R0A R2B R4B R5B R8B	First Field: R = Reference Second Field: 2 = 2.500V Voltage Option 4 = 4.096V Voltage Option 5 = 5.000V Voltage Option 8 = 8.192V Voltage Option 0 = 10.000V Voltage Option Third Field:			
R0B	A-E = Initial Reverse Break	down Voltage or Reference Volt C = $+0.5\%$ , D = $\pm 1.0\%$ , E =	tage Tolerance	
R2C R4C R5C		, , , , , , , , , , , , , , , , , , ,		
R8C R0C R2D				
R4D R5D R8D R0D				· · · · ·
			an Solaan	n na san an a
			•	a da an
×	<sup>1</sup> South States and Stat States and States and Stat			<ul> <li>A second sec second second sec</li></ul>

LM4040

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	20 mA
+	10 mA
	540 mW
	306 mW
	550 mW
-65°C to	+150°C
	+215°C
	+ 220°C
	+260°C
	−65°C to

ESD Susceptibility Human Body Model (Note 3) Machine Model (Note 3)

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

#### Operating Ratings (Notes 1 & 2)

Temperature Range	
$(T_{min} \le T_A \le T_{max})$	40°C ≤
Reverse Current	
LM4040-2.5	6
LM4040-4.1	6
LM4040-5.0	74
LM4040-8.2	. 9
LM4040-10.0	10

### $PC \le T_A \le +85^{\circ}C$ 60 $\mu$ A to 15 mA

#### 68 μA to 15 mA 74 μA to 15 mA 91 μA to 15 mA 100 μA to 15 mA

#### LM4040-2.5

#### **Electrical Characteristics**

Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}$ C. The grades A and B designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.1\%$  and  $\pm 0.2\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040AIM LM4040AIM3 LM4040AIZ Limits (Note 5)	LM4040BIM LM4040BIM3 LM4040BIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 100 μA	2.500			V
	Reverse Breakdown Voltage Tolerance (Note 6)	I <sub>R</sub> = 100 μA		±2.5 ± <b>19</b>	±5.0 ±21	mV (max) mV (max)
IRMIN	Minimum Operating Current		45	60 65	60 65	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_R = 10 \text{ mA}$ $I_R = 1 \text{ mA}$ $I_R = 100 \mu \text{A}$	±20 ±15 ±15	± 100	± 100	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	I <sub>RMIN</sub> ≤ I <sub>R</sub> ≤ 1 mA	0.3	0.8 <b>1.0</b>	0.8 <b>1.0</b>	mV mV (max) mV (max)
		1 mA ≤ I <sub>R</sub> ≤ 15 mA	2.5	6.0 <b>8.0</b>	6.0 <b>8.0</b>	mV mV (max) mV (max)
Z <sub>R</sub>	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_{R}$	0.3	0.8	0.8	Ω Ω (max)
e <sub>N</sub>	Wideband Noise	I <sub>R</sub> = 100 μA 10 Hz ≤ f ≤ 10 kHz	35			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C ±0.1°C I <sub>R</sub> = 100 μA	120			ppm

7

2 kV

200V

#### LM4040-2.5 (Continued)

**Electrical Characteristics** (Continued) **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}; all other limits T\_A = T\_J = 25^{\circ}C. The grades C, D and E designate initial Reverse Breakdown Voltage tolerances of \pm 0.5\%, \pm 1.0\% and \pm 2.0\%, respectively.** 

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040CIM LM4040CIM3 LM4040CIZ Limits (Note 5)		LM4040EIM3 LM4040EIZ LImits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 100 μA	2.500				V
	Reverse Breakdown Voltage Tolerance (Note 6)	l <sub>R</sub> = 100 μA	Ň	±12 ± <b>29</b>	±25 ± <b>49</b>	±50 ± <b>74</b>	mV (max) mV (max)
RMIN	Minimum Operating Current		45	60 <b>65</b>	65 <b>70</b>	65 <b>70</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 100 \mu \text{A}$	±20 ±15 ±15	± 100	± 150	± 150	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	$I_{\rm RMIN} \le I_{\rm R} \le 1  {\rm mA}$	0.4	0.8 <b>1.0</b>	1.0 <b>1.2</b>	1.0 <b>1.2</b>	mV mV (max) mV (max)
1. 1. 1. 1. 1.		1 mA ≤ I <sub>R</sub> ≤ 15 mA	2.5	6.0 <b>8.0</b>	8.0 <b>10.0</b>	8.0 <b>10.0</b>	mV mV (max) mV (max)
ZR	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA, f} = 120 \text{ Hz}$ $I_{AC} = 0.1 I_{R}$	0.3	0.9	1.1	. <b>1.1</b>	Ω Ω(max)
θN	Wideband Noise	l <sub>R</sub> = 100 μA 10 Hz ≤ f ≤ 10 kHz	35				μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C ±0.1°C I <sub>R</sub> = 100 μA	120			an the a	ppm

#### LM4040-4.1

**Electrical Characteristics** Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}$ C. The grades A and B designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.1\%$  and  $\pm 0.2\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040AIM LM4040AIM3 LM4040AIZ Limits (Note 5)	LM4040BIM LM4040BIM3 LM4040BIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 100 μA	4.096			V
•	Reverse Breakdown Voltage Tolerance (Note 6)	I <sub>R</sub> = 100 μA		±4.1 ±31	±8.2 ±35	mV (max) mV (max)
IRMIN	Minimum Operating Current		50	68 <b>7 3</b>	68 <b>7 3</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_R = 10 \text{ mA}$ $I_R = 1 \text{ mA}$ $I_R = 100 \mu \text{A}$	±30 ±20 ±20	± 100	± 100	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	$I_{\rm RMIN} \le I_{\rm R} \le 1  {\rm mA}$	0.5	0.9 <b>1.2</b>	0.9 <b>1.2</b>	mV mV (max) mV (max)
·		1 mA ≤ I <sub>R</sub> ≤ 15 mA	3.0	7.0 <b>10.0</b>	7.0 <b>10.0</b>	mV mV (max) mV (max)
Z <sub>R</sub>	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_{R}$	0.5	1.0	1.0	Ω Ω (max)
eN	Wideband Noise	I <sub>R</sub> ≕ 100 μA 10 Hz ≤ f ≤ 10 kHz	80			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C ±0.1°C I <sub>R</sub> = 100 μA	120		i *	ppm

LM4040

#### LM4040-4.1 (Continued)

**Electrical Characteristics** (Continued) **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. The grades C and D designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.5\%$  and  $\pm 1.0\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040CIM LM4040CIM3 LM4040CIZ Limits (Note 5)	LM4040DIM LM4040DIM3 LM4040DIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 100 μA	4.096			м. <b>V</b> м.
a de Alta po	Reverse Breakdown Voltage Tolerance (Note 6)	I <sub>R</sub> = 100 μA		±20 ± <b>47</b>	±41 ±81	mV (max) mV (max)
IRMIN	Minimum Operating Current		50	68 73	73 <b>78</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 100 \mu \text{A}$	±30 ±20 ±20	± 100	± 150	ppm/°C ppm/°C (max) ppm/°C
∆V <sub>R</sub> /∆I <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	I <sub>RMIN</sub> ≤ I <sub>R</sub> ≤ 1 mA	0.5	0.9 <b>1.2</b>	1.2 <b>1.5</b>	mV mV (max) mV (max)
		$1 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$	3.0	7.0 <b>10.0</b>	9.0 <b>13.0</b>	mV mV (max) mV (max)
Z <sub>R</sub>	Reverse Dynamic Impedance	$I_R = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_R$	0.5	1.0	1.3	Ω Ω (max)
eN	Wideband Noise	I <sub>R</sub> = 100 μA 10 Hz ≤ f ≤ 10 kHz	80		et ta inte	μV <sub>rms</sub>
ΔVR	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm$ 0.1°C I <sub>R</sub> = 100 $\mu$ A	120			ppm

### LM4040-5.0

**Electrical Characteristics Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. The grades A and B designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.1\%$  and  $\pm 0.2\%$ , respectively.

	······································					
Symbol	Parameter	Conditions	Typical (Note 4)	LM4040AIM LM4040AIM3 LM4040AIZ Limits (Note 5)	LM4040BIM LM4040BIM3 LM4040BIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 100 μA	5.000			· V
	Reverse Breakdown Voltage Tolerance (Note 6)	l <sub>R</sub> = 100 μA		±5.0 ± <b>38</b>	±10 ± <b>43</b>	mV (max) mV (max)
IRMIN	Minimum Operating Current		54	74 80	74 80	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 100 \mu \text{A}$	±30 ±20 ±20	± 100	± 100	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	$I_{\rm RMIN} \leq I_{\rm R} \leq 1  {\rm mA}$	0.5	1.0 <b>1.4</b>	1.0 <b>1.4</b>	mV mV (max) mV (max)
		$1 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$	3.5	8.0 <b>12.0</b>	8.0 <b>12.0</b>	mV mV (max) mV (max)
Z <sub>R</sub>	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_{R}$	0.5	1.1	1.1	Ω Ω (max)
eN .	Wideband Noise	I <sub>R</sub> = 100 μA 10 Hz ≤ f ≤ 10 kHz	80			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm 0.1$ °C I <sub>R</sub> = 100 $\mu$ A	120			ppm

LM4040

#### LM4040-5.0 (Continued)

**Electrical Characteristics** (Continued) **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits  $T_A = T_J = 25^{\circ}$ C. The grades C and D designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.5\%$  and  $\pm 1.0\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040CIM LM4040CIM3 LM4040CIZ Limits (Note 5)	LM4040DIM LM4040DIM3 LM4040DIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 100 μA	5.000			V ·
	Reverse Breakdown Voltage Tolerance (Note 6)	I <sub>R</sub> = 100 μA		±25 ± <b>58</b>	±50 ± <b>99</b>	mV (max) mV (max)
IRMIN	Minimum Operating Current		54	74 80	79 <b>85</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 100 \mu \text{A}$	±30 ±20 ±20	± 100	± 150	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	I <sub>RMIN</sub> ≤ I <sub>R</sub> ≤ 1 mA	0.5	1.0 <b>1.3</b>	1.3 <b>1.8</b>	mV mV (max) mV (max)
• • •		1 mA ≤ I <sub>R</sub> ≤ 15 mA	3.5	8.0 <b>12.0</b>	10.0 <b>15.0</b>	mV mV (max) mV (max)
ZR	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_{R}$	0.5	1.1	1.5	Ω Ω (max)
eN	Wideband Noise	I <sub>R</sub> = 100 μA 10 Hz ≤ f ≤ 10 kHz	80 <sup>:</sup>			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm$ 0.1°C I <sub>R</sub> = 100 $\mu$ A	120			ppm

#### LM4040-8.2

#### **Electrical Characteristics**

Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}$ C. The grades A and B designate initial Reverse Breakdown Voltage tolerances of ±0.1% and ±0.2%, respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040AIM LM4040AIM3 LM4040AIZ Limits (Note 5)	LM4040BIM LM4040BIM3 LM4040BIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 150 μA	8.192			V
	Reverse Breakdown Voltage Tolerance (Note 6)	I <sub>R</sub> = 150 μA		±8.2 ± <b>61</b>	±16 ± <b>70</b>	mV (max) mV (max)
IRMIN	Minimum Operating Current		67	91 <b>95</b>	91 <b>95</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_R = 10 \text{ mA}$ $I_R = 1 \text{ mA}$ $I_R = 150 \mu \text{A}$	±40 ±20 ±20	± 100	± 100	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	I <sub>RMIN</sub> ≤ I <sub>R</sub> ≤ 1 mA	0.6	1.3 <b>2.5</b>	1.3 <b>2.5</b>	mV mV (max) mV (max)
		$1 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$	7.0	10.0 <b>18.0</b>	10.0 <b>18.0</b>	mV mV (max) mV (max)
ZR	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_{R}$	0.6	1.5	1.5	Ω Ω (max)
eN	Wideband Noise	l <sub>R</sub> = 150 μA 10 Hz ≤ f ≤ 10 kHz	130			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm$ 0.1°C I <sub>R</sub> = 150 $\mu$ A	120			ppm

7

#### LM4040-8.2 (Continued)

**Electrical Characteristics** (Continued) **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX};** all other limits  $T_A = T_J = 25^{\circ}$ C. The grades C and D designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.5\%$  and  $\pm 1.0\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040CIM LM4040CIM3 LM4040CIZ Limits (Note 5)	LM4040DIM LM4040DIM3 LM4040DIZ Limits (Note 5)	Units (Llmit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 150 μA	8.192	1942 - S		$\mathbf{W} = \mathbf{V}^{(2)} \cdot \mathbf{r} + \mathbf{v}^{(2)} \cdot \mathbf{r}$
	Reverse Breakdown Voltage Tolerance (Note 6)	l <sub>R</sub> = 150 μA	T	±41 ± <b>94</b>	±82 ±162	mV (max) mV (max)
I <sub>RMIN</sub>	Minimum Operating Current		67	91 <b>95</b>	96 <b>100</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_R = 10 \text{ mA}$ $I_R = 1 \text{ mA}$ $I_R = 150 \mu \text{A}$	±40 ±20 ±20	± 100	± 150	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	$I_{\rm RMIN} \le I_{\rm R} \le 1  { m mA}$	0.6	1.3 <b>2.5</b>	1.7 <b>3.0</b>	mV mV (max) mV (max)
		$1 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$	7.0	10.0 <b>18.0</b>	15.0 <b>24.0</b>	mV mV (max) mV (max)
Z <sub>R</sub>	Reverse Dynamic Impedance	$I_R = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_R$	0.6	1.5	1.9	Ω Ω (max)
e <sub>N</sub>	Wideband Noise	I <sub>R</sub> = 150 μA 10 Hz ≤ f ≤ 10 kHz	130		11 (11 (11 (11 (11 (11 (11 (11 (11 (11	μV <sub>rms</sub>
∆VR	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm$ 0.1°C I <sub>R</sub> = 150 $\mu$ A	120		anto y Stational - Stational -	ppm

.

#### LM4040-10.0

**Electrical Characteristics** Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}$ C. The grades A and B designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.1\%$  and  $\pm 0.2\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4040AIM LM4040AIM3 LM4040AIZ Limits (Note 5)	LM4040BIM LM4040BIM3 LM4040BIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	I <sub>R</sub> = 150 μA	10.00			v
	Reverse Breakdown Voltage Tolerance (Note 6)	l <sub>R</sub> = 150 μA		±10 ± <b>75</b>	±20 ±85	mV (max) mV (max)
IRMIN	Minimum Operating Current		75	100 <b>103</b>	100 <b>103</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 150 \mu \text{A}$	±40 ±20 ±20	± 100	± 100	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	$I_{\rm RMIN} \le I_{\rm R} \le 1  { m mA}$	0.8	1.5 <b>3.5</b>	1.6 <b>3.5</b>	mV mV (max) mV (max)
* . -		$1 \text{ mA} \le I_{\text{R}} \le 15 \text{ mA}$	8.0	12.0 <b>23.0</b>	12.0 <b>23.0</b>	mV mV (max) mV (max)
ZR	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_{R}$	0.7	1.7	1.7	Ω Ω (max)
e <sub>N</sub>	Wideband Noise	l <sub>R</sub> = 150 μA 10 Hz ≤ f ≤ 10 kHz	180			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm$ 0.1°C I <sub>R</sub> = 150 $\mu$ A	120			ppm

#### LM4040-10.0 (Continued)

#### Electrical Characteristics (Continued)

**Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}; all other limits T\_A = T\_J = 25^{\circ}C. The grades C and D designate initial Reverse Breakdown Voltage tolerances of ±0.5% and ±1.0%, respectively.** 

and a section of

Symbol	Parameter Parameter	Conditions	Typical (Note 4)	LM4040CIM LM4040CIM3 LM4040CIZ Limits (Note 5)	LM4040DIM LM4040DIM3 LM4040DIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	l <sub>R</sub> = 150 μA	10.00			V sur
	Reverse Breakdown Voltage Tolerance (Note 6)	l <sub>R</sub> = 150 μA		±50 ± <b>115</b>	±100 ± <b>198</b>	mV (max) mV (max)
IRMIN	Minimum Operating Current		75	100 <b>103</b>	110 <b>113</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 150 \mu \text{A}$	±40 ±20 ±20	± 100	± 150	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	I <sub>RMIN</sub> ≤ I <sub>R</sub> ≤ 1 mA	0.8	1.5 <b>3.5</b>	2.0 <b>4.0</b>	mV mV (max) mV (max)
25 - 1 26 - 1 - 1 29 - 1 - 1		1 mA ≤ I <sub>R</sub> ≤ 15 mA	8.0	12.0 <b>23.0</b>	18.0 <b>29.0</b>	mV mV (max) mV (max)
Z <sub>R</sub>	Reverse Dynamic Impedance	$I_R = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_R$	0.7	1.7	2.3	Ω Ω (max)
en .	Wideband Noise	I <sub>R</sub> = 150 μA 10 Hz ≤ f ≤ 10 kHz	180			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm$ 0.1°C I <sub>R</sub> = 150 $\mu$ A	120			ppm

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (maximum junction temperature),  $\theta_{JA}$  (junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $PD_{max} = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For the LM4040,  $T_{Jmax} = 125^{\circ}$ C, and the typical thermal resistance ( $\theta_{JA}$ ), when board mounted, is 185°C/W for the M package, 326°C/W for the SOT-23 package, and 180°C/W with 0.4″ lead length and 170°C/W with 0.125″ lead length for the TO-92 package.

Note 3: The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

Note 4: Typicals are at  $T_J = 25^{\circ}C$  and represent most likely parametric norm.

Note 5: Limits are 100% production tested at 25°C. Limits over temperature are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's AOQL.

Note 6: The boldface (over-temperature) limit for Reverse Breakdown Voltage Tolerance is defined as the room temperature Reverse Breakdown Voltage Tolerance  $\pm [(\Delta V_R/\Delta T)(65^{\circ}C)(V_R)]$ .  $\Delta V_R/\Delta T$  is the  $V_R$  temperature coefficient, 65°C is the temperature range from  $-40^{\circ}C$  to the reference point of 25°C, and  $V_R$  is the reverse breakdown voltage. The total over-temperature tolerance for the different grades is shown below:


A-grade: ±0.75% = ±0.1% ±100 ppm/°C × 65°C B-grade: ±0.85% = ±0.2% ±100 ppm/°C × 65°C C-grade: ±1.15% = ±0.5% ±100 ppm/°C × 65°C


D-grade: ±1.98% = ±1.0% ±150 ppm/°C × 65°C

E-grade: ±2.98% = ±2.0% ±150 ppm/°C × 65°C


Therefore, as an example, the A-grade LM4040-2.5 has an over-temperature Reverse Breakdown Voltage tolerance of ±2.5V × 0.75% = ±19 mV.

#### **Typical Performance Characteristics**





#### **Functional Block Diagram**



#### **Applications Information**

The LM4040 is a precision micro-power curvature-corrected bandgap shunt voltage reference. For space critical applications, the LM4040 is available in the sub-miniature SOT-23 surface-mount package. The LM4040 has been designed for stable operation without the need of an external capacitor connected between the "+" pin and the "-" pin. If, however, a bypass capacitor is used, the LM4040 remains stable. Reducing design effort is the availability of several fixed reverse breakdown voltages: 2.500V, 4.096V, 5.000V, 8.192V, and 10.000V. The minimum operating current increases from 60  $\mu$ A for the LM4040-2.5 to 100  $\mu$ A for the LM4040-10.0. All versions have a maximum operating current of 15 mA.

LM4040s in the SOT-23 packages have a parasitic Schottky diode between pin 3 (-) and pin 1 (Die attach interface contact). Therefore, pin 1 of the SOT-23 package must be left floating or connected to pin 3.

The 4.096V version allows single +5V 12-bit ADCs or DACs to operate with an LSB equal to 1 mV. For 12-bit ADCs or DACs that operate on supplies of 10V or greater, the 8.192V version gives 2 mV per LSB.


In a conventional shunt regulator application (*Figure 1*), an external series resistor ( $R_S$ ) is connected between the supply voltage and the LM4040.  $R_S$  determines the current that flows through the load ( $I_L$ ) and the LM4040 ( $I_O$ ). Since load current and supply voltage may vary,  $R_S$  should be small

enough to supply at least the minimum acceptable I<sub>Q</sub> to the LM4040 even when the supply voltage is at its minimum and the load current is at its maximum value. When the supply voltage is at its maximum and I<sub>L</sub> is at its minimum, R<sub>S</sub> should be large enough so that the current flowing through the LM4040 is less than 15 mA.

 $R_S$  is determined by the supply voltage, (V<sub>S</sub>), the load and operating current, (I<sub>L</sub> and I<sub>Q</sub>), and the LM4040's reverse breakdown voltage, V<sub>R</sub>.


$$\mathsf{R}_{\mathsf{S}} = \frac{\mathsf{V}_{\mathsf{S}} - \mathsf{V}_{\mathsf{R}}}{\mathsf{I}_{\mathsf{L}} + \mathsf{I}_{\mathsf{Q}}}$$


#### **Typical Applications**




TL/H/11323-15


FIGURE 1. Shunt Regulator







TL/H/11323-16







#### Typical Applications (Continued)










TL/H/11323-19



**National** Semiconductor

## LM4041 Precision Micropower Shunt Voltage Reference

#### **General Description**

Ideal for space critical applications, the LM4041 precision voltage reference is available in the sub-miniature (3 mm x 1.3 mm) SOT-23 surface-mount package. The LM4041's advanced design eliminates the need for an external stabilizing capacitor while ensuring stability with any capacitive load, thus making the LM4041 easy to use. Further reducing design effort is the availability of a fixed (1.225V) and adjustable reverse breakdown voltage. The minimum operating current is 60  $\mu$ A for the LM4041-1.2 and the LM4041-ADJ. Both versions have a maximum operating current of 12 mA.

The LM4041 utilizes fuse and zener-zap reverse breakdown or reference voltage trim during wafer sort to ensure that the prime parts have an accuracy of better than  $\pm 0.1\%$  (A grade) at 25°C. Bandgap reference temperature drift curvature correction and low dynamic impedance ensure stable reverse breakdown voltage accuracy over a wide range of operating temperatures and currents.

#### **Features**

- Small packages: SOT-23, TO-92, and SO-8
- No output capacitor required
- Tolerates capacitive loads

- Reverse breakdown voltage options of 1.225V and adjustable
- Contact National Semiconductor Analog Marketing for parts with extended temperature range

#### Key Specifications (LM4041-1.2)


- Output voltage tolerance (A grade, 25°C) ±0.1% (max)
- Low output noise (10 Hz to 10 kHz) 20 µV<sub>rms</sub> (typ)
- Wide operating current range 60 µA to 12 mA
- Industrial temperature range -40°C to +85°C

100 ppm/°C (max)

Low temperature coefficient

#### Applications

- Portable, Battery-Powered Equipment
- Data Acquisition Systems
- Instrumentation
- Process Control
- Energy Management
- Product Testing
- Automotive
- Precision Audio Components



Reverse Breakdown Voltage Tolerance at 25°C		Package	
and Average Reverse Breakdown Voltage Temperature Coefficient	M3 (SOT-23)	Z (TO-92)	M (SO-8)
±0.1%, 100 ppm/°C max (A grade)	LM4041AIM3-1.2	LM4041AIZ-1.2	LM4041AIM-1.2
	See NS Package	See NS Package	See NS Package
	Number M03B	Number Z03A	Number M08A
±0.2%, 100 ppm/°C max (B grade)	LM4041BIM3-1.2	LM4041BIZ-1.2	LM4041BIM-1.2
an sa	See NS Package	See NS Package	See NS Package
	Number M03B	Number Z03A	Number M08A
±0.5%, 100 ppm/°C max (C grade)	LM4041CIM3-1.2	LM4041CIZ-1.2,	LM4041CIM-1.2,
	LM4041CIM3-ADJ	LM4041CIZ-ADJ	LM4041CIM-ADJ
	See NS Package	See NS Package	See NS Package
	Number M03B	Number Z03A	Number M08A
± 1.0%, 150 ppm/°C max (D grade)	LM4041DIM3-1.2	LM4041DIZ-1.2,	LM4041DIM-1.2,
	LM4041DIM3-ADJ	LM4041DIZ-ADJ	LM4041DIM-ADJ
	See NS Package	See NS Package	See NS Package
	Number M03B	Number Z03A	Number M08A
±2.0%, 150 ppm/°C max (E grade)	LM4041EIM3-1.2	LM4041EIZ-1.2	

**SOT-23 Package Marking Information** Only three fields of marking are possible on the SOT-23's small surface. This table gives the meaning of the three fields.

Part Marking	Field Definition				
R1A	First Field:				
R1B	R = Reference				
R1C	Second Field:				
R1D	1 = 1.225V Voltage Option	No. 1			
R1E	A = Adjustable				
1944 yu	Third Field:	21 A			
RAC	A-E = Initial Reverse Breakdown				
RAD	Voltage or Reference Voltage	Voltage or Reference Voltage Tolerance			
ПАО	%, D = $\pm 1.0\%$ , E = $\pm 2.0\%$				

7-36

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Reverse Current	20 mA
Forward Current	10 mA
Maximum Output Voltage (LM4041-ADJ)	15V
Power Dissipation ( $T_A = 25^{\circ}C$ ) (Note 2)	
M Package	540 mW
M3 Package	306 mW
Z Package	550 mW
Storage Temperature	-65°C to +150°C
Lead Temperature M and M3 Packages	
Vapor phase (60 seconds)	+215°C
Infrared (15 seconds)	+220°C
Z Package	
Soldering (10 seconds)	
Coldening (10 Seconds)	+260°C

ESD Susceptibility		
Human Body Model (Note 3)	•	2 kV
Machine Model (Note 3)		200V

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

#### **Operating Ratings** (Notes 1 & 2)

Temperature Range	
$(T_{min} \le T_A \le T_{max})$	−40°C ≤ T <sub>A</sub> ≤ +85°C
Reverse Current	
LM4041-1.2	60 μA to 12 mA
LM4041-ADJ	60 μA to 12 mA
Output Voltage Range	
LM4041-ADJ	1.24V to 10V

### LM4041-1.2

#### **Electrical Characteristics**

**Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. The grades A and B designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.1\%$  and  $\pm 0.2\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4041AIM LM4041AIM3 LM4041AIZ Limits (Note 5)	LM4041BIM LM4041BIM3 LM4041BIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	l <sub>R</sub> = 100 μA	1.225			V
	Reverse Breakdown Voltage Tolerance (Note 6)	l <sub>R</sub> = 100 μA		±1.2 ± <b>9.2</b>	±2.4 ± <b>10.4</b>	mV (max) mV (max)
I <sub>RMIN</sub>	Minimum Operating Current		45	60 65	60 65	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔT	Average Reverse Breakdown Voltage Temperature Coefficient	$I_R = 10 \text{ mA}$ $I_R = 1 \text{ mA}$ $I_R = 100 \mu \text{A}$	±20 ±15 ±15	± 100	± 100	ppm/°C ppm/°C (max) ppm/°C
ΔV <sub>R</sub> /ΔI <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	I <sub>RMIN</sub> ≤ I <sub>R</sub> ≤ 1 mA	0.7	1.5 <b>2.0</b>	1.5 <b>2.0</b>	mV mV (max) mV (max)
		1 mA ≤ I <sub>R</sub> ≤ 12 mA	4.0	6.0 <b>8.0</b>	6.0 <b>8.0</b>	mV mV (max) mV (max)
Z <sub>R</sub>	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz},$ $I_{AC} = 0.1 I_{R}$	0.5	1.5	1.5	Ω Ω (max)
e <sub>N</sub>	Wideband Noise	I <sub>R</sub> = 100 μA 10 Hz ≤ f ≤ 10 kHz	20			μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C ±0.1°C I <sub>R</sub> = 100 μA	120	· · · · · · · · · · · · · · · · · · ·		ppm

#### LM4041-1.2 (Continued)

#### Electrical Characteristics (Continued)

**Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C. The grades C, D and E designate initial Reverse Breakdown Voltage tolerances of  $\pm 0.5\%$ ,  $\pm 1.0\%$  and  $\pm 2.0\%$ , respectively.

Symbol	Parameter	Conditions	Typical (Note 4)	L MADA1CIZ	LM4041DIM LM4041DIM3 LM4041DIZ Limits (Note 5)	LM4041EIM3 LM4041EIZ Limits (Note 5)	Units (Limit)
VR	Reverse Breakdown Voltage	l <sub>R</sub> = 100 μA	1.225				<sup>1</sup> . V
•	Reverse Breakdown Voltage Tolerance (Note 6)	l <sub>R</sub> = 100 μA		±6 ± <b>14</b>	±12 ± <b>24</b>	±25 ± <b>36</b>	mV (max) mV (max)
IRMIN	Minimum Operating Current		45	60 <b>65</b>	65 70	65 <b>70</b>	μΑ μΑ (max) μΑ (max)
ΔV <sub>R</sub> /ΔΤ	Average Reverse Breakdown Voltage Temperature Coefficient	$I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 100 \mu \text{A}$	±20 ±15 ±15	± 100	± 150	± 150	ppm/°C ppm/°C (max) ppm/°C
∆V <sub>R</sub> /∆I <sub>R</sub>	Reverse Breakdown Voltage Change with Operating Current Change	$I_{\rm RMIN} \le I_{\rm R} \le 1  {\rm mA}$	0.7	1.5 <b>2.0</b>	2.0 <b>25</b>	2.0 <b>2.5</b>	mV mV (max) mV (max)
141 - 1 1	an a	$1 \text{ mA} \le I_{\text{R}} \le 12 \text{ mA}$	2.5	6.0 <b>8.0</b>	8.0 <b>10.0</b>	8.0 <b>10.0</b>	mV mV (max) mV (max)
ZR	Reverse Dynamic Impedance	$I_{R} = 1 \text{ mA}, f = 120 \text{ Hz}$ $I_{AC} = 0.1 I_{R}$	0.5	1.5	2.0	2.0	Ω Ω(max)
eN	Wideband Noise	l <sub>R</sub> = 100 μA 10 Hz ≤ f ≤ 10 kHz	20				μV <sub>rms</sub>
ΔV <sub>R</sub>	Reverse Breakdown Voltage Long Term Stability	t = 1000 hrs T = 25°C $\pm$ 0.1°C I <sub>R</sub> = 100 $\mu$ A	120				ppm

### LM4041-ADJ (Adjustable)

#### **Electrical Characteristics**

**Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>J</sub> = 25°C unless otherwise specified (SOT-23, see Note 7),  $I_{RMIN} \le I_R \le 12$  mA,  $V_{REF} \le V_{OUT} \le 10$ V. The grades C and D designates initial Reference Voltage Tolerances of ±0.5% and ±1%, respectively for  $V_{OUT} = 5$ V.

Symbol	Parameter	Conditions	Typical (Note 4)	LM4041CIM LM4041CIM3 LM4041CIZ (Note 5)	LM4041DIM LM4041DIM3 LM4041DIZ (Note 5)	Units (Limit)
VREF	Reference Voltage	_I <sub>R</sub> = 100 μA, V <sub>OUT</sub> = 5V	1.233			v
	Reference Voltage Tolerance (Note 8)	$I_{R} = 100 \ \mu A$ , $V_{OUT} = 5V$		±6.2 ±14	±12 ± <b>24</b>	mV (max) mV (max)
RMIN	Minimum Operating Current		45	60	65	μΑ μΑ (max)
1		- 42. -		65	70	μA (max)

#### LM4041-ADJ (Adjustable) (Continued)

#### Electrical Characteristics (Continued)

**Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX};** all other limits  $T_J = 25^{\circ}C$  unless otherwise specified (SOT-23, see Note 7),  $I_{RMIN} \le I_R \le 12$  mA,  $V_{REF} \le V_{OUT} \le 10V$ . The grades C and D designates initial Reference Voltage Tolerances of  $\pm 0.5\%$  and  $\pm 1\%$ , respectively for  $V_{OUT} = 5V$ .

Symbol	Parameter	Conditions	Typical (Note 4)	LM4041CIM LM4041CIM3 LM4041CIZ (Note 5)	LM4041DIM LM4041DIM3 LM4041DIZ (Note 5)	Units (Limit)
$\Delta V_{REF} / \Delta I_{R}$	Reference Voltage Change with Operating Current Change	I <sub>RMIN</sub> ≤ I <sub>R</sub> ≤ 1 mA SOT-23: V <sub>OUT</sub> ≥ 1.6V (Note 7)	0.7	1.5 <b>2.0</b>	2.0 <b>2.5</b>	mV mV (max) mV (max)
i'	an an Araba an Araba Araba Araba an Araba	1 mA $\leq$ I <sub>R</sub> $\leq$ 12 mA SOT-23: V <sub>OUT</sub> $\geq$ 1.6V (Note 7)	2	4	6 <b>8</b>	mV mV (max) mV (max)
ΔV <sub>REF</sub> /ΔV <sub>O</sub>	Reference Voltage Change with Output Voltage Change	$I_{R} = 1 \text{ mA}$	- 1.3	-2.0 - <b>2.5</b>	-2.5 - <b>3.0</b>	mV/V mV/V (max) mV/V (max)
I <sub>FB</sub>	Feedback Current		60	100 <b>120</b>	150 <b>200</b>	nA nA (max) nA (max)
ΔV <sub>REF</sub> /ΔT	Average Reference Voltage Temperature Coefficient (Note 8)	$V_{OUT} = 5V, \qquad I_{R} = 10 \text{ mA}$ $I_{R} = 1 \text{ mA}$ $I_{R} = 100 \mu \text{A}$	20 15 15	± 100	± 150	ppm/°C ppm/°C (max) ppm/°C
Z <sub>OUT</sub>	Dynamic Output Impedance	$\label{eq:last} \begin{array}{l} I_R = 1 \text{ mA}, f = 120 \text{ Hz}, \\ I_{AC} = 0.1 \text{ I}_R \\ & V_{OUT} = V_{REF} \\ V_{OUT} = 10 V \end{array}$	0.3 2			Ω Ω
e <sub>N</sub>	Wideband Noise	$I_{R} = 100 \ \mu A$ $V_{OUT} = V_{REF}$ 10 Hz $\leq$ f $\leq$ 10 kHz	20			μV <sub>rms</sub>
ΔV <sub>REF</sub>	Reference Voltage Long Term Stability	t = 1000 hrs, $I_R = 100 \ \mu A$ T = 25°C ± 0.1°C	120			ppm

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (maximum junction temperature),  $\theta_{JA}$  (junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $PD_{max} = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For the LM4041,  $T_{Jmax} = 125^{\circ}C$ , and the typical thermal resistance ( $\theta_{JA}$ ), when board mounted, is 165°C/W for the M package, 326°C/W for the SOT-23 package, and 180°C/W with 0.4" lead length and 170°C/W with 0.125" lead length for the TO-92 package.

Note 3: The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

Note 4: Typicals are at T<sub>J</sub> = 25°C and represent most likely parametric norm.


Note 5: Limits are 100% production tested at 25°C. Limits over temperature are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's AOQL.


Note 6: The boldface (over-temperature) limit for Reverse Breakdown Voltage Tolerance is defined as the room temperature Reverse Breakdown Voltage Tolerance  $\pm [(\Delta V_R/\Delta T)(65^{\circ}C)(V_R)]$ .  $\Delta V_R/\Delta T$  is the  $V_R$  temperature coefficient, 65°C is the temperature range from  $-40^{\circ}C$  to the reference point of 25°C, and  $V_R$  is the reverse breakdown voltage. The total over-temperature tolerance for the different grades is shown below:

Therefore, as an example, the A-grade LM4041-1.2 has an over-temperature Reverse Breakdown Voltage tolerance of ±1.2V × 0.75% = ±9.2 mV.


Note 7. When  $V_{OUT} \le 1.6V$ , the LM4041-ADJ in the SOT-23 package must operate at reduced I<sub>R</sub>. This is caused by the series resistance of the die attach between the die (·) output and the package (·) output pin. See the Output Saturation (SOT-23 only) curve in the Typical Performance Characteristics section. Note 8. Reference voltage and temperature coefficient will change with output voltage. See Typical Performance Characteristics curves.

#### **Typical Performance Characteristics**







Reverse Characteristics and Minimum Operating Current




TL/H/11392-9







TL/H/11392-5




#### Typical Performance Characteristics (Continued)






















TL/H/11392-10








TL/H/11392-14

### Typical Performance Characteristics (Continued)

LM4041





#### **Applications Information**

The LM4041 is a precision micro-power curvature-corrected bandgap shunt voltage reference. For space critical applications, the LM4041 is available in the sub-miniature SOT-23 surface-mount package. The LM4041 has been designed for stable operation without the need of an external capacitor connected between the "+" pin and the "-" pin. If, however, a bypass capacitor is used, the LM4041 remains stable. Design effort is further reduced with the choice of either a fixed 1.2V or an adjustable reverse breakdown voltage. The minimum operating current is 60  $\mu$ A for the LM4041-1.2 and the LM4041-ADJ. Both versions have a maximum operating current of 12 mA.

LM4041s using the SOT-23 package have pin 1 connected as the (-) output through the package's die attach interface. Therefore, the LM4041-1.2's pin 1 must be left floating or connected to pin 3 and the LM4041-ADJ's pin 1 is the (-) output.

In a conventional shunt regulator application (Figure 1), an external series resistor (R<sub>S</sub>) is connected between the supply voltage and the LM4041. R<sub>S</sub> determines the current that flows through the load (I<sub>L</sub>) and the LM4041 (I<sub>Q</sub>). Since load current and supply voltage may vary, R<sub>S</sub> should be small enough to supply at least the minimum acceptable I<sub>Q</sub> to the LM4041 even when the supply voltage is at its minimum and the load current is at its maximum value. When the supply voltage is at its minimum, R<sub>S</sub> should be large enough so that the current flowing through the LM4041 is less than 12 mA.

 $R_S$  is determined by the supply voltage, (V<sub>S</sub>), the load and operating current, (I<sub>L</sub> and I<sub>Q</sub>), and the LM4041's reverse breakdown voltage, V<sub>R</sub>.

$$R_{S} = \frac{V_{S} - V_{R}}{I_{L} + I_{O}}$$

The LM4041-ADJ's output voltage can be adjusted to any value in the range of 1.24V through 10V. It is a function of the internal reference voltage ( $V_{REF}$ ) and the ratio of the external feedback resistors as shown in *Figure 2*. The output is found using the equation

$$V_{O} = V_{REF}' \left(\frac{R2}{R1} + 1\right)$$
(1)

where  $V_O$  is the desired output voltage. The actual value of the internal  $V_{REF}$  is a function of  $V_O$ . The "corrected"  $V_{REF}$  is determined by


$$V_{\text{REF}}' = V_0 \left( \Delta V_{\text{REF}} / \Delta V_0 \right) + V_Y$$
(2)

where  $V_O$  is the desired output voltage.  $\Delta V_{REF}/\Delta V_O$  is found in the Electrical Characteristics and it typically -1.3 mV/V and V<sub>Y</sub> is equal to 1.240V. Replace the value of  $V_{REF}'$  in equation (1) with the value found using equation (2).


Note that the actual output voltage can deviate from that predicted using the typical  $\Delta V_{REF}/\Delta V_O$  in equation (2): for C-grade parts, the worst-case  $\Delta V_{REF}/\Delta V_O$  is -2.5 mV/V and  $V_Y = 1.246V$ . For D-grade parts, the worst-case  $\Delta V_{REF}/\Delta V_O$  is -3.0 mV/V and  $V_Y = 1.248V$ .

The following example shows the difference in output voltage resulting from the typical and worst case values of  $\Delta V_{\text{REF}}/\Delta V_O$ . Let  $V_O=+9V$ . Using the typical value of  $\Delta V_{\text{REF}}/\Delta V_O$ ,  $V_{\text{REF}}$  is 1.228V. Choosing a value of R1 = 10 kΩ, R2 = 63.272 kΩ. Using the worst case  $\Delta V_{\text{REF}}/\Delta V_O$  for the C-grade and D-grade parts, the output voltage is actually 8.965V and 8.946V, respectively. This results in possible errors as large as 0.39% for the C-grade parts and 0.59% for the D-grade parts. Once again, resistor values found using the typical value of  $\Delta V_{\text{REF}}/\Delta V_O$  will work in most cases, requiring no further adjustment.

#### **Typical Applications**




**FIGURE 1. Shunt Regulator** 



TL/H/11392-34

**FIGURE 2. Adjustable Shunt Regulator** 



LM4041

# **Typical Applications (Continued)**





FIGURE 11. Precision Floating Current Detector

\*D1 can be any LED,  $V_F = 1.5V$  to 2.2V at 3 mA. D1 may act as an indicator. D1 will be on if I<sub>THRESHOLD</sub> falls below the threshold current, except with I = O.

7


TL/H/11392-39

LM4041



7-46

# LM4041



# LP2950/A-XX and LP2951/A-XX Series of Adjustable Micropower Voltage Regulators

# **General Description**

The LP2950 and LP2951 are micropower voltage regulators with very low quiescent current (75  $\mu$ A typ.) and very low dropout voltage (typ. 40 mV at light loads and 380 mV at 100 mA). They are ideally suited for use in battery-powered systems. Furthermore, the quiescent current of the LP2950/LP2951 increases only slightly in dropout, prolonging battery life.

The LP2950-5.0 in the popular 3-pin TO-92 package is pincompatible with older 5V regulators. The 8-lead LP2951 is available in plastic, ceramic dual-in-line, or metal can packages and offers additional system functions.

One such feature is an error flag output which warns of a low output voltage, often due to falling batteries on the input. It may be used for a power-on reset. A second feature is the logic-compatible shutdown input which enables the regulator to be switched on and off. Also, the part may be pin-strapped for a 5V, 3V, or 3.3V output (depending on the version), or programmed from 1.24V to 29V with an external pair of resistors.

Careful design of the LP2950/LP2951 has minimized all contributions to the error budget. This includes a tight initial


tolerance (.5% typ.), extremely good load and line regulation (.05% typ.) and a very low output voltage temperature coefficient, making the part useful as a low-power voltage reference.

### Features


- 5V, 3V, and 3.3V versions available
- High accuracy output voltage
- Guaranteed 100 mA output current
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as Regulator or Reference
- Needs minimum capacitance for stability
- Current and Thermal Limiting

# LP2951 versions only

- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 to 29V



# **Connection Diagrams**



LP2950/A-XX, LP2951/A-XX

7

# **Ordering Information**

Deelese		Output Voltage	·	Temperature
Package	3.0V	3.3V	5.0V	(°C)
TO-92 (Z)	LP2950ACZ-3.0 LP2950CA-3.0	LP2950ACZ-3.3 LP2950CZ-3.3	LP2950ACZ-5.0 LP2950CZ-5.0	−40 < T <sub>J</sub> < 125
N (N-08E)	LP2951ACN-3.0 LP2951CN-3.0	LP2951ACN-3.3 LP2951CN-3.3	LP2951ACN LP2950CN	−40 < T <sub>J</sub> < 125
M (M08A)	LP2951ACM-3.0 LP2951CM-3.0	LP2951ACM-3.3 LP2951CM-3.3	LP2951ACM LP2951CM	-40 < T <sub>J</sub> < 125
J (J08A)			LP2951ACJ LP2951CJ	−40 < T <sub>J</sub> < 125
		· · ·	LP2951J LP2951J/883 5926-3870501MPA	—55 < Т <sub>Ј</sub> < 150
H (H08C)			LP2951H/883 5962-3870501MGA	−55 < T <sub>J</sub> < 150
E (E20A)			LP2951E/883 5962-3870501M2A	–55 < T <sub>J</sub> < 150

# **Absolute Maximum Ratings**

If Military/Aerospace specified de	0	Input Supply Voltage	-0.3 to +30V
please contact the National Ser Office/Distributors for availability and		Feedback Input Voltage (Notes 9 and 10)	-1.5 to +30V
Power Dissipation	Internally Limited	Shutdown Input Voltage	-0.3 to +30V
Lead Temp. (Soldering, 5 seconds)	260°C	(Note 9)	
Storage Temperature Range	-65° to +150°C	Error Comparator Output	
Operating Junction Temperature Rang	e (Note 8)	Voltage (Note 9)	-0.3 to +30V
LP2951	-55° to +150°C	ESD Rating is to be determined.	
LP2950AC-XX, LP2950C-XX,			
LP2951AC-XX, LP2951C-XX	-40° to +125°C		

# Electrical Characteristics (Note 1)

	Opendisions		LP2951		.P2950A0 .P2951A0		LP2950C-XX LP2951C-XX			
Parameter	Conditions (Note 2)	Тур	Tested Limit (Notes 3, 16)	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Units
3V VERSIONS (Note 17)										
Output Voltage	$T_{J} = 25^{\circ}C$	3.0	3.015 2.985	3.0	3.015 2.985		3.0	3.030 2.970		V max V min
	−25°C ≤ T <sub>J</sub> ≤ 85°C	3.0		3.0		3.030 2.970	3.0		3.045 2.955	V max V min
	Full Operating Temperature Range	3.0	3.036 2.964	3.0		3.036 2.964	3.0		3.060 2.940	V max V min
Output Voltage	100 $\mu$ A $\leq$ I <sub>L</sub> $\leq$ 100 mA T <sub>J</sub> $\leq$ T <sub>JMAX</sub>	3.0	3.045 2.955	3.0		3.042 2.958	3.0		3.072 2.928	V max V min
3.3V VERSIONS (Note 1	7)									
Output Voltage	$T_{J} = 25^{\circ}C$	3.3	3.317 3.284	3.3	3.317 3.284		3.3	3.333 3.267		V max V min
	−25°C ≤ T <sub>J</sub> ≤ 85°C	3.3		3.3		3.333 3.267	3.3		3.350 3.251	V max V min
	Full Operating Temperature Range	3.3	3.340 3.260	3.3		3.340 3.260	3.3		3.366 3.234	V max V min
Output Voltage	100 $\mu$ A $\leq$ I <sub>L</sub> $\leq$ 100 mA T <sub>J</sub> $\leq$ T <sub>JMAX</sub>	3.3	3.350 3.251	3.3		3.346 3.254	3.3		3.379 3.221	V max V min
5V VERSIONS (Note 17)				_						-
Output Voltage	$T_{J} = 25^{\circ}C$	5.0	5.025 4.975	5.0	5.025 4.975		5.0	5.05 4.95		V max V min
	−25°C ≤ T <sub>J</sub> ≤ 85°C	5.0		5.0		5.05 4.95	5.0		5.075 4.925	V max V min
	Full Operating Temperature Range	5.0	5.06 4.94	5.0		5.06 4.94	5.0		5.1 4.9	V max V min
Output Voltage	100 $\mu$ A $\leq$ I <sub>L</sub> $\leq$ 100 mA T <sub>J</sub> $\leq$ T <sub>JMAX</sub>	5.0	5.075 4.925	5.0		5.075 4.925	5.0		5.12 4.88	V max V min
ALL VOLTAGE OPTION	S									
Output Voltage Temperature Coefficient	(Note 12)	20	120	20		100	50		150	ppm/^C
Line Regulation (Note 14)	$\frac{(V_0 NOM + 1)V \le V_{in} \le 30V}{(Note 15)}$	0.03	0.1 <b>0.5</b>	0.03	0.1	0.2	0.04	0.2	0.4	% max % max
Load Regulation (Note 14)	$100 \ \mu A \leq I_L \leq 100 \ mA$	0.04	0.1 <b>0.3</b>	0.04	0.1	0.2	0.1	0.2	0.3	% max % max

	Conditions		LP2951		P2950AC P2951AC			_P2950C		
Parameter	(Note 2)	Тур	Tested Limit (Notes 3, 16)	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Units
ALL VOLTAGE OPTION	S (Continued)						-			<u>.</u>
Dropout Voltage (Note 5)	l <sub>L</sub> = 100 μA	50	80 <b>150</b>	50	80	150	50	80	150	mV max mV max
	I <sub>L</sub> = 100 mA	380	450 <b>600</b>	380	450	600	380	450	600	mV max mV max
Ground Current	l <sub>L</sub> = 100 μA	75	120 <b>140</b>	75	120	140	75	120	140	μA max μA max
- 4.5 	I <sub>L</sub> = 100 mA	8	12 14	8	12 	14	8	12	14	mA max mA max
Dropout Ground Current	$V_{in} = (V_O NOM - 0.5)V$ $I_L = 100 \ \mu A$	110	170 <b>200</b>	110	170	200	110	170	200	μΑ max μΑ max
Current Limit	V <sub>out</sub> = 0	160	200 220	160	200	220	160	200	220	mA max mA max
Thermal Regulation	(Note 13)	0.05	0.2	0.05	0.2		0.05	0.2		%/W ma
Output Noise,	$C_L = 1 \ \mu F$ (5V Only)	430		430	1	· .	430			μV rms
10 Hz to 100 KHz	$C_L = 200 \mu\text{F}$	160		160			160			μV rms
	$C_L = 3.3 \mu F$ (Bypass = 0.01 $\mu F$ Pins 7 to 1 (LP2951))	100		100			100	-		μV rms
8-PIN VERSIONS ONLY			LP2951	L	P2951AC	-xx	I	P2951C	XX	
Reference Voltage		1.235	1.25 <b>1.26</b> 1.22	1.235	1.25	1.26	1.235	1.26	1.27	V max V max V min
			1.2			1.2			1.2	V min
Reference Voltage	(Note 7)		1.27 1.19			1.27 1.19		in an	1.285 1.185	V max V min
Feedback Pin Bias Current	an an an an taon an	20	40 60	20	40	60	20	40	60	nA max nA max
Reference Voltage Temperature Coefficient	(Note 12)	20	e transference de	20			50			ppm/°C
Feedback Pin Bias Current Temperature Coefficient		0.1		0.1			0.1	• •		nA/°C
Error Comparator			·							
Output Leakage Current	V <sub>OH</sub> = 30V	0.01	1 2	0.01	1	2	0.01	1	2	μΑ max μΑ max
Output Low Voltage	$V_{in} = (V_O NOM - 0.5)V$ $I_{OL} = 400 \ \mu A$	150	250 <b>400</b>	150	250	400	150	250	400	mV max mV max
Upper Threshold Voltage	(Note 6)	60	40 <b>25</b>	60	40	25	60	40	25	mV min mV min
Lower Threshold Voltage	(Note 6)	75	95 <b>140</b>	75	95	140	75	95	140	mV max mV max
Hysteresis	(Note 6)	15		15			15			mV

LP2950/A-XX, LP2951/A-XX

7

0
×
Ċ.
-
2
S
S
Ñ
α,
_
- <b>U</b>
$\mathbf{C}$
$\mathbf{x}$
à
-
~
0
ŝ
6
Ñ

# Electrical Characteristics (Note 1) (Continued)

	:	LP2951		LP2951AC-XX			LP2951C-XX			
Parameter	Conditions (Note 2)	Тур	Tested Limit	Тур	Tested Limit	Design Limit	Тур	Tested Limit	Design Limit	Units
	· · · · ·		(Notes 3, 16)		(Note 3)	(Note 4)		(Note 3)	(Note 4)	

8-PIN VERSIONS ONLY (Continued)

Shutdown Input										
Input Logic Voltage	Low (Regulator ON) High (Regulator OFF)	1.3	0.6 2.0	1.3		0.7 2.0	1.3		0.7 2.0	V V max V min
Shutdown Pin Input Current	V <sub>shutdown</sub> = 2.4V	30	50 <b>100</b>	30	50	100	30	50	100	μA max μA max
al de la companya de La companya de la comp	V <sub>shutdown</sub> = 30V	450	600 <b>750</b>	450	600	750	450	600	750	μA max μA max
Regulator Output Current in Shutdown	(Note 11)	3	10 <b>20</b>	3	10	20	3	10	20	μA max μA max

Note 1: Boldface limits apply at temperature extremes.

Note 2: Unless otherwise specified all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V_{in} = (V_ONOM + 1)V$ ,  $I_L = 100 \ \mu$ A and  $C_L = 1 \ \mu$ F for 5V versions, and 2.2  $\mu$ F for 3V and 3.3V versions. Additional conditions for the 8-pin versions are Feedback tied to  $V_{TAP}$ , Output tied to Output Sense and  $V_{shutdown} \le 0.8V$ .

Note 3: Guaranteed and 100% production tested.

Note 4: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing AQL levels.

Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2V (2.3V over temperature) must be taken into account.

Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at  $V_{in} = (V_0NOM + 1)V$ . To express these thresholds in terms of output voltage change, multiply by the error amplifier gain =  $V_{out}/V_{ref} = (R1 + R2)/R2$ . For example, at a programmed output voltage of 5V, the Error output is guaranteed to go low when the output drops by 95 mV × 5V/1.235V = 384 mV. Thresholds remain constant as a percent of  $V_{out}$  is varied, with the dropout warning occurring at typically 5% below nominal, 7.5% guaranteed. Note 7:  $V_{ref} < V_{out} < (V_{in} - 1V)$ , 2.3V  $< V_{in} < 30V$ , 100  $\mu A < I_L < 100$  mA,  $T_J < T_{JMAX}$ .

Note 6: The junction-to-ambient thermal resistance of the TO-92 package is 180°C/W with 0.4\* leads and 160°C/W with 0.25" leads to a PC board. The thermal resistance of the 8-pin DIP packages is 105°C/W for the molded plastic (N) and 130°C/W for the cerdip (J) junction to ambient when soldered directly to a PC board. Thermal resistance for the metal can (H) is 160°C/W junction to ambient and 20°C/W junction to case. Junction to ambient thermal resistance for the leadless chip carrier (E) package is 160°C/W. Thermal resistance for the leadless chip carrier (E) package is 95°C/W junction to ambient and 24°C/W junction to case.

Note 9: May exceed input supply voltage.

Note 10: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to ground.

Note 11:  $V_{shutdown} \ge 2V$ ,  $V_{in} \le 30V$ ,  $V_{out} = 0$ , Feedback pin tied to  $V_{TAP}$ .

Note 12: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 13: Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at  $V_{IN} = 30V$  (1.25W pulse) for T = 10 ms.


Note 14: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.

Note 15: Line regulation for the LP2951 is tested at 150°C for  $I_L = 1$  mA. For  $I_L = 100 \mu$ A and  $T_J = 125°$ C, line regulation is guaranteed by design to 0.2%. See Typical Performance Characteristics for line regulation versus temperature and load current.


Note 16: A Military RETS spec is available on request. At time of printing, the LP2951 RETS spec complied with the boldface limits in this column. The LP2951H, E, or J may also be procured as Standard Military Drawing Spec #5962-3870501MGA, M2A, or MPA.

Note 17: All LP2950 devices have the nominal output voltage coded as the last two digits of the part number. In the LP2951 products, the 3.0V and 3.3V versions are designated by the last two digits, but the 5V version is denoted with no code at this location of the part number (refer to ordering information table).


# **Typical Performance Characteristics**





LOAD CURRENT (mA)



INPUT VOLTAGE (VOLTS)







**Dropout Characteristics** 

6

5

3

2

0

5.06

0

2 3


5V OUTPUT

4 5 6

INPUT VOLTAGE (VOLTS) Output Voltage vs. Temperature of 3

**Representative Units** 

OUTPUT VOLTAGE (VOLTS)





### **Quiescent Current** SV OUTPUT 7 6 5 = 100 m 4 3 2 1 0 0 1 2 3 4 5 6 7 8 INPUT VOLTAGE (V)

DUIESCENT CURRENT (mA)

**Dropout Voltage** 500 400 DROPOUT VOLTAGE (mV) 300 200 THH Т 100 0 4μ 100 10 m A 100 mA 1 m/ OUTPUT CURRENT TL/H/8546-3

7





**Application Hints** 

### EXTERNAL CAPACITORS

A 1.0  $\mu$ F (or greater) capacitor is required between the output and ground for stability at output voltages of 5V or more. At lower output voltages, more capacitance is required (2.2  $\mu$ F or more is recommended for 3V and 3.3V versions). Without this capacitor the part will oscillate. Most types of tantalum or aluminum electrolytics work fine here; even film types work but are not recommended for reasons of cost. Many aluminum electrolytics have electrolytes that freeze at about  $-30^{\circ}$ C, so solid tantalums are recommended for operation below  $-25^{\circ}$ C. The important parameters of the capacitor are an ESR of about 5  $\Omega$  or less and a resonant frequency above 500 kHz. The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for stability. The capacitor can be reduced to

0.33  $\mu F$  for currents below 10 mA or 0.1  $\mu F$  for currents below 1 mA. Using the adjustable versions at voltages below 5V runs the error amplifier at lower gains so that *more* output capacitance is needed. For the worst-case situation of a 100 mA load at 1.23V output (Output shorted to Feedback) a 3.3  $\mu F$  (or greater) capacitor should be used.

Unlike many other regulators, the LP2950 will remain stable and in regulation with no load in addition to the internal voltage divider. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the LP2951 versions with external resistors, a minimum load of 1  $\mu$ A is recommended.

A 1  $\mu$ F tantalum or aluminum electrolytic capacitor should be placed from the LP2950/LP2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.

# Application Hints (Continued) Stray capacitance to the LP2951 Feed

Stray capacitance to the LP2951 Feedback terminal can cause instability. This may especially be a problem when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between Output and Feedback and increasing the output capacitor to at least 3.3  $\mu$ F will fix this problem.

### ERROR DETECTION COMPARATOR OUTPUT


The comparator produces a logic low output whenever the LP2951 output falls out of regulation by more than approximately 5%. This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 reference voltage. (Refer to the block diagram in the front of the datasheet.) This trip level remains "5% below normal" regardless of the programmed output voltage of the 2951. For example, the error flag trip level is typically 4.75V for a 5V output or 11.4V for a 12V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting.

Figure 1 below gives a timing diagram depicting the ERROR signal and the regulated output voltage as the LP2951 input is ramped up and down. For 5V versions, the ERROR signal becomes valid (low) at about 1.3V input. It goes high at about 5V input (the input voltage at which  $V_{OUT} = 4.75$ ). Since the LP2951's dropout voltage is load-dependent (see curve in typical performance characteristics), the **Input** voltage trip point (about 5V) will vary with the load current. The **output** voltage trip point (approx. 4.75V) does not vary with load.

The error comparator has an open-collector output which requires an external pullup resistor. This resistor may be returned to the output or some other supply voltage depending on system requirements. In determining a value for this resistor, note that while the output is rated to sink 400  $\mu$ A, this sink current adds to battery drain in a low battery condition. Suggested values range from 100k to 1 M $\Omega$ . The resistor is not required if this output is unused.

### **PROGRAMMING THE OUTPUT VOLTAGE (LP2951)**

The LP2951 may be pin-strapped for the nominal fixed output voltage using its internal voltage divider by tying the output and sense pins together, and also tying the feedback and  $V_{TAP}$  pins together. Alternatively, it may be programmed for any output voltage between its 1.235V reference and its 30V maximum rating. As seen in *Figure 2*, an external pair of resistors is required.



\*When  $V_{\rm IN} \leq 1.3V$ , the error flag pin becomes a high impedance, and the error flag voltage rises to its pull-up voltage. Using  $V_{\rm OUT}$  as the pull-up voltage (see *Figure 2*), rather than an external 5V source, will keep the error flag voltage under 1.2V (typ.) in this condition. The user may wish to divide down the error flag voltage using equal-value resistors (10 kΩ suggested), to ensure a low-level logic signal during any fault condition, while still allowing a valid high logic level during normal operation.

### FIGURE 1. ERROR Output Timing

The complete equation for the output voltage is

$$V_{OUT} = V_{REF} \bullet \left(1 + \frac{R_1}{R_2}\right) + I_{FB}R_1$$

where V<sub>REF</sub> is the nominal 1.235 reference voltage and I<sub>FB</sub> is the feedback pin bias current, nominally -20 nA. The minimum recommended load current of 1  $\mu$ A forces an upper limit of 1.2 MΩ on the value of R<sub>2</sub>, if the regulator must work with no load (a condition often found in CMOS in standby). I<sub>FB</sub> will produce a 2% typical error in V<sub>OUT</sub> which may be eliminated at room temperature by trimming R<sub>1</sub>. For better accuracy, choosing R<sub>2</sub> = 100k reduces this error to 0.17% while increasing the resistor program current to 12  $\mu$ A. Since the LP2951 typically draws 60  $\mu$ A at no load with Pin 2 open-circuited, this is a small price to pay.

### **REDUCING OUTPUT NOISE**

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only way noise can be reduced on the 3 lead LP2950 but is relatively inefficient, as increasing the capacitor from 1  $\mu$ F to 220  $\mu$ F only decreases the noise from 430  $\mu$ V to 160  $\mu$ V rms for a 100 kHz bandwidth at 5V output.

Noise can be reduced fourfold by a bypass capacitor accross  $R_1$ , since it reduces the high frequency gain from 4 to unity. Pick

$$C_{BYPASS} \cong \frac{1}{2\pi R_1 \bullet 200 Hz}$$

or about 0.01  $\mu F.$  When doing this, the output capacitor must be increased to 3.3  $\mu F$  to maintain stability. These changes reduce the output noise from 430  $\mu V$  to 100  $\mu V$  rms for a 100 kHz bandwidth at 5V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.





FIGURE 2. Adjustable Regulator


$$V_{\text{out}} = V_{\text{Ref}} \left( 1 + \frac{R_1}{R_2} \right)$$

\*\*Drive with TTL-high to shut down. Ground or leave open if shutdown feature is not to be used.

Note: Pins 2 and 6 are left open.




7






- Main output latches off at lower input voltages
- Battery backup on auxiliary output


Operation: Reg. # 1's V<sub>out</sub> is programmed one diode drop above 5V. Its error flag becomes active when V<sub>in</sub>  $\leq 5.7V$ . When V<sub>in</sub> drops below 5.3V, the error flag of Reg. # 2 becomes active and via Q1 latches the main output off. When V<sub>in</sub> again exceeds 5.7V Reg. # 1 is back in regulation and the early warning signal rises, unlatching Reg. # 2 via D3.






For 5Vout, use internal resistors. Wire pin 6 to 7, & wire pin 2 to + Vout Buss.

5V Regulator with 2.5V Sleep Function



# **Typical Applications** (Continued)

### **Regulator with State-of-Charge Indicator**




TL/H/8546-16

\*Optional Latch off when drop out occurs. Adjust R3 for C2 Switching when V<sub>in</sub> is 6.0V. \*\*Outputs go low when V<sub>in</sub> drops below designated thresholds.

### Low Battery Disconnect

For values shown, Regulator shuts down when V<sub>in</sub> < 5.5V and turns on again at 6.0V. Current drain in disconnected mode is  $\approx$  150  $\mu$ A.





TL/H/8546-17

7

# Typical Applications (Continued)

and the second secon





LP2950/A-XX, LP2951/A-XX

7-61

National Semiconductor

# LP2956/LP2956A **Dual Micropower Low-Dropout Voltage Regulators**

# **General Description**

The LP2956 is a micropower voltage regulator with very low quiescent current (170 µA typical at light loads) and very low dropout voltage (typically 60 mV at 1 mA load current and 470 mV at 250 mA load current on the main output).

The LP2956 retains all the desirable characteristics of the LP2951, but offers increased output current (main output), an auxiliary LDO adjustable regulated output (75 mA), and additional features.

The auxiliary output is always on (regardless of main output status), so it can be used to power memory circuits.

Quiescent current increases only slightly at dropout, which prolongs battery life.

The error flag goes low if the main output voltage drops out of regulation.

An open-collector auxiliary comparator is included, whose inverting input is tied to the 1.23V reference.

Reverse battery protection is provided.

The parts are available in plastic DIP and surface mount packages.

# Features


- Output voltage adjusts from 1.23V to 29V
- Guaranteed 250 mA current (main output)
- Auxiliary LDO (75 mA) adjustable output
- Auxiliary comparator with open-collector output
- Shutdown pin for main output
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight line and load regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reverse battery protection

### **Applications**

High-efficiency linear regulator

**Connection Diagrams** 

- Low dropout battery-powered regulator
- µP system regulator with switchable high-current V<sub>CC</sub>



Order Number LP2956IM or LP2956AIM See NS Package Number M16A

**Block Diagram** 

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Operating Junction	
Temperature Range	-40°C to +125°C
Lead Temperature	
(Soldering, 5 seconds)	260°C
Power Dissipation (Note 2)	Internally Limited

Input Supply Voltage	-20V to +30V
Feedback Input Voltage (Note 3)	-0.3V to +5V
Aux. Feedback Input Voltage (Note 3)	-0.3V to +5V
Shutdown Input Voltage (Note 3)	-0.3V to +30V
Comparator Input Voltage (Notes 3, 4)	-0.3V to +30V
Comparator Output Voltage (Notes 3, 4)	-0.3V to +30V
ESD Rating (Note 16)	2 kV

# **Electrical Characteristics**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified:  $V_{IN} = 6V$ ,  $C_L = 2.2 \,\mu$ F (Main Output) and 10  $\mu$ F (Auxiliary Output), Feedback pin is tied to 5V Tap pin,  $C_{IN} = 1 \,\mu$ F,  $V_{SD} = 0V$ , Main Output pin is tied to Output Sense pin, Auxiliary Output is programmed for 5V. The main regulator output has a 1 mA load, the auxiliary regulator output has a 100  $\mu$ A load.

Ourse had	Danamatan	Conditions	Tursiani	LP29	56AI	LP2	e561	Units	
Symbol	Parameter	Conditions	Typical	Min	Max	Min	Max	Onits	
	PUT								
Vo	D Output Voltage		5.0	4.975 <b>4.940</b>	5.025 <b>5.060</b>	4.950 <b>4.900</b>	5.050 <b>5.100</b>	v	
		1 mA $\leq$ I <sub>L</sub> $\leq$ 250 mA	5.0	4.930	5.070	4.880	5.120	v	
ΔV <sub>O</sub> ΔT	Temperature Coefficient	(Note 5)	20		100		150	ppm/°C	
$\frac{\Delta V_0}{V_0}$	Line Regulation	$V_{IN} = 6V \text{ to } 30V$	0.03		0.1 <b>0.2</b>		0.2 <b>0.4</b>	%	
$\frac{\Delta V_0}{V_0}$	Load Regulation	$I_{L} = 1 \text{ mA to } 250 \text{ mA}$ $I_{L} = 0.1 \text{ mA to } 1 \text{ mA (Note 6)}$	0.04		0.16 <b>0.20</b>		0.20 <b>0.30</b>	%	
V <sub>IN</sub> -V <sub>O</sub>		$I_L = 1 \text{ mA}$	60		100 <b>150</b>		100 <b>150</b>		
		$I_L = 50 \text{ mA}$	240		300 <b>420</b>		300 <b>420</b>	mV	
		I <sub>L</sub> = 100 mA	310		400 <b>520</b>	-	400 <b>520</b>	v	
		I <sub>L</sub> = 250 mA	470		600 <b>800</b>		600 <b>800</b>		
LIMIT	Current Limit	$R_{L} = 1\Omega$	380		500 <b>530</b>		500 <b>530</b>	mA	
ΔV <sub>O</sub> ΔP <sub>D</sub>	Thermal Regulation	(Note 8)	0.05		0.2		0.2	%/W	
e <sub>n</sub>	Output Noise Voltage	C <sub>L</sub> = 2.2 μF	400						
	(10 Hz to 100 KHz) $I_1 = 100 \text{ mA}$	$C_L = 33 \mu F$	260					μV RM	
		C <sub>L</sub> = 33 μF (Note 9)	80						

LP2956/LP2956A

7-63

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified:  $V_{IN} = 6V$ ,  $C_L = 2.2 \ \mu$ F (Main Output) and 10  $\mu$ F (Auxiliary Output), Feedback pin is tied to 5V Tap pin,  $C_{IN} = 1 \ \mu$ F,  $V_{SD} = 0V$ , Main Output pin is tied to Output Sense pin, Auxiliary Output is programmed for 5V. The main regulator output has a 1 mA load, the auxiliary regulator output has a 100  $\mu$ A load. (Continued)

Symbol	Parameter	Conditions	Typical	LP29	56AI	LP2	9561	Units
Symbol	Parameter	Conditions	Typical	Min	Max	Min	Max	Units
	<b>FPUT</b> (Continued)	· · · · · · · · · · · · · · · · · · ·						
V <sub>FB</sub>	Feedback Pin Voltage		1.23	1.215	1.245	1.205	1.255	V
I <sub>FB</sub>	Feedback Pin Bias Current		20		40 60	e and	40 60	nA
l <sub>O</sub> (OFF)	Output Leakage In Shutdown	$I_{(SD   N)} \ge 1 \ \mu A$ $V_{IN} = 30V, V_{OUT} = 0V$	3		10 <b>20</b>		10 <b>20</b>	μA
AUXILIAF	IY OUTPUT							
V <sub>FB</sub>	Feedback Pin Voltage		1.23	1.22 <b>1.2 1</b>	1.25 <b>1.26</b>	1.21 <b>1.20</b>	1.26 <b>1.27</b>	v
$\frac{\Delta V_{FB}}{\Delta T}$	Feedback Voltage Temperature Coefficient		20					ppm/°C
I <sub>FB</sub>	Feedback Pin Bias Current		10		20 <b>30</b>		20 <b>30</b>	nA
∆V <sub>O</sub> Vo	Line Regulation	$6V \le V_{IN} \le 30V$	0.07		0.3 <b>0.5</b>		0.4 <b>0.6</b>	%
$\frac{\Delta V_O}{V_O}$	Load Regulation	$I_L = 0.1 \text{ mA to } 1 \text{ mA}$ $I_L = 1 \text{ mA to } 75 \text{ mA}$ (Note 10)	0.1		0.3 <b>0.6</b>		0.4 <b>1.0</b>	%
V <sub>IN</sub> –V <sub>O</sub>	Dropout Voltage	$I_L = 1 \text{ mA}$	100		200 <b>300</b>		200 <b>300</b>	mV
		I <sub>L</sub> = 50 mA	400		600 <b>700</b>		600 <b>700</b>	mV
		Ι <sub>L</sub> = 75 mA	500	Сж.	· 700 850		700 <b>850</b>	mV
en	Output Noise	$C_L = 10 \mu\text{F}$	300					
	(10  Hz-100  KHz) $I_{L} = 10 \text{ mA}$	C <sub>L</sub> = 33 μF (Note 9)	100					μV RMS
	Current Limit	V <sub>OUT</sub> = 0V (Note 13)	80		200 <b>250</b>		200 • <b>250</b>	mA
$\frac{\Delta V_O}{\Delta P_D}$	Thermal Regulation	(Note 8)	0.2		0.5	- <b>1</b>	0.5	%/W
DROPOU	T DETECTION COMPARATO	R and a		•				
ЮН	Output "HIGH" Leakage	V <sub>OH</sub> = 30V	0.01		1		1 2	μΑ
V <sub>OL</sub>	Output "LOW" Voltage	$V_{IN} = 4V$ I <sub>O</sub> (COMP) = 400 $\mu$ A	150		250 <b>400</b>		250 <b>400</b>	mV
V <sub>THR</sub> (max)	Upper Threshold Voltage	(Note 11)	-240	-320 - <b>380</b>	150 <b>100</b>	-320 - <b>380</b>	- 150 - <b>100</b>	mV

# **Electrical Characteristics**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified:  $V_{IN} = 6V$ ,  $C_L = 2.2 \,\mu$ F (Main Output) and 10  $\mu$ F (Auxiliary Output), Feedback pin is tied to 5V Tap pin,  $C_{IN} = 1 \,\mu$ F,  $V_{SD} = 0V$ , Main Output pin is tied to Output Sense pin, Auxiliary Output is programmed for 5V. The main regulator output has a 1 mA load, the auxiliary regulator output has a 100  $\mu$ A load. (Continued)

Symbol	Parameter	Conditions	Typical	LP29	56AI	LP2	9561	Units
Symbol	Farameter	Conditions	Typical	Min	Max	Min	Мах	
ROPOUT	DETECTION COMPARATOR (Co	ntinued)						
V <sub>THR</sub> (min)	Lower Threshold Voltage	(Note 11)	-350	450 <b>640</b>	-230 - <b>160</b>	450 <b>640</b>	-230 - <b>160</b>	mV
HYST	Hysteresis	(Note 11)	110					m\
HUTDOW	/N INPUT							
IIN	Input Current to Disable Output	(Note 12)	0.03		0.5		0.5	μA
VIH	Shutdown Input High Threshold	l <sub>(SD IN)</sub> ≥ 1 μA		900 <b>1200</b>		900 <b>1200</b>		m۱
VIL	Shutdown Input Low Threshold	V <sub>O</sub> ≥ 4.5V			400 <b>200</b>		400 <b>200</b>	m\
UXILIAR	Y COMPARATOR							
V <sub>T</sub> (high)	Upper Trip Point	(Note 14)	1.236	1.20 <b>1.19</b>	1.28 <b>1.29</b>	1.20 <b>1.19</b>	1.28 <b>1.29</b>	v
V <sub>T</sub> (low)	Lower Trip Point	(Note 14)	1.230	.1.19 <b>1.18</b>	1.27 <b>1.28</b>	1.19 <b>1.18</b>	1.27 <b>1.28</b>	۰v
HYST	Hysteresis		6					m\
ЮН	Output "HIGH" Leakage	V <sub>OH</sub> = 30V V <sub>IN</sub> (COMP) = 1.3V	0.01		1 2		1 2	μΑ
V <sub>OL</sub>	Output "LOW" Voltage	$V_{IN}$ (COMP) = 1.1V I <sub>O</sub> (COMP) = 400 $\mu$ A	150		250 <b>400</b>		250 <b>400</b>	m\
IB	Input Bias Current	$0 \le V_{IN}$ (COMP) $\le 5V$	10	-30 - <b>50</b>	30 <b>50</b>	-30 - <b>50</b>	30 50	nA
GROUND	PIN CURRENT						_	
IGND	Ground Pin Current (Note 15)	$I_L$ (Main Out) = 1 mA $I_L$ (Aux. Out) = 0.1 mA	170		250 <b>280</b>		250 <b>280</b>	μΑ
		$I_L$ (Main Out) = 50 mA $I_L$ (Aux. Out) = 1 mA	1.1		2 <b>2.5</b>		2 <b>2.5</b>	
		$I_L$ (Main Out) = 100 mA $I_L$ (Aux. Out) = 1 mA	3		6 <b>8</b>	2	6 <b>8</b>	
		$I_L$ (Main Out) = 250 mA $I_L$ (Aux. Out) = 1 mA	16		28 <b>33</b>		28 <b>33</b>	m/
		$I_L$ (Main Out) = 1 mA $I_L$ (Aux. Out) = 50 mA	3		6 <b>8</b>		6 <b>8</b>	
		$I_L$ (Main Out) = 1 mA $I_L$ (Aux. Out) = 75 mA	6		8 10		8 10	

# **Electrical Characteristics**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified:  $V_{IN} = 6V$ ,  $C_L = 2.2 \ \mu$ F (Main Output) and 10  $\mu$ F (Auxiliary Output), Feedback pin is tied to 5V Tap pin,  $C_{IN} = 1 \ \mu$ F,  $V_{SD} = 0V$ , Main Output pin is tied to Output Sense pin, Auxiliary Output is programmed for 5V. The main regulator output has a 1 mA load, the auxiliary regulator output has a 100  $\mu$ A load. (Continued)

Symbol	Parameter	Conditions	Typical	LP2956A1		LP2956I		11-14-
				Min	Max	Min	Max	Units
GROUND PI	N CURRENT (Continued)	· · · · · · · · · · · · · · · · · · ·						·
IGND	Ground Pin Current at Dropout (Note 15)	$V_{IN} = 4.5V$ I <sub>L</sub> (Main Out) = 0.1 mA I <sub>L</sub> (Aux. Out) = 0.1 mA	270		325 <b>350</b>		325 <b>350</b>	μΑ
IGND	Ground Pin Current at Shutdown (Note 15)	No Load on Either Output $I_{(SD IN)} \ge 1 \mu A$	120		180 <b>200</b>		180 <b>200</b>	

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J(max)$ , the junction-to-ambient thermal resistance,  $\theta_{J-A}$ ,

and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any ambient temperature is calculated using:  $P(max) = \frac{T_J(max) - T_A}{\theta_{J-A}}$ .

Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. See Application Hints for additional information on heat sinking and thermal resistance.

Note 3: When used in dual-supply systems where the regulator load is returned to a negative supply, the output voltage must be diode-clamped to ground. Note 4: May exceed the input supply voltage.

Note 5: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 6: Load regulation is measured at constant junction temperature using low duty cycle pulse testing. Two separate tests are performed, one for the range of 100 µA to 1 mA and one for the 1 mA to 250 mA range. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

Note 7: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential. At very low values of programmed output voltage, the input voltage minimum of 2V (2.3V over temperature) must be observed.

Note 8: Thermal regulation is the change in output voltage at a time T after a change in power dissipation, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at  $V_{IN} = 20V$  (3W pulse) for T = 10 ms on the Main regulator output. For the Auxiliary regulator output, specifications are for a 66 mA load pulse at  $V_{IN} = 20V$  (1W pulse) for T = 10 ms.

Note 9: Connect a 0.1 µF capacitor from the output to the feedback pin.

Note 10: Load regulation is measured at constant junction temperature using low duty cycle pulse testing. Two separate tests are performed, one for the range of 100 μA to 1 mA and one for the 1 mA to 75 mA range. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

Note 11: Dropout dectection comparator thresholds are expressed as changes in a 5V output. To express the threshold voltages in terms of a differential at the Feedback terminal, divide by the error amplifier gain = V<sub>OUT</sub>/V<sub>REF</sub>.

Note 12: The shutdown input equivalent circuit is the base of a grounded-emitter NPN transistor in series with a current-limiting resistor. Pulling the shutdown input high turns off the main regulator. For more details, see Application Hints.


Note 13: The auxiliary regulator output has foldback limiting, which means the output current reduces with output voltage. The tested limit is for V<sub>OUT</sub> = 0V, so the output current will be higher at higher output voltages.

Note 14: This test is performed with the auxiliary comparator output sinking 400  $\mu$ A of current. At the upper trip point, the comparator output must be  $\geq$  2.4V. At the low trip point, the comparator output must be  $\leq$  0.4V.

Note 15: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the ground pin current, output load current, and current through the external resistive dividers (if used).

Note 16: All pins are rated for 2 kV, except for the auxiliary feedback pin which is rated for 1.2 kV (human body model, 100 pF discharged through 1.5 kΩ).

**Typical Performance Characteristics** Unless otherwise specified:  $V_{IN} = 6V$ ,  $C_L = 2.2 \ \mu\text{F}$  (Main Output) and 10  $\mu\text{F}$  (Auxiliary Output), Feedback is tied to 5V Tap pin,  $C_{IN} = 1 \ \mu\text{F}$ ,  $V_{SD} = 0V$ , Main Output pin is tied to Output Sense pin, Auxiliary Output is programmed for 5V. The main regulator output has a 1 mA load, the auxiliary output has a 100  $\mu\text{A}$  load.



CURRENT (mA)

PIN

I 2 NNONS 1

•


0

2 3 4 5 6 7


1




INPUT VOLTAGE (V)




Dropout Voltage vs Temperature (Main Regulator)



Enable Transient (Main Regulator)









TEMPERATURE (°C)

TIME (ms)

**Typical Performance Characteristics** Unless otherwise specified:  $V_{IN} = 6V$ ,  $C_L = 2.2 \ \mu\text{F}$  (Main Output) and 10  $\mu\text{F}$  (Auxiliary Output), Feedback is tied to 5V Tap pin,  $C_{IN} = 1 \ \mu\text{F}$ ,  $V_{SD} = 0V$ , Main Output pin is tied to Output Sense pin, Auxiliary Output is programmed for 5V. The main regulator output has a 1 mA load, the auxiliary output has a 100  $\mu\text{A}$  load. (Continued)



**Typical Performance Characteristics** Unless otherwise specified:  $V_{IN} = 6V$ ,  $C_L = 2.2 \ \mu\text{F}$  (Main Output) and 10  $\mu\text{F}$  (Auxiliary Output), Feedback is tied to 5V Tap pin,  $C_{IN} = 1 \ \mu\text{F}$ ,  $V_{SD} = 0V$ , Main Output pin is tied to Output Sense pin, Auxiliary Output is programmed for 5V. The main regulator output has a 1 mA load, the auxiliary output has a 100  $\mu\text{A}$  load. (Continued)



LP2956/LP2956A


TL/H/11339-6

# LP2956/LP2956A

# **Application Hints** HEATSINK REQUIREMENTS

A heatsink may be required with the LP2956 depending on the maximum power dissipation and maximum ambient temperature of the application. Under all expected operating conditions, the junction temperature must be within the range specified under Absolute Maximum Ratings.

To determine if a heatsink is required, the maximum power dissipated by the regulator, P(max), must be calculated. It is important to remember that if the regulator is powered from a transformer connected to the AC line, the maximum specified AC input voltage must be used (since this produces the maximum DC input voltage to the regulator). Figure 1 shows the voltages and currents which are present in the circuit. The formula for calculating the power dissipated in the regulator is also shown in Figure 1 (the currents and power due to external resistive dividers are not included, and are typically negligible).



# TL/H/11339-9

### FIGURE 1. Current/Voltage Diagram

The next parameter which must be calculated is the maximum allowable temperature rise, T<sub>R</sub>(max). This is calculated by using the formula:

 $T_R(max) = T_J(max) - T_A(max)$ 

where: T<sub>J</sub>(max) is the maximum allowable junction temperature

T<sub>A</sub>(max) is the maximum ambient temperature


Using the calculated values for T<sub>R</sub>(max) and P(max), the required value for junction-to-ambient thermal resistance,  $\theta_{(J-A)}$ , can now be found:

### $\theta_{(J-A)} = T_R(max)/P(max)$

The heatsink for the LP2956 is made using the PC board copper. The heat is conducted from the die, through the lead frame (inside the part), and out the pins which are soldered to the PC board. The pins used for heat conduction are shown in Table I.

TABLE I							
Part	Package	Pins					
LP2956IN	16-Pin DIP	4, 5, 12, 13					
LP2956AIN	16-Pin DIP	4, 5, 12, 13					
LP2956IM	16-Pin Surface Mt.	1, 8, 9, 16					
LP2956AIM	16-Pin Surface Mt.	1, 8, 9, 16					

Figure 2 shows copper patterns which may be used to dissipate heat from the LP2956:



\*For best results, use L = 2H **FIGURE 2. Copper Heatsink Patterns** 

Table II shows some typical values of junction-to-ambient thermal resistance ( $\theta_{J-A}$ ) for values of L and W (1 oz. copper).

		The Arrison Arrison					
TABLE II							
Package	L (ln.)	H (In.)	θ <sub>J-A</sub> (°C/W)				
16-Pin	1 1 1	0.5	70				
DIP	2	1	60				
	3	1.5	58				
$A \in \mathcal{A}_{\mathcal{A}}$	4	0.19	66				
	6	0.19	66				
16-Pin	1	0.5	83				
Surface Mount	2	1	70				
Mount	3	1.5	67				
s	6	0.19	69				
	4	0.19	71				
4 	2	0.19	73				
1							

# Application Hints (Continued)

### EXTERNAL CAPACITORS

A 2.2  $\mu$ F (or greater) capacitor is required between the main output pin and ground to assure stability. The auxiliary output requires 10  $\mu$ F to ground. Without these capacitors, the part may oscillate. Most types of tantalum or aluminum electrolytics will work here. Film types will work, but are more expensive. Many aluminum electrolytics contain electrolytes which freeze at  $-30^{\circ}$ C, which requires the use of solid tantalums below  $-25^{\circ}$ C. The important characteristic of the capacitors is an ESR of 5 $\Omega$  (or less) on the main regulator output and an ESR of 1 $\Omega$  (or less) on the auxiliary regulator output (the ESR may increase by a factor of 20 or 30 as the temperature is reduced from  $+25^{\circ}$ C to  $-30^{\circ}$ C). The value of these capacitors may be increased without limit.

The main output requires less capacitance at lighter load currents. This capacitor can be reduced to 0.68  $\mu$ F for currents below 10 mA or 0.22  $\mu$ F for currents below 1 mA.

Programming the main output for voltages below 5V requires *more* output capacitance for stability. For the worstcase condition of 1.23V output and 250 mA of load current, a 6.8  $\mu$ F (or larger) capacitor should be used.

A 1  $\mu$ F capacitor should be placed from the input pin to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery input is used.

Stray capacitance to the Feedback terminal can cause instability. This problem is most likely to appear when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between the Output and Feedback pins and increasing the output capacitance to 6.8  $\mu$ F (or greater) will cure the problem.

### MINIMUM LOAD ON MAIN OUTPUT

When setting the main output voltage using an external resistive divider, a minimum current of 10  $\mu$ A is recommended through the resistors to provide a minimum load.

It should be noted that a minimum load current is specified in several of the electrical characteristic test conditions, so the specified value must be used to obtain test limit correlation.


### PROGRAMMING THE MAIN OUTPUT VOLTAGE

The main output may be pin-strapped for 5V operation using its internal resistive divider by tying the Output and Sense pins together and also tying the Feedback and 5V Tap pins together.

Alternatively, it may be programmed for any voltage between the 1.23V reference and the 29V maximum rating using an external pair of resistors (see *Figure 3*). The complete equation for the output voltage is:

$$V_{\text{MAIN OUT}} = V_{\text{REF}} \times \left(1 + \frac{\text{R1}}{\text{R2}}\right) + (I_{\text{FB}} \times \text{R1})$$

where V<sub>REF</sub> is the 1.23V reference and I<sub>FB</sub> is the Feedback pin bias current (-20 nA typical). The minimum recommended load current of 1  $\mu$ A sets an upper limit of 1.2 M $\Omega$ on the value of R2 in cases where the regulator must work with no load (see **MINIMUM LOAD**). If I<sub>FB</sub> is ignored in the calculation of the output voltage, it will produce a small error in V<sub>MAIN OUT</sub>. Choosing R2 = 100 k $\Omega$  will reduce this error to 0.16% (typical) while increasing the resistor program current to 12  $\mu$ A. Since the typical quiescent current is 130  $\mu$ A, this added current is negligible.



### DROPOUT VOLTAGE

The dropout voltage of the regulator is defined as the minimum input-to-output voltage differential required for the output voltage to stay within 100 mV of the output voltage measured with a 1V differential. The dropout voltage is independent of the programmed output voltage.


### DROPOUT DETECTION COMPARATOR

This comparator produces a logic "LOW" whenever the main output falls out of regulation by more than about 5%. This figure results from the comparator's built-in offset of 60 mV divided by the 1.23V reference (refer to block diagram). The 5% low trip level remains constant regardless of the programmed output voltage. An out-of-regulation condition can result from low input voltage, current limiting, or thermal limiting.

Figure 4 gives a timing diagram showing the relationship between the main output voltage, the ERROR output, and input voltage as the input voltage is ramped up and down to a regulator whose main output is programmed for 5V. The ERROR signal becomes low at about 1.3V input. It goes high at about 5V input, where the main output equals 4.75V. Since the dropout voltage is load dependent, the **Input** voltage trip points will vary with load current. The **main output** voltage trip point does not vary.

The comparator has an open-collector output which requires an external pull-up resistor. This resistor may be connected to the regulator main output or some other supply voltage. Using the main output prevents an invalid "HIGH" on the comparator output which occurs if it is pulled up to an external voltage while the regulator input voltage is reduced below 1.3V. In selecting a value for the pull-up resistor, note that while the output can sink 400  $\mu$ A, this current adds to battery drain. Suggested values range from 100 k $\Omega$  to 1 M $\Omega$ . The resistor is not required if the output is unused.

## Application Hints (Continued)



\*In shutdown mode, ERROR will go high if it has been pulled up to an external supply. To avoid this invalid response, pull up to regulator output.
\*\*Exact value depends on dropout voltage. (See Application Hints)

### FIGURE 4. ERROR Output Timing

If a single pull-up resistor is used to the regulator output, the error flag may briefly rise up to about 1.3V as the input voltage ramps up or down through the 0V to 1.3V region.

In some cases, this 1.3V signal may be mis-interpreted as a false high by a  $\mu$ P which is still "alive" with 1.3V applied to it.

To prevent this, the user may elect to use **two** resistors which are equal in value on the error output (one connected to ground and the other connected to the regulator output).

If this two-resistor divider is used, the error output will only be pulled up to about 0.6V (not 1.3V) during power-up or power-down, so it can not be interpreted as a high signal. When the regulator output is at 5V, the error output will be 2.5V, which is still clearly a high signal.

### OUTPUT ISOLATION

The regulator outputs can be left connected to an active voltage source (such as a battery) with the regulator input power shut off, as long as the regulator ground pin is connected to ground. If the ground pin is left floating, damage to the regulator can occur if the output is pulled up by an external voltage source.


### **REDUCING MAIN OUTPUT NOISE**

In reference applications it may be advantageous to reduce the AC noise present on the main output. One method is to reduce regulator bandwidth by increasing output capacitance. This is relatively inefficient, since large increases in capacitance are required to get significant improvement.

Noise can be reduced more effectively by a bypass capacitor placed across R1 (refer to *Figure 3*). The formula for selecting the capacitor to be used is:

$$CB = \frac{1}{2\pi R1 \times 20 Hz}$$

This gives a value of about  $0.1\mu$ F. When this is used, the output capacitor must be 6.8  $\mu$ F (or greater) to maintain stability. The 0.1  $\mu$ F capacitor reduces the high frequency noise gain of the circuit to unity, lowering the output noise from 260  $\mu$ V to 80  $\mu$ V using a 10 Hz to 100 kHz bandwidth. Also, noise is no longer proportional to the output voltage, so improvements are more pronounced at higher output voltages.



$$V_{AUX OUT} = V_{REF} \left( 1 + \frac{R1}{R2} \right) + (I_{FB} \times R1)$$

where: V<sub>REF</sub> = 1.23V and I<sub>FB</sub> = -10 nA (typical)

FIGURE 5. Auxiliary Adjustable Regulator


### AUXILIARY LDO OUTPUT

The LP2956 has an auxiliary LDO regulator output (which can source up to 75 mA) that is adjustable for voltages from 1.23V to 29V.

The output voltage is set by an external resistive divider, as shown in *Figure 5*. The maximum output current is 75 mA, and the output requires 10  $\mu$ F from the output to ground for stability, regardless of load current.

### SHUTDOWN INPUT

The shutdown input equivalent circuit is shown in *Figure 6*. The main regulator output is shut down when the NPN transitor is turned ON.




### **FIGURE 6. Shutdown Circuitry**

TL/H/11339-14

The current into the input should be at least 0.5  $\mu$ A to assure the output shutdown function. A resistor may be placed in series with the input to minimize current draw in shutdown mode, provided this minimum input current requirement is met.

### **IMPORTANT:**

The shutdown input must not be left floating: a pull-down resistor (10 k $\Omega$  to 50 k $\Omega$  recommended) must be connected between the shutdown input and ground in cases where the input is not actively pulled low.




7-73

7

# **Typical Applications**

LP2956/LP2956A



TL/H/11339-16

# LP2960 Adjustable Micropower 0.5A Low-Dropout Regulators

# **General Description**

The LP2960 is a micropower voltage regulator with very low dropout voltage (12 mV typical at 1 mA load and 470 mV typical at 500 mA load) and very low quiescent current (450  $\mu$ A typical at 1 mA load).

The LP2960 is ideally suited for battery-powered systems: the quiescent current increases only slightly at dropout, which prolongs battery life.

The LP2960 retains all the desirable characteristics of the LP2953, and offers increased output current.

The error flag goes low any time the output drops more than 5% out of regulation.

Reverse battery protection is provided.

The LP2960 requires only 10  $\mu\text{F}$  of output capacitance for stability (5V version).

The internal voltage reference is made available for external use, providing a low-T.C. reference with very good regulation characteristics.

The parts are available in 16-pin plastic DIP and 16-pin surface mount packages.


### **Features**

- Output voltage adjusts from 1.23V-29V
- Guaranteed 500 mA output current
- 5V and 3.3V versions available
- 16-pin DIP and 16-pin SO packages
- Low dropout voltage
- Low quiescent current
- Tight line and load regulation
- Low temperature coefficient
- Current limiting and thermal protection
- Logic-level shutdown
- Can be wired for snap-ON and snap-OFF
- Reverse battery protection

# **Applications**

- High-efficiency linear regulator
- Regulator with under-voltage shutdown
- Low dropout battery-powered regulator
- Cellular telephones

# **Block Diagram**



LP2960

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C Operating Junction Temperature Range

LP2960AI/LP2960I -40°C to +125°C

Lead Temperature (Soldering, 5 sec.)260°CPower Dissipation (Note 2)Internally LimitedInput Supply Voltage-20V to + 30VFeedback Input Voltage (Note 3)-0.3V to + 5VComparator Input Voltage (Note 4)-0.3V to + 30VComparator Output Voltage (Note 4)-0.3V to + 30VESD Rating (Note 15)1.5 kV

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified:  $C_{IN} = 4.7 \ \mu$ F,  $V_{IN} = V_O(NOM) + 1$ V,  $I_L = 1 \ m$ A,  $C_{OUT} = 10 \ \mu$ F for 5V parts or  $C_{OUT} = 22 \ \mu$ F for 3.3V parts, Feedback pin is tied to  $V_{TAP}$  pin, Output pin is tied to Sense pin,  $V_{S/D} = 2$ V.

Symbol	Parameter	Conditions	Тур	LP2960AI (Note 14)		LP29601 (Note 14)		Units
				Min	Max	Min	Max	
Vo	Output Voltage (5V Versions)	$1 \text{ mA} \le I_L \le 500 \text{ mA}$	5.0 3.3	4.962 <b>4.930</b>	5.038 <b>5.070</b>	4.925 <b>4.880</b>	5.075 <b>5.120</b>	V
	Output Voltage (3.3V Versions)	$1 \text{ mA} \le I_L \le 500 \text{ mA}$		3.275 <b>3.254</b>	3.325 <b>3.346</b>	3.250 <b>3.221</b>	3.350 3.379	
<u>ΔV<sub>O</sub></u> ΔT	Output Voltage Temperature Coefficient	(Note 5)	20		130		160	ppm/°(
$\frac{\Delta V_0}{V_0}$	Output Voltage Line Regulation	$V_{IN} = [V_O(NOM) + 1V] \text{ to } 30V$	0.06		0.2 <b>0.5</b>		0.4 <b>0.8</b>	%
$\frac{\Delta V_0}{V_0}$	Output Voltage Load Regulation	(Note 6)	0.08		0.16 <b>0.30</b>		0.20 <b>0.40</b>	%
V <sub>IN</sub> -V <sub>O</sub>	Dropout Voltage (Note 7)	$l_{L} = 1 \text{ mA}$	12		30 50		30 50	mV
		I <sub>L</sub> = 100 mA	180	-	250 <b>350</b>		250 <b>350</b>	
		ι <sub>L</sub> = 200 mA	260		350 <b>450</b>		350 <b>450</b>	
		l <sub>L</sub> = 500 mA	470		600 <b>800</b>		600 <b>800</b>	
	Ground Pin Current (Note 8)	l_ = 1 mA	450		600 <b>750</b>		600 <b>750</b>	μΑ
		l <sub>L</sub> = 100 mA	2.6	-	4.0 <b>5.0</b>		4.0 <b>5.0</b>	
		I <sub>L</sub> = 200 mA	5.5		8 10		8 10	mA
		I <sub>L</sub> = 500 mA	21	<i>1</i>	35 <b>40</b>		35 <b>40</b>	-
IGND	Ground Pin Current at Dropout (Note 8)	$V_{IN} = V_O(NOM) - 0.5V$ $I_L = 100 \mu A$	1.8		3 <b>5</b>		3 5	mA
	Ground Pin Current at Shutdown (Note 8)	V <sub>SD</sub> ≤ 1.1V	300		400		400	μA
I <sub>LIMIT</sub>	Current Limit	$R_L = 0.5\Omega$	1000		1500 <b>1600</b>		1500 <b>1600</b>	mA
ΔVo	Thermal Regulation	(Note 10)	0.05		0.2		0.2	%/W

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}C$ , and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified:  $C_{IN} = 4.7 \ \mu\text{F}$ ,  $V_{IN} = V_O(NOM) + 1V$ ,  $I_L = 1 \ \text{mA}$ ,  $C_{OUT} = 10 \ \mu\text{F}$  for 5V parts or  $C_{OUT} = 22 \ \mu\text{F}$  for 3.3V parts, Feedback pin is tied to  $V_{TAP}$  pin, Output pin is tied to Sense pin,  $V_{S/D} = 2V$ . (Continued)

Symbol	Parameter	Conditions	Тур	LP2960AI (Note 14)		LP2960I (Note 14)		Units
				Min	Max	Min	Max	
en	Output Noise Voltage	$C_{OUT} = 10 \mu F$	300					
	$@ I_L = 100 \text{ mA}$	$C_{OUT} = 47  \mu F$	210					μV RMS
	(10 Hz–100 kHz)	C <sub>OUT</sub> = 47 μF (Note 11)	130					
V <sub>REF</sub>	Reference Voltage		1.235	1.220 <b>1.210</b>	1.250 <b>1.265</b>	1.210 <b>1.195</b>	1.260 <b>1.275</b>	V.
$\frac{\Delta V_{REF}}{V_{REF}}$	Reference Voltage Line Regulation	(Note 13)	0.05		0.1 <b>0.30</b>	14. J. J.	0.2 <b>0.4</b>	%
$\frac{\Delta V_{REF}}{V_{REF}}$	Reference Voltage Load Regulation	$I_{REF} = 0-200 \ \mu A$	0.45	 4	0.6 <b>0.9</b>		1.2 <b>1.5</b>	%
$\frac{\Delta V_{REF}}{\Delta T}$	Reference Voltage Temperature Coefficient	(Note 5)	20					ppm/°C
I <sub>B</sub> (FB)	Feedback Pin Bias Current		-20		-50 -3 <b>70</b>		-50 - <b>70</b>	nA
DROPOUT DI	ETECTION COMPARATOR							
I <sub>OH</sub>	Output HIGH Leakage	V <sub>OH</sub> = 30V	0.01		1 2	9 1	1 2	μΑ
V <sub>OL</sub>	Output LOW Voltage	$V_{\rm IN} = V_{\rm O}(\rm NOM) - 1V$ $I_{\rm O}(\rm COMP) = 400 \ \mu \rm A$	125		250 <b>400</b>		250 <b>400</b>	mV
V <sub>THR</sub> (max)	Upper Threshold Voltage	(Note 9)	-60	-80 - <b>100</b>	-35 - <b>25</b>	-80 - <b>100</b>	35 <b>25</b>	mV
V <sub>THR</sub> (min)	Lower Threshold Voltage	(Note 9)	-85	-130 - <b>200</b>	-70 - <b>35</b>	130 <b>200</b>	-70 - <b>35</b>	mV
HYST	Hysteresis	(Note 9)	25					mV
HUTDOWN	INPUT							
V <sub>OS</sub>	Input Offset Voltage	(Referred to V <sub>REF</sub> )	±5	-18 - <b>24</b>	18 24	-18 - <b>24</b>	18 <b>24</b>	mV
HYST	Hysteresis	(Referred to V <sub>REF</sub> )	10					mV
l <sub>B</sub>	Input Bias Current	$V_{S/D} = 0-5V$	-20	-60 - <b>100</b>	60 <b>100</b>	-60 - <b>100</b>	60 <b>100</b>	nA
I <sub>OUT</sub> (S/D)	Regulator Output Current in Shutdown	(Note 12)	3		12 <b>20</b>		12 <b>20</b>	μA
UXILIARY	OMPARATOR							
Vos	Input Offset Voltage	(Referred to V <sub>REF</sub> )	±5	-15 - <b>20</b>	15 <b>20</b>	-15 - <b>20</b>	15 <b>20</b>	mV
HYST	Hysteresis	(Referred to V <sub>REF</sub> )	10					mV
IB	Input Bias Current	$V_{COMP} = 0-5V$	-20	-60 - <b>100</b>	60 <b>100</b>	-60 - <b>100</b>	60 <b>100</b>	nA
юн	Output HIGH Leakage	V <sub>OH</sub> = 30V V <sub>COMP</sub> = 1.3V	0.01		1 2		1 <b>2</b>	μΑ
V <sub>OL</sub>	Output LOW Voltage	$V_{COMP} = 1.1V$ $I_{O} = 400 \ \mu A$	125		250 <b>400</b>		250 <b>400</b>	mV

### Electrical Characteristics (Continued)

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J</sub> (max), the junction-to-ambient thermal resistance,  $\theta_{J-A}$ , and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is calculated using:

$$P(max) = \frac{T_J(max) - T_A}{\theta_{J-A}}$$

Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. See APPLICATION HINTS for additional information on heatsinking and thermal resistance.

Note 3: When used in dual-supply systems where the regulator load is returned to a negative supply, the output voltage must be diode-clamped to ground. Note 4: May exceed the input supply voltage.

Note 5: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 6: Output voltage load regulation is measured at constant junction temperature using low duty cycle pulse testing. Two separate tests are performed, one for the load current range of 100  $\mu$ A to 1 mA and one for the 1 mA to 500 mA range. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

Note 7: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential. At very low values of programmed output voltage, the input voltage minimum of 2V (2.3V over temperature) must be observed.

Note 8: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the ground pin current, output load current, and current through the external resistive divider (if used).

Note 9: Dropout detection comparator threshold voltages are expressed in terms of a voltage differential measured at the Feedback terminal below the *nominal* reference voltage, which is the reference voltage measured with  $V_{IN} = V_O(NOM) + 1V$ . To express these thresholds in terms of output voltage change, multiply by the error amplifier gain which is  $V_O/V_{REF} = (R1 + R2)/R2$  (see *Basic Application Circuit*).

Note 10: Thermal regulation is the change in output voltage at a time T after a change in power dissipation, excluding load or line regulation effects. Specifications are for a 400 mA load pulse at V<sub>IN</sub> = V<sub>O</sub>(NOM) + 15V (6W pulse) for T = 10 ms.


Note 11: Connect a 0.1 µF capacitor from the output to the feedback pin.

Note 12: Vshutdown  $\leq$  1.1V, V<sub>IN</sub> < 30V, V<sub>OUT</sub> = 0V.

Note 13: Two separate tests are performed for reference voltage line regulation, one covering  $2.5V \le V_{IN} \le V_O(NOM) + 1V$  and the other test for  $V_O(NOM) + 1V \le V_{IN} \le 30V$ .

Note 14: All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level.


Note 15. Human Body Model, 200 pF discharged through 1.5 k $\Omega$ .




7

LP2960


**Typical Performance Characteristics** Unless otherwise specified:  $C_{IN} = 4.7 \ \mu\text{F}$ ,  $V_{IN} = 6V$ ,  $I_L = 1 \ \text{mA}$ ,  $C_{OUT} = 10 \ \mu\text{F}$ , Feedback pin is tied to  $V_{TAP}$  pin, Output pin is tied to Sense pin,  $V_{S/D} = 2V$ ,  $V_{OUT} = 5V$ .



















**Ground Pin Current** 








LP2960

**Typical Performance Characteristics** Unless otherwise specified:  $C_{IN} = 4.7 \ \mu\text{F}$ ,  $V_{IN} = 6V$ ,  $I_L = 1 \ \text{mA}$ ,  $C_{OUT} = 10 \ \mu\text{F}$ , Feedback pin is tied to  $V_{TAP}$  pin, Output pin is tied to Sense pin,  $V_{S/D} = 2V$ ,  $V_{OUT} = 5V$ . (Continued)












**Enable Transient** 



...........




**Typical Performance Characteristics** Unless otherwise specified:  $C_{IN} = 4.7 \ \mu\text{F}$ ,  $V_{IN} = 6V$ ,  $I_L = 1 \ \text{mA}$ ,  $C_{OUT} = 10 \ \mu\text{F}$ , Feedback pin is tied to  $V_{TAP}$  pin, Output pin is tied to Sense pin,  $V_{S/D} = 2V$ ,  $V_{OUT} = 5V$ . (Continued)




TL/H/11962-17

















**Ripple Rejection** 






**Typical Performance Characteristics** Unless otherwise specified:  $C_{IN} = 4.7 \ \mu\text{F}$ ,  $V_{IN} = 6V$ ,  $I_L = 1 \ \text{mA}$ ,  $C_{OUT} = 10 \ \mu\text{F}$ , Feedback pin is tied to  $V_{TAP}$  pin, Output pin is tied to Sense pin,  $V_{S/D} = 2V$ ,  $V_{OUT} = 5V$ . (Continued)





TL/H/11962-23




TL/H/11962-25















LP2960



TL/H/11962-38

LP2960

### Application Hints EXTERNAL CAPACITORS

Bypass capacitors on the input and output of the LP2960 are required: without these capacitors, the part will oscillate.

A capacitor (whose value is at least 4.7 $\mu$ F) must be connected from the V<sub>IN</sub> pin to ground. If the input capacitor is located more than one inch away from the LP2960, the capacitor may have to be increased to 22  $\mu$ F to assure stability. A capacitor is also required between V<sub>OUT</sub> and Ground, and the minimum amount of capacitance required here depends on output voltage.

If the output voltage of the LP2960 is set to 5V, a minimum of 10  $\mu$ F is needed in output capacitance. At 3.3V output, at least 22  $\mu$ F is required to assure stability.

**ESR LIMIT:** The ESR of the capacitor used on the LP2960 must be less than  $0.7\Omega$  *throughout the entire operating temperature range* to assure stability.

The ESR of an aluminum electrolytic capacitor is typically only specified at 25°C, and does not reflect the maximum ESR that can be expected to occur over the entire temperature range of the capacitor.

Aluminum electrolytics show a marked increase in ESR at low temperatures (ESR can increase by a factor of 30 or more when going from 25°C to -30°C) which could lead to oscillation problems in applications with very low ambient temperatures. Solid tantalum capacitors are recommended for use in such cases.

Regulator instability can be caused by stray (board layout) capacitance appearing at the Feedback terminal. Oscillations from this effect are most likely to occur when very high value resistors are used to set the output voltage.

Adding a 100 pF capacitor between the Output and Feedback pins and increasing the output capacitor to at least 22  $\mu$ F will stop the oscillations.

#### MINIMUM LOAD

The internal resistive divider in the LP2960 provides sufficient output loading for proper regulation. If external resistors are used to set the LP2960 output voltage, a minimum current of 5  $\mu A$  through the external resistive divider is recommended.

It should be noted that a minimum load current is specified in several of the test conditions listed under *Electrical Characteristics*, and this value of load current must be used to get correlation on these test limits.

#### **PROGRAMMING THE OUTPUT VOLTAGE**

The LP2960 regulator may be pin-strapped for operation at the nominal output voltage using its internal resistive divider by tying the Output and Sense pins together and also tying the Feedback and  $V_{TAP}$  pins together.

Alternatively, it may be programmed for any voltage between the 1.23V reference and the 30V maximum rating using an external pair of resistors (see Basic Application Circuit).

The complete equation for the output voltage is:

 $V_{OUT} = V_{REF} \times (1 + R1/R2) + (I_{FB} \times R1)$ 

The term V<sub>REF</sub> is the 1 .23V reference and I<sub>FB</sub> is the Feedback pin bias current (-20 nA typical). The minimum recommended load current of 5  $\mu$ A sets an upper limit of 240 k $\Omega$  on the value of R2 in cases where the regulator must work with no load (see *Minimum Load*).

For best output accuracy, choosing R2 = 100 k $\Omega$  will reduce the error resulting from I<sub>FB</sub> to 0.17% while increasing the resistive divider current to 12  $\mu$ A. Since the typical quiescent current of the LP2960 is 450  $\mu$ A, this added current through R2 is negligible.

#### DROPOUT VOLTAGE

The dropout voltage of the regulator is defined as the minimum input-to-output voltage differential required for the output voltage to stay within 100 mV of the output voltage measured with a 1V differential. The dropout voltage is independent of the programmed output voltage.

#### **OUTPUT ISOLATION**

If the LP2960 output is connected to an active voltage source (such as a battery) the regulator input should not be shorted to ground, as this will cause a large current to flow from the battery into the LP2960 output lead.

If the LP2960 input is *left floating* with the output connected to a battery, a small current (a few mA) will flow into the output lead.

The "reverse" current flowing from the battery into the LP2960 output can be prevented by using a blocking diode between the output and the battery.

#### **REDUCING OUTPUT NOISE**

In reference applications it may be desirable to reduce the AC noise present on the output. One method is to reduce regulator bandwidth by increasing output capacitance. This is relatively inefficient, since large increases in capacitance are required to get significant improvement.

Noise can be reduced more effectively by a bypass capacitor placed across R1 (refer to *Basic Application Circuit*).

A 0.1  $\mu$ F capacitor connected across R1 will reduce the high frequency gain of the circuit to unity, lowering the RMS output noise voltage from 210  $\mu$ V to 130  $\mu$ V (typical) using a 10 Hz–100 kHz bandwidth test measurement.

Also, output noise is no longer proportional to the output voltage, so improvements are more pronounced at higher output voltages.


**IMPORTANT:** Since the 0.1  $\mu$ F capacitor reduces the AC gain of the LP2960 to unity, the output capacitance must be increased to at least 33  $\mu$ F to assure regulator stability.

### Application Hints (Continued) DROPOUT DETECTION COMPARATOR

The dropout detection comparator produces a logic "LOW" on the Error output whenever the LP2960 output drops out of regulation by more than about 5%. This figure results from the comparator's built-in offset of 60 mV divided by the 1.23V reference (refer to block diagram).

The "5% below nominal" trip level remains constant regardless of the programmed output voltage. An out-of-regulation condition can result from low input voltage, current limiting, or thermal limiting.

The figure below gives a timing diagram showing the relationship between the output voltage, the Error output, and input voltage as the input voltage is ramped up and down to a regulator programmed for 5V output.



\*In shutdown mode, ERROR will go high if it has been pulled up to an external supply. To avoid this invalid response, pull-up to regulator output. \*\*Exact value depends on dropout voltage. (See Application Hints)

The Error signal becomes low as  $V_{IN}$  exceeds about 1.3V. It goes high at about 5V input, where the output equals 4.75V. Since the dropout voltage is load dependent, the *input voltage* trip points will vary with load current, but the *output voltage* trip point does not.

The comparator has an open-collector output which requires an external pull-up resistor. This resistor may be connected to the LP2960 output or another supply voltage.

Best operation is obtained by connecting the pull-up to the LP2960 output. If the pull-up resistor is connected to an external 5V supply, the error flag will incorrectly signal "HIGH" whenever  $V_{\rm IN}<$  1.3V (see *Error Output Timing Diagram*).

In selecting a value for the pull-up resistor, note that while the output can sink 400  $\mu$ A, this current adds to battery drain. Suggested values range from 100 k $\Omega-1~M\Omega.$  The resistor is not required if the output is unused.

If a large output capacitance is used, a false logic "HIGH" can be generated when  $V_{\rm IN} \approx$  1.3V. In this case, the error output becomes a high impedance, causing the voltage at the error output to rise to its pull-up value. If the pull-up resistor is connected to  $V_{\rm OUT}$ , the error output can rise to 1.2V (which is a logic "HIGH" signal *incorrectly* signifying the output is in regulation).

The user may wish to divide down the error flag voltage using equal-value resistors (10 k $\Omega$  suggested) to ensure a low-level logic signal during any fault condition, while still allowing a valid high logic level during normal operation.

#### AUXILIARY COMPARATOR

The LP2960 contains an auxiliary comparator whose inverting input is connected to the 1.23V reference. The auxiliary comparator has an open-collector output whose electrical characteristics are similar to the dropout detection comparator. The non-inverting input and output are brought out for external connections.

#### SHUTDOWN INPUT

A logic-level signal will shut off the regulator output when a "LOW" (< 1.2V) is applied to the Shutdown input.

To prevent possible mis-operation, the Shutdown input must be actively terminated. If the input is driven from open-collector logic, a pull-up resistor (20 k $\Omega$ -100 k $\Omega$  recommended) should be connected from the Shutdown input to the regulator input.

If the Shutdown input is driven from a source which actively pulls low and high (like an op-amp), the pull-up resistor is not required, but may be used.

If the Shutdown input is to be unused, the cost of the pull-up resistor can be saved by tying the Shutdown input directly to the regulator input.

**IMPORTANT:** Since the Absolute Maximum Ratings state that the Shutdown input can not go more than 0.3V below ground, the reverse-battery protection feature which protects the regulator input is sacrificed if the Shutdown input is tied directly to the regulator input.

If reverse-battery protection is required in an application, the pull-up resistor between the Shutdown input and the regulator input must be used.

#### **GROUND CONNECTIONS**

The pins designated GND (see *Connection Diagrams*) must be connected to the high-current ground point in the circuit.

The GND pins are electrically connected (through the lead frame) to the die substrate, making them ideal for conducting ground current or heat (see *Heatsinking*).

The parts in the surface-mount (M) package also have an Analog Ground pin, which is the ground point on the die for the regulator reference circuitry.

Along with the Sense pin, the availability of the Analog Ground pin allows the designer the ability to use "remote" sensing and eliminate output voltage errors due to IR drops occurring along PC board traces.

IMPORTANT: The Analog Ground pin must be connected to circuit ground at some point for the regulator to operate.

If remote sensing is not needed, the Analog Ground pin can simply be pin-strapped to the adjacent GND pin.


#### HEATSINKING

A heatsink may be required with the LP2960 depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible operating conditions, the junction temperature must be within the range specified under Absolute Maximum Ratings.

# Application Hints (Continued)

To determine if a heatsink is required, the power dissipated by the regulator,  $P_D$ , must be calculated.

The figure below shows the voltages and currents which are present in the circuit, as well as the formula for calculating the power dissipated in the regulator:



TL/H/11962-30

The next parameter which must be calculated is the maximum allowable temperature rise,  $T_R$  (max). This is calculated by using the formula:

$$T_R (max) = T_J (max) - T_A (max)$$

where:

 $T_J$  (max) is the maximum allowable junction temperature, which is 125  $^{\circ}\mathrm{C}$  for commercial grade parts.

 $T_A$  (max) is the maximum ambient temperature which will be encountered in the application.


Using the calculated values for T<sub>R</sub> (max) and P<sub>D</sub>, the maximum allowable value for the junction-to-ambient thermal resistance,  $\theta_{(J-A)}$ , can now be found:

$$\theta_{(J-A)} = T_R (max)/P_D$$

The heatsink for the LP2960 is made using the PC board copper, with the heat generated on the die being conducted through the lead frame and out to the pins which are soldered to the PC board.

The GND pins are the only ones capable of conducting any significant amount of heat, as they are internally attached to the lead frame on which the die is mounted.

The figure below shows recommended copper foil patterns to be used for heatsinking the DIP and Surface Mount packages:



\* FOR BEST RESULTS, USE L = 2H

TL/H/11962-31

The table below shows measured values of  $\theta_{(J-A)}$  for a PC board with 1 ounce copper weight:


Package	L (in.)	H (in.)	θ <sub>J−A</sub> (°C/W)
	1	0.5	50
DIP	2	0.2	52
Surface	1	0.5	72
Mount	2	0.2	74


As the heat must transfer from the copper to the surrounding air, best results (lowest  $\theta_{J-A}$ ) will be obtained by using a *surface* copper layer with the solder resist opened up over the heatsink area.

If an *internal* copper layer of a multi-layer board is used for heatsinking, the board material acts as an insulator, inhibiting heat transfer and increasing  $\theta_{1-A}$ .

As with any heatsink, increasing the airflow across the board will significantly improve the heat transfer.

# **Typical Applications**






TL/H/11962-33

\*Output voltage equals  $+ V_{IN}$  minus dropout voltage, which varies with output current. Current limits at a maximum of 1000 mA (kypical). \*\*Select R1 so that the comparator input voltage is 1.23V at the output voltage which corresponds to the desired fault current value.






\*Connect to Logic or µP control inputs.

LOW BATT flag warns the user that the battery has discharged down to about 5.8V, giving the user time to recharge the battery or power-down some hardware with high power requirements. The output is still in regulation at this time.


OUT OF REGULATION flag indicates when the battery is almost completely discharged, and can be used to initiate a power-down sequence.

5V Regulator with Snap-ON/Snap-OFF Feature and Hysteresis




\*Turns ON at  $V_{IN} = 5.87V$ Turns OFF at  $V_{IN} = 5.64V$ (for component values shown)

# Typical Applications (Continued)







LP2960

1

# **National** Semiconductor

しん だいし しょうさせん たたいに どうたい

# LP2980 Micropower SOT, 50 mA Ultra Low-Dropout Regulator

# **General Description**

The LP2980 is a 50 mA, fixed-output voltage regulator designed specifically to meet the requirements of battery-powered applications.

Using an optimized VIPTM (Vertically Integrated PNP) process, the LP2980 delivers unequaled performance in all specifications critical to battery-powered designs:

Dropout Voltage. Typically 120 mV @ 50 mA load, and 7 mV @ 1 mA load.

Ground Pin Current. Typically 375  $\mu A @$  50 mA load, and 80  $\mu A @$  1 mA load.

Sleep Mode. Less than 1  $\mu\text{A}$  quiescent current when ON/OFF pin is pulled low.

Smallest Possible Size. SOT-23 package uses an absolute minimum of board space.

Minimum Part Count. Requires only 1  $\mu F$  of external capacitance on the regulator output.

Precision Output. 0.5% tolerance output voltages available (A grade).


 $5.0V,\ 3.3V,\ and\ 3.0V$  versions available as standard products.

# Features


- Ultra low dropout voltage
- Output voltage accuracy 0.5% (A Grade)
- Guaranteed 50 mA output current
- Smallest possible size (SOT-23 Package)
- Requires only 1 µF external capacitance
- $\blacksquare$  < 1  $\mu$ A quiescent current when shutdown
- Low ground pin current at all load currents
- High peak current capability (150 mA typical)
- Wide supply voltage range (16V max)
- Fast dynamic response to line and load
- Low Z<sub>OUT</sub> over wide frequency range
- Overtemperature/overcurrent protection
- -40°C to +125°C junction temperature range

# Applications

- Cellular Phone
- Palmtop/Laptop Computer
- Personal Digital Assistant (PDA)
- Camcorder, Personal Stereo, Camera



# **Connection Diagram and Ordering Information**



# Block Diagram

# Absolute Maximum Ratings (Note 1)

ESD Rating (Note 2)

Power Dissipation (Note 3)

 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Storage Temperature Range
 -65°C to + 150°C

 Operating Junction Temperature Range
 -40°C to + 125°C

 Lead Temperature (Soldering, 5 sec.)
 260°C

<b>Electrical Characteristics</b> Limits in standard typeface are for $T_J = 25^{\circ}C$ , and limits in <b>boldface type</b> apply
over the full operating temperature range. Unless otherwise specified: $V_{IN} = V_{O(NOM)} + 1V$ , $I_L = 1$ mA, $C_{OUT} = 1 \mu$ F,
V <sub>ON/OFF</sub> = 2V.

2 kV

Internally Limited

Symbol	Parameter	Conditions	Тур		0AI-XX te 6)	LP2980I-XX (Note 6)		Units	
•				Min	Max	Min			
Vo	Output Voltage	$V_{\rm IN} = V_{\rm O(NOM)} + 1V$	5.0	4.975	5.025	4.950	5.050		
	(5.0V Versions)	1 mA < I <sub>L</sub> < 50 mA	5.0	4.962 <b>4.875</b>	5.038 <b>5.125</b>	4.925 <b>4.825</b>			
	Output Voltage	$V_{IN} = V_{O(NOM)} + 1V$	3.3	3.283	3.317	3.267	3.333		
	(3.3V Versions)	1 mA < I <sub>L</sub> < 50 mA	3.3	3.275 <b>3.2 17</b>	3.325 <b>3.383</b>	3.250 <b>3.184</b>		. <b>V</b>	
· · ·	Output Voltage	$V_{IN} = V_{O(NOM)} + 1V$	3.0	2.985	3.015	2.970	3.030		
	(3.0V Versions)	1 mA < I <sub>L</sub> < 50 mA	3.0	2.977 <b>2.925</b>	3.023 <b>3.075</b>	2.955 <b>2.895</b>			
$\frac{\Delta V_O}{\Delta V_{IN}}$	Output Voltage Line Regulation	$V_{O(NOM)} + 1V \le V_{IN} \le 16V$	0.007		0.014 <b>0.032</b>			%/	
V <sub>IN</sub> -V <sub>O</sub>	Dropout Voltage (Note 7)	I <sub>L</sub> = 0	1		3 5				
		l <sub>L</sub> = 1 mA	7		10 <b>15</b>		1	mV	
		l <sub>L</sub> = 10 mA	40		60 90			m	
		l <sub>L</sub> = 50 mA	120		150 <b>225</b>		5.175 3.333 3.350 3.416 3.030 3.045 3.105 0.014 0.032 3 5 10 15 60 90 150 225 95 125 110 170 220 460 600 1200 1 0.18 -1		
IGND	Ground Pin Current	I <sub>L</sub> = 0	65		95 <b>125</b>	_			
		I <sub>L</sub> = 1 mA	80		110 <b>170</b>				
		I <sub>L</sub> = 10 mA	140		220 <b>460</b>	_		μA	
		l <sub>L</sub> = 50 mA	375		600 <b>1200</b>				
		V <sub>ON/OFF</sub> < 0.18V	0		1		1		
VON/OFF	ON/OFF Input Voltage	High = O/P ON	1.4	2.0		2.0		v	
	(Note 8)	Low = O/P OFF	0.55		0.18		0.18		
ION/OFF	ON/OFF Input Current	V <sub>ON/OFF</sub> = 0	0		-1		. — <b>1</b>	μA	
		V <sub>ON/OFF</sub> = 5V	5		15		15	<sup>س</sup>	

# LP2980

7

.P2980

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}C$ , and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = V_{O(NOM)} + 1V$ ,  $I_L = 1$  mA,  $C_{OUT} = 1 \mu$ F,  $V_{ON/OFF} = 2V$ . (Continued)

Symbol	Parameter	Conditions	Тур	LP2980AI-XX (Note 6)		LP2980I-XX (Note 6)		Units
- -	4	1		Min	Max	Min	Max	
I <sub>O(PK)</sub>	Peak Output Current	$V_{OUT} \ge V_{O(NOM)} - 5\%$	150	100		100		mA
e <sub>n</sub>	Output Noise Voltage (RMS)	BW = 300 Hz–50 kHz, C <sub>OUT</sub> = 10 μF	160					μV
ΔV <sub>OUT</sub> ΔV <sub>IN</sub>	Ripple Rejection	f = 1  kHz $C_{OUT} = 10 \mu \text{F}$	63					dB
I <sub>O(MAX)</sub>	Short Circuit Current	R <sub>L</sub> = 0 (Steady State) (Note 9)	150		, ·			mA

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: The ESD rating of pins 3 and 4 is 1 kV.

Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_{J(MAX)}$ , the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any ambient temperature is calculated using:

$$P(MAX) = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

The value of  $\theta_{JA}$  for the SOT-23 package is 300°C/W. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.

Note 4: If used in a dual-supply system where the regulator load is returned to a negative supply, the LP2980 output must be diode-clamped to ground.


Note 5: The output PNP structure contains a diode between the V<sub>IN</sub> and V<sub>OUT</sub> terminals that is normally reverse-biased. Reversing the polarity from V<sub>IN</sub> to V<sub>OUT</sub> will turn on this diode (see Application Hints).

Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Averaging Outgoing Level (AOQL).

Note 7: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential. Note 8: The ON/OFF inputs must be properly driven to prevent misoperation. For details, refer to Application Hints.

Note 9: See Typical Performance Characteristics curves.

# **Basic Application Circuit**



\*ON/OFF input must be actively terminated. Tie to VIN if this function is not to be used.

\*\*Minimum Output Capacitance is 1 µF to insure stability over full load current range. More capacitance provides superior dynamic performance and additional stability margin (see Application Hints).

TL/H/12078-2


\*\*\*Do not make connections to this pin.

# **Ordering Information**

**TABLE I. Package Marking and Order Information** 

Output Voltage (V)	oltage Grade Order		Package Marking	Supplied as:	
5.0	Α.	LP2980AIM5X-5.0	L01A	3k Units on Tape and Reel	
5.0	A	LP2980AIM5-5.0	L01A	250 Units on Tape and Reel	
5.0	STD	LP2980IM5X-5.0	L01B	3k Units on Tape and Reel	
5.0	STD	LP2980IM5-5.0	L01B	250 Units on Tape and Reel	
3.3	A	LP2980AIM5X-3.3	LOOA	3k Units on Tape and Reel	
3.3	A	LP2980AIM5-3.3	LOOA	250 Units on Tape and Reel	
3.3	STD	LP2980IM5X-3.3	LOOB	3k Units on Tape and Reel	
3.3	STD	LP2980IM5-3.3	LOOB	250 Units on Tape and Reel	
3.0	Α	LP2980AIM5X-3.0	L02A	3k Units on Tupe and Reel	
3.0	A	LP2980AIM5-3.0	L02A	250 Units on Tape and Reel	
3.0	STD	LP2980IM5X-3.0	L02B	3k Units on Tape and Reel	
3.0	STD	LP2980IM5-3.0	L02B	250 Units on Tape and Reel	


# **Connection Diagram**







# \_P2980

**Typical Performance Characteristics** Unless otherwise specified:  $T_A = 25^{\circ}C$ ,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $C_{OUT} = 2.2 \ \mu$ F, all voltage options, ON/ $\overline{OFF}$  pin tied to  $V_{IN}$ .



 $\label{eq:continued} \begin{array}{l} \textbf{Unless otherwise specified: } T_A = 25^{\circ}\text{C}, \ V_{IN} = V_{O(NOM)} + 1\text{V}, \ C_{OUT} = 2.2 \ \mu\text{F}, \ \text{all voltage options, ON/OFF} \ \text{pin tied to } V_{IN}. \end{array}$ 






4 5 6 7 8 9 10


V<sub>IN</sub> (V)

LP2980


**Typical Performance Characteristics** (Continued) Unless otherwise specified:  $T_A = 25^{\circ}C$ ,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $C_{OUT} = 2.2 \ \mu$ F, all voltage options, ON/ $\overline{OFF}$  pin tied to  $V_{IN}$ .




TL/H/12078-21




TL/H/12078-41




#### Line Transient Response



TL/H/12078-22






10 µs/div →


TL/H/12078-42

#### Load Transient Response






**Typical Performance Characteristics** (Continued) Unless otherwise specified:  $T_A = 25^{\circ}C$ ,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $C_{OUT} = 2.2 \ \mu$ F, all voltage options, ON/ $\overline{OFF}$  pin tied to  $V_{IN}$ .




TL/H/12078-32






TL/H/12078-33







= 50 m/

1111


FREQUENCY (HZ)

10k 100k 1M


0


10 100 1k

 $\label{eq:continued} \begin{array}{l} \textbf{Unless otherwise specified: } T_{A} = 25^{\circ}\text{C}, \ V_{IN} = V_{O(NOM)} + 1\text{V}, \ C_{OUT} = 2.2 \ \mu\text{F}, \ \text{all voltage options, ON/OFF} \ \text{pin tied to } V_{IN}. \end{array}$ 










# \_P2980

# Typical Performance Characteristics (Continued)

Unless otherwise specified:  $T_A = 25^{\circ}C$ ,  $V_{IN} = V_{O(NOM)} + 1V$ ,  $C_{OUT} = 2.2 \ \mu$ F, all voltage options, ON/OFF pin tied to  $V_{IN}$ .



TL/H/12078-45

# **Application Hints**

#### OUTPUT CAPACITOR

Like any low-dropout regulator, the LP2980 requires an output capacitor to maintain regulator loop stability. This capacitor must be selected to meet the requirements of minimum capacitance and equivalent series resistance (ESR) range. It is not difficult to find capacitors which meet the criteria of the LP2980, as the acceptable capacitance and ESR ranges are wider than for most other LDOs.

In general, the capacitor value must be at least 1  $\mu$ F (over the actual ambient operating temperature), and the ESR must be within the range indicated in *Figures 1, 2,* and 3. It should be noted that, although a maximum ESR is shown in these Figures, it is very unlikely to find a capacitor with ESR that high.

#### **Tantalum Capacitors**

Surface-mountable solid tantalum capacitors offer a good combination of small physical size for the capacitance value, and ESR in the range needed by the LP2980.

The results of testing the LP2980 stability with surfacemount solid tantalum capacitors show good stability with values of at least 1  $\mu$ F. The value can be increased to 2.2  $\mu$ F (or more) for even better performance, including transient response and noise.

Small value tantalum capacitors that have been verified as suitable for use with the LP2980 are shown in Table II. Capacitance values can be increased without limit.

#### **Aluminum Electrolytic Capacitors**

Although probably not a good choice for a production design, because of relatively large physical size, an aluminum electrolytic capacitor can be used in the design prototype for an LP2980 regulator. A value of at least 1  $\mu$ F should be used, and the ESR must meet the conditions of *Figures 1, 2,* and *3*. If the operating temperature drops below 0°C, the regulator may not remain stable, as the ESR of the aluminum electrolytic capacitor will increase, and may exceed the limits indicated in the Figures.

<b>TABLE II. Surface-Mount Tantalum</b>	Capacito	)1
Selection Guide		

1 µF Surface	1 $\mu$ F Surface-Mount Tantalums					
Manufacturer	Part Number					
Kemet	T491A105M010AS					
NEC	NRU105M10					
Siemens	B45196-E3105-K					
Nichicon	F931C105MA					
Sprague	293D105X0016A2T					
2.2 μF Surface	e-Mount Tantalums					
Manufacturer	Part Number					
Kemet	T491A225M010AS					
NEC	NRU225M06					
Siemens	B45196/2.2/10/10					
Nichicon	F930J225MA					
Sprague	293D225X0010A2T					

#### **Multilayer Ceramic Capacitors**

Surface-mountable multilayer ceramic capacitors may be an attractive choice because of their relatively small physical size and excellent RF characteristics. However, they sometimes have ESR values lower than the minimum required by the LP2980, and relatively large capacitance change with temperature. The manufacturer's datasheet for the capacitor should be consulted before selecting a value.


Test results of LP2980 stability using multilayer ceramic capacitors show that a minimum value of 2.2  $\mu$ F is usually needed for the 5V regulator. For the lower output voltages, or for better performance, a higher value should be used, such as 4.7  $\mu$ F.

Multilayer ceramic capacitors that have been verified as suitable for use with the LP2980 are shown in Table III.

#### TABLE III. Surface-Mount Multilayer Ceramic Capacitor Selection Guide

2.2 $\mu$ F Surface-Mount Ceramic						
Manufacturer	Part Number					
Tokin	1E225ZY5U-C203					
Murata	GRM42-6Y5V225Z16					
4.7 μF Surfac	e-Mount Ceramic					
Manufacturer	Part Number					
Tokin	1E475ZY5U-C304					

#### Application Hints (Continued)



TL/H/12078-48






FIGURE 1. 1 µF ESR Range

TL/H/12078-49






TL/H/12078-50



#### **REVERSE CURRENT PATH**

The power transistor used in the LP2980 has an inherent diode connected between the regulator input and output (see below).



TL/H/12078-34

If the output is forced above the input by more than a  $V_{BE}$ , this diode will become forward biased and current will flow from the  $V_{OUT}$  terminal to  $V_{IN}$ . No damage to the LP2980 will occur under these conditions as long as the current flowing into the output pin does not exceed 100 mA.

#### **ON/OFF INPUT OPERATION**


The LP2980 is shut off by pulling the ON/OFF input low, and turned on by driving the input high. If this feature is not to be used, the ON/OFF input should be tied to  $V_{IN}$  to keep the regulator on at all times (the ON/OFF input must **not** be left floating).

To ensure proper operation, the signal source used to drive the ON/OFF input must be able to swing above and below the specified turn-on/turn-off voltage thresholds which guarantee an ON or OFF state (see Electrical Characteristics).

The ON/OFF signal may come from either a totem-pole output, or an open-collector output with pull-up resistor to the LP2980 input voltage or another logic supply. The high-level voltage may exceed the LP2980 input voltage, but must remain within the Absolute Maximum Ratings for the ON/OFF pin.

It is also important that the turn-on/turn-off voltage signals applied to the ON/OFF input have a slew rate which is greater than 40 mV/ $\mu$ s.

Important: the regulator shutdown function will operate incorrectly if a slow-moving signal is applied to the ON/OFF input.



The LP2980 can be used to control higher-current regulators, by adding an external PNP pass device. With the PNP transistors shown, the output current can be as high as 400 mA, as long as the input voltage is held within the Safe Operation Boundary Curves shown below.

To ensure regulation, the minimum input voltage of this regulator is 6V. This "headroom" is the sum of the V<sub>BE</sub> of the external transistor and the dropout voltage of the LP2980.

#### Notes:

A. Drive this input with a logic signal (see Application Hints). If the shutdown function is not to be used, tie the ON/OFF pin directly to the  $V_{\rm IN}$  pin.

B. Recommended devices (other PNP transistors can be used if the current gain and voltage ratings are similar).


C. Capacitor is required for regulator stability. Minimum size is shown, and may be increased without limit.

D. Increasing the output capacitance improves transient response and increases phase margin.

E. Maximum safe input voltage and load current are limited by power dissipation in the PNP pass transistor and the maximum ambient temperature for the specific application. If a TO-92 transistor such as the MPS2907A is used, the thermal resistance from junction-to-ambient is 180°C/W in still air.


Assuming a maximum allowable junction temperature of 150°C for the MPS2907A device, the following curves show the maximum  $V_{IN}$  and  $I_L$  values that may be safely used for several ambient temperatures.





TL/H/12078-52

7



With limited input voltage range, the LP2980 can control a 3.3V, 3A regulator with the use of a high current-gain external PNP pass transistor. If the regulator is to be loaded with the full 3A, heat sinking will be required on the pass transistor to keep it within its rated temperature range. Refer to the Heatsink Thermal Resistance Requirements, below. For best load regulation at the high load current, the LP2980 output voltage connection should be made as close to the load as possible.

-P2980

Although this regulator can handle a much higher load current than can the LP2980 alone, it can be shut down in the same manner as the LP2980. When the ON/OFF control is brought low, the converter will be in shutdown, and will draw less than 1. µA from the source.

an an an an tha an the second second and a second second

ا میں ایمان اور دیار ایران ایران ایران ایران اور ایران اور ایران اور ایران اور ایران اور ایران ایران اور بیان ایران ایر ایران ایرا Notes:


A. Drive this input with a logic signal (see Application Hints). If the shutdown function is not to be used, tie the ON/OFF pin directly to the  $V_{\rm IN}$  pin.

B. Capacitor is required for regulator stability. Minimum size is shown, and may be increased without limit.

C. Increasing the output capacitance improves transient response and increases phase margin.

D. A heatsink may be required for this transistor. The maximum allowable value for thermal resistance of the heatsink is dependent on ambient temperature and load current (see curves below). Once the value is obtained from the graph, a heatsink must be selected which has a thermal resistance equal to or lower than this value. If the value is above 60°C/W, no heatsink is required (the TO-220 package alone will safely dissipate this).

For these curves, a maximum junction temperature of 150°C is assumed for the pass transistor. The case-to-heatsink attachment thermal resistance is assumed to be 1.5°C/W. All calculations are for 5.5V input voltage (which is worst-case for power dissipation).



#### **Heatsink Thermal Resistance Requirements**

**National** Semiconductor

# LP2952/LP2952A/LP2953/LP2953A Adjustable Micropower Low-Dropout Voltage Regulators

# **General Description**

The LP2952 and LP2953 are micropower voltage regulators with very low quiescent current (130  $\mu$ A typical at 1 mA load) and very low dropout voltage (typ. 60 mV at light load and 470 mV at 250 mA load current). They are ideally suited for battery-powered systems. Furthermore, the quiescent current increases only slightly at dropout, which prolongs battery life.

The LP2952 and LP2953 retain all the desirable characteristics of the LP2951, but offer increased output current, additional features, and an improved shutdown function.

The internal crowbar pulls the output down quickly when the shutdown is activated.

The error flag goes low if the output voltage drops out of regulation.

Reverse battery protection is provided.

The internal voltage reference is made available for external use, providing a low-T.C. reference with very good line and load regulation.

The parts are available in DIP and surface mount packages.

#### Features


- Output voltage adjusts from 1.23V to 29V
- Guaranteed 250 mA output current
- Extremely low quiescent current
- Low dropout voltage
- Extremely tight line and load regulation
- Very low temperature coefficient
- Current and thermal limiting
- Reverse battery protection
- 50 mA (typical) output pulldown crowbar
- 5V and 3.3V versions available

## LP2953 Versions Only

Auxiliary comparator included with CMOS/TTL compatible output levels. Can be used for fault detection, low input line detection, etc.

## Applications

- High-efficiency linear regulator
- Regulator with under-voltage shutdown
- Low dropout battery-powered regulator
- Snap-ON/Snap-OFF regulator



7

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	$-65^{\circ}C \le T_A \le +150^{\circ}C$
Operating Temperature Range	
LP2952I, LP2953I, LP2952AI,	
LP2953AI, LP2952I-3.3, LP2953	31-3.3,
LP2952AI-3.3, LP2953AI-3.3	–40°C ≤ T」≤ +125°C
LP2953AM	$-55^{\circ}C \le T_{A} \le +125^{\circ}C$
Maximum Junction Temperature	
LP2952I, LP2953I, LP2952AI,	· •
LP2953AI, LP2952I-3.3, LP2953	31-3.3,
LP2952AI-3.3, LP2953AI-3.3	+ 125°C
LP2953AM	+ 150°C

Lead Temp. (Soldering, 5 seconds)		260°C
Power Dissipation (Note 2)		Internally Limited
Input Supply Voltage		-20V to +30V
Feedback Input Voltage (Note 3)		-0.3V to +5V
Comparator Input Voltage (Note 4)		-0.3V to +30V
Shutdown Input Voltage (Note 4)		-0.3V to +30V
Comparator Output Voltage (Note 4)		-0.3V to +30V
ESD Rating (Note 15)	;	2 kV

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}C$ , **bold typeface** applies over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified:  $V_{IN} = V_O(NOM) + 1V$ ,  $I_L = 1$  mA,  $C_L = 2.2 \ \mu$ F for 5V parts and 4.7 $\mu$ F for 3.3V parts. Feedback pin is tied to V Tap pin, Output pin is tied to Output Sense pin.

# 3.3V Versions

Cimhal	Deservator	Conditions	Turker	LP2952AI-3.3	LP2953AI-3.3	LP29521-3.3,	Units	
Symbol	Parameter	Conditions	Typical	Min	Max	Min	Max	Units
Vo	Output Voltage		3.3	3.284 <b>3.260</b>	3.317 <b>3.340</b>	3.267 <b>3.234</b>	3.333 <b>3.366</b>	v
		$1 \text{ mA} \le I_L \le 250 \text{ mA}$	3.3	3.254	3.346	3.221	3.379	

# **5V Versions**

Symbol	Parameter	Conditions	Typical	LP2952AI, LP2953AN		LP2952I, LP2953I		Units
				Min	Max	Min	Max	
Vo	Output Voltage		5.0	4.975 <b>4.940</b>	5.025 <b>5.060</b>	4.950 <b>4.900</b>	5.050 <b>5.100</b>	. v
		$1 \text{ mA} \le I_L \le 250 \text{ mA}$	5.0	4.930	5.070	4.880	5.120	1

# **All Voltage Options**

Symbol	Parameter	ameter Conditions 1	Typical	LP2952AI, LP2953AI, LP2952AI-3.3, LP2953AI-3.3, LP2953AM (Note 17)		LP29521, LP29531, LP29521-3.3, LP29531-3.3		Units
				Min	Max	Min	Max	1
$\frac{\Delta V_O}{\Delta T}$	Output Voltage Temp. Coefficient	(Note 5)	20		100		150	ppm/°C
$\frac{\Delta V_0}{V_0}$	Output Voltage Line Regulation	$V_{IN} = V_O(NOM) + 1V$ to 30V	0.03		0.1 <b>0.2</b>		0.2 <b>0.4</b>	%
$\frac{\Delta V_{O}}{V_{O}}$	Output Voltage Load Regulation (Note 6)	$I_L = 1 \text{ mA to } 250 \text{ mA}$ $I_L = 0.1 \text{ mA to } 1 \text{ mA}$	0.04		0.16 <b>0.20</b>		0.20 <b>0.30</b>	%
V <sub>IN</sub> -V <sub>O</sub>	Dropout Voltage (Note 7)	I <sub>L</sub> = 1 mA	60		100 <b>150</b>		100 <b>150</b>	
•	and a second	IL = 50 mA	240		300 <b>420</b>		300 <b>420</b>	mv
		I <sub>L</sub> = 100 mA	310		400 <b>520</b>		400 <b>520</b>	<b></b>
		I <sub>L</sub> = 250 mA	470		600 <b>800</b>		600 <b>800</b>	

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}C$ , **bold typeface** applies over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified:  $V_{IN} = V_O(NOM) + 1V$ ,  $I_L = 1$  mA,  $C_L = 2.2 \ \mu$ F for 5V parts and 4.7 $\mu$ F for 3.3V parts. Feedback pin is tied to V Tap pin, Output pin is tied to Output Sense pin. (Continued)

# All Voltage Options (Continued)

Symbol	Parameter	Conditions	Typical	LP2952AI, LP2953AI, LP2952AI-3.3, LP2953AI-3.3, LP2953AM (Note 17)		LP29521, LP29531, LP29521-3.3, LP29531-3.3		Units
				Min .	Max _	Min	Max	
GND	Ground Pin Current (Note 8)	I <sub>L</sub> = 1 mA	130		170 <b>200</b>	. ,	170 · · · · · · · · · · · · · · · · · · ·	μA
		$I_L = 50 \text{ mA}$	1.1	1	2 <b>2.5</b>		2 2.5	· .
1		I <sub>L</sub> = 100 mA .	4.5		6 <b>8</b>		6 8	mA
		$I_L = 250 \text{ mA}$	21		28 <b>33</b>		28 <b>33</b>	
GND	Ground Pin Current at Dropout (Note 8)	V <sub>IN</sub> = V <sub>O</sub> (NOM) -0.5V I <sub>L</sub> = 100 μA	165		210 <b>240</b>		210 <b>240</b>	μΑ
GND	Ground Pin Current at Shutdown (Note 8)	(Note 9)	105		140		140	μA
LIMIT	Current Limit	V <sub>OUT</sub> = 0	380		500 530		500 530	mA
ΔV <sub>O</sub> ΔPd	Thermal Regulation	(Note 10)	0.05		0.2		0.2	%/W
en	Output Noise Voltage	$C_L = 4.7 \ \mu F$	400					
	(10 Hz to 100 kHz) IL = 100 mA	C <sub>L</sub> = 33 μF	260					μV RMS
		C <sub>L</sub> = 33 μF (Note 11)	80					
V <sub>REF</sub>	Reference Voltage	(Note 12)	1.230	1.215 <b>1.205</b>	1.245 <b>1.255</b>	1.205 <b>1.190</b>	1.255 <b>1.270</b>	v
	Reference Voltage Line Regulation	$V_{IN} = 2.5V \text{ to } V_O(NOM) + 1V$ $V_{IN} = V_O(NOM) + 1V \text{ to } 30V$ (Note 13)	0.03		0.1 <b>0.2</b>		0.2 <b>0.4</b>	%
	Reference Voltage Load Regulation	$I_{REF} = 0$ to 200 $\mu A$	0.25		0.4 <b>0.6</b>		0.8 <b>1.0</b>	%
	Reference Voltage Temp. Coefficient	(Note 5)	20					ppm/°C
I <sub>B</sub> (FB)	Feedback Pin Bias Current		20	<u>.</u>	40 <b>60</b>		40 60	nA
IO (SINK)	Output "OFF" Pulldown Current	(Note 9)	50	30 20		30 <b>20</b>		mA

7

LP2952/LP2952A/LP2953/LP2953A

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}C$ , **bold typeface** applies over the full operating temperature range. Limits are guaranteed by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods. Unless otherwise specified:  $V_{IN} = V_O(NOM) + 1V$ ,  $I_L = 1$  mA,  $C_L = 2.2 \ \mu$ F for 5V parts and 4.7 $\mu$ F for 3.3V parts. Feedback pin is tied to V Tap pin, Output pin is tied to Output Sense pin. (Continued)

Symbol	nbol Parameter Conditions		Typical	LP2952AI, LP2953AI, LP2952AI-3.3, LP2953AI-3.3, LP2953AM (Note 17)		LP29521, LP29531, LP29521-3.3, LP29531-3.3		Units	
61.47				Min	Max	Min	Max	- -	
DROPOUT	DETECTION COMPA	RATOR							
Юн	Output "HIGH" Leakage	V <sub>OH</sub> = 30V		0.01		1 2		1 2	μA
V <sub>OL</sub>	Output "LOW" Voltage	$V_{IN} = V_O(NC)$ $I_O(COMP) =$		150		250 <b>400</b>		250 <b>400</b>	mV
V <sub>THR</sub> (MAX)	Upper Threshold Voltage	(Note 14)		-60	-80 - <b>95</b>	-35 - <b>25</b>	80 <b>95</b>	-35 - <b>25</b>	mV
V <sub>THR</sub> (MIN)	Lower Threshold Voltage	(Note 14)		-85	-110 - <b>160</b>	55 <b>40</b>	-110 - <b>160</b>	-55 - <b>40</b>	mV
HYST	Hysteresis	(Note 14)		15				· · ·	mV
SHUTDOV	VN INPUT (Note 16)						1997 - A.	e e E	
V <sub>OS</sub>	Input Offset Voltage	(Referred to	( <sub>REF</sub> )	±3	-7.5 - <b>10</b>	7.5 <b>10</b>	7.5 <b>10</b>	7.5 <b>10</b>	mV
HYST	Hysteresis		•	6					mV
IB II	I <sub>B</sub> Input Bias Current V <sub>IN</sub>	V <sub>IN</sub> (S/D) = 0V to 5V	)V to 5V	10	30 <b>50</b>	30 <b>50</b>	-30 -50	30 50	nA
			LP2953AM	10	-30 - <b>75</b>	30 <b>75</b>			
AUXILIAR	Y COMPARATOR (LP	2953 Only)						-	1
V <sub>OS</sub>	Input Offset Voltage (Referred	oltage (Referred to )	/ <sub>REF</sub> )	±3	-7.5 - <b>10</b>	7.5 10	-7.5	7.5	mV
			LP2953AM	±3	-7.5 - <b>12</b>	7.5 <b>12</b>	- 10	10	
HYST	Hysteresis			6	· · · · ·	1			mV
IB	Input Bias Current	rrent V <sub>IN</sub> (COMP) = 0V	= 0V to 5V	10	-30 - <b>50</b>	30 <b>50</b>	-30 -50	30	nA
			LP2953AM	10	-30 - <b>75</b>	30 <b>7 5</b>		50	
I <sub>OH</sub> Output "HIGH" Leakage	V <sub>OH</sub> = 30V V <sub>IN</sub> (COMP) = 1.3V		0.01		1 2		1	μA	
	·		LP2953AM	0.01		1 2.2	2	2	
V <sub>OL</sub>	Output "LOW" Voltage			150		250 <b>400</b>		250	mV
			LP2953AM	150		250 <b>420</b>		400	

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: The maximum allowable power dissipation is a function of the maximum junction temperature,  $T_J$ (MAX), the junction-to-ambient thermal resistance,  $\theta_{J-A}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation at any ambient temperature is calculated using: P (MAX) =  $\frac{T_J$ (MAX) -  $T_A$ .

Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. See APPLICATION HINTS for additional information on heatsinking and thermal resistance.

Note 3: When used in dual-supply systems where the regulator load is returned to a negative supply, the output voltage must be diode-clamped to ground.

Note 4: May exceed the input supply voltage.

Note 5: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Note 6: Load regulation is measured at constant junction temperature using low duty cycle pulse testing. Two separate tests are performed, one for the range of 100 µA to 1 mA and one for the 1 mA to 250 mA range. Changes in output voltage due to heating effects are covered by the thermal regulation specification. Note 7: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential. At very low values of programmed output voltage, the input voltage minimum of 2V (2.3V over temperature) must be observed.

Note 8: Ground pin current is the regulator quiescent current. The total current drawn from the source is the sum of the ground pin current, output load current, and current through the external resistive divider (if used).

Note 9:  $V_{SHUTDOWN} \le 1.1V$ ,  $V_{OUT} = V_O(NOM)$ .

Note 10: Thermal regulation is the change in output voltage at a time T after a change in power dissipation, excluding load or line regulation effects. Specifications are for a 200 mA load pulse at V<sub>IN</sub> = V<sub>O</sub>(NOM) + 15V (3W pulse) for T = 10 ms.

Note 11: Connect a 0.1 µF capacitor from the output to the feedback pin.

Note 12:  $V_{REF} \le V_{OUT} \le (V_{IN} - 1V)$ , 2.3V  $\le V_{IN} \le$  30V, 100  $\mu A \le I_L \le$  250 mA.


Note 13: Two separate tests are performed, one covering  $2.5V \le V_{IN} \le V_O(NOM) + 1V$  and the other test for  $V_O(NOM) + 1V \le V_{IN} \le 30V$ .


Note 14: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at  $V_{IN} = V_O(NOM) + 1V$ . To express these thresholds in terms of output voltage change, multiply by the Error amplifier gain, which is  $V_{OUT}/V_{REF} = (R1 + R2)/R2$  (refer to Figure 4).


Note 15: Human body model, 200 pF discharged through 1.5 k $\Omega$ .

Note 16: Drive Shutdown pin with TTL or CMOS-low level to shut regulator OFF, high level to turn regulator ON.

Note 17: A military RETS specification is available upon request. At the time of printing, the LP2953AMJ/683C RETS specification complied with the beidface limits in this column.







LP2952/LP2952A/LP2953/LP2953A

# LP2952/LP2952A/LP2953/LP2953A


# **Application Hints**


# HEATSINK REQUIREMENTS (Industrial Temperature Range Devices)

The maximum allowable power dissipation for the LP2952/LP2953 is limited by the maximum junction temperature (+125°C) and the external factors that determine how quickly heat flows away from the part: the *ambient temperature* and the *junction-to-ambient thermal resistance* for the specific application.

The industrial temperature range ( $-40^{\circ}C \le T_J \le +125^{\circ}C$ ) parts are manufactured in plastic DIP and surface mount packages which contain a copper lead frame that allows heat to be effectively conducted away from the die, through the ground pins of the IC, and into the copper of the PC board. Details on heatsinking using PC board copper are covered later.

To determine if a heatsink is required, the maximum power dissipated by the regulator, P(max), must be calculated. It is important to remember that if the regulator is powered from a transformer connected to the AC line, the **maximum specified AC input voltage** must be used (since this produces the maximum DC input voltage to the regulator). *Figure 1* shows the voltages and currents which are present in the circuit. The formula for calculating the power dissipated in the regulator is also shown in *Figure 1*:







The next parameter which must be calculated is the maximum allowable temperature rise,  $T_{\rm R}({\rm max})$ . This is calculated by using the formula:

 $T_R(max) = T_J(max) - T_A(max)$ 

where:  $\mathbf{T}_{J}(\text{max})$  is the maximum allowable junction temperature

T<sub>A</sub>(max) is the maximum ambient temperature


Using the calculated values for  $T_R(max)$  and P(max), the required value for junction-to-ambient thermal resistance,  $\theta_{(J-A)}$ , can now be found:

 $\theta_{(J-A)} = T_R(max)/P(max)$ 

The heatsink is made using the PC board copper. The heat is conducted from the die, through the lead frame (inside the part), and out the pins which are soldered to the PC board. The pins used for heat conduction are:

TABLE I						
Part	Package	Pins				
LP2952IN, LP2952AIN, LP2952IN-3.3, LP2952AIN-3.3	14-Pin DIP	3, 4, 5, 10, 11, 12				
LP2953IN, LP2953AIN, LP2953IN-3.3, LP2953AIN-3.3	16-Pin DIP	4, 5, 12, 13				
LP2952IM, LP2952AIM, LP2952IM-3.3, LP2952AIM-3.3, LP2953IM, LP2953AIM, LP2953IM-3.3, LP2953AIM-3.3	16-Pin Surface Mount	1, 8, 9, 16				

*Figure 2* shows copper patterns which may be used to dissipate heat from the LP2952 and LP2953:



\*For best results, use L = 2H

••14-Pin DIP is similar, refer to Table I for pins designated for heatsinking. FIGURE 2. Copper Heatsink Patterns

Table II shows some values of junction-to-ambient thermal resistance  $(\theta_{J-A})$  for values of L and W for 1 oz. copper:

TABLE II							
Package	θ <sub>J-A</sub> (°C/W)						
16-Pin DIP	1	0.5	70				
н. -	2	1	60				
	3	1.5	58				
	4	0.19	66				
	6	0.19	66				
14-Pin DIP	1	0.5	65				
	2	1	51				
	3	1.5	49				
Surface Mount	1	0.5	83				
	2	1	70				
-	3	1.5	67				
	6	0.19	69				
	4	0.19	71				
and a second second	2	0.19	73				

7

#### Application Hints (Continued) HEATSINK REQUIREMENTS (Military Temperature Range Devices)

The maximum allowable power dissipation for the LP2953AMJ is limited by the maximum junction temperature (+150°C) and the two parameters that determine how quickly heat flows away from the die: *the ambient temperature and the junction-to-ambient thermal resistance of the part.* 

The military temperature range ( $-55^{\circ}C \le T_J \le +150^{\circ}C$ ) parts are manufactured in ceramic DIP packages which contain a KOVAR lead frame (unlike the industrial parts, which have a copper lead frame). The KOVAR material is necessary to attain the hermetic seal required in military applications.

The KOVAR lead frame does not conduct heat as well as copper, which means that the PC board copper can not be used to significantly reduce the overall junction-to-ambient thermal resistance in applications using the LP2953AMJ part.

The power dissipation calculations for military applications are done exactly the same as was detailed in the previous section, with one important exception: the value for  $\theta_{(J-A)}$ , the junction-to-ambient thermal resistance, is fixed at 95°C/W and can not be changed by adding copper foil patterns to the PC board. This leads to an important fact: The maximum allowable power dissipation in any application using the LP2953AMJ is dependent only on the ambient temperature:

$$P(max) = T_{R(max)} / \theta_{(J-A)}$$

$$P(max) = \frac{T_{J(max)} - T_{A(max)}}{\theta_{(J-A)}}$$

$$P(max) = \frac{150 - T_{A(max)}}{95}$$

*Figure 3* shows a graph of maximum allowable power dissipation vs. ambient temperature for the LP2953AMJ, made using the 95°C/W value for  $\theta_{(J-A)}$  and assuming a maximum junction temperature of 150°C (caution: the *maximum* ambient temperature which will be reached in a given application must always be used to calculate maximum allowable power dissipation).

#### **EXTERNAL CAPACITORS**

A 2.2  $\mu$ F (or greater) capacitor is required between the output pin and ground to assure stability when the output is set to 5V. Without this capacitor, the part will oscillate. Most type of tantalum or aluminum electrolytics will work here. Film types will work, but are more expensive. Many aluminum electrolytics contain electrolytes which freeze at  $-30^{\circ}$ C, which requires the use of solid tantalums below  $-25^{\circ}$ C. The important parameters of the capacitor are an ESR of about 5 $\Omega$  or less and a resonant frequency above 500 kHz (the ESR may increase by a factor of 20 or 30 as the temperature is reduced from 25°C to  $-30^{\circ}$ C). The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for stability. The capacitor can be reduced to 0.68  $\mu F$  for currents below 10 mA or 0.22  $\mu F$  for currents below 1 mA.

Programming the output for voltages below 5V runs the error amplifier at lower gains requiring *more* output capacitance for stability. At 3.3V output, a minimum of 4.7  $\mu$ F is required. For the worst-case condition of 1.23V output and 250 mA of load current, a 6.8  $\mu$ F (or larger) capacitor should be used.


A 1  $\mu$ F capacitor should be placed from the input pin to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery input is used.

Stray capacitance to the Feedback terminal can cause instability. This problem is most likely to appear when using high value external resistors to set the output voltage. Adding a 100 pF capacitor between the Output and Feedback pins and increasing the output capacitance to 6.8  $\mu$ F (or greater) will cure the problem.

#### MINIMUM LOAD

When setting the output voltage using an external resistive divider, a minimum current of 1  $\mu$ A is recommended through the resistors to provide a minimum load.

It should be noted that a minimum load current is specified in several of the electrical characteristic test conditions, so this value must be used to obtain correlation on these tested limits.





# Application Hints (Continued)


#### PROGRAMMING THE OUTPUT VOLTAGE

The regulator may be pin-strapped for 5V operation using its internal resistive divider by tying the Output and Sense pins together and also tying the Feedback and 5V Tap pins together.

Alternatively, it may be programmed for any voltage between the 1.23V reference and the 30V maximum rating using an external pair of resistors (see *Figure 4*). The complete equation for the output voltage is:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) + (I_{FB} \times R1)$$

where V<sub>REF</sub> is the 1.23V reference and I<sub>FB</sub> is the Feedback pin bias current (-20 nA typical). The minimum recommended load current of 1  $\mu$ A sets an upper limit of 1.2 M $\Omega$  on the value of R2 in cases where the regulator must work with no load (see **MINIMUM LOAD**). I<sub>FB</sub> will produce a typical 2% error in V<sub>OUT</sub> which can be eliminated at room temperature by trimming R1. For better accuracy, choosing R2 = 100 k $\Omega$  will reduce this error to 0.17% while increasing the resistor program current to 12  $\mu$ A. Since the typical quiescent current is 120  $\mu$ A, this added current is negligible.



#### \*See Application Hints

\*\*Drive with TTL-low to shut down

#### DROPOUT VOLTAGE


The dropout voltage of the regulator is defined as the minimum input-to-output voltage differential required for the output voltage to stay within 100 mV of the output voltage measured with a 1V differential. The dropout voltage is independent of the programmed output voltage.

#### DROPOUT DETECTION COMPARATOR

This comparator produces a logic "LOW" whenever the output falls out of regulation by more than about 5%. This figure results from the comparator's built-in offset of 60 mV divided by the 1.23V reference (refer to block diagrams on page 1). The 5% low trip level remains constant regardless of the programmed output voltage. An out-of-regulation condition can result from low input voltage, current limiting, or thermal limiting. Figure 5 gives a timing diagram showing the relationship between the output voltage, the ERROR output, and input voltage as the input voltage is ramped up and down to a regulator programmed for 5V output. The ERROR signal becomes low at about 1.3V input. It goes high at about 5V input, where the output equals 4.75V. Since the dropout voltage is load dependent, the **Input** voltage trip points will vary with load current. The **output** voltage trip point does not vary.

The comparator has an open-collector output which requires an external pull-up resistor. This resistor may be connected to the regulator output or some other supply voltage. Using the regulator output prevents an invalid "HIGH" on the comparator output which occurs if it is pulled up to an external voltage while the regulator input voltage is reduced below 1.3V. In selecting a value for the pull-up resistor, note that while the output can sink 400  $\mu$ A, this current adds to battery drain. Suggested values range from 100 k $\Omega$  to 1 M $\Omega$ . This resistor is not required if the output is unused.

When  $V_{\rm IN} \leq 1.3V$ , the error flag pin becomes a high impedance, allowing the error flag voltage to rise to its pull-up voltage. Using  $V_{\rm OUT}$  as the pull-up voltage (rather than an external 5V source) will keep the error flag voltage below 1.2V (typical) in this condition. The user may wish to divide down the error flag voltage using equal-value resistors (10 k\Omega suggested) to ensure a low-level logic signal during any fault condition, while still allowing a valid high logic level during normal operation.



#### FIGURE 5. ERROR Output Timing

\*In shutdown mode, ERROR will go high if it has been pulled up to an external supply. To avoid this invalid response, pull up to regulator output.
\*\*Exact value depends on dropout voltage. (See Application Hints)

#### OUTPUT ISOLATION

The regulator output can be left connected to an active voltage source (such as a battery) with the regulator input power shut off, as long as the regulator ground pin is connected to ground. If the ground pin is left floating, damage to the regulator can occur if the output is pulled up by an external voltage source.

# Application Hints (Continued) REDUCING OUTPUT NOISE

In reference applications it may be advantageous to reduce the AC noise present on the output. One method is to reduce regulator bandwidth by increasing output capacitance. This is relatively inefficient, since large increases in capacitance are required to get significant improvement.

Noise can be reduced more effectively by a bypass capacitor placed across R1 (refer to *Figure 4*). The formula for selecting the capacitor to be used is:

$$C_{\rm B} = \frac{1}{2\pi \, \rm R1 \times 20 \, \rm Hz}$$

This gives a value of about 0.1  $\mu$ F. When this is used, the output capacitor must be 6.8  $\mu$ F (or greater) to maintain stability. The 0.1  $\mu$ F capacitor reduces the high frequency gain of the circuit to unity, lowering the output noise from 260  $\mu$ V to 80  $\mu$ V using a 10 Hz to 100 kHz bandwidth. Also, noise is no longer proportional to the output voltage, so improvements are more pronounced at high output voltages.

#### AUXILIARY COMPARATOR (LP2953 only)

The LP2953 contains an auxiliary comparator whose inverting input is connected to the 1.23V reference. The auxiliary comparator has an open-collector output whose electrical characteristics are similar to the dropout detection comparator. The non-inverting input and output are brought out for external connections.

#### SHUTDOWN INPUT

A logic-level signal will shut off the regulator output when a "LOW" (<1.2V) is applied to the Shutdown input.

To prevent possible mis-operation, the Shutdown input must be actively terminated. If the input is driven from open-collector logic, a pull-up resistor (20 k $\Omega$  to 100 k $\Omega$  recommended) should be connected from the Shutdown input to the regulator input.

If the Shutdown input is driven from a source that actively pulls high and low (like an op-amp), the pull-up resistor is not required, but may be used.

If the shutdown function is not to be used, the cost of the pull-up resistor can be saved by simply tying the Shutdown input directly to the regulator input.

**IMPORTANT:** Since the Absolute Maximum Ratings state that the Shutdown input can not go more than 0.3V below ground, the reverse-battery protection feature which protects the regulator input is sacrificed if the Shutdown input is tied directly to the regulator input.

If reverse-battery protection is required in an application, the pull-up resistor between the Shutdown input and the regulator input must be used.

n a standard ann an stàiteann an An 1997 tha gu tha ann an stàiteann an stàiteann an stàiteann an stàiteann an stàiteann an stàiteann an stàitean

法法法公 化合合物合合

#### LP2952 LP2952 14-Pin DIP 16-Pin SO 14 SENSE SHUTDOWN GROUND -- GROUND FRROR -NC -15 INPUT 14 FEEDBACK GROUND 12 GROUND OUTPUT GROUND 11 GROUND SENSE 13 V TAP 10 GROUND GROUND SHUTDOWN 12 REFERENCE REFERENCE -INPUT ERROR 11 -NC -NC V TAP FEEDBACH NC 10 GROUND GROUND TL/H/11127-11 TL/H/11127-12 LP2953 LP2953 16-Pin DIP 16-Pin SO 16 REFERENCE V TAP CROLING 15 -COMP. INPUT FEEDBACK -NC 15 -INPUT INPUT -COMP OUT 14 FEEDBACK 14 OUTPUT 13 GROUND -GROUND SENSE 13 V TAP GROUND 12 -GROUND SHUTDOWN 12 -REFERENCE OUTPUT -ERROR 11 COMP INPUT 10 ERROR NC . NC 10 -COMP OUT SENSE - SHUTDOWN GROUND -GROUND TL/H/11127-13 TL/H/11127-14

# **Ordering Information**

**Pinout Drawings** 

LP2952
--------


Order Number	Temp. Range (T <sub>J</sub> ) °C	Package	NSC Drawing Number	
LP2952IN, LP2952AIN, LP2952IN-3.3, LP2952AIN-3.3	-40 to +125	14-Pin Molded DIP	N14A	
LP2952IM, LP2952AIM; LP2952IM-3.3, LP2952AIM-3.3	-40 to + 125	16-Pin Surface Mount	M16A	

#### LP2953


Order Number	Temp. Range Package (T <sub>J</sub> ) °C		NSC Drawing Number
LP2953IN, LP2953AIN, LP2953IN-3.3, LP2953AIN-3.3	- 40 to + 125	16-Pin Molded DIP	N16A
LP2953IM, LP2953AIM, LP2953IM-3.3, LP2953AIM-3.3	-40 to +125	16-Pin Surface Mount	M16A
LP2953AMJ/883	55 to + 150	16-Pin Ceramic DIP	J16A

7-114

# **Typical Applications**




5V Current Limiter with Load Fault Indicator




TL/H/11127-16

\*Output voltage equals + V<sub>IN</sub> minum dropout voltage, which varies with output current. Current limits at a maximum of 380 mA (typical). \*\*Select R1 so that the comparator input voltage is 1.23V at the output voltage which corresponds to the desired fault current value.



5V Regulator with Error Flags for LOW BATTERY and OUT OF REGULATION



\*Connect to Logic or µP control inputs.

LOW BATT flag warns the user that the battery has discharged down to about 5.8V, giving the user time to recharge the battery or power down some hardware with high power requirements. The output is still in regulation at this time.

OUT OF REGULATION flag indicates when the battery is almost completely discharged, and can be used to initiate a power-down sequence.

# LP2952/LP2952A/LP2953/LP2953A

# LP2952/LP2952A/LP2953/LP2953A

#### Typical Applications (Continued)




The circuit switches to the NI-CAD backup battery when the main battery voltage drops below about 5.6V, and returns to the main battery when its voltage is recharged to about 6V.


RECHARGE

CIRCUITRY

The 5V MAIN output powers circuitry which requires no backup, and the 5V MEMORY output powers critical circuitry which can not be allowed to lose power.

\*The BATTERY LOW flag goes low whenever the circuit switches to the NI-CAD backup battery.





GND

ERR


0.1

μF

Ст

OUT

**Timing Diagram for Timed Power-On Reset** 




TL/H/11127-20


RESET

ΤΟ μΡ

#### **Typical Applications** (Continued)



\*Turns ON at  $V_{IN} = 5.87V$ Turns OFF at  $V_{IN} = 5.64V$ (for component values shown) 5V Regulator with Error Flags for LOW BATTERY and OUT OF REGULATION with SNAP-ON/SNAP-OFF Output




\*Connect to Logic or µP control inputs.


OUTPUT has SNAP-ON/SNAP-OFF feature.


LOW BATT flag warns the user that the battery has discharged down to about 5.8V, giving the user time to recharge the battery or shut down hardware with high power requirements. The output is still in regulation at this time.

OUT OF REGULATION flag goes low if the output goes below about 4.7V, which could occur from a load fault.

OUTPUT has SNAP-ON/SNAP-OFF feature. Regulator snaps ON at about 5.7V input, and OFF at about 5.6V.







LP2952/LP2952A/LP2953/LP2953A

7

**National** Semiconductor

#### LM2574/LM2574HV Series SIMPLE SWITCHER™ 0.5A Step-Down Voltage Regulator

#### **General Description**

The LM2574 series of regulators are monolithic integrated circuits that provide all the active functions for a step-down (buck) switching regulator, capable of driving a 0.5A load with excellent line and load regulation. These devices are available in fixed output voltages of 3.3V, 5V, 12V, 15V, and an adjustable output version.

Requiring a minimum number of external components, these regulators are simple to use and include internal frequency compensation and a fixed-frequency oscillator.

The LM2574 series offers a high-efficiency replacement for popular three-terminal linear regulators. Because of its high efficiency, the copper traces on the printed circuit board are normally the only heat sinking needed.

A standard series of inductors optimized for use with the LM2574 are available from several different manufacturers. This feature greatly simplifies the design of switch-mode power supplies.


Other features include a guaranteed  $\pm 4\%$  tolerance on output voltage within specified input voltages and output load conditions, and  $\pm 10\%$  on the oscillator frequency. External shutdown is included, featuring 50  $\mu$ A (typical) standby current. The output switch includes cycle-by-cycle current limiting, as well as thermal shutdown for full protection under fault conditions.

#### **Features**

- 3.3V, 5V, 12V, 15V, and adjustable output versions
- Adjustable version output voltage range, 1.23V to 37V (57V for HV version) ±4% max over line and load conditions
- Guaranteed 0.5A output current
- Wide input voltage range, 40V, up to 60V for HV version
- Requires only 4 external components
- 52 kHz fixed frequency internal oscillator
- TTL shutdown capability, low power standby mode
- High efficiency
- Uses readily available standard inductors
- Thermal shutdown and current limit protection

#### **Applications**

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to negative converter (Buck-Boost)



Absolute Maximum I If Military/Aerospace specified please contact the National Office/Distributors for availabil	d devices are required, Semiconductor Sales	Minimum ESD Rating (C = 100 pF, R = $1.5 \text{ k}\Omega$ )	2 kV
Maximum Supply Voltage	ity and specifications.	Lead Temperature (Soldering, 10 seconds)	260°C
LM2574 LM2574HV	45V 63V	Maximum Junction Temperature	150°C
ON/OFF Pin Input Voltage	$-0.3V \le V \le +V_{IN}$	<b>Operating Ratings</b>	
Output Voltage to Ground (Steady State)	1V	Temperature Range LM2574/LM2574HV	–40°C ≤ TJ ≤ +125°C
Power Dissipation	Internally Limited	Supply Voltage	•
Storage Temperature Range	-65°C to +150°C	LM2574 LM2574HV	40V 60V
1 M2574-2 2 1 M2574	Ц\/	• • • • • • • • • • • • • • • • • • •	2 - A - A - A - A - A - A - A - A - A -

#### LM25/4-3.3, LM25/4HV-3.3

Electrical Characteristics Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface** type apply over full Operating Temperature Range.

Cumhol	Parameter	Conditions		.M2574-3.3 12574HV-3.3	Units	
Symbol	Parameter	Conditions	Тур	Limit (Note 2)	(Limits)	
YSTEM PAR	AMETERS (Note 3) Te	st Circuit <i>Figure 2</i>				
Vout	Output Voltage	$V_{IN} = 12V$ , $I_{LOAD} = 100 \text{ mA}$	3.3	3.234 3.366	V V(Min) V(Max)	
VOUT	Output Voltage LM2574	$4.75 V \leq V_{IN} \leq 40 V, 0.1 A \leq I_{LOAD} \leq 0.5 A$	3.3	3.168/ <b>3.135</b> 3.432/ <b>3.465</b>	V V(Min) V(Max)	
VOUT	Output Voltage LM2574HV	$4.75V \leq V_{\text{IN}} \leq 60V, 0.1A \leq I_{\text{LOAD}} \leq 0.5A$	3.3	3.168/ <b>3.135</b> 3.450/ <b>3.482</b>	V(Min) V(Max)	
η	Efficiency	$V_{IN} = 12V, I_{LOAD} = 0.5A$	72		%	

#### LM2574-5.0, LM2574HV-5.0

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface** type apply over full Operating Temperature Range.

Symbol	Parameter	Conditions		-M2574-5.0 //2574HV-5.0	Units
Symbol	Faialleter	Conditions	Тур	Limit (Note 2)	Units (Limits) V(Min) V(Max) V(Min) V(Max) V(Min) V(Max)
SYSTEM PARA	METERS (Note 3) Te	st Circuit Figure 2			
V <sub>OUT</sub>	Output Voltage	$V_{IN} = 12V$ , $I_{LOAD} = 100 \text{ mA}$	5	4.900 5.100	V(Min)
V <sub>OUT</sub>	Output Voltage LM2574	$7V \le V_{IN} \le 40V, 0.1A \le I_{LOAD} \le 0.5A$	5	4.800/ <b>4.750</b> 5.200/ <b>5.250</b>	V(Min)
V <sub>OUT</sub>	Output Voltage LM2574HV	$7V \le V_{IN} \le 60V, 0.1A \le I_{LOAD} \le 0.5A$	5	4.800/ <b>4.750</b> 5.225/ <b>5.275</b>	
η	Efficiency	$V_{IN} = 12V, I_{LOAD} = 0.5A$	77		%

LM2574/LM2574HV

#### LM2574-12, LM2574HV-12

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}$ C, and those with **boldface** type apply over full Operating Temperature Range.

Gumbal	Deveneter	Conditions	-	-M2574-12 M2574HV-12	Units
Symbol	Parameter	Conditions	Тур	Limit (Note 2)	Units (LImits) V(Min) V(Max) V(Min) V(Max)
YSTEM PAR	AMETERS (Note 3) Te	st Circuit Figure 2			· ·
Vout	Output Voltage	V <sub>IN</sub> = 25V, I <sub>LOAD</sub> = 100 mA	10	11.76 12.24	V(Min)
Vout	Output Voltage LM2574	$15V \le V_{IN} \le 40V, 0.1A \le I_{LOAD} \le 0.5A$	12	11.52/ <b>11.40</b> 12.48/ <b>12.60</b>	V(Min)
Vout	Output Voltage LM2574HV	$15V \le V_{IN} \le 60V, 0.1A \le I_{LOAD} \le 0.5A$	12	11.52/ <b>11.40</b> 12.54/ <b>12.66</b>	V(Min) V(Max)
η	Efficiency	$V_{IN} = 15V, I_{LOAD} = 0.5A$	88		%

#### LM2574-15, LM2574HV-15

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}$ C, and those with **boldface** type apply over full Operating Temperature Range.

O had	Dessentes	Conditions	-	_M2574-15 //2574HV-15	Units
Symbol	Parameter	Conditions	Тур	Limit (Note 2)	Units (Limits) V(Min) V(Max) V(Min) V(Max)
YSTEM PAR	AMETERS (Note 3) Te	st Circuit <i>Figure 2</i>			
Vout	Output Voltage	$V_{IN} = 30V$ , $I_{LOAD} = 100 \text{ mA}$	15	14.70 15.30	V(Min)
Vout	Output Voltage LM2574	$18V \leq V_{\text{IN}} \leq 40V, 0.1A \leq I_{\text{LOAD}} \leq 0.5A$	15	14.40/ <b>14.25</b> 15.60/ <b>15.75</b>	V(Min)
Vout	Output Voltage LM2574HV	$18V \leq V_{\text{IN}} \leq 60V, 0.1A \leq I_{\text{LOAD}} \leq 0.5A$	15	14.40/ <b>14.25</b> 15.68/ <b>15.83</b>	V(Min) V(Max)
η	Efficiency	V <sub>IN</sub> = 18V, I <sub>LOAD</sub> = 0.5A	88		%

LM2574/LM2574HV

#### LM2574-ADJ, LM2574HV-ADJ

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface** type apply over full Operating Temperature Range. Unless otherwise specified,  $V_{IN} = 12V$ ,  $I_{LOAD} = 100$  mA.

Cumhal	Deverator	Conditions		12574-ADJ 2574HV-ADJ	Units
Symbol	Parameter	Conditions	Тур	Limit (Note 2)	(Limits)
SYSTEM PAP	RAMETERS (Note 3) Tes	st Circuit Figure 2			
V <sub>FB</sub>	Feedback Voltage	$V_{IN} = 12V$ , $I_{LOAD} = 100 \text{ mA}$	1.230	1.217 1.243	V V(Min) V(Max)
V <sub>FB</sub>	Feedback Voltage LM2574	$7V \le V_{IN} \le 40V$ , 0.1A $\le I_{LOAD} \le 0.5A$ $V_{OUT}$ Programmed for 5V. Circuit of <i>Figure 2</i>	1.230	1.193/ <b>1.180</b> 1.267/ <b>1.280</b>	V V(Min) V(Max)
V <sub>FB</sub>	Feedback Voltage LM2574HV	$7V \le V_{IN} \le 60V$ , 0.1A $\le I_{LOAD} \le 0.5A$ V <sub>OUT</sub> Programmed for 5V. Circuit of <i>Figure 2</i>	1.230	1.193/ <b>1.180</b> 1.273/ <b>1.286</b>	V(Min) V(Max)
η	Efficiency	$V_{IN} = 12V, V_{OUT} = 5V, I_{LOAD} = 0.5A$	77		%

#### **All Output Voltage Versions**

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface type** apply over **full Operating Temperature Range**. Unless otherwise specified,  $V_{IN} = 12V$  for the 3.3V, 5V, and Adjustable version,  $V_{IN} = 25V$  for the 12V version, and  $V_{IN} = 30V$  for the 15V version.  $I_{LOAD} = 100$  mA.

Cumbal	Parameter			LM2574-XX LM2574HV-XX	
Symbol	Parameter	Conditions	Тур	Limit (Note 2)	(Limits)
EVICE PAR	AMETERS				
l <sub>b</sub>	Feedback Bias Current	Adjustable Version Only, V <sub>OUT</sub> = 5V	50	100/ <b>500</b>	nA
f <sub>O</sub>	Oscillator Frequency	(see Note 10)	52	47/ <b>42</b> 58/ <b>63</b>	kHz kHz(Min) kHz(Max)
V <sub>SAT</sub>	Saturation Voltage	I <sub>OUT</sub> = 0.5A (Note 4)	0.9	1.2/ <b>1.4</b>	V V(max)
DC	Max Duty Cycle (ON)	(Note 5)	98	93	% %(Min)
I <sub>CL</sub>	Current Limit	Peak Current, (Notes 4, 10)	1.0	0.7/ <b>0.65</b> 1.6/ <b>1.8</b>	A A(Min) A(Max)
ו <u>ר</u>	Output Leakage Current	(Notes 6, 7) Output = 0V Output = -1V Output = -1V	7.5	2	mA(Max) mA mA(Max)
lQ	Quiescent Current	(Note 6)	5	10	mA mA(Max
ISTBY	Standby Quiescent Current	$\overline{ON}/OFF Pin = 5V (OFF)$	50	200	μΑ μΑ(Max)
ΑL <sup>θ</sup> ΑJΑ θJΑ θJΑ	Thermal Resistance	N Package, Junction to Ambient (Note 8) N Package, Junction to Ambient (Note 9) M Package, Junction to Ambient (Note 8) M Package, Junction to Ambient (Note 9)	92 72 102 78		°C/W
N/OFF CON	ITROL Test Circuit Figure 2				
VIH	ON/OFF Pin Logic	V <sub>OUT</sub> = 0V	1.4	2.2/ <b>2.4</b>	V(Min)
VIL	Input Level	V <sub>OUT</sub> = Nominal Output Voltage	1.2	1.0/ <b>0.8</b>	V(Max)
Iн	ON/OFF Pin Input Current	$\overline{ON}/OFF$ Pin = 5V (OFF)	12	30	μΑ μΑ(Max)
կլ		ON/OFF Pin = 0V (ON)	0	10	μΑ μΑ(Max)

#### Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. Note 2: All limits guaranteed at room temperature (Standard type face) and at temperature extremes (bold type face). All room temperature limits are 100%

roduction tested. All imits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level.

Note 3: External components such as the catch diode, inductor, input and output capacitors can affect switching regulator system performance. When the LM2574 is used as shown in the *Figure 2* test circuit, system performance will be as shown in system parameters section of Electrical Characteristics.

Note 4: Output pin sourcing current. No diode, inductor or capacitor connected to output pin.

Note 5: Feedback pin removed from output and connected to 0V.

Note 6: Feedback pin removed from output and connected to + 12V for the Adjustable, 3.3V, and 5V versions, and + 25V for the 12V and 15V versions, to force the output transistor OFF.


Note 7:  $V_{IN} = 40V$  (60V for high voltage version).

Note 8: Junction to ambient thermal resistance with approximately 1 square inch of printed circuit board copper surrounding the leads. Additional copper area will lower thermal resistance further. See application hints in this data sheet and the thermal model in Switchers Made Simple software.


Note 9: Junction to ambient thermal resistance with approximately 4 square inches of 1 oz. (0.0014 in. thick) printed circuit board copper surrounding the leads. Additional copper area will lower thermal resistance further. (See Note 8.)

Note 10: The oscillator frequency reduces to approximately 18 kHz in the event of an output short or an overload which causes the regulated output voltage to drop approximately 40% from the nominal output voltage. This self protection feature lowers the average power dissipation of the IC by lowering the minimum duty cycle from 5% down to approximately 2%.


#### Typical Performance Characteristics (Circuit of Figure 2)



Line Regulation





**Dropout Voltage** 




NPUT-OUTPUT DIFFERENTIAL (V)


JUNCTION TEMPERATURE (°C)








#### Typical Performance Characteristics (Circuit of Figure 2) (Continued)







7-124

# LM2574/LM2574HV

#### **Test Circuit and Layout Guidelines**



 $\begin{array}{rcl} C_{\rm IN} & 22 \ \mu {\rm F}, 75 {\rm V} \\ & {\rm Aluminum \, Electrolytic} \\ C_{\rm OUT} & 220 \ \mu {\rm F}, 25 {\rm V} \\ & {\rm Aluminum \, Electrolytic} \\ {\rm D1} & {\rm Schottky, \, 11DQ06} \\ {\rm L1} & 330 \ \mu {\rm H}, 52627 \\ & ({\rm for \, 5V \, in, \, 3.3V \, out, \, use} \\ & 100 \ \mu {\rm H, \, RL-1284-100}) \\ {\rm R1} & 2{\rm k, \, 0.1\%} \\ {\rm R2} & 6.12{\rm k, \, 0.1\%} \end{array}$ 



#### FIGURE 2

As in any switching regulator, layout is very important. Rapidly switching currents associated with wiring inductance generate voltage transients which can cause problems. For minimal inductance and ground loops, the length of the leads indicated by **heavy lines should be kept as short as possible**. Single-point grounding (as indicated) or ground plane construction should be used for best results. When using the Adjustable version, physically locate the programming resistors near the regulator, to keep the sensitive feedback wiring short.

Inductor Value	Pulse Eng. (Note 1)	Renco (Note 2)	NPI (Note 3)
68 μH	* 1	RL-1284-68	NP5915
100 μH	•	RL-1284-100	NP5916
150 μH	52625	RL-1284-150	NP5917
220 µH	52626	RL-1284-220	NP5918/5919
330 µH	52627	RL-1284-330	NP5920/5921
470 μH	52628	RL-1284-470	NP5922
680 μH	52629	RL-1283-680	NP5923
1000 μH	52631	RL-1283-1000	*
1500 μH	• •	RL-1283-1500	•
2200 µH	· · · · •	RL-1283-2200	• •

FIGURE 3. Inductor Selection by Manufacturer's Part Number

#### **European Source**

Note 3: NPI/APC	+ 44 (0) 6	+44 (0) 634 290588				
47 Riverside, Medway City Estate						
Strood, Rochester, Kent	ME2 4DP.	UK				

\*Contact Manufacturer

 Note 1: Pulse Engineering,
 (619) 674-8100

 P.O. Box 12236, San Diego, CA 92112

Note 2: Renco Electronics Inc., (516) 586-5566 60 Jeffryn Blvd. East, Deer Park, NY 11729

\*Contact Manufacturer

LM2574/LM2574HV

#### LM2574 Series Buck Regulator Design Procedure

LM2574/LM2574HV

	PROCEDURE (Fixed Output Voltage Versions)	EXAMPLE (Fixed Output Voltag	e Versions)
Give	<b>Pr:</b> $V_{OUT} = \text{Regulated Output Voltage (3.3V, 5V, 12V, or 15V)}$ $V_{IN}(Max) = Maximum Input Voltage I_{LOAD}(Max) = Maximum Load CurrentInductor Selection (L1)A. Select the correct Inductor value selection guide fromFigures 4, 5, 6 or 7. (Output voltages of 3.3V, 5V, 12V or15V respectively). For other output voltages, see thedesign procedure for the adjustable version.B. From the inductor value selection guide, identify theinductance region intersected by VIN(Max) andILOAD(Max).C. Select an appropriate inductor from the table shown inFigure 3. Part numbers are listed for three inductormanufacturers. The inductor chosen must be rated foroperation at the LM2574 switching frequency (52 kHz) andfor a current rating of 1.5 × ILOAD. For additional inductorinformation, see the inductor section in the Application$	Iven: $V_{OUT} = 5V$ $V_{IN}(Max) = 15V$ $I_{LOAD}(Max) = 0.4A$ Inductor Selection (L1) A. Use the selection guide shown in <i>A</i> B. From the selection guide, the induce intersected by the 15V line and 0.4A I C. Inductor value required is 330 $\mu$ H. <i>Figure 3</i> , choose Pulse Engineering F Renco RL-1284-330, or NPI NP5920.	ctance area ine is 330. From the table in PE-52627,
2.	Hints section of this data sheet. <b>Output Capacitor Selection (C<sub>OUT</sub>)</b> <b>A.</b> The value of the output capacitor together with the inductor defines the dominate pole-pair of the switching regulator loop. For stable operation and an acceptable output ripple voltage, (approximately 1% of the output voltage) a value between 100 $\mu$ F and 470 $\mu$ F is recommended.	Output Capacitor Selection (C <sub>OUT</sub> ) A. C <sub>OUT</sub> = 100 $\mu$ F to 470 $\mu$ F standa electrolytic. B. Capacitor voltage rating = 20V.	
	B. The capacitor's voltage rating should be at least 1.5 times greater than the output voltage. For a 5V regulator, a rating of at least 8V is appropriate, and a 10V or 15V rating is recommended. Higher voltage electrolytic capacitors generally have lower ESR numbers, and for this reasion it may be necessary to select a capacitor rated for a higher voltage than would normally be needed.		•
3.	Catch Diode Selection (D1) A. The catch-diode current rating must be at least 1.5 times greater than the maximum load current. Also, if the power supply design must withstand a continuous output short, the diode should have a current rating equal to the maximum current limit of the LM2574. The most stressful condition for this diode is an overload or shorted output condition. B. The reverse voltage rating of the diode should be at least 1.25 times the maximum input voltage.	Catch Diode Selection (D1) A. For this example, a 1A current ratin B. Use a 20V 1N5817 or SR102 Scho the suggested fast-recovery diodes s	ottky diode, or any o
4.	The state of the state of the maximum input voltage. Input Capacitor ( $C_{IN}$ ) An aluminum or tantalum electrolytic bypass capacitor located close to the regulator is needed for stable operation.	<ul> <li>Input Capacitor (C<sub>IN</sub>)</li> <li>A 22 μF aluminum electrolytic capaci</li> <li>input and ground pins provides suffici</li> </ul>	

#### LM2574 Series Buck Regulator Design Procedure (Continued)

60V

307

207

15V

127

107

9٧

8٧

77

60V

40V

301

25V

22V

207

197

18V

MAXIMUM INPUT VOLTAGE (V)

2200

1500

0.15

1000

0.1

MAXIMUM INPUT VOLTAGE (V)

1000

680

0.15

470

330

0.2

FIGURE 5. LM2574HV-5.0 Inductor Selection Guide

MAXIMUM LOAD CURRENT (A)

220

0.3

150

0.4

0.5

TL/H/11394-13

INDUCTOR VALUE SELECTION GUIDES (For Continuous Mode Operation)






FIGURE 4. LM2574HV-3.3 Inductor Selection Guide







TL/H/11394-16

220 17V L\_\_\_\_\_ 0.1

MAXIMUM LOAD CURRENT (A)

680

470

0.3

330

TL/H/11394-15

0.4 0.5



0.2

#### LM2574 Series Buck Regulator Design Procedure (Continued)

# \_M2574/LM2574HV

PROCEDURE (Adjustable Output Voltage Versions)

#### Given:

1.

en:  $V_{OUT}$  = Regulated Output Voltage  $V_{IN}(Max)$  = Maximum Input Voltage  $I_{LOAD}(Max)$  = Maximum Load Current F = Switching Frequency (*Fixed at 52 kHz*) **Programming Output Voltage** (Selecting R1 and R2, as shown in Figure 2)

Use the following formula to select the appropriate resistor values.

$$V_{OUT} = V_{REF} \left( 1 + \frac{H_2}{R_1} \right)$$
 where  $V_{REF} = 1.23V$ 

 ${\sf R}_1$  can be between 1k and 5k. (For best temperature coefficient and stability with time, use 1% metal film resistors)

$$R_2 = R_1 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

#### 2. Inductor Selection (L1)

A. Calculate the inductor Volt • microsecond constant,  $E \bullet T (V \bullet \mu s)$ , from the following formula:

$$\mathsf{E} \bullet \mathsf{T} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}}} \bullet \frac{1000}{\mathsf{F}(\textit{in kHz})} (\mathsf{V} \bullet \mu \mathsf{s})$$

B. Use the E • T value from the previous formula and match it with the E • T number on the vertical axis of the Inductor Value Selection Guide shown in *Figure 8*.
C. On the horizontal axis, select the maximum load current.

**D.** Identify the inductance region intersected by the E  $\bullet$  T value and the maximum load current value, and note the inductor value for that region.

**E.** Select an appropriate inductor from the table shown in *Figure 3*. Part numbers are listed for three inductor manufacturers. The inductor chosen must be rated for operation at the LM2574 switching frequency (52 kHz) and for a current rating of  $1.5 \times I_{LOAD}$ . For additional inductor information, see the inductor section in the application hints section of this data sheet.

#### 3. Output Capacitor Selection (COUT)

A. The value of the output capacitor together with the inductor defines the dominate pole-pair of the switching regulator loop. For stable operation, the capacitor must satisfy the following requirement:

$$C_{OUT} \ge 13,300 \frac{V_{IN}(Max)}{V_{OUT} \bullet L(\mu H)} (\mu F)$$

The above formula yields capacitor values between 5  $\mu$ F and 1000  $\mu$ F that will satisfy the loop requirements for stable operation. But to achieve an acceptable output ripple voltage, (approximately 1% of the output voltage) and transient response, the output capacitor may need to be several times larger than the above formula yields. **B.** The capacitor's voltage rating should be at last 1.5 times greater than the output voltage. For a 24V regulator, a rating of at least 35V is recommended. Higher voltage electrolytic capacitors generally have lower FSB numbers, and for this reasion it may be

lower ESR numbers, and for this reasion it may be necessary to select a capacitor rate for a higher voltage than would normally be needed.

#### EXAMPLE (Adjustable Output Voltage Versions)

#### Given:

 $V_{OUT} = 24V$   $V_{IN}(Max) = 40V$   $I_{LOAD}(Max) = 0.4A$ F = 52 kHz

1. Programming Output Voltage (Selecting R1 and R2)

$$V_{OUT} = 1.23 \left( 1 + \frac{R_2}{R_1} \right) \qquad \text{Select } R1 = 1$$
$$R_2 = R_1 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) = 1k \left( \frac{24V}{1.23V} - 1 \right)$$

R<sub>2</sub> = 1k (19.51 - 1) = 18.51k, closest 1% value is 18.7k

Inductor Selection (L1)
 A. Calculate E • T (V • μs)

$$E \bullet T = (40 - 24) \bullet \frac{24}{40} \bullet \frac{1000}{52} = 185 V \bullet \mu s$$

**B.** E • T = 185 V • μs

**C.**  $I_{LOAD}(Max) = 0.4A$ 

D. Inductance Region = 1000 E. Inductor Value = 1000 μH *Choose from Pulse* Engineering Part #PE-52631, or Renco Part #RL-1283-1000.

3. Output Capacitor Selection (COUT)

A.  $C_{OUT} > 13,300 \frac{40}{24 \bullet 1000} = 22.2 \,\mu\text{F}$ However, for acceptable output ripple voltage select  $C_{OUT} \ge 100 \,\mu\text{F}$  $C_{OUT} = 100 \,\mu\text{F}$  electrolytic capacitor

#### LM2574 Series Buck Regulator Design Procedure (Continued)

PROCEDURE (Adjustable Output Voltage Versions)	E	XAMPL	E (Adjustable O	utput Voltage Versions)
<ul> <li>Catch Diode Selection (D1)</li> <li>A. The catch-diode current rating must be at least 1.5 times greater than the maximum load current. Also, if the power supply design must withstand a continuous output short, the diode should have a current rating equal to the maximum current limit of the LM2574. The most stressful condition for this diode is an overload or shorted output condition. Suitable diodes are shown in the selection guide of <i>Figure 9</i>.</li> <li>B. The reverse voltage rating of the diode should be at least 1.25 times the maximum input voltage.</li> <li>Input Capacitor (C<sub>IN</sub>)</li> <li>An aluminum or tantalum electrolytic bypass capacitor located close to the regulator is needed for stable operation.</li> </ul>	A. For B. Use sugge	this exa a 50V N sted fast <b>Capacit</b> F alumin	/BR150 or 11DC t-recovery diodes <b>or (C<sub>IN</sub>)</b>	apacitor located near the in
operation.		VR	1 A	mp Diodes
		•	Schottky	Fast Recovery
		20V	1N5817 SR102 MBR120P	
		30V	1N5818 SR103 11DQ03 MBR130P 10JQ030	The following
		40V	1N5819 SR104 11DQ04 11JQ04 MBR140P	diodes are all rated to 100V
		50V	MBR150 SR105 11DQ05 11JQ05	11DF1 10JF1 MUR110 HER102
		60V	MBR160 SR106 11DQ06 11JQ06	· · · · ·
		90V	11DQ09	· · ·
	Semic be use <b>Switc</b> disket	her simp onducto of with th hers Ma te for IBI	olify the buck reg r is making availa he Simple Switch <b>de Simple</b> (versi	Selection Guide ulator design procedure, Na able computer design softwa er line of switching regulator on 3.3) is available on a (3), nputers from a National our area.

LM2574/LM2574HV

7

7-129

#### **Application Hints**

#### INPUT CAPACITOR (CIN)

To maintain stability, the regulator input pin must be bypassed with at least a 22  $\mu$ F electrolytic capacitor. The capacitor's leads must be kept short, and located near the regulator.

If the operating temperature range includes temperatures below  $-25^{\circ}$ C, the input capacitor value may need to be larger. With most electrolytic capacitors, the capacitance value decreases and the ESR increases with lower temperatures and age. Paralleling a ceramic or solid tantalum capacitor will increase the regulator stability at cold temperatures. For maximum capacitor operating lifetime, the capacitor's RMS ripple current rating should be greater than

$$1.2 \times \left(\frac{t_{ON}}{T}\right) \times I_{LOAD}$$

where  $\frac{t_{ON}}{T} = \frac{V_{OUT}}{V_{IN}}$  for a buck regulator

and  $\frac{t_{ON}}{T} = \frac{|V_{OUT}|}{|V_{OUT}| + V_{IN}}$  for a buck-boost regulator.

#### INDUCTOR SELECTION

All switching regulators have two basic modes of operation: continuous and discontinuous. The difference between the two types relates to the inductor current, whether it is flowing continuously, or if it drops to zero for a period of time in the normal switching cycle. Each mode has distinctively different operating characteristics, which can affect the regulator performance and requirements.

The LM2574 (or any of the Simple Switcher family) can be used for both continuous and discontinuous modes of operation.

In many cases the preferred mode of operation is in the continuous mode. It offers better load regulation, lower peak switch, inductor and diode currents, and can have lower output ripple voltage. But it does require relatively large inductor values to keep the inductor current flowing continuously, especially at low output load currents.

To simplify the inductor selection process, an inductor selection guide (nomograph) was designed (see *Figures 4* through  $\mathcal{B}$ ). This guide assumes continuous mode operation, and selects an inductor that will allow a peak-to-peak inductor ripple current ( $\Delta I_{IND}$ ) to be a certain percentage of the maximum design load current. In the LM2574 SIMPLE SWITCHER, the peak-to-peak inductor ripple current percentage (of load current) is allowed to change as different design load currents are selected. By allowing the percentage of inductor ripple current to increase for lower current applications, the inductor size and value can be kept relatively low.


#### INDUCTOR RIPPLE CURRENT

When the switcher is operating in the continuous mode, the inductor current waveform ranges from a triangular to a sawtooth type of waveform (depending on the input voltage). For a given input voltage and output voltage, the peak-to-peak amplitude of this inductor current waveform remains

constant. As the load current rises or falls, the entire sawtooth current waveform also rises or falls. The average DC value of this waveform is equal to the DC load current (in the buck regulator configuration).

If the load current drops to a low enough level, the bottom of the sawtooth current waveform will reach zero, and the switcher will change to a discontinuous mode of operation. This is a perfectly acceptable mode of operation. Any buck switching regulator (no matter how large the inductor value is) will be forced to run discontinuous if the load current is light enough.

The curve shown in *Figure 10* illustrates how the peak-topeak inductor ripple current ( $\Delta I_{IND}$ ) is allowed to change as different maximum load currents are selected, and also how it changes as the operating point varies from the upper border to the lower border within an inductance region (see Inductor Selection guides).





Consider the following example:

V<sub>OUT</sub> = 5V @ 0.4A

 $V_{\text{IN}}\,=\,10V$  minimum up to 20V maximum

The selection guide in *Figure 5* shows that for a 0.4A load current, and an input voltage range between 10V and 20V, the inductance region selected by the guide is 330  $\mu$ H. This value of inductance will allow a peak-to-peak inductor ripple current ( $\Delta I_{IND}$ ) to flow that will be a percentage of the maximum load current. For this inductor value, the  $\Delta I_{IND}$  will also vary depending on the input voltage. As the input voltage increases to 20V, it approaches the upper border of the inductance region, and the inductor ripple current increases. Referring to the curve in *Figure 10*, it can be seen that at the 0.4A load current level, and operating near the upper border of the 330  $\mu$ H inductance region, the  $\Delta I_{IND}$  will be 53% of 0.4A, or 212 mA p-p.

This  $\Delta I_{IND}$  is important because from this number the peak inductor current rating can be determined, the minimum load current required before the circuit goes to discontinuous operation, and also, knowing the ESR of the output capacitor, the output ripple voltage can be calculated, or conversely, measuring the output ripple voltage and knowing the LSR can be calculated.

#### Application Hints (Continued)

From the previous example, the Peak-to-peak Inductor Ripple Current ( $\Delta I_{IND}$ ) = 212 mA p-p. Once the  $\Delta_{IND}$  value is known, the following three formulas can be used to calculate additional information about the switching regulator circuit:

1. Peak Inductor or peak switch current

$$= \left(I_{\text{LOAD}} + \frac{\Delta I_{\text{IND}}}{2}\right) = \left(0.4\text{A} + \frac{212}{2}\right) = 506 \text{ mA}$$

2. Mimimum load current before the circuit becomes discontinuous

$$=\frac{\Delta I_{\rm IND}}{2}=\frac{212}{2}=106\,\rm{mA}$$

3. Output Ripple Voltage = ( $\Delta I_{IND}$ ) × (ESR of C<sub>OUT</sub>)

The selection guide chooses inductor values suitable for continuous mode operation, but if the inductor value chosen is prohibitively high, the designer should investigate the possibility of discontinuous operation. The computer design software *Switchers Made Simple* will provide all component values for discontinuous (as well as continuous) mode of operation.

Inductors are available in different styles such as pot core, toroid, E-frame, bobbin core, etc., as well as different core materials, such as ferrites and powdered iron. The least expensive, the bobbin core type, consists of wire wrapped on a ferrite rod core. This type of construction makes for an inexpensive inductor, but since the magnetic flux is not completely contained within the core, it generates more electromagnetic interference (EMI). This EMI can cause problems in sensitive circuits, or can give incorrect scope readings because of induced voltages in the scope probe.

The inductors listed in the selection chart include powdered iron toroid for Pulse Engineering, and ferrite bobbin core for Renco.

An inductor should not be operated beyond its maximum rated current because it may saturate. When an inductor begins to saturate, the inductance decreases rapidly and the inductor begins to look mainly resistive (the DC resistance of the winding). This can cause the inductor current to rise very rapidly and will affect the energy storage capabilities of the inductor and could cause inductor overheating. Different inductor types have different saturation characteristics, and this should be kept in mind when selecting an inductor. The inductor manufacturers' data sheets include current and energy limits to avoid inductor saturation.

#### OUTPUT CAPACITOR

An output capacitor is required to filter the output voltage and is needed for loop stability. The capacitor should be located near the LM2574 using short pc board traces. Standard aluminum electrolytics are usually adequate, but low ESR types are recommended for low output ripple voltage and good stability. The ESR of a capacitor depends on many factors, some which are: the value, the voltage rating, physical size and the type of construction. In general, low value or low voltage (less than 12V) electrolytic capacitors usually have higher ESR numbers.

The amount of output ripple voltage is primarily a function of the ESR (Equivalent Series Resistance) of the output capacitor and the amplitude of the inductor ripple current  $(\Delta I_{\text{IND}}).$  See the section on inductor ripple current in Application Hints.

The lower capacitor values (100  $\mu$ F- 330  $\mu$ F) will allow typically 50 mV to 150 mV of output ripple voltage, while larger-value capacitors will reduce the ripple to approximately 20 mV to 50 mV.

#### Output Ripple Voltage = $(\Delta I_{IND})$ (ESR of C<sub>OUT</sub>)

To further reduce the output ripple voltage, several standard electrolytic capacitors may be paralleled, or a higher-grade capacitor may be used. Such capacitors are often called "high-frequency," "low-inductance," or "low-ESR." These will reduce the output ripple to 10 mV or 20 mV. However, when operating in the continuous mode, reducing the ESR below 0.03 $\Omega$  can cause instability in the regulator.

Tantalum capacitors can have a very low ESR, and should be carefully evaluated if it is the only output capacitor. Because of their good low temperature characteristics, a tantalum can be used in parallel with aluminum electrolytics, with the tantalum making up 10% or 20% of the total capacitance.

The capacitor's ripple current rating at 52 kHz should be at least 50% higher than the peak-to-peak inductor ripple current.

#### CATCH DIODE

Buck regulators require a diode to provide a return path for the inductor current when the switch is off. This diode should be located close to the LM2574 using short leads and short printed circuit traces.

Because of their fast switching speed and low forward voltage drop, Schottky diodes provide the best efficiency, especially in low output voltage switching regulators (less than 5V). Fast-Recovery, High-Efficiency, or Ultra-Fast Recovery diodes are also suitable, but some types with an abrupt turnoff characteristic may cause instability and EMI problems. A fast-recovery diode with soft recovery characteristics is a better choice. Standard 60 Hz diodes (e.g., 1N4001 or 1N5400, etc.) are also **not suitable**. See *Figure 9* for Schottky and "soft" fast-recovery diode selection guide.

#### **OUTPUT VOLTAGE RIPPLE AND TRANSIENTS**

The output voltage of a switching power supply will contain a sawtooth ripple voltage at the switcher frequency, typically about 1% of the output voltage, and may also contain short voltage spikes at the peaks of the sawtooth waveform.

The output ripple voltage is due mainly to the inductor sawtooth ripple current multiplied by the ESR of the output capacitor. (See the inductor selection in the application hints.)

The voltage spikes are present because of the the fast switching action of the output switch, and the parasitic inductance of the output filter capacitor. To minimize these voltage spikes, special low inductance capacitors can be used, and their lead lengths must be kept short. Wiring inductance, stray capacitance, as well as the scope probe used to evaluate these transients, all contribute to the amplitude of these spikes.

An additional small LC filter (20  $\mu$ H & 100  $\mu$ F) can be added to the output (as shown in *Figure 16*) to further reduce the amount of output ripple and transients. A 10  $\times$  reduction in output ripple voltage and transients is possible with this filter.

#### Application Hints (Continued)

#### FEEDBACK CONNECTION

The LM2574 (fixed voltage versions) feedback pin must be wired to the output voltage point of the switching power supply. When using the adjustable version, physically locate both output voltage programming resistors near the LM2574 to avoid picking up unwanted noise. Avoid using resistors greater than 100 k $\Omega$  because of the increased chance of noise pickup.

#### **ON/OFF INPUT**

For normal operation, the  $\overline{ON}/OFF$  pin should be grounded or driven with a low-level TTL voltage (typically below 1.6V). To put the regulator into standby mode, drive this pin with a high-level TTL or CMOS signal. The  $\overline{ON}/OFF$  pin can be safely pulled up to  $+V_{IN}$  without a resistor in series with it. The  $\overline{ON}/OFF$  pin should not be left open.

#### GROUNDING

The 8-pin molded DIP and the 14-pin surface mount package have separate power and signal ground pins. Both ground pins should be soldered directly to wide printed circuit board copper traces to assure low inductance connections and good thermal properties.

#### THERMAL CONSIDERATIONS

The 8-pin DIP (N) package and the 14-pin Surface Mount (M) package are molded plastic packages with solid copper lead frames. The copper lead frame conducts the majority of the heat from the die, through the leads, to the printed circuit board copper, which acts as the heat sink. For best thermal performance, wide copper traces should be used, and all ground and unused pins should be soldered to generous amounts of printed circuit board copper, such as a ground plane. Large areas of copper provide the best transfer of heat (lower thermal resistance) to the surrounding air, and even double-sided or multilayer boards provide better heat paths to the surrounding air. Unless the power levels are small, using a socket for the 8-pin package is not recommended because of the additional thermal resistance it introduces, and the resultant higher junction temperature.

Because of the 0.5A current rating of the LM2574, the total package power dissipation for this switcher is quite low, ranging from approximately 0.1W up to 0.75W under varying conditions. In a carefully engineered printed circuit board, both the N and the M package can easily dissipate up to 0.75W, even at ambient temperatures of  $60^{\circ}$ C, and still keep the maximum junction temperature below 125°C.

A curve displaying thermal resistance vs. pc board area for the two packages is shown in the Typical Performance Characteristics curves section of this data sheet. These thermal resistance numbers are approximate, and there can be many factors that will affect the final thermal resistance. Some of these factors include board size, shape, thickness, position, location, and board temperature. Other factors are, the area of printed circuit copper, copper thickness, trace width, multi-layer, single- or double-sided, and the amount of solder on the board. The effectiveness of the pc board to dissipate heat also depends on the size, number and spacing of other components on the board. Furthermore, some of these components, such as the catch diode and inductor will generate some additional heat. Also, the thermal resistance decreases as the power level increases because of the increased air current activity at the higher power levels, and the lower surface to air resistance coefficient at higher temperatures.

The data sheet thermal resistance curves and the thermal model in *Switchers Made Simple* software (version 3.3) can estimate the maximum junction temperature based on operating conditions. In addition, the junction temperature can be estimated in actual circuit operation by using the following equation.

$$T_{i} = T_{cu} + (\theta_{i-cu} \times P_{D})$$

With the switcher operating under worst case conditions and all other components on the board in the intended enclosure, measure the copper temperature ( $T_{cu}$ ) near the IC. This can be done by temporarily soldering a small thermocouple to the pc board copper near the IC, or by holding a small thermocouple on the pc board copper using thermal grease for good thermal conduction.

The thermal resistance ( $\theta_{j-cu}$ ) for the two packages is:

 $\theta_{j-cu} = 42^{\circ}$ C/W for the N-8 package  $\theta_{j-cu} = 52^{\circ}$ C/W for the M-14 package

The power dissipation ( $P_D$ ) for the IC could be measured, or it can be estimated by using the formula:


$$P_{D} = (V_{IN}) (I_{S}) + \left(\frac{V_{O}}{V_{IN}}\right) (I_{LOAD}) (V_{SAT})$$

Where Is is obtained from the typical supply current curve (adjustable version use the supply current vs. duty cycle curve).

#### **Additional Applications**

#### INVERTING REGULATOR

Figure 11 shows a LM2574-12 in a buck-boost configuration to generate a negative 12V output from a positive input voltage. This circuit bootstraps the regulator's ground pin to the negative output voltage, then by grounding the feedback pin, the regulator senses the inverted output voltage and regulates it to -12V.



7-132

# LM2574/LM2574HV

#### Additional Applications (Continued)

For an input voltage of 8V or more, the maximum available output current in this configuration is approximately 100 mA. At lighter loads, the minimum input voltage required drops to approximately 4.7V.

The switch currents in this buck-boost configuration are higher than in the standard buck-mode design, thus lowering the available output current. Also, the start-up input current of the buck-boost converter is higher than the standard buck-mode regulator, and this may overload an input power source with a current limit less than 0.6A. Using a delayed turn-on or an undervoltage lockout circuit (described in the next section) would allow the input voltage to rise to a high enough level before the switcher would be allowed to turn on.

Because of the structural differences between the buck and the buck-boost regulator topologies, the buck regulator design procedure section can not be used to to select the inductor or the output capacitor. The recommended range of inductor values for the buck-boost design is between 68  $\mu$ H and 220  $\mu$ H, and the output capacitor values must be larger than what is normally required for buck designs. Low input voltages or high output currents require a large value output capacitor (in the thousands of micro Farads).

The peak inductor current, which is the same as the peak switch current, can be calculated from the following formula:

$$I_{p} \approx \frac{I_{\text{LOAD}}\left(V_{\text{IN}} + |V_{\text{O}}|\right)}{V_{\text{IN}}} + \frac{V_{\text{IN}}\left|V_{\text{O}}\right|}{V_{\text{IN}} + |V_{\text{O}}|} \times \frac{1}{2L_{1} \text{ f}_{\text{osc}}}$$


Where  $f_{osc}=52~\text{kHz}.$  Under normal continuous inductor current operating conditions, the minimum  $V_{IN}$  represents the worst case. Select an inductor that is rated for the peak current anticipated.

Also, the maximum voltage appearing across the regulator is the absolute sum of the input and output voltage. For a -12V output, the maximum input voltage for the LM2574 is +28V, or +48V for the LM2574HV.

The *Switchers Made Simple* (version 3.3) design software can be used to determine the feasibility of regulator designs using different topologies, different input-output parameters, different components, etc.

#### NEGATIVE BOOST REGULATOR

Another variation on the buck-boost topology is the negative boost configuration. The circuit in *Figure 12* accepts an input voltage ranging from -5V to -12V and provides a regulated -12V output. Input voltages greater than -12V will cause the output to rise above -12V, but will not damage the regulator.




Because of the boosting function of this type of regulator, the switch current is relatively high, especially at low input voltages. Output load current limitations are a result of the maximum current rating of the switch. Also, boost regulators can not provide current limiting load protection in the event of a shorted load, so some other means (such as a fuse) may be necessary.

#### UNDERVOLTAGE LOCKOUT

In some applications it is desirable to keep the regulator off until the input voltage reaches a certain threshold. An undervoltage lockout circuit which accomplishes this task is shown in *Figure 13*, while *Figure 14* shows the same circuit applied to a buck-boost configuration. These circuits keep the regulator off until the input voltage reaches a predetermined level.


$$V_{TH} \approx V_{Z1} + 2V_{BE}$$
 (Q1)



Note: Complete circuit not shown.

Note: Pin numbers are for 8-pin DIP package.

#### FIGURE 13. Undervoltage Lockout for Buck Circuit



Note: Complete circuit not shown (see Figure 11). Note: Pin numbers are for 8-pin DIP package.

#### FIGURE 14. Undervoltage Lockout for Buck-Boost Circuit


#### Additional Applications (Continued)

#### DELAYED STARTUP

The  $\overline{ON}/OFF$  pin can be used to provide a delayed startup feature as shown in *Figure 15*. With an input voltage of 20V and for the part values shown, the circuit provides approximately 10 ms of delay time before the circuit begins switching. Increasing the RC time constant can provide longer delay times. But excessively large RC time constants can cause problems with input voltages that are high in 60 Hz or 120 Hz ripple, by coupling the ripple into the  $\overline{ON}/OFF$  pin.

#### ADJUSTABLE OUTPUT, LOW-RIPPLE POWER SUPPLY


A 500 mA power supply that features an adjustable output voltage is shown in *Figure 16.* An additional L-C filter that reduces the output ripple by a factor of 10 or more is included in this circuit.



TL/H/11394-23

Note: Complete circuit not shown. Note: Pin numbers are for 8-pin DIP package.

FIGURE 15. Delayed Startup



Note: Pin numbers are for 8-pin DIP package.



#### **Definition of Terms**

#### BUCK REGULATOR

A switching regulator topology in which a higher voltage is converted to a lower voltage. Also known as a step-down switching regulator.

#### **BUCK-BOOST REGULATOR**

A switching regulator topology in which a positive voltage is converted to a negative voltage without a transformer.

#### DUTY CYCLE (D)

Ratio of the output switch's on-time to the oscillator period.

$$P = \frac{t_{ON}}{T} = \frac{V_{OUT}}{V_{IN}}$$

for buck-boost regulator D =

$$\frac{t_{ON}}{T} = \frac{|V_O|}{|V_O| + V_{IN}}$$

#### CATCH DIODE OR CURRENT STEERING DIODE

The diode which provides a return path for the load current when the LM2574 switch is OFF.

#### EFFICIENCY $(\eta)$

The proportion of input power actually delivered to the load.

$$\eta = \frac{\mathsf{P}_{\mathsf{OUT}}}{\mathsf{P}_{\mathsf{IN}}} = \frac{\mathsf{P}_{\mathsf{OUT}}}{\mathsf{P}_{\mathsf{OUT}} + \mathsf{P}_{\mathsf{LOSS}}}$$

#### CAPACITOR EQUIVALENT SERIES RESISTANCE (ESR)

The purely resistive component of a real capacitor's impedance (see *Figure 17*). It causes power loss resulting in capacitor heating, which directly affects the capacitor's operating lifetime. When used as a switching regulator output filter, higher ESR values result in higher output ripple voltages.

#### TL/H/11394-25

#### FIGURE 17. Simple Model of a Real Capacitor

Most standard aluminum electrolytic capacitors in the 100  $\mu$ F-1000  $\mu$ F range have 0.5 $\Omega$  to 0.1 $\Omega$  ESR. Highergrade capacitors ("low-ESR", "high-frequency", or "low-inductance") in the 100  $\mu$ F-1000  $\mu$ F range generally have ESR of less than 0.15 $\Omega$ .

#### EQUIVALENT SERIES INDUCTANCE (ESL)

The pure inductance component of a capacitor (see *Figure* 17). The amount of inductance is determined to a large extent on the capacitor's construction. In a buck regulator, this unwanted inductance causes voltage spikes to appear on the output.

#### Definition of Terms (Continued)

#### OUTPUT RIPPLE VOLTAGE

The AC component of the switching regulator's output voltage. It is usually dominated by the output capacitor's ESR multiplied by the inductor's ripple current ( $\Delta I_{ND}$ ). The peak-to-peak value of this sawtooth ripple current can be determined by reading the Inductor Ripple Current section of the Application hints.

#### CAPACITOR RIPPLE CURRENT

RMS value of the maximum allowable alternating current at which a capacitor can be operated continuously at a specified temperature.

#### STANDBY QUIESCENT CURRENT (ISTBY)

Supply current required by the LM2574 when in the standby mode ( $\overline{ON}/OFF$  pin is driven to TTL-high voltage, thus turning the output switch OFF).

#### INDUCTOR RIPPLE CURRENT ( $\Delta I_{IND}$ )

The peak-to-peak value of the inductor current waveform, typically a sawtooth waveform when the regulator is operating in the continuous mode (vs. discontinuous mode).

#### CONTINUOUS/DISCONTINUOUS MODE OPERATION

Relates to the inductor current. In the continuous mode, the inductor current is always flowing and never drops to zero, vs. the discontinuous mode, where the inductor current drops to zero for a period of time in the normal switching cycle.

#### INDUCTOR SATURATION

The condition which exists when an inductor cannot hold any more magnetic flux. When an inductor saturates, the inductor appears less inductive and the resistive component dominates. Inductor current is then limited only by the DC resistance of the wire and the available source current.

#### OPERATING VOLT MICROSECOND CONSTANT (E•Top)

The product (in Volt•µs) of the voltage applied to the inductor and the time the voltage is applied. This E•T<sub>op</sub> constant is a measure of the energy handling capability of an inductor and is dependent upon the type of core, the core area, the number of turns, and the duty cycle.

National Semiconductor

#### LM2594 SIMPLE SWITCHER<sup>®</sup> Power Converter 150 kHz 0.5A Step-Down Voltage Regulator

#### **General Description**

The LM2594 series of regulators are monolithic integrated circuits that provide all the active functions for a step-down (buck) switching regulator, capable of driving a 0.5A load with excellent line and load regulation. These devices are available in fixed output voltages of 3.3V, 5V, 12V, and an adjustable output version, and are packaged in a 8-lead DIP and a 8-lead surface mount package.

Requiring a minimum number of external components, these regulators are simple to use and feature internal frequency compensation<sup>†</sup>, a fixed-frequency oscillator, and improved line and load regulation specifications.

The LM2594 series operates at a switching frequency of 150 kHz thus allowing smaller sized filter components than what would be needed with lower frequency switching regulators. Because of its high efficiency, the copper traces on the printed circuit board are normally the only heat sinking needed.

A standard series of inductors (both through hole and surface mount types) are available from several different manufacturers optimized for use with the LM2594 series. This feature greatly simplifies the design of switch-mode power supplies.

Other features include a guaranteed  $\pm4\%$  tolerance on output voltage under all conditions of input voltage and output load conditions, and  $\pm15\%$  on the oscillator frequency. External shutdown is included, featuring typically 85  $\mu A$  stand-


by current. Self protection features include a two stage frequency reducing current limit for the output switch and an over temperature shutdown for complete protection under fault conditions.

#### Features

- 3.3V, 5V, 12V, and adjustable output versions
- Adjustable version output voltage range, 1.2V to 37V ±4% max over line and load conditions
- Available in 8-pin surface mount and DIP-8 package
- Guaranteed 0.5A output current
- Input voltage range up to 40V
- Requires only 4 external components
- 150 kHz fixed frequency internal oscillator
- TTL Shutdown capability
- Low power standby mode, i<sub>Ω</sub> typically 85 μA
- High Efficiency
- Uses readily available standard inductors
- Thermal shutdown and current limit protection

#### **Applications**

- Simple high-efficiency step-down (buck) regulator
- Efficient pre-regulator for linear regulators
- On-card switching regulators
- Positive to Negative convertor



LM2594

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

45V
$-0.3 \le V \le +25V$
$-0.3 \leq V \leq +25V$
-1V
Internally limited
-65°C to +150°C
2 kV

Lead Temperature	
M8 Package	
Vapor Phase (60 sec.)	+215°C
Infrared (15 sec.)	+ 220°C
N Package (Soldering, 10 sec.)	+ 260°C
Maximum Junction Temperature	+ 150°C

#### **Operating Conditions**

Temperature Range Supply Voltage  $-40^{\circ}C \le T_{J} + 125^{\circ}C$ 4.5V to 40V

#### LM2594-3.3 Electrical Cha

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}$ C, and those with **boldface type** apply over **full Operating Temperature Range** 

			LN	Units		
Symbol	Parameter	Conditions	Type (Note 3)	Limit (Note 4)	(Limits)	
SYSTEM PAP	RAMETERS (Note 5)	Fest Circuit <i>Figure 2</i>				
Vout	Output Voltage	$4.75 V \leq V_{IN} \leq 40 V, 0.1 A \leq I_{LOAD} \leq 0.5 A$	3.3	3.168/ <b>3.135</b> 3.432/ <b>3.465</b>	V V(min) V(max)	
η	Efficiency	$V_{IN} = 12V$ , $I_{LOAD} = 0.5A$	80	· · · · · ·	%	

#### LM2594-5.0

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}$ C, and those with **boldface type** apply over **full Operating Temperature Range** 

			LM	Units		
Symbol	Parameter	Conditions	Type (Note 3)	Limit (Note 4)	(Limits)	
SYSTEM PAR	AMETERS (Note 5) To	est Circuit Figure 2				
VOUT	Output Voltage	$7V \le V_{IN} \le 40V$ , $0.1A \le I_{LOAD} \le 0.5A$	5.0	4.800/ <b>4.750</b> 5.200/ <b>5.250</b>	V V(min) V(max)	
η	Efficiency	$V_{IN} = 12V, I_{LOAD} = 0.5A$	82		%	

#### LM2594-12

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface** type apply over full Operating Temperature Range

	· ·		· LN	Units		
Symbol	Parameter	Conditions	nditions Type (Note 3)		(Limits)	
YSTEM PAR	AMETERS (Note 5) T	est Circuit <i>Figure 2</i>				
V <sub>OUT</sub>	Output Voltage	$15V \le V_{IN} \le 40V, 0.1A \le I_{LOAD} \le 0.5A$	12.0	11.52/ <b>11.40</b> 12.48/ <b>12.60</b>	V V(min) V(max)	
η	Efficiency	$V_{IN} = 12V$ , $I_{LOAD} = 0.5A$	88		%	

### LM2594

#### LM2594-ADJ

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface type** apply over **full Operating Temperature Range** 

•			LM	Units		
Symbol			Type (Note 3)	Limit (Note 4)	(Limits)	
SYSTEM PA	RAMETERS (Note 5) Te	est Circuit <i>Figure 2</i>				
VFB	Feedback Voltage	$4.5V \le V_{IN} \le 40V$ , $0.1A \le I_{LOAD} \le 0.5A$ $V_{OUT}$ programmed for 3V. Circuit of <i>Figure 2</i>	1.230	1.193/ <b>1.180</b> 1.267/ <b>1.280</b>	V V(min) V(max)	
η	Efficiency	$V_{IN} = 12V, I_{LOAD} = 0.5A$	80		%	

#### All Output Voltage Versions

**Electrical Characteristics** Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface type** apply over **full Operating Temperature Range**. Unless otherwise specified,  $V_{IN} = 12V$  for the 3.3V, 5V, and Adjustable version and  $V_{IN} = 24V$  for the 12V version.  $I_{LOAD} = 100 \text{ mA}$ 

1 A. 1			LM2	Units	
Symbol	Parameter	Conditions	Type (Note 3)	Limit (Note 4)	(Limits)
DEVICE PAR	RAMETERS				1
lь	Feedback Bias Current	Adjustable Version Only, VFB = 1.3V	10	50/ <b>100</b>	nA
fo	Oscillator Frequency	(Note 6)	150	127/ <b>110</b> 173/ <b>173</b>	kHz kHz(min) kHz(max)
VSAT	Saturation Voltage	$I_{OUT} = 0.5A$ (Notes 7 and 8)	0.9	1.1/ <b>1.2</b>	V V(max)
DC	Max Duty Cycle (ON) Min Duty Cycle (OFF)	(Note 8) (Note 9)	100 0		%
ICL	Current Limit	Peak Current, (Notes 7 and 8)	0.8	0.65/ <b>0.58</b> 1.3/ <b>1.4</b>	A A(min) A(max)
IL.	Output Leakage Current	(Notes 7, 9, and 10) Output = 0V Output = -1V	2	50 15	μA(max) mA mA(max)
la	Quiescent Current	(Note 9)	5	10	mA mA(max)
ISTBY	Standby Quiescent Current	ON/OFF pin = 5V (OFF) (Note 10)	85	200/ <b>250</b>	μΑ μΑ(max)
θ <sub>JA</sub>	Thermal Resistance	N Package, Junction to Ambient (Note 11) M Package, Junction to Ambient (Note 11)	95 150	· .	°C/W
ON/OFF CO	NTROL Test Circuit Figure 2				
V <sub>IH</sub> V <sub>IL</sub>	ON/OFF Pin Logic Input Threshold Voltage	Low (Regulator ON) High (Regulator OFF)	1.3	0.6 2.0	V V(max) V(min)
I <sub>H</sub>	ON/OFF Pin Input Current	V <sub>LOGIC</sub> = 2.5V (Regulator OFF)	5	15	μΑ μA(max)
<u>ار</u>		V <sub>LOGIC</sub> = 0.5V (Regulator ON)	0.02	5	μΑ μA(max)

#### Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin.

Note 3: Typical numbers are at 25°C and represent the most likely norm.

Note 4: All limits guaranteed at room temperature (standard type face) and at temperature extremes (bold type face). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Note 5: External components such as the catch diode, inductor, input and output capacitors, and voltage programming resistors can affect switching regulator system performance. When the LM2594 is used as shown in the *Figure 2* test circuit, system performance will be as shown in system parameters section of Electrical Characteristics.

Note 6: The switching frequency is reduced when the second stage current limit is activated. The amount of reduction is determined by the severity of current overload.

Note 7: No diode, inductor or capacitor connected to output pin.


Note 8: Feedback pin removed from output and connected to 0V to force the output transistor switch ON.

Note 9: Feedback pin removed from output and connected to 12V for the 3.3V, 5V, and the ADJ. version, and 15V for the 12V version, to force the output transistor switch OFF.

Note 10:  $V_{IN} = 40V$ .


Note 11: Junction to ambient thermal resistance with approximately 1 square inch of printed circuit board copper surrounding the leads. Additional copper area will lower thermal resistance further. See application hints in this data sheet and the thermal model in Switchers Made Simple software.


#### Typical Performance Characteristics (Circuit of Figure 2)




7


## Typical Performance Characteristics (Circuit of Figure 2) (Continued) Standby Minimum Operation Quiescent Current Supply Voltage
























7-140

#### Typical Performance Characteristics (Circuit of Figure 2)



LM2594

**FIGURE 1** 



#### FIGURE 2. Standard Test Circuits and Layout Guides

As in any switching regulator, layout is very important. Rapidly switching currents associated with wiring inductance can generate voltage transients which can cause problems. For minimal inductance and ground loops, the wires indicated by heavy lines should be wide printed circuit traces and should be kept as short as possible. For best results, external components should be located as close to the switcher IC as possible using ground plane construction or single point grounding.

## If **open core inductors are used**, special care must be taken as to the location and positioning of this type of inductor. Allowing the inductor flux to intersect sensitive feedback, IC groundpath and $C_{OUT}$ wiring can cause problems. When using the adjustable version, special care must be

taken as to the location of the feedback resistors and the associated wiring. Physically locate both resistors near the IC, and route the wiring away from the inductor, especially an open core type of inductor. (See application section for more information.)

#### LM2594 Series Buck Regulator Design Procedure (Fixed Output)

LM2594 Series Buck Regulator Design Procedure (Fixed Output)								
PROCEDURE (Fixed Output Voltage Version)	EXAMPLE (Fixed Output Voltage Version)							
Given: $V_{OUT} = Regulated Output Voltage (3.3V, 5V or 12V)$ $V_{IN}(max) = Maximum DC Input Voltage$ $I_{LOAD}(max) = Maximum Load Current$ 1. Inductor Selection (L1) A. Select the correct inductor value selection guide from <i>Figures 5, 6, or 7.</i> (Output voltages, see the design pro- cedure for the adjustable version. B. From the inductor value selection guide, identify the inductance region intersected by the Maximum Input Voltage line and the Maximum Load Current line. Each region is identified by an inductance value and an induc- tor code (LXX). C. Select an appropriate inductor from the four manufac- turer's part numbers listed in <i>Figure 9.</i> 2. Output Capacitor Selection (Court) A. In the majority of applications, low ESR (Equivalent Series Resistance) electrolytic capacitors between 82 $\mu$ F and 220 $\mu$ F and low ESR solid tantalum capaci- tors between 15 $\mu$ F and 100 $\mu$ F provide the best results. This capacitor should be located close to the IC using short capacitor leads and short copper traces. Do not use capacitors larger than 220 $\mu$ F. For additional Information, see section on output ca- pacitors in application information section. B. To simplify the capacitor selection table shown in <i>Figure 3.</i> This table contains different input voltages, out- put voltages, and load currents, and lists various induc- tors and output capacitors that will provide the best de- sign solutions. C. The capacitor voltage rating for electrolytic capacitors should be at least 1.5 times greater than the output volt- age, and often much higher voltage ratings are needed to satisfy the low ESR requirements for low output ripple voltage. D. For computer aided design software, see <i>Switchers</i>	<ul> <li>EXAMPLE (Fixed Output Voltage Version)</li> <li>Given:</li> <li>V<sub>OUT</sub> = 5V</li> <li>V<sub>IN</sub>(max) = 12V</li> <li>I<sub>LOAD</sub>(max) = 0.4A</li> <li>Inductor Selection (L1)</li> <li>A. Use the inductor selection guide for the 5V version shown in <i>Figure 6</i>.</li> <li>B. From the inductor value selection guide shown in <i>Figure 6</i>, the inductance region intersected by the 12V horizontal line and the 0.4A vertical line is 100 µH, and the inductor code is L20.</li> <li>C. The inductance value required is 100 µH. From the table in <i>Figure 9</i>, go to the L20 line and choose an inductor part number from any of the four manufacturers shown. (In most instance, both through hole and surface mount inductors are available.)</li> <li>Output Capacitor Selection (Court)</li> <li>A. See section on output capacitors in application information section.</li> <li>B. From the quick design component selection table shown in <i>Figure 3</i>, locate the 5V output voltage section, for this example, use the 0.5A line. In the maximum input voltage column, select the line that covers the input voltage needed in your application, in this example, use the 15V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended in 5V line. Continuing on this line are recommended that 5V line. Continuing on this line are recommended that 5V line. Continuing on this line are recommended that 5V line. Continuing on this line are recommended that 5V line. Continuing on this line are recommended that 5V line. Continuing on this line are are available with the part capacitor manufacturers are available with the ange</li></ul>							
<ul> <li>Made Simple® version 4.1 or later.</li> <li>Catch Diode Selection (D1) <ul> <li>A. The catch diode current rating must be at least 1.3 times greater than the maximum load current. Also, if the power supply design must withstand a continuous output short, the diode should have a current rating equal to the maximum current limit of the LM2594. The most stressful condition for this diode is an overload or shorted output condition.</li> <li>B. The reverse voltage rating of the diode should be at least 1.25 times the maximum input voltage.</li> <li>C. This diode must be fast (short reverse recovery time) and must be located close to the LM2594 using short leads and short printed circuit traces. Because of their fast switching speed and low forward voltage drop, Schottky diodes provide the best performance and efficiency, and should be the first choice, especially in low output voltage applications. Ultra-fast recovery, or High-<i>Procedure continued on next page</i>.</li> </ul> </li> </ul>	<ul> <li>120 μF 25V Nichicon PL Series</li> <li>C. For a 5V output, a capacitor voltage rating at least 7.5V or more is needed. But, in this example, even a low ESR, switching grade, 120 μF 10V aluminum electrolytic capacitor would exhibit approximately 400 mΩ of ESR (see the curve in <i>Figure 14</i> for the ESR vs voltage rating). This amount of ESR would result in relatively high output ripple voltage. To reduce the ripple to 1% of the output voltage, or less, a capacitor with a higher voltage rating (lower ESR) should be selected. A 16V or 25V capacitor will reduce the ripple voltage by approximately half.</li> <li>3. Catch Diode Selection (D1)</li> <li>A. Refer to the table shown in <i>Figure 12</i>. In this example, a 1A, 20V, 1N5817 Schottky diode will provide the best performance, and will not be overstressed even for a shorted output.</li> </ul>							
· · · · · · · · · · · · · · · · · · ·								
7.1	40							

LM2594

#### LM2594 Series Buck Regulator Design Procedure (Fixed Output) (Continued)

PROCEDURE (Fixed Output Voltage Version)	EXAMPLE (Fixed Output Voltage Version)
<ul> <li>Efficiency rectifiers also provide good results. Ultra-fast recovery diodes typically have reverse recovery times of 50 ns or less. Rectifiers such as the 1N4001 series are much too slow and should not be used.</li> <li><b>4. Input Capacitor (C</b><sub>IN</sub>) <ul> <li>A low ESR aluminum or tantalum bypass capacitor is needed between the input pin and ground to prevent large voltage transients from appearing at the input. In addition, the RMS current rating of the input capacitor should be selected to be at least ½ the DC load current. The capacitor manufacturers data sheet must be checked to assure that this current rating is not exceeded. The curve shown in <i>Figure 13</i> shows typical RMS current ratings for several different aluminum electrolytic capacitor values.</li> <li>This capacitor should be located close to the IC using short leads and the voltage rating should be approximately 1.5 times the maximum input voltage.</li> <li>If solid tantalum input capacitors are used, it is recomended that they be surge current tested by the manufacturer.</li> <li>Use caution when using ceramic capacitors for input bypassing, because it may cause severe ringing at the V<sub>IN</sub> pin.</li> </ul> </li> <li><b>For additional information, see section on input capacitors in Application Information section.</b></li> </ul>	4. Input Capacitor (C <sub>IN</sub> ) The important parameters for the Input capacitor are the input voltage rating and the RMS current rating. With a nominal input voltage of 12V, an aluminum electrolytic capacitor with a voltage rating greater than 18V (1.5 × V <sub>IN</sub> ) would be needed. The next higher capacitor voltage rating is 25V. The RMS current rating requirement for the input capacitor in a buck regulator is approximately 1/2 the DC load current. In this example, with a 400 mA load, a capacitor with a RMS current rating of at least 200 mA is needed. The curves shown in <i>Figure 13</i> can be used to select an appropriate input capacitor. From the curves, locate the 25V line and note which capacitor values have RMS current ratings greater than 200 mA. Either a 47 μF or 68 μF, 25V capacitor could be used. For a through hole design, a 68 μF/25V electrolytic capacitor (Panasonic HFQ series or Nichicon PL series or equivalent) would be adequate. Other types or other manufacturers capacitors can be used provided the RMS ripple current ratings are adequate. For surface mount designs, solid tantalum capacitors are recommended. The TPS series available from AVX, and the 593D series from Sprague are both surge current tested.

	Condition	-	Induc		Output Capacitor			
	Conditions	5	induc		Throug	h Hole	Surface Mount	
Output Voltage (V)	Load Current (A)	Max Input Voltage (V)	Inductance (µH)	Inductor (#)	Panasonic HFQ Series (µF/V)	Nichicon PL Series (µF/V)	AVX TPS Series (μF/V)	Sprague 595D Series (µF/V)
		5	33	L14	220/16	220/16	100/16	100/6.3
	0.5	7	47	L13	120/25	120/25	100/16	100/6.3
÷ 1	0.5	10	68	L21	120/25	120/25	100/16	100/6.3
3.3		40	100	L20	120/35	120/35	100/16	100/6.3
	0.2	6	68	L4	120/25	120/25	100/16	100/6.3
		10	150	L10	120/16	120/16	100/16	100/6.3
		40	220	L9	120/16	120/16	100/16	100/6.3
	0.5	8	47	L13	180/16	180/16	100/16	33/25
		10	68	L21	180/16	180/16	100/16	33/25
		15	100	L20	120/25	120/25	100/16	33/25
5		40	150	L19	120/25	120/25	100/16	33/25
		9 .	150	L10	82/16	82/16	100/16	33/25
	0.2	20	220	L9	120/16	120/16	100/16	33/25
		40	330	L8	120/16	120/16	100/16	33/25
		15	68	L21	82/25	82/25	100/16	15/25
·		18	150	L19	82/25	82/25	100/16	15/25
	0.5	30	220	L27	82/25	82/25	100/16	. 15/25
12		40	330	L26	82/25	82/25	100/16	15/25
		15	100	L11	82/25	82/25	100/16	15/25
	0.2	20	220	L9	82/25	82/25	100/16	15/25
		40	330	L17	82/25	82/25	100/16	15/25
		FIGURE 3. LI	M2594 Fixed Vo	Itage Quick D	esign Compone	ent Selection 1	able	•

#### LM2594 Series Buck Regulator Design Procedure (Adjustable Output)

#### PROCEDURE (Adjustable Output Voltage Version)

#### Given:

V<sub>OUT</sub> = Regulated Output Voltage

V<sub>IN</sub>(max) = Maximum Input Voltage

ILOAD(max) = Maximum Load Current

F = Switching Frequency (Fixed at a nominal 150 kHz).

1. Programming Output Voltage (Selecting  $\mathsf{R}_1$  and  $\mathsf{R}_2$ , as shown in Figure 2)

Use the following formula to select the appropriate resistor values.

$$V_{OUT} = V_{REF} \left( 1 + \frac{R_2}{R_1} \right)$$
 where  $V_{REF} = 1.23V$ 

Select a value for R<sub>1</sub> between  $240\Omega$  and  $1.5 k\Omega$ . The lower resistor values minimize noise pickup in the sensitive feedback pin. (For the lowest temperature coefficient and the best stability with time, use 1% metal film resistors.)

$$R_2 = R_1 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right)$$

2. Inductor Selection (L1)

A. Calculate the inductor Volt microsecond constant E • T (V •  $\mu$ s), from the following formula:

$$\mathbf{E} \bullet \mathbf{T} = (\mathbf{V}_{\mathsf{IN}} - \mathbf{V}_{\mathsf{OUT}} - \mathbf{V}_{\mathsf{SAT}}) \bullet \frac{\mathbf{V}_{\mathsf{OUT}} + \mathbf{V}_{\mathsf{D}}}{\mathbf{V}_{\mathsf{IN}} - \mathbf{V}_{\mathsf{SAT}} + \mathbf{V}_{\mathsf{D}}} \bullet \frac{1000}{150 \text{ kHz}} (\mathbf{V} \bullet \mu s)$$

where  $V_{SAT}$  = internal switch saturation voltage = 0.9V and  $V_D$  = diode forward voltage drop = 0.5V

**B.** Use the  $E \bullet T$  value from the previous formula and match it with the  $E \bullet T$  number on the vertical axis of the Inductor Value Selection Guide shown in *Figure 8*.

C. on the horizontal axis, select the maximum load current.

**D.** Identify the inductance region intersected by the  $E \bullet T$  value and the Maximum Load Current value. Each region is identified by an inductance value and an inductor code (LXX).

E. Select an appropriate inductor from the four manufacturer's part numbers listed in *Figure 9.* 

#### 3. Output Capacitor Selection (COUT)

A. In the majority of applications, low ESR electrolytic or solid tantalum capacitors between 82  $\mu$ F and 220  $\mu$ F provide the best results. This capacitor should be located close to the IC using short capacitor leads and short copper traces. Do not use capacitors larger than 220  $\mu$ F. For additional Information, see section on output capacitors in application information section.

**B.** To simplify the capacitor selection procedure, refer to the quick design table shown in *Figure 4*. This table contains different output voltages, and lists various output capacitors that will provide the best design solutions.

**C.** The capacitor voltage rating should be at least 1.5 times greater than the output voltage, and often much higher voltage ratings are needed to satisfy the low ESR requirements needed for low output ripple voltage.

Procedure continued on next page.

#### Given:

 $V_{OUT} = 20V$ 

 $V_{IN}(max) = 28V$ 

 $I_{LOAD}(max) = 0.5A$ 

F = Switching Frequency (Fixed at a nominal 150 kHz).

1. Programming Output Voltage (Selecting  $R_1$  and  $R_2$ , as shown in Figure 2)

Select R1 to be 1 kΩ, 1%. Solve for R2.

$$R_2 = R_1 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) = 1k \left( \frac{20V}{1.23V} - 1 \right)$$

 $R_2 = 1k (16.26 - 1) = 15.26k$ , closest 1% value is 15.4 k $\Omega$ .

 $\mathsf{R}_2=15.4\,\mathsf{k}\Omega.$ 

#### 2. Inductor Selection (L1)

A. Calculate the inductor Volt  $\bullet$  microsecond constant (E  $\bullet$  T),

$$E \bullet T = (28 - 20 - 0.9) \bullet \frac{20 + 0.5}{28 - 0.9 + 0.5} \bullet \frac{1000}{150} (V \bullet \mu s)$$
$$E \bullet T = (7.1) \bullet \frac{20.5}{27.6} \bullet 6.67 (V \bullet \mu s) = 35.2 (V \bullet \mu s)$$

**C.**  $I_{LOAD}(max) = 0.5A$ 

**D.** From the inductor value selection guide shown in *Figure 8*, the inductance region intersected by the 35 (V •  $\mu$ s) horizontal line and the 0.5A vertical line is 150  $\mu$ H, and the inductor code is L19.

**E.** From the table in *Figure 9,* locate line L19, and select an inductor part number from the list of manufacturers part numbers.

#### 3. Output Capacitor Selection (COUT)

 $\ensuremath{\textbf{A}}\xspace$  See section on  $C_{\ensuremath{\textbf{OUT}}\xspace}$  in Application Information section.

**B.** From the quick design table shown in *Figure 4*, locate the output voltage column. From that column, locate the output voltage closest to the output voltage in your application. In this example, select the 24V line. Under the output capacitor section, select a capacitor from the list of through hole electrolytic or surface mount tantalum types from four different capacitor manufacturers. It is recommended that both the manufacturers and the manufacturers series that are listed in the table be used.

In this example, through hole aluminum electrolytic capacitors from several different manufacturers are available.

 $\begin{array}{ll} 82 \ \mu F & 50V & Panasonic HFQ Series \\ 120 \ \mu F & 50V & Nichicon PL Series \\ \hline Example \ continued \ on \ next \ page. \end{array}$ 

#### LM2594 Series Buck Regulator Design Procedure (Adjustable Output)

#### PROCEDURE (Adjustable Output Voltage Version)

#### 4. Feedforward Capacitor (CFF) (See Figure 2)

For output voltages greater than approximately 10V, an additional capacitor is required. The compensation capacitor is typically between 50 pF and 10 nF, and is wired in parallel with the output voltage setting resistor,  $R_2$ . It provides additional stability for high output voltages, low input-output voltages, and/or very low ESR output capacitors, such as solid tantalum capacitors.

$$C_{FF} = \frac{1}{31 \times 10^3 \times R_2}$$

This capacitor type can be ceramic, plastic, silver mica, etc. (Because of the unstable characteristics of ceramic capacitors made with Z5U material, they are not recommended.)

#### 5. Catch Diode Selection (D1)

A. The catch diode current rating must be at least 1.3 times greater than the maximum load current. Also, if the power supply design must withstand a continuous output short, the diode should have a current rating equal to the maximum current limit of the LM2594. The most stressful condition for this diode is an overload or shorted output condition.

**B.** The reverse voltage rating of the diode should be at least 1.25 times the maximum input voltage.

**C.** This diode must be fast (short reverse recovery time) and must be located close to the LM2594 using short leads and short printed circuit traces. Because of their fast switching speed and low forward voltage drop, Schottky diodes provide the best performance and efficiency, and should be the first choice, especially in low output voltage applications. Ultra-fast recovery, or High-Efficiency rectifiers are also a good choice, but some types with an abrupt turn-off characteristic may cause instability or EMI problems. Ultra-fast recovery diodes typically have reverse recovery times of 50 ns or less. Rectifiers such as the 1N4001 series are much too slow and should not be used.

#### 6. Input Capacitor (CIN)

A low ESR aluminum or tantalum bypass capacitor is needed between the input pin and ground to prevent large voltage transients from appearing at the input. In addition, the RMS current rating of the input capacitor should be selected to be at least  $\frac{1}{2}$  the DC load current. The capacitor manufacturers data sheet must be checked to assure that this current rating is not exceeded. The curve shown in *Figure 13* shows typical RMS current ratings for several different aluminum electrolytic capacitor values.

This capacitor should be located close to the IC using short leads and the voltage rating should be approximately 1.5 times the maximum input voltage.

If solid tantalum input capacitors are used, it is recomended that they be surge current tested by the manufacturer.

Use caution when using ceramic capacitors for input by-passing, because it may cause severe ringing at the  $\rm V_{IN}$  pin.

For additional information, see section on input capacitors in application information section. **C.** For a 20V output, a capacitor rating of at least 30V or more is needed. In this example, either a 35V or 50V capacitor would work. A 50V rating was chosen because it has a lower ESR which provides a lower output ripple voltage.

EXAMPLE (Adjustable Output Voltage Version)

Other manufacturers or other types of capacitors may also be used, provided the capacitor specifications (especially the 100 kHz ESR) closely match the types listed in the table. Refer to the capacitor manufacturers data sheet for this information.

#### 4. Feedforward Capacitor (CFF)

The table shown in *Figure 4* contains feed forward capacitor values for various output voltages. In this example, a 1 nF capacitor is needed.

#### 5. Catch Diode Selection (D1)

A. Refer to the table shown in *Figure 12.* Schottky diodes provide the best performance, and in this example a 1A, 40V, 1N5819 Schottky diode would be a good choice. The 1A diode rating is more than adequate and will not be overstressed even for a shorted output.

#### 6. Input Capacitor (CIN)

The important parameters for the Input capacitor are the input voltage rating and the RMS current rating. With a nominal input voltage of 28V, an aluminum electrolytic aluminum electrolytic capacitor with a voltage rating greater than 42V ( $1.5 \times V_{IN}$ ) would be needed. Since the the next higher capacitor voltage rating is 50V, a 50V capacitor should be used. The capacitor voltage rating of ( $1.5 \times V_{IN}$ ) is a conservative guideline, and can be modified somewhat if desired.

The RMS current rating requirement for the input capacitor of a buck regulator is approximately ½ the DC load current. In this example, with a 400 mA load, a capacitor with a RMS current rating of at least 200 mA is needed.

The curves shown in *Figure 13* can be used to select an appropriate input capacitor. From the curves, locate the 50V line and note which capacitor values have RMS cur-

rent ratings greater than 200 mA. A 47  $\mu\text{F}/50\text{V}$  low ESR electrolytic capacitor capacitor is needed.

For a through hole design, a 47  $\mu$ F/50V electrolytic capacitor (Panasonic HFQ series or Nichicon PL series or equivalent) would be adequate. Other types or other manufacturers capacitors can be used provided the RMS ripple current ratings are adequate.

For surface mount designs, solid tantalum capacitors are recommended. The TPS series available from AVX, and the 593D series from Sprague are both surge current tested.

To further simplify the buck regulator design procedure, National Semiconductor is making available computer design software to be used with the Simple Switcher line of switching regulators. **Switchers Made Simple** (version 4.1 or later) is available on a  $3\frac{1}{2}$ " diskette for IBM compatible computers.

#### LM2594 Series Buck Regulator Design Procedure (Adjustable Output) (Continued)

Output	Throu	igh Hole Output Ca	pacitor	Surface Mount Output Capacitor			
Output Voltage (V)	Panasonic HFQ Series (µF/V)	Nichicon PL Series (µF/V)	Feedforward Capacitor	AVX TPS Series (μF/V)	Sprague 595D Series (µF/V)	Feedforward Capacitor	
1.2	220/25	220/25	0	220/10	220/10	0	
4	180/25	180/25	4.7 nF	100/10	120/10	4.7 nF	
6	82/25	82/25	4.7 nF	100/10	120/10	4.7 nF	
9	82/25	82/25	3.3 nF	100/16	100/16	3.3 nF	
12	82/25	82/25	2.2 nF .	100/16	100/16	2.2 nF	
15	82/25	82/25	1.5 nF	68/20	100/20	1.5 nF	
24	82/50	120/50	1 nF	10/35	15/35	220 pF	
28	82/50	120/50	820 pF	10/35	15/35	220 pF	

FIGURE 4. Output Capacitor and Feedforward Capacitor Selection Table


INPUT VOLTAGE (V)

MAXIMUM

E • T (V • μs)

#### LM2594 Series Buck Regulator Design Procedure

INDUCTOR VALUE SELECTION GUIDES (For Continuous Mode Operation)









FIGURE 7. LM2594-12








FIGURE 8. LM2594-ADJ

LM2594

#### LM2594 Series Buck Regulator Design Procedure (Continued)

	Inductance	Current	Sch	nott i	Re	nco	Pulse Er	ngineering	Collcraft
	(μH) (A)		Through Hole	Surface Mount	Through Hole	Surface Mount	Through Hole	Surface Mount	Surface Mount
L1	220	0.18	67143910	67144280	RL-5470-3	RL1500-220	PE-53801	PE-53801-S	DO1608-224
L2	150	0.21	67143920	67144290	RL-5470-4	RL1500-150	PE-53802	PE-53802-S	DO1608-154
L3	100	0.26	67143930	67144300	RL-5470-5	RL1500-100	PE-53803	PE-53803-S	DO1608-104
L4	68	0.32	67143940	67144310	RL-1284-68	RL1500-68	PE-53804	PE-53804-S	DO1608-68
L5	47	0.37	67148310	67148420	RL-1284-47	RL1500-47	PE-53805	PE-53805-S	DO1608-473
L6	33	0.44	67148320	67148430	RL-1284-33	RL1500-33	PE-53806	PE-53806-S	DO1608-333
L7	22	0.60	67148330	67148440	RL-1284-22	RL1500-22	PE-53807	PE-53807-S	DO1608-223
L8	330	0.26	67143950	67144320	RL-5470-2	RL1500-330	PE-53808	PE-53808-S	DO3308-334
L9	220	0.32	67143960	67144330	RL-5470-3	RL1500-220	PE-53809	PE-53809-S	DO3308-224
L10	150	0.39	67143970	67144340	RL-5470-4	RL1500-150	PE-53810	PE-53810-S	DO3308-154
L11	100	0.48	67143980	67144350	RL-5470-5	RL1500-100	PE-53811	PE-53811-S	DO3308-104
L12	68	0.58	67143990	67144360	RL-5470-6	RL1500-68	PE-53812	PE-53812-S	DO1608-683
L13	47	0.70	67144000	67144380	RL-5470-7	RL1500-47	PE-53813	PE-53813-S	DO3308-473
L14	33	0.83	67148340	67148450	RL-1284-33	RL1500-33	PE-53814	PE-53814-S	DO1608-333
L15	22	0.99	67148350	67148460	RL-1284-22	RL1500-22	PE-53815	PE-53815-S	DO1608-223
L16	15	1.24	67148360	67148470	RL-1284-15	RL1500-15	PE-53816	PE-53816-S	DO1608-153
L17	330	0.42	67144030	67144410	RL-5471-1	RL1500-330	PE-53817	PE-53817-S	DO3316-334
L18	220	0.55	67144040	67144420	RL-5471-2	RL1500-220	PE-53818	PE-53818-S	DO3316-224
L19	150	0.66	67144050	67144430	RL-5471-3	RL1500-150	PE-53819	PE-53819-S	DO3316-154
L20	100	0.82	67144060	67144440	RL-5471-4	RL1500-100	PE-53820	PE-53820-S	DO3316-104
L21	68	0.99	67144070	67144450	RL-5471-5	RL1500-68	PE-53821	PE-53821-S	DDO3316-683
L26	330	0.80	67144100	67144480	RL-5471-1		PE-53826	PE-53826-S	
L27	220	1.00	67144110	67144490	RL-5471-2	-	PE-53827	PE-53827-S	

FIGURE 9. Inductor Manufacturers Part Numbers

Collcraft Inc.	Phone	(800) 322-2645	
	FAX	(708) 639-1469	
Collcraft Inc., Europe	Phone	+ 11 1236 730 595	
	FAX	+44 1236 730 627	
Pulse Engineering Inc.	Phone	(619) 674-8100	
•	FAX	(619) 674-8262	
Puise Engineering Inc., Europe	Phone	+ 353 93 24 107	
	FAX	+ 353 93 24 459	
Renco Electronics Inc.	Phone	(800) 645-5828	
	FAX	(516) 586-5562	
Schott Corp.	Phone	(612) 475-1173	
	FAX	(612) 475-1786	

FIGURE 10. Inductor Manufacturers Phone Numbers

Nichicon Corp.	Phone	(708) 843-7500	
	FAX	(708) 843-2798	
Panasonic	Phone	(714) 373-7857	
	FAX	(714) 373-7102	
AVX Corp.	Phone	(803) 448-9411	
	FAX	(803) 448-1943	
Sprague/Vishay	Phone	(207) 324-7223	
	FAX	(207) 324-4140	

FIGURE 11. Capacitor Manufacturers Phone Numbers

### LM2594

#### LM2594 Series Buck Regulator Design Procedure (Continued)

	1A Diodes					
VB	Surface Mount		Through Hole			
	Schottky	Ultra Fast Recovery	Schottky	Ultra Fast Recovery		
20V		All of these diodes are	1N5817	All of these diodes are rated to at least 50V.		
			SR102			
	MBRS130	rated to at	1N5818			
30V		least 50V.	SR103			
			11DQ03			
	MBRS140 MUF	MURS120	1N5819	MUR120		
40V	10BQ040	10BF10	SR104	HER101		
	10MQ040		11DQ04	11DF1		
50V	MBRS160		SR105			
or	10BQ050		MBR150			
more	10MQ060		11DQ05			

**FIGURE 12. Diode Selection Table** 

#### **Application Information**

#### **PIN FUNCTIONS**

+ VIN-This is the positive input supply for the IC switching regulator. A suitable input bypass capacitor must be present at this pin to minimize voltage transients and to supply the switching currents needed by the regulator.

#### Ground-Circuit ground.

Output-Internal switch. The voltage at this pin switches between (+V<sub>IN</sub> - V<sub>SAT</sub>) and approximately -0.5V, with a duty cycle of V<sub>OUT</sub>/V<sub>IN</sub>. To minimize coupling to sensitive circuitry, the PC board copper area connected to this pin should be kept to a minimum.

Feedback-Senses the regulated output voltage to complete the feedback loop.

ON/OFF-Allows the switching regulator circuit to be shut down using logic level signals thus dropping the total input supply current to approximately 80 µA. Pulling this pin below a threshold voltage of approximately 1.3V turns the regulator on, and pulling this pin above 1.3V (up to a maximum of 25V) shuts the regulator down. If this shutdown feature is not needed, the ON/OFF pin can be wired to the ground pin or it can be left open, in either case the regulator will be in the ON condition.

#### **EXTERNAL COMPONENTS**

CIN-A low ESR aluminum or tantalum bypass capacitor is needed between the input pin and ground pin. It must be located near the regulator using short leads. This capacitor prevents large voltage transients from appearing at the input, and provides the instantaneous current needed each time the switch turns on.

The important parameters for the Input capacitor are the voltage rating and the RMS current rating. Because of the relatively high RMS currents flowing in a buck regulator's input capacitor, this capacitor should be chosen for its RMS current rating rather than its capacitance or voltage ratings. although the capacitance value and voltage rating are directly related to the RMS current rating.

The RMS current rating of a capacitor could be viewed as a capacitor's power rating. The RMS current flowing through the capacitors internal ESR produces power which causes the internal temperature of the capacitor to rise. The RMS current rating of a capacitor is determined by the amount of current required to raise the internal temperature approximately 10°C above an ambient temperature of 105°C. The ability of the capacitor to dissipate this heat to the surrounding air will determine the amount of current the capacitor can safely sustain. Capacitors that are physically large and have a large surface area will typically have higher RMS current ratings. For a given capacitor value, a higher voltage electrolytic capacitor will be physically larger than a lower voltage capacitor, and thus be able to dissipate more heat to the surrounding air, and therefore will have a higher RMS current rating.

The consequences of operating an electrolytic capacitor above the RMS current rating is a shortened operating life. The higher temperature speeds up the evaporation of the capacitor's electrolyte, resulting in eventual failure.


Selecting an input capacitor requires consulting the manufacturers data sheet for maximum allowable RMS ripple current. For a maximum ambient temperature of 40°C, a general guideline would be to select a capacitor with a ripple current rating of approximately 50% of the DC load current. For ambient temperatures up to 70°C, a current rating of 75% of the DC load current would be a good choice for a conservative design. The capacitor voltage rating must be at least 1.25 times greater than the maximum input voltage, and often a much higher voltage capacitor is needed to satisfy the RMS current requirements.

A graph shown in Figure 13 shows the relationship between an electrolytic capacitor value, its voltage rating, and the RMS current it is rated for. These curves were obtained from the Nichicon "PL" series of low ESR, high reliability electrolytic capacitors designed for switching regulator applications. Other capacitor manufacturers offer similar types of capacitors, but always check the capacitor data sheet.

"Standard" electrolytic capacitors typically have much higher ESR numbers, lower RMS current ratings and typically have a shorter operating lifetime.

Because of their small size and excellent performance, surface mount solid tantalum capacitors are often used for input bypassing, but several precautions must be observed. A small percentage of solid tantalum capacitors can short if the inrush current rating is exceeded. This can happen at turn on when the input voltage is suddenly applied, and of course, higher input voltages produce higher inrush currents. Several capacitor manufacturers do a 100% surge current testing on their products to minimize this potential problem. If high turn on currents are expected, it may be necessary to limit this current by adding either some resistance or inductance before the tantalum capacitor, or select a higher voltage capacitor. As with aluminum electrolytic capacitors, the RMS ripple current rating must be sized to the load current.

LM259/



#### **OUTPUT CAPACITOR**

C<sub>OUT</sub>—An output capacitor is required to filter the output and provide regulator loop stability. Low impedance or low ESR Electrolytic or solid tantalum capacitors designed for switching regulator applications must be used. When selecting an output capacitor, the important capacitor parameters are; the 100 kHz Equivalent Series Resistance (ESR), the RMS ripple current rating, voltage rating, and capacitance value. For the output capacitor, the ESR value is the most important parameter.

The output capacitor requires an ESR value that has an upper and lower limit. For low output ripple voltage, a low ESR value is needed. This value is determined by the maximum allowable output ripple voltage, typically 1% to 2% of the output voltage. But if the selected capacitor's ESR is extremely low, there is a possibility of an unstable feedback loop, resulting in an oscillation at the output. Using the capacitors listed in the tables, or similar types, will provide design solutions under all conditions.


If very low output ripple voltage (less than 15 mV) is required, refer to the section on Output Voltage Ripple and Transients for a post ripple filter.

An aluminum electrolytic capacitor's ESR value is related to the capacitance value and its voltage rating. In most cases, Higher voltage electrolytic capacitors have lower ESR values (see *Figure 14*). Often, capacitors with much higher voltage ratings may be needed to provide the low ESR values required for low output ripple voltage.

The output capacitor for many different switcher designs often can be satisfied with only three or four different capacitor values and several different voltage ratings. See the quick design component selection tables in *Figures 3* and *4* for typical capacitor values, voltage ratings, and manufacturers capacitor types.

Electrolytic capacitors are not recommended for temperatures below  $-25^{\circ}$ C. The ESR rises dramatically at cold temperatures and typically rises 3X @  $-25^{\circ}$ C and as much as 10X at  $-40^{\circ}$ C. See curve shown in *Figure 15*.

Solid tantalum capacitors have a much better ESR spec for cold temperatures and are recommended for temperatures below  $-25^{\circ}$ C.




TL/H/12439-29

FIGURE 14. Capacitor ESR vs Capacitor Voltage Rating (Typical Low ESR Electrolytic Capacitor)

#### CATCH DIODE

Buck regulators require a diode to provide a return path for the inductor current when the switch turns off. This must be a fast diode and must be located close to the LM2594 using short leads and short printed circuit traces.

Because of their very fast switching speed and low forward voltage drop, Schottky diodes provide the best performance, especially in low output voltage applications (5V and lower). Ultra-fast recovery, or High-Efficiency rectifiers are also a good choice, but some types with an abrupt turnoff characteristic may cause instability or EMI problems. Ultra-fast recovery diodes typically have reverse recovery times of 50 ns or less. Rectifiers such as the 1N4001 series are much too slow and should not be used.



TI /H/12439-30

#### FIGURE 15. Capacitor ESR Change vs Temperature

#### INDUCTOR SELECTION


All switching regulators have two basic modes of operation; continuous and discontinuous. The difference between the two types relates to the inductor current, whether it is flowing continuously, or if it drops to zero for a period of time in the normal switching cycle. Each mode has distinctively different operating characteristics, which can affect the regulators performance and requirements. Most switcher designs will operate in the discontinuous mode when the load current is low.


The LM2594 (or any of the Simple Switcher family) can be used for both continuous or discontinuous modes of operation.

#### Application Information (Continued)

In many cases the preferred mode of operation is the continuous mode. It offers greater output power, lower peak switch, inductor and diode currents, and can have lower output ripple voltage. But it does require larger inductor values to keep the inductor current flowing continuously, especially at low output load currents and/or high input voltages.

To simplify the inductor selection process, an inductor selection guide (nomograph) was designed (see *Figures 5* through  $\theta$ ). This guide assumes that the regulator is operating in the continuous mode, and selects an inductor that will allow a peak-to-peak inductor ripple current to be a certain percentage of the maximum design load current. This peak-to-peak inductor ripple current ge is not fixed, but is allowed to change as different design load currents are selected. (See *Figure 16*.)





By allowing the percentage of inductor ripple current to increase for low load currents, the inductor value and size can be kept relatively low.

When operating in the continuous mode, the inductor current waveform ranges from a triangular to a sawtooth type of waveform (depending on the input voltage), with the average value of this current waveform equal to the DC output load current.

Inductors are available in different styles such as pot core, toroid, E-core, bobbin core, etc., as well as different core materials, such as ferrites and powdered iron. The least expensive, the bobbin, rod or stick core, consists of wire wrapped on a ferrite bobbin. This type of construction makes for a inexpensive inductor, but since the magnetic flux is not completely contained within the core, it generates more Electro-Magnetic Interference (EMI). This magnetic flux can induce voltages into nearby printed circuit traces, thus causing problems with both the switching regulator operation and nearby sensitive circuitry, and can give incorrect scope readings because of induced voltages in the scope probe. Also see section on Open Core Inductors.

The inductors listed in the selection chart include ferrite E-core construction for Schott, ferrite bobbin core for Renco and Coilcraft, and powdered iron toroid for Pulse Engineering. Exceeding an inductor's maximum current rating may cause the inductor to overheat because of the copper wire losses, or the core may saturate. If the inductor begins to saturate, the inductance decreases rapidly and the inductor begins to look mainly resistive (the DC resistance of the winding). This can cause the switch current to rise very rapidly and force the switch into a cycle-by-cycle current limit, thus reducing the DC output load current. This can also result in overheating of the inductor and/or the LM2594. Different inductor types have different saturation characteristics, and this should be kept in mind when selecting an inductor.

The inductor manufacturers data sheets include current and energy limits to avoid inductor saturation.

#### **DISCONTINUOUS MODE OPERATION**

The selection guide chooses inductor values suitable for continuous mode operation, but for low current applications and/or high input voltages, a discontinuous mode design may be a better choice. It would use an inductor that would be physically smaller, and would need only one half to one third the inductance value needed for a continuous mode design. The peak switch and inductor currents will be higher in a discontinuous design, but at these low load currents (200 mA and below), the maximum switch current will still be less than the switch current limit.

Discontinuous operation can have voltage waveforms that are considerable different than a continuous design. The output pin (switch) waveform can have some damped sinusoidal ringing present. (See photo titled; Discontinuous Mode Switching Waveforms) This ringing is normal for discontinuous operation, and is not caused by feedback loop instabilities. In discontinuous operation, there is a period of time where neither the switch or the diode are conducting, and the inductor current has dropped to zero. During this time, a small amount of energy can circulate between the inductor and the switch/diode parasitic capacitance causing this characteristic ringing. Normally this ringing is not a problem, unless the amplitude becomes great enough to exceed the input voltage, and even then, there is very little energy present to cause damage.

Different inductor types and/or core materials produce different amounts of this characteristic ringing. Ferrite core inductors have very little core loss and therefore produce the most ringing. The higher core loss of powdered iron inductors produce less ringing. If desired, a series RC could be placed in parallel with the inductor to dampen the ringing. The computer aided design software *Switchers Made Simple* (version 4.1) will provide all component values for continuous and discontinuous modes of operation.




FIGURE 17. Post Ripple Filter Waveform

## Application Information (Continued) OUTPUT VOLTAGE RIPPLE AND TRANSIENTS

The output voltage of a switching power supply operating in the continuous mode will contain a sawtooth ripple voltage at the switcher frequency, and may also contain short voltage spikes at the peaks of the sawtooth waveform.


The output ripple voltage is a function of the inductor sawtooth ripple current and the ESR of the output capacitor. A typical output ripple voltage can range from approximately 0.5% to 3% of the output voltage. To obtain low ripple voltage, the ESR of the output capacitor must be low, however, caution must be exercised when using extremely low ESR capacitors because they can affect the loop stability, resulting in oscillation problems. If very low output ripple voltage is needed (less than 15 mV), a post ripple filter is recommended. (See Figure 2.) The inductance required is typically between 1 µH and 5 µH, with low DC resistance, to maintain good load regulation. A low ESR output filter capacitor is also required to assure good dynamic load response and ripple reduction. The ESR of this capacitor may be as low as desired, because it is out of the regulator feedback loop. The photo shown in Figure 17 shows a typical output ripple voltage, with and without a post ripple filter.

When observing output ripple with a scope, it is essential that a short, low inductance scope probe ground connection be used. Most scope probe manufacturers provide a special probe terminator which is soldered onto the regulator board, preferable at the output capacitor. This provides a very short scope ground thus eliminating the problems associated with the 3 inch ground lead normally provided with the probe, and provides a much cleaner and more accurate picture of the ripple voltage waveform.

The voltage spikes are caused by the fast switching action of the output switch and the diode, and the parasitic inductance of the output filter capacitor, and its associated wiring. To minimize these voltage spikes, the output capacitor should be designed for switching regulator applications, and the lead lengths must be kept very short. Wiring inductance, stray capacitance, as well as the scope probe used to evaluate these transients, all contribute to the amplitude of these spikes.

When a switching regulator is operating in the continuous mode, the inductor current waveform ranges from a triangular to a sawtooth type of waveform (depending on the input voltage). For a given input and output voltage, the peak-topeak amplitude of this inductor current waveform remains constant. As the load current increases or decreases, the entire sawtooth current waveform also rises and falls. The average value (or the center) of this current waveform is equal to the DC load current.

If the load current drops to a low enough level, the bottom of the sawtooth current waveform will reach zero, and the switcher will smoothly change from a continuous to a discontinuous mode of operation. Most switcher designs (irregardless how large the inductor value is) will be forced to run discontinuous if the output is lightly loaded. This is a perfectly acceptable mode of operation.



In a switching regulator design, knowing the value of the peak-to-peak inductor ripple current (AlIND) can be useful for determining a number of other circuit parameters. Parameters such as, peak inductor or peak switch current, minimum load current before the circuit becomes discontinuous, output ripple voltage and output capacitor ESR can all be calculated from the peak-to-peak  $\Delta I_{IND}$ . When the inductor nomographs shown in Figures 5 through 8 are used to select an inductor value, the peak-to-peak inductor ripple current can immediately be determined. The curve shown in Figure 18 shows the range of  $(\Delta I_{IND})$  that can be expected for different load currents. The curve also shows how the peak-to-peak inductor ripple current (ΔIIND) changes as you go from the lower border to the upper border (for a given load current) within an inductance region. The upper border represents a higher input voltage, while the lower border represents a lower input voltage (see Inductor Selection Guides).

These curves are only correct for continuous mode operation, and only if the inductor selection guides are used to select the inductor value

Consider the following example:

 $V_{OUT} = 5V$ , maximum load current of 300 mA

 $V_{IN} = 15V$ , nominal, varying between 11V and 20V.

The selection guide in *Figure 6* shows that the vertical line for a 0.3A load current, and the horizontal line for the 15V input voltage intersect approximately midway between the upper and lower borders of the 150  $\mu$ H inductance region. A 150  $\mu$ H inductor will allow a peak-to-peak inductor current ( $\Delta I_{IND}$ ) to flow that will be a percentage of the maximum load current. Referring to *Figure 18*, follow the 0.3A line approximately midway into the inductance region, and read the peak-to-peak inductor ripple current ( $\Delta I_{IND}$ ) on the left hand axis (approximately 150 mA p-p).

As the input voltage increases to 20V, it approaches the upper border of the inductance region, and the inductor ripple current increases. Referring to the curve in *Figure 18*, it can be seen that for a load current of 0.3A, the peak-to-peak inductor ripple current ( $\Delta I_{IND}$ ) is 150 mA with 15V in, and can range from 175 mA at the upper border (20V in) to 120 mA at the lower border (11V in).

Once the AliND value is known, the following formulas can be used to calculate additional information about the switching regulator circuit.

1. Peak Inductor or peak switch current

$$= \left(\mathsf{I}_{\mathsf{LOAD}} + \frac{\Delta \mathsf{I}_{\mathsf{IND}}}{2}\right) = \left(0.3\mathsf{A} + \frac{0.150}{2}\right) = 0.375\mathsf{A}$$

2. Minimum load current before the circuit becomes discontinuous

$$=\frac{\Delta I_{\rm IND}}{2}=\frac{0.150}{2}=0.075A$$

3. Output Ripple Voltage =  $(\Delta I_{IND}) \times (ESR \text{ of } C_{OUT})$  $= 0.150A \times 0.240\Omega = 36 \text{ mV p-p}$ 

4. ESR of C<sub>OUT</sub> =  $\frac{\text{Output Ripple Voltage }(\Delta V_{OUT})}{1}$  $\Delta I_{IND}$ 

## $=\frac{0.036V}{0.1500}=0.240\Omega$

#### **OPEN CORE INDUCTORS**

Another possible source of increased output ripple voltage or unstable operation is from an open core inductor. Ferrite bobbin or stick inductors have magnetic lines of flux flowing through the air from one end of the bobbin to the other end. These magnetic lines of flux will induce a voltage into any wire or PC board copper trace that comes within the inductor's magnetic field. The strength of the magnetic field, the orientation and location of the PC copper trace to the magnetic field, and the distance between the copper trace and the inductor, determine the amount of voltage generated in the copper trace. Another way of looking at this inductive coupling is to consider the PC board copper trace as one turn of a transformer (secondary) with the inductor winding as the primary. Many millivolts can be generated in a copper trace located near an open core inductor which can cause stability problems or high output ripple voltage problems.

If unstable operation is seen, and an open core inductor is used, it's possible that the location of the inductor with respect to other PC traces may be the problem. To determine if this is the problem, temporarily raise the inductor away from the board by several inches and then check circuit operation. If the circuit now operates correctly, then the magnetic flux from the open core inductor is causing the problem. Substituting a closed core inductor such as a torroid or E-core will correct the problem, or re-arranging the PC layout may be necessary. Magnetic flux cutting the IC device ground trace, feedback trace, or the positive or negative traces of the output capacitor should be minimized.

Sometimes, locating a trace directly beneath a bobbin inductor will provide good results, provided it is exactly in the center of the inductor (because the induced voltages cancel themselves out), but if it is off center one direction or the other, then problems could arise. If flux problems are present, even the direction of the inductor winding can make a difference in some circuits.


This discussion on open core inductors is not to frighten the user, but to alert the user on what kind of problems to watch out for when using them. Open core bobbin or "stick" inductors are an inexpensive, simple way of making a compact efficient inductor, and they are used by the millions in many different applications.

#### THERMAL CONSIDERATIONS

The LM2594 is available in two packages, an 8-pin through hole DIP (N) and an 8-pin surface mount SO-8 (M). Both packages are molded plastic with a copper lead frame. When the package is soldered to the PC board, the copper and the board are the heat sink for the LM2594 and the other heat producing components.

For best thermal performance, wide copper traces should be used and all ground and unused pins should be soldered to generous amounts of printed circuit board copper, such as a ground plane (one exception to this is the output (switch) pin, which should not have large areas of copper). Large areas of copper provide the best transfer of heat (lower thermal resistance) to the surrounding air, and even double-sided or multilayer boards provide a better heat path to the surrounding air. Unless power levels are small, sockets are not recommended because of the added thermal resistance it adds and the resultant higher junction temperatures.


Package thermal resistance and junction temperature rise numbers are all approximate, and there are many factors that will affect the junction temperature. Some of these factors include board size, shape, thickness, position, location, and even board temperature. Other factors are, trace width, printed circuit copper area, copper thickness, single- or double-sided, multilayer board, and the amount of solder on the board. The effectiveness of the PC board to dissipate heat also depends on the size, quantity and spacing of other components on the board. Furthermore, some of these components such as the catch diode will add heat to the PC board and the heat can vary as the input voltage changes. For the inductor, depending on the physical size, type of core material and the DC resistance, it could either act as a heat sink taking heat away from the board, or it could add heat to the board.



Circ	uit Data for Temperature Rise Curve (DIP-8)
Capacitors	Through hole electrolytic
Inductor	Through hole, Schott, 100 μH
Diode	Through hole, 1A 40V, Schottky
PC board	4 square inches single sided 2 oz. copper (0.0028")

FIGURE 19. Junction Temperature Rise, DIP-8





Circuit D	ata for Temperature Rise Curve (Surface Mount)		
Capacitors Surface mount tantalum, molded "D" size			
Inductor	Surface mount, Coilcraft DO33, 100 µH		
Diode	Surface mount, 1A 40V, Schottky		
PC board	4 square inches single sided 2 oz. copper (0.0028")		

#### FIGURE 20. Junction Temperature Rise, SO-8

The curves shown in *Figures 19* and *20* show the LM2594 junction temperature rise above ambient temperature with a 500 mA load for various input and output voltages. This data was taken with the circuit operating as a buck switcher with all components mounted on a PC board to simulate the junction temperature under actual operating conditions. This curve is typical, and can be used for a quick check on the maximum junction temperature for various conditions, but keep in mind that there are many factors that can affect the junction temperature.





FIGURE 21. Delayed Startup



#### DELAYED STARTUP

The circuit in *Figure 21* uses the the  $\overline{ON}/OFF$  pin to provide a time delay between the time the input voltage is applied and the time the output voltage comes up (only the circuitry pertaining to the delayed start up is shown). As the input voltage rises, the charging of capacitor C1 pulls the  $\overline{ON}/OFF$  pin high, keeping the regulator off. Once the input voltage reaches its final value and the capacitor stops charging, and resistor R<sub>2</sub> pulls the  $\overline{ON}/OFF$  pin low, thus allowing the circuit to start switching. Resistor R<sub>1</sub> is included to limit the maximum voltage applied to the  $\overline{ON}/OFF$  pin (maximum of 25V), reduces power supply noise sensitivity, and also limits the capacitor, C1, discharge current. When high input ripple voltage exists, avoid long delay time, because this ripple can be coupled into the  $\overline{ON}/OFF$  pin and cause problems.


This delayed startup feature is useful in situations where the input power source is limited in the amount of current it can deliver. It allows the input voltage to rise to a higher voltage before the regulator starts operating. Buck regulators require less input current at higher input voltages.


#### UNDERVOLTAGE LOCKOUT

Some applications require the regulator to remain off until the input voltage reaches a predetermined voltage. An undervoltage lockout feature applied to a buck regulator is shown in *Figure 22*, while *Figures 23* and *24* applies the same feature to an inverting circuit. The circuit in *Figure 23* features a constant threshold voltage for turn on and turn off (zener voltage plus approximately one volt). If hysteresis is needed, the circuit in *Figure 24* has a turn ON voltage which is different than the turn OFF voltage. The amount of hysteresis is approximately equal to the value of the output voltage. If zener voltages greater than 25V are used, an additional 47 k $\Omega$  resistor is needed from the ON/OFF pin to the ground pin to stay within the 25V maximum limit of the ON/OFF pin.


#### INVERTING REGULATOR

The circuit in *Figure 25* converts a positive input voltage to a negative output voltage with a common ground. The circuit operates by bootstrapping the regulators ground pin to the negative output voltage, then grounding the feedback pin, the regulator senses the inverted output voltage and regulates it.





#### FIGURE 24. Undervoltage Lockout with Hysteresis for Inverting Regulator




#### FIGURE 25. Inverting -5V Regulator with Delayed Startup

This example uses the LM2594-5 to generate a -5V output, but other output voltages are possible by selecting other output voltage versions, including the adjustable version. Since this regulator topology can produce an output voltage that is either greater than or less than the input voltage, the maximum output current greatly depends on both the input and output voltage. The curve shown in *Figure 26* provides a guide as to the amount of output voltage conditions.

The maximum voltage appearing across the regulator is the absolute sum of the input and output voltage, and this must be limited to a maximum of 40V. For example, when converting +20V to -12V, the regulator would see 32V between the input pin and ground pin. The LM2594 has a maximum input voltage spec of 40V.

Additional diodes are required in this regulator configuration. Diode D1 is used to isolate input voltage ripple or noise from coupling through the  $C_{\rm IN}$  capacitor to the output, under light or no load conditions. Also, this diode isolation changes the topology to closley resemble a buck configuration thus providing good closed loop stability. A Schottky diode is recommended for low input voltages, (because of its lower voltage drop) but for higher input voltages, a fast recovery diode could be used.

Without diode D3, when the input voltage is first applied, the charging current of  $C_{IN}$  can pull the output positive by several volts for a short period of time. Adding D3 prevents the output from going positive by more than a diode voltage.



#### TL/H/12439-41

#### FIGURE 26. Inverting Regulator Typical Load Current

Because of differences in the operation of the inverting regulator, the standard design procedure is not used to select the inductor value. In the majority of designs, a 100  $\mu$ H, 1A inductor is the best choice. Capacitor selection can also be narrowed down to just a few values. Using the values shown in *Figure 25* will provide good results in the majority of inverting designs.

This type of inverting regulator can require relatively large amounts of input current when starting up, even with light loads. Input currents as high as the LM2594 current limit (approx 0.8A) are needed for at least 2 ms or more, until the output reaches its nominal output voltage. The actual time depends on the output voltage and the size of the output capacitor. Input power sources that are current limited or \_M2594

sources that can not deliver these currents without getting loaded down, may not work correctly. Because of the relatively high startup currents required by the inverting topology, the delayed startup feature (C1, R<sub>1</sub> and R<sub>2</sub>) shown in *Figure 25* is recommended. By delaying the regulator startup, the input capacitor is allowed to charge up to a higher voltage before the switcher begins operating. A portion of the high input current needed for startup is now supplied by the input capacitor (C<sub>IN</sub>). For severe start up conditions, the input capacitor can be made much larger than normal.

#### INVERTING REGULATOR SHUTDOWN METHODS

To use the  $\overline{\text{ON}}/\text{OFF}$  pin in a standard buck configuration is simple, pull it below 1.3V (@25°C, referenced to ground) to turn regulator ON, pull it above 1.3V to shut the regulator OFF. With the inverting configuration, some level shifting is required, because the ground pin of the regulator is no longer at ground, but is now setting at the negative output voltage level. Two different shutdown methods for inverting regulators are shown in *Figures 27* and *28*.

TL/H/12439-42

TL/H/12439-43




FIGURE 27. Inverting Regulator Ground Referenced Shutdown





FIGURE 28. Inverting Regulator Ground Referenced Shutdown using Opto Device

7-156



National Semiconductor

## LM3420-4.2, -8.4, -12.6, -16.8 Lithium-Ion Battery Charge Controller

#### **General Description**

The LM3420 series of controllers are monolithic integrated circuits designed for charging and end-of-charge control for Lithium-Ion rechargeable batteries. The LM3420 is available in four fixed voltage versions for one through four cell charger applications (4.2V, 8.4V, 12.6V and 16.8V respectively).

Included in a very small package is an (internally compensated) op amp, a bandgap reference, an NPN output transistor, and voltage setting resistors. The amplifier's inverting input is externally accessible for loop frequency compensation. The output is an open-emitter NPN transistor capable of driving up to 15 mA of output current into external circuity.


A trimmed precision bandgap reference utilizes temperature drift curvature correction for excellent voltage stability over the operating temperature range. Available with an initial tolerance of 0.5% for the A grade version, and 1% for the standard version, the LM3420 allows for precision end-ofcharge control for Lithium-lon rechargeable batteries. The LM3420 is available in a sub-miniature 5-lead SOT23-5 surface mount package thus allowing very compact designs.

#### **Features**

- Voltage options for charging 1, 2, 3 or 4 cells
- Tiny SOT23-5 package
- Precision (0.5%) end-of-charge control
- Drive capability for external power stage
- Low quiescent current, 85 μA (typ.)

#### Applications

- Lithium-Ion battery charging
- Suitable for linear and switching regulator charger designs



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage V(IN)	20V
Output Current	20 mA
Junction Temperature	150°C
Storage Temperature	-65°C to +150°C
Lead Temperature	
Vapor Phase (60 seconds)	+215°C
Infrared (15 seconds)	+220°C
Power Dissipation ( $T_A = 25^{\circ}C$ ) (Note 2)	300 mW

ESD Susceptibility (Note 3) Human Body Model

1500V

LM3420

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for methods on soldering surfacemount devices.

#### Operating Ratings (Notes 1 and 2)

Ambient Temperature Range Junction Temperature Range Output Current  $-40^{\circ}C \le T_A \le +85^{\circ}C$  $-40^{\circ}C \le T_J \le +125^{\circ}C$ 15 mA

## LM3420-4.2 Electrical Characteristics

Specifications with standard type face are for  $T_J = 25^{\circ}$ C, and those with **boldface type** apply over **full Operating Temperature Range**. Unless otherwise specified, V(IN) = V<sub>REG</sub>, V<sub>OUT</sub> = 1.5V.

Symbol	Parameter	Conditions	Typical (Note 4)	LM3420A-4.2 Limit (Note 5)	LM3420-4.2 Limit (Note 5)	Units (Limits)
V <sub>REG</sub>	Regulation Voltage	I <sub>OUT</sub> ≔ 1 mA	4.2	4.221/ <b>4.242</b> 4.179/ <b>4.158</b>	4.242/ <b>4.284</b> 4.158/ <b>4.116</b>	V V(max) V(min)
	Regulation Voltage Tolerance	I <sub>OUT</sub> = 1 mA		±0.5/± <b>1</b>	±1/± <b>2</b>	%(max)
lq	Quiescent Current	I <sub>OUT</sub> = 1 mA	85	110/ <b>115</b>	125/ <b>150</b>	μΑ μA(max)
G <sub>m</sub>	Transconductance ΔΙ <sub>ΟUT</sub> /ΔV <sub>REG</sub>	$20 \ \mu A \le I_{OUT} \le 1 \ mA$ $V_{OUT} = 2V$	3.3	1.3/ <b>0.75</b>	1.0/ <b>0.50</b>	mA/mV mA/mV(min)
		$1 \text{ mA} \le I_{OUT} \le 15 \text{ mA}$ V <sub>OUT</sub> = 2V	6.0	3.0/ <b>1.5</b>	2.5/ <b>1.4</b>	mA/mV mA/mV(min)
A <sub>V</sub>	Voltage Gain ΔV <sub>OUT</sub> /ΔV <sub>REG</sub>	$1V \le V_{OUT} \le V_{REG} - 1.2V (-1.3)$ R <sub>L</sub> = 200 $\Omega$ (Note 6)	1000	550/ <b>250</b>	450/ <b>200</b>	V/V V/V(min)
			3500	1500/ <b>900</b>	1000/ <b>700</b>	V/V V/V(min)
V <sub>SAT</sub>	Output Saturation (Note 7)	$V(IN) = V_{REG} + 100 \text{ mV}$ I <sub>OUT</sub> = 15 mA	1.0	1.2/ <b>1.3</b>	1.2/ <b>1.3</b>	V V(max)
١Ľ	Output Leakage Current	$V(IN) = V_{REG} - 100 \text{ mV}$ $V_{OUT} = 0V$	0.1	0.5/ <b>1.0</b>	0.5/ <b>1.0</b>	μΑ μA(max)
R <sub>f</sub>	Internal Feedback Resistor (Note 8)		75	94 56	94 56	kΩ kΩ(max) kΩ(min)
En	Output Noise Voltage	$I_{OUT} = 1 \text{ mA}, 10 \text{ Hz} \le f \le 10 \text{ kHz}$	70			μV <sub>RMS</sub>

# LM3420

### LM3420-8.4 Electrical Characteristics

Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface type** apply over **full Operating Temperature Range**. Unless otherwise specified, V(IN) = V<sub>REG</sub>, V<sub>OUT</sub> = 1.5V.

Symbol	Parameter	Conditions	Typical (Note 4)	LM3420A-8.4 Limit (Note 5)	LM3420-8.4 Limit (Note 5)	Units (Limits)
V <sub>REG</sub>	Regulation Voltage	I <sub>OUT</sub> = 1 mA	8.4	8.442/ <b>8.484</b> 8.358/ <b>8.316</b>	8.484/ <b>8.568</b> 8.316/ <b>8.232</b>	V V(max) V(min)
	Regulation Voltage Tolerance	I <sub>OUT</sub> = 1 mA		±0.5/±1	±1/± <b>2</b>	%(max)
lq	Quiescent Current	I <sub>OUT</sub> = 1 mA	85	110/ <b>115</b>	125/ <b>150</b>	μΑ μA(max)
Gm	Transconductance ΔI <sub>OUT</sub> /ΔV <sub>REG</sub>	$20 \ \mu A \le I_{OUT} \le 1 \ mA$ $V_{OUT} = 6V$	3.3	1.3/ <b>0.75</b>	1.0/ <b>0.50</b>	mA/mV mA/mV(min)
		1 mA $\leq$ I <sub>OUT</sub> $\leq$ 15 mA V <sub>OUT</sub> = 6V	6.0	3.0/ <b>1.5</b>	2.5/ <b>1.4</b>	mA/mV mA/mV(min)
Av	Voltage Gain ΔV <sub>OUT</sub> /ΔV <sub>REG</sub>	$1V \le V_{OUT} \le V_{REG} - 1.2V$ (-1.3) R <sub>L</sub> = 470 $\Omega$ (Note 6)	1000	550/ <b>250</b>	450/ <b>200</b>	V/V V/V(min)
			3500	1500/ <b>900</b>	1000/ <b>700</b>	V/V V/V(min)
VSAT	Output Saturation (Note 7)	$V(IN) = V_{REG} + 100 \text{ mV}$ $I_{OUT} = 15 \text{ mA}$	1.0	1.2/ <b>1.3</b>	1.2/ <b>1.3</b>	V V(max)
IL .	Output Leakage Current	$V(IN) = V_{REG} - 100 \text{ mV}$ $V_{OUT} = 0V$	0.1	0.5/ <b>1.0</b>	0.5/ <b>1.0</b>	μΑ μA(max)
R <sub>f</sub>	Internal Feedback Resistor (Note 8)	•	181	227 135	227 135	kΩ kΩ(max) kΩ(min)
En	Output Noise Voltage	$I_{OUT} = 1 \text{ mA}, 10 \text{ Hz} \le f \le 10 \text{ kHz}$	140			μV <sub>RMS</sub>

LM3420

### LM3420-12.6 Electrical Characteristics

Specifications with standard type face are for  $T_J = 25^{\circ}C$ , and those with **boldface type** apply over **full Operating Temperature Range**. Unless otherwise specified, V(IN) = V<sub>REG</sub>, V<sub>OUT</sub> = 1.5V.

Symbol	Parameter	Conditions	Typical (Note 4)	LM3420A-12.6 Limit (Note 5)	LM3420-12.6 Limit (Note 5)	Units (Limits)
V <sub>REG</sub>	Regulation Voltage	I <sub>OUT</sub> = 1 mA	12.6	12.663/ <b>12.726</b> 12.537/ <b>12.474</b>	12.726/ <b>12.852</b> 12.474/ <b>12.348</b>	V V(max) V(min)
	Regulation Voltage Tolerance	I <sub>OUT</sub> = 1 mA		±0.5/± <b>1</b>	±1/± <b>2</b>	%(max)
lq	Quiescent Current	I <sub>OUT</sub> = 1 mA	85	110/ <b>115</b>	125/ <b>150</b>	μΑ μA(max)
Gm	Transconductance ΔΙ <sub>ΟUT</sub> /ΔV <sub>REG</sub>	$20 \ \mu A \le I_{OUT} \le 1 \ mA$ $V_{OUT} = 10V$	3.3	1.3/ <b>0.75</b>	1.0/ <b>0.5</b>	mA/mV mA/mV(min)
		$1 \text{ mA} \le I_{OUT} \le 15 \text{ mA}$ V <sub>OUT</sub> = 10V	6.0	3.0/ <b>1.5</b>	2.5/ <b>1.4</b>	mA/mV mA/mV(min)
Av	Voltage Gain ΔV <sub>OUT</sub> /ΔV <sub>REG</sub>		1000	550/ <b>250</b>	450/ <b>200</b>	V/V V/V(min)
			3500	1500/ <b>900</b>	1000/ <b>700</b>	V/V V/V(min)
V <sub>SAT</sub>	Output Saturation (Note 7)	$V(IN) = V_{REG} + 100 \text{ mV}$ $I_{OUT} = 15 \text{ mA}$	1.0	1.2/ <b>1.3</b>	1.2/ <b>1.3</b>	V V(max)
IL	Output Leakage Current	V(IN) ≕ V <sub>REG</sub> −100 mV V <sub>OUT</sub> = 0V	0.1	0.5/ <b>1.0</b>	0.5/ <b>1.0</b>	μΑ μA(max)
R <sub>f</sub>	Internal Feedback Resistor (Note 8)		287	359 215	359 215	kΩ kΩ(max) kΩ(min)
En	Output Noise Voltage	$I_{OUT} = 1 \text{ mA}, 10 \text{ Hz} \le f \le 10 \text{ kHz}$	210			μV <sub>RMS</sub>

7

# M3420

#### **Electrical Characteristics**

Specifications with standard type face are for  $T_J = 25^{\circ}$ C, and those with **boldface type** apply over **full Operating Tem**perature Range. Unless otherwise specified, V(IN) = V<sub>REG</sub>, V<sub>OUT</sub> = 1.5V.

Symbol	Parameter	Conditions	Typical (Note 4)	LM3420A-16.8 Limit (Note 5)	LM3420-16.8 Limit (Note 5)	Units (Limits)
V <sub>REG</sub>	Regulation Voltage	I <sub>OUT</sub> = 1 mA	16.8	16.884/ <b>16.968</b> 16.716/ <b>16.632</b>		V V(max) V(min)
	Regulation Voltage Tolerance	I <sub>OUT</sub> = 1 mA		±0.5/± <b>1</b>	±1/± <b>2</b>	%(max)
lq	Quiescent Current	I <sub>OUT</sub> = 1 mA	85	110/ <b>115</b>	125/ <b>150</b>	μΑ μA(max)
Gm	Transconductance $\Delta I_{OUT} / \Delta V_{REG}$	$20 \ \mu A \le I_{OUT} \le 1 \ mA$ $V_{OUT} = 15V$	3.3	0.8/ <b>0.4</b>	0.7/ <b>0.35</b>	mA/mV mA/mV(min)
		$1 \text{ mA} \le I_{OUT} \le 15 \text{ mA}$ V <sub>OUT</sub> = 15V	6.0	2.9/ <b>0.9</b>	2.5/ <b>0.75</b>	mA/mV mA/mV(min)
Av	Voltage Gain ΔV <sub>OUT</sub> /ΔV <sub>REG</sub>	$ \begin{split} 1V &\leq V_{OUT} \leq V_{REG} - 1.2V \mbox{ (} - 1.3\mbox{)} \\ R_L &= 1  k\Omega \mbox{ (Note 6)} \end{split} $	1000	550/250	450/ <b>200</b>	V/V V/V(min)
			3500	1200/ <b>750</b>	1000/ <b>650</b>	V/V V/V(min)
V <sub>SAT</sub>	Output Saturation (Note 7)	$V(IN) = V_{REG} + 100 \text{ mV}$ $I_{OUT} = 15 \text{ mA}$	1.0	1.2/ <b>1.3</b>	1.2/ <b>1.3</b>	V V(max)
ΙL	Output Leakage Current	$V(IN) = V_{REG} - 100 \text{ mV}$ $V_{OUT} = 0V$	0.1	0.5/ 1.0	0.5/ <b>1.0</b>	μΑ μA(max)
R <sub>f</sub>	Internal Feedback Resistor (Note 8)		392	490 294	490 294	kΩ kΩ(max) kΩ(min)
En	Output Noise Voltage	$I_{OUT} = 1 \text{ mA}, 10 \text{ Hz} \le f \le 10 \text{ kHz}$	280	· · · · ·	54 1	μV <sub>RMS</sub>

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJmax (maximum junction temperature),  $\theta_{JA}$  (junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. The typical thermal resistance ( $\theta_{JA}$ ) when soldered to a printed circuit board is approximately 306°C/W for the M5 package.

Note 3: The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

Note 4: Typical numbers are at 25°C and represent the most likely parametric norm.


Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Averaging Outgoing Quality Level (AOQL).

Note 6: Actual test is done using equivalent current sink instead of a resistor load.

Note 7: V<sub>SAT</sub> = V(IN) - V<sub>OUT</sub>, when the voltage at the IN pin is forced 100 mV above the nominal regulating voltage (V<sub>REG</sub>).

Note 8: See Applications and Curves sections for information on this resistor.

#### **Typical Performance Characteristics**



= 0

GAL

10k

FREQUENCY (Hz)

100k 11

= 100 p

= 1 nl

٢

PHASE (

0

45

90

TL/H/12359-20

8.4V

60

50

40


30

10

٥ PHASE


10 100 1k

GAIN (dB) 20 **Bode Plot** 









TIME (5 µs/DIV) TL/H/12359-21

٥٧ TIME (2 ms/DIV) TL/H/12359-19 **Response Time** for 8.4V Version 20V C<sub>c</sub> = 10 nF tov ٧. 0٧ WAVEFORMS (V) 81 **4**V REC ٥٧ 3٧ 2٧ 17

**Response Time** 

for 4.2V Version

٧s

VREG

Vout

107

5٧

٥٧

41

2٧

٥٧

1٧

1.5

0.59

WAVEFORMS (V)


TIME (5 ms/DIV)

TL/H/12359-22


**Response Time** for 12.6V Version

vout

٥v





TIME (10 ms/DIV) TL/H/12359-25





12.6V **Bode Plot** 60 50 40 30 = 100 p GAIN (dB) PHASE (°) 20 10 0 PHASE 0 45 90 10 100 1k 10k 10.04 114 FREQUENCY (Hz)

TL/H/12359-23









VOUT


TIME (10 µs/DIV)

TL/H/12359-24

WAVEFORMS (V)

٥١

 $C_c = 10 \text{ nF}$ 



## Five Lead Surface Mount Package Information

The small SOT23-5 package allows only 4 alphanumeric characters to identify the product. The table below contains the field information marked on the package.

Voltage	Grade	Order Information	Package Marking	Supplied as	
4.2V	A (Prime)	LM3420AM5-4.2	D02A	250 unit increments on tape and reel	
4.2V	A (Prime)	LM3420AM5X-4.2	D02A	3k unit increments on tape and reel	
4.2V	B (Standard)	LM3420M5-4.2	D02B	250 unit increments on tape and reel	
4.2V	B (Standard)	LM3420M5X-4.2	D02B	3k unit increments on tape and reel	
8.4V	A (Prime)	LM3420AM5-8.4	D03A	250 unit increments on tape and reel	
8.4V	A (Prime)	LM3420AM5X-8.4	D03A	3k unit increments on tape and reel	
8.4V	B (Standard)	LM3420M5-8.4	D03B	250 unit increments on tape and reel	
8.4V	B (Standard)	LM3420M5X-8.4	D03B	3k unit increments on tape and reel	
12.6V	A (Prime)	LM3420AM5-12.6	D04A	250 unit increments on tape and reel	
12.6V	A (Prime)	LM3420AM5X-12.6	D04A	3k unit increments on tape and reel	
12.6V	B (Standard)	LM3420M5-12.6	D04B	250 unit increments on tape and reel	
12.6V	B (Standard)	LM3420M5X-12.6	D04B	3k unit increments on tape and reel	
16.8V	A (Prime)	LM3420AM5-16.8	D05A	250 unit increments on tape and reel	
16.8V	A (Prime)	LM3420AM5X-16.8	D05A	3k unit increments on tape and reel	
16.8V	B (Standard)	LM3420M5-16.8	D05B	250 unit increments on tape and reel	
16.8V	B (Standard)	LM3420M5X-16.8	D05B	3k unit increments on tape and reel	

#### FIGURE 1. SOT23-5 Marking

The first letter "D" identifies the part as a Driver, the next two numbers indicate the voltage, "02" for a 4.2V part, "03" for a 8.4V part, "04" for a 12.6V part, and "05" for a 16.8V part. The fourth letter indicates the grade, "B" for standard grade, "A" for the prime grade.

The SOT23-5 surface mount package is only available on tape in quantity increments of 250 on tape and reel (indicated by the letters "M5" in the part number), or in quantity increments of 3000 on tape and reel (indicated by the letters "M5X" in the part number).

#### **Product Description**

**M3420** 

The LM3420 is a shunt regulator specifically designed to be the reference and control section in an overall feedback loop of a Lithium-Ion battery charger. The regulated output voltage is sensed between the IN pin and GROUND pin of the LM3420. If the voltage at the IN pin is less than the LM3420 regulating voltage (V<sub>REG</sub>), the OUT pin sources no current. As the voltage at the IN pin approaches the V<sub>REG</sub> voltage, the OUT pin begins sourcing current. This current is then used to drive a feedback device, (opto-coupler) or a power device, (linear regulator, switching regulator, etc.) which servos the output voltage to be the same value as V<sub>REG</sub>.

In some applications, (even under normal operating conditions) the voltage on the IN pin can be forced above the V<sub>REG</sub> voltage. In these instances, the maximum voltage applied to the IN pin should not exceed 20V. In addition, an external resistor may be required on the OUT pin to limit the maximum current to 20 mA.

#### Compensation

The inverting input of the error amplifier is brought out to allow overall closed-loop compensation. In many of the applications circuits shown here, compensation is provided by a single capacitor ( $C_C$ ) connected from the compensation pin to the out pin of the LM3420. The capacitor values shown in the schematics are adequate under most conditions, but they can be increased or decreased depending on the desired loop response. Applying a load pulse to the output of a regulator circuit and observing the resultant output voltage response is an easy method of determining the stability of the control loop.

Analyzing more complex feedback loops requires additional information.

The formula for AC gain at a frequency (f) is as follows;


Gain (f) = 1 + 
$$\frac{Z_{f}(f)}{R_{f}}$$
  
where  $Z_{f}(f) = \frac{1}{j \cdot 2\pi \cdot f \cdot C_{C}}$ 

where  $R_f\approx 75~k\Omega$  for the 4.2V part,  $R_f\approx 181~k\Omega$  for the 8.4V part,  $R_f\approx 287~k\Omega$  for the 12.6V part, and  $R_f\approx 392~k\Omega$  for the 16.8V part.

The resistor (R<sub>f</sub>) in the formula is an internal resistor located on the die. Since this resistor value will affect the phase margin, the worst case maximum and minimum values are important when analyzing closed loop stability. The minimum and maximum room temperature values of this resistor are specified in the Electrical Characteristics section of this data sheet, and a curve showing the temperature coefficient is shown in the curves section. Minimum values of R<sub>f</sub> result in lower phase margins.

#### **Test Circuit**

The test circuit shown in *Figure 2* can be used to measure and verify various LM3420 parameters. Test conditions are set by forcing the appropriate voltage at the V<sub>OUT</sub> Set test point and selecting the appropriate R<sub>L</sub> or I<sub>OUT</sub> as specified in the Electrical Characteristics section. Use a DVM at the "measure" test points to read the data.




TL/H/12359-7

## VREG External Voltage Trim

The regulation voltage (V<sub>REG</sub>) of the LM3420 can be externally trimmed by adding a single resistor from the COMP. pin to the + IN pin or from the COMP. pin to the GND pin, depending on the desired trim direction. Trim adjustments up to  $\pm 10\%$  of V<sub>REG</sub> can be realized, with only a small increase in the temperature coefficient. (See temperature coefficient curve shown below)

#### Normalized Temperature Drift with Output Externally Trimmed



Formulas for selecting trim resistor values are shown below.

#### For LM3420-4.2

$$R_{increase} = \frac{22 \times 10^5}{\% \text{ increase}},$$
$$R_{decrease} = \frac{53 \times 10^5}{\% \text{ decrease}} - 75 \times 10^5$$

#### For LM3420-8.4

 $R_{\text{increase}} = \frac{26 \times 10^5}{\% \text{ increase}},$ 

$$R_{decrease} = \frac{154 \times 10^5}{\% \text{ decrease}} - 181 \times 10^3$$

F

$$R_{\text{increase}} = \frac{28 \times 10^5}{\% \text{ increase}},$$

$$\mathsf{R}_{\mathsf{decrease}} = \frac{259 \times 10^5}{\% \, \mathsf{decrease}} - 287 \times 10^3$$

For LM3420-16.8

$$R_{increase} = \frac{29 \times 10^5}{\% \text{ increase}},$$

 $R_{decrease} = \frac{364 \times 10^5}{\% \text{ decrease}} - 392 \times 10^3$ 

#### **Application Information**

The LM3420 regulator/driver provides the reference and feedback drive functions for a Lithium-Ion battery charger. It can be used in many different charger configurations using both linear and switching topologies to provide the precision needed for charging Lithium-Ion batteries safely and efficiently. Output voltage tolerances better than 0.5% are possible without using trim pots or precision resistors. The circuits shown are designed for 2 cell operation, but they can readily be changed for either 1, 3 or 4 cell charging applications.

One item to keep in mind when designing with the LM3420 is that there are parasitic diodes present. In some designs, under special electrical conditions, unwanted currents may flow. Parasitic diodes exist from OUT to IN, as well as from GROUND to IN. In both instances the diode arrow is pointed toward the IN pin.

#### Application Circuits

The circuit shown in *Figure 5* performs constant-current, constant-voltage charging of two Li-Ion cells. At the beginning of the charge cycle, when the battery voltage is less than 8.4V, the LM3420 sources no current from the OUT pin, keeping Q2 off, thus allowing the LM317 Adjustable voltage regulator to operate as a constant-current source. (The LM317 is rated for currents up to 1.5A, and the LM350 and LM338 can be used for higher currents.) The LM317 forces a constant 1.25V across R<sub>LIM</sub>, thus generating a constant current of






FIGURE 5. Constant Current/Constant Voltage Li-Ion Battery Charger

7-167

TL/H/12359-1

LM3420




FIGURE 6. Low Drop-Out Constant Current/Constant Voltage 2-Cell Charger

Transistor Q1 provides a disconnect between the battery and the LM3420 when the input voltage is removed. This prevents the 85  $\mu$ A quiescent current of the LM3420 from eventually discharging the battery. In this application Q1 is used as a low offset saturated switch, with the majority of the base drive current flowing through the collector and crossing over to the emitter as the battery becomes fully charged. It provides a very low collector to emitter saturation voltage (approximately 5 mV). Diode D1 is also used to prevent the battery current from flowing through the LM317 regulator from the output to the input when the DC input voltage is removed.

As the battery charges, its voltage begins to rise, and is sensed at the IN pin of the LM3420. Once the battery voltage reaches 8.4V, the LM3420 begins to regulate and starts sourcing current to the base of Q2. Transistor Q2 begins to regulate the voltage across the battery and the constant voltage portion of the charging cycle starts. Once the charger is in the constant voltage mode, the charger maintains a regulate d 8.4V across the battery and the charging current is dependent on the state of charge of the battery. As the cells approach a fully charged condition, the charge current falls to a very low value.

*Figure 6* shows a Li-lon battery charger that features a dropout voltage of less than one volt. This charger is a constantcurrent, constant-voltage charger (it operates in constantcurrent mode at the beginning of the charge cycle and switches over to a constant-voltage mode near the end of the charging cycle). The circuit consists of two basic feedback loops. The first loop controls the constant charge current delivered to the battery, and the second determines the final voltage across the battery.


With a discharged battery connected to the charger, (battery voltage is less than 8.4V) the circuit begins the charge cycle with a constant charge current. The value of this current is set by using the reference section of the LM10C to force 200 mV across R7 thus causing approximately 100  $\mu$ A of emitter current to flow through Q1, and approximately 1 mA of emitter current to flow through Q2. The collector current of Q1 is also approximately 100  $\mu$ A, and this current

flows through R2 developing 50 mV across it. This 50 mV is used as a reference to develop the constant charge current through the current sense resistor R1.

The constant current feedback loop operates as follows. Initially, the emitter and collector current of Q2 are both approximately 1 mA, thus providing gate drive to the MOS-FET Q3, turning it on. The output of the LM301A op-amp is low. As Q3's current reaches 1A, the voltage across R1 approaches 50 mV, thus canceling the 50 mV drop across R2, and causing the op-amp's output to start going positive, and begin sourcing current into R8. As more current is forced into R8 from the op-amp, the collector current of Q2 is reduced by the same amount, which decreases the gate drive to Q3, to maintain a constant 50 mV across the 0.05 $\Omega$  current.

The current limit loop is stabilized by compensating the LM301A with C1 (the standard frequency compensation used with this op-amp) and C2, which is additional compensation needed when D3 is forward biased. This helps speed up the response time during the reverse bias of D3. When the LM301A output is low, diode D3 reverse biases and prevents the op-amp from pulling more current through the emitter of Q2. This is important when the battery voltage reaches 8.4V, and the 1A charge current is no longer needed. Resistor R5 isolates the LM301A feedback node at the emitter of Q2.

The battery voltage is sensed and buffered by the op-amp section of the LM10C, connected as a voltage follower driving the LM3420. When the battery voltage reaches 8.4V, the LM3420 will begin regulating by sourcing current into R8, which controls the collector current of Q2, which in turn reduces the gate voltage of Q3 and becomes a constant voltage regulator for charging the battery. Resistor R6 isolates the LM3420 from the common feedback node at the emitter of Q2. If R5 and R6 are omitted, oscillations could occur during the transition from the constant-current to the constant-voltage mode. D2 and the PNP transistor input stage of the LM10C will disconnect the battery from the charger the battery from the input supply voltage is removed to prevent the battery from discharging.





A switching regulator, constant-current, constant-voltage two-cell Li-lon battery charging circuit is shown in *Figure 7*. This circuit provides much better efficiency, especially over a wide input voltage range than the linear topologies. For a 1A charger an LM2575-ADJ, switching regulator IC is used in a standard buck topology. For other currents, or other packages, other members of the SIMPLE SWITCHER® buck regulator family may be used.

Circuit operation is as follows. With a discharged battery connected to the charger, the circuit operates as a constant current source. The constant-current portion of the charger is formed by the loop consisting of one half of the LM358 op amp along with gain setting resistors R3 and R4, current sensing resistor R5, and the feedback reference voltage of 1.23V. Initially the LM358's output is low causing the output of the LM2575-ADJ. to rise thus causing some charging current to flow into the battery. When the current reaches 1A, it is sensed by resistor R5 (50 m $\Omega$ ), and produces 50 mV. This 50 mV is amplified by the op-amps gain of 25 to produce 1.23V, which is applied to the feedback pin of the LM2575-ADJ. to satisfy the feedback loop.

Once the battery voltage reaches 8.4V, the LM3420 takes over and begins to control the feedback pin of the LM2575-ADJ. The LM3420 now regulates the voltage across the battery, and the charger becomes a constant-voltage charger. Loop compensation network R6 and C3 ensure stable operation of the charger circuit under both constant-current and constant-voltage conditions. If the input supply voltage is removed, diode D2 and the PNP input stage of the LM358 become reversed biased and disconnects the battery to ensure that the battery is not discharged. Diode D3 reverse biases to prevent the op-amp from sinking current when the charger changes to constant voltage mode.

The minimum supply voltage for this charger is approximately 11V, and the maximum is around 30V (limited by the 32V maximum operating voltage of the LM358). If another op-amp is substituted for the LM358, make sure that the input common-mode range of the op-amp extends down to ground so that it can accurately sense 50 mV. R1 is included to provide a minimum load for the switching regulator to assure that switch leakage current will not cause the output to rise when the battery is removed.




FIGURE 8. Low Dropout Constant Current/Constant Voltage Li-Ion Battery Charger

The circuit in *Figure 8* is very similar to *Figure 7*, except the switching regulator has been replaced with a low dropout linear regulator, allowing the input voltage to be as low as 10V. The constant current and constant voltage control loops are the same as the previous circuit. Diode D2 has been changed to a Schottky diode to provide a reduction in the overall dropout voltage of this circuit, but Schottky diodes typically have higher leakage currents than a standard silicon diode. This leakage current could discharge the battery if the input voltage is removed for an extended period of time.

Another variation of a constant current/constant voltage switch mode charger is shown in *Figure 9*. The basic feedback loops for current and voltage are similar to the previous circuits. This circuit has the current sensing resistor, for the constant current part of the feedback loop, on the positive side of the battery, thus allowing a common ground between the input supply and the battery. Also, the LMC7101 op-amp is available in a very small SOT23-5 package thus allowing a very compact pc board design. Diode D4 prevents the battery from discharging through the charger circuitry if the input voltage is removed, although the quiescent current of the LM3420 will still be present (approximately 85  $\mu$ A).




FIGURE 9. High Efficiency Switching Charger with High Side Current Sensing




FIGURE 10. (Fast) Pulsed Constant Current 2-Cell Charger

in Figure 10. This configuration uses a switching regulator to deliver the charging current in a series of constant current pulses. At the beginning of the charge cycle (constant-current mode), this circuit performs identically to the previous LM2575 charger by charging the battery at a constant current of 1A. As the battery voltage reaches 8.4V, this charger changes from a constant continuous current of 1A to a 5 second pulsed 1A. This allows the total battery charge time to be reduced considerably. This is different from the other charging circuits that switch from a constant current charge to a constant voltage charge once the battery voltage reaches 8.4V. After charging the battery with 1A for 5 seconds, the charge stops, and the battery voltage begins to drop. When it drops below 8.4V, the LM555 timer again starts the timing cycle and charges the battery with 1A for another 5 seconds. This cycling continues with a constant 5 second charge time, and a variable off time. In this manner, the battery will be charged with 1A for 5 seconds, followed by an off period (determined by the battery's state of charge), setting up a periodic 1A charge current. The off time is determined by how long it takes the battery voltage to decrease back down to 8.4V. When the battery first

reaches 8.4V, the off time will be very short (1 ms or less),

A rapid charge Lithium-Ion battery charging circuit is shown

but when the battery approaches full charge, the off time will begin increasing to tens of seconds, then minutes, and eventually hours.

The constant-current loop for this charger and the method used for programming the 1A constant current is identical to the previous LM2575-ADJ. charger. In this circuit, a second LM3420-8.4 has its  $V_{REG}$  increased by approximately 400 mV (via R2), and is used to limit the output voltage of the charger to 8.8V in the event of a bad battery connection, or the battery is removed or possibly damaged.

The LM555 timer is connected as a one-shot, and is used to provide the 5 second charging pulses. As long as the battery voltage is less than the 8.4V, the output of IC3 will be held low, and the LM555 one-shot will never fire (the output of the LM555 will be held high) and the one-shot will have no effect on the charger. Once the battery voltage exceeds the 8.4V regulation voltage of IC3, the trigger pin of the LM555 is pulled high, enabling the one shot to begin timing. The charge current will now be pulsed into the battery at a 5 second rate, with the off time determined by the battery's state of charge. The LM555 output will go high for 5 seconds (pulling down the collector of Q1) which allows the 1A constant-current loop to control the circuit.




FIGURE 11. MOSFET Low Dropout Charger

Figure 11 shows a low dropout constant voltage charger using a MOSFET as the pass element, but this circuit does not include current limiting. This circuit uses Q3 and a Schottky diode to isolate the battery from the charging circuitry when the input voltage is removed, to prevent the battery from discharging. Q2 should be a high current (0.2 $\Omega$ ) FET, while Q3 can be a low current (2 $\Omega$ ) device. Note: Although the application circuits shown here have been built and tested, they should be thoroughly evaluated with the same type of battery the charger will eventually be used with.

Different battery manufacturers may use a slightly different battery chemistry which may require different charging characteristics. Always consult the battery manufacturer for information on charging specifications and battery details, and always observe the manufacturers precautions when using their batteries. Avoid overcharging or shorting Lithium-Ion batteries.



and the second second



an an tritter tritter tritter

Section 8 Complete Cordless Phone Solution



## Section 8 Contents

NCL354 Cordless Telephone IC Chipset 8	8-3
----------------------------------------	-----

National Semiconductor

## NCL354 Cordless Telephone IC


#### **General Description**

The NCL354 combines a high performance, dual conversion superheterodyne VHF radio receiver with the audio processing functions required to build a full featured narrow band FM cordless telephone system. Superior RF sensitivity, combined with advanced audio channel signal pre-emphasis/de-emphasis and compression/expansion processing, creates a high performance communications system with excellent noise characteristics and wide dynamic range. The built-in receive signal strength indicator (RSSI) allows for easy identification of channels which are not suitable for use or monitoring of the signal strength on the selected channel. A built-in phase locked loop (PLL) discriminator provides for low distortion demodulation of signals which have a wide dynamic range while eliminating the need for external adjustments. A microphone expander circuit reduces the transmitted background noise during silent periods, and enhanced power supply management techniques extend battery life. The audio portion includes digitally selected analog switches which allow the designer to easily incorporate speaker-phone and intercom features.

#### Features

Low supply voltage

- Dual conversion receiver
- Companded audio channel
- Microphone expander
   PLL discriminator
- PLL discriminator
- Receive signal strength indicator for channel selection
- Highly selective filter for data reception
- Speaker phone and intercom capabilities
- Universal transmit and receive frequency synthesizers
- Battery saving features:
  - $-I_{CC} = 50 \ \mu A$  in standby state
  - $-I_{CC} = 5.5$  mA in sniff mode
  - I<sub>CC</sub> = 13 mA in communication mode
- Available in 56-pin TSSOP package



3V–5V 46 MHz/49 MHz 60 dB

PRELIMINARY

8

#### **1.0 Pin Names and Functions**

Function	Name	Note	Pin #
RF Power	VCCRF		13
RF Ground	RFGND		20
Audio Power	VCCAUD		38
Audio Ground	AUDGND		48
Synthesizer Power	VCCSYNTH	1 - A.	27
Synthesizer GND	SYNTHGND		24
Demodulator Buffer Out	DMDOUT	es foighte in	3
Demodulator Buffer In	DMDIN		4
Demodulator Loop Filter	DMDFILT		5
Demodulator Ground	DMDGND	te prigere	2
Expander Input	EXPIN	a de la	52
Expand Filter Cap	EXPCAP	$C_{ext} = 2.2  \mu F$	51
Deemphasis In	DEEMIN		53
Deemphasis Out	DEEMOUT		54
Data Filter In	DFIN		1
Data Filter Out	DFOUT		56
Data Slicer Out	RXDATA		55
Chip Select	CS	Active Hi, CMOS Levs	31
Serial In	SI	CMOS Levs	30
Serial Clock	CLKIN	CMOS Levs	29
Clock Out	CLKOUT	CMOS Levs	28
Receive Mute	RCVMUT	CMOS Levs	32
Hyb TX Amp + Out	ΗΥΤΧΟΤΡ		49
Hyb TX Amp —In	HYTXIN		50
Auxilliary Amp Out	PAOUT		47
Auxilliary Amp - In	PAIN		46
Mic Amp — In	MICIN	· · ·	44
Mic Amp Out	MICOUT		43

#### Frequency Synthesizer


The frequency synthesizer architecture (shown in *Figure 1*) uses two phase-locked loops to generate transmit and receive mix frequencies for most country channels; including US (25ch), China, Spain, France, Korea, New Zealand, U.K., Netherlands, and Australia. The frequencies are programmed through the microprocessor serial interface and a on board ROM. The 2nd LO and reference divider provides the reference frequencies for both transmit and receive loops. This synthesizer contains separate 14-bit dividers and phase detectors for each loop. In addition, the varactor for the 1st LO is on chip with two pins for connection to an external tank circuit.

Function	Name	Note	Pin #
Speakerphone RX	SPKPHRX		<sup>.</sup> 45
Hybrid RX Amp Out	HYRXOUT		41
Hybrid RX Amp — In	HYRXINN		<sup>•</sup> 40
Hybrid RX Amp + In	HYRXINP		39
Mic Expander Filter Cap	MEXPCAP	$C_{ext} = 0.4 \ \mu F$	42
Int. Reference Bypass	IREFBYP	$C_{ext} = 0.1 \ \mu F$	10
Preemphasis – In	PREEMIN	10 A	36
Preemphasis Out	PREEMOT		37
Compressor Output	COMPOUT		33
Compressor Filter Cap	COMPCAP	$C_{ext} = 2.2 \ \mu F$	34
Compressor Error Cap	CPERCAP	$C_{ext} = 1  \mu F$	35
LO1	LO1A	e - 1 - 1	17
LO1	LO1B	an a	.19
Varactor	VARAC	· · .	18
Mixer1 RF In1	MX1RFIN1	a National Antonio Antonio	16
Mixer1 RF In2	MX1RFIN2	and the second	.15
Mixer1 Out	MX10UT		14
Mixer2 RF In	MX2RFIN	na a proc	12
Mixer2 Out	MX2OUT		11
Limiter + In	LIMINP		9
Limiter – In	LIMINN		8 '
Limiter Bypass	LIMBYP		7
RSSI	RSSI	ta d	. 6
LO2 IN	LO2IN		25
LO2 OUT	LO2OUT	CMOS Levs	26
Receive Loop Phase Det	RXPD	3	22
Transmit Loop Phase Det	TXPD		23
Transmit RF In	TXRFIN		21
TOTAL			56

#### **Power Management**

To maximize battery life, the NCL354 handset has 2 power down modes of operation. In Standby mode, all power is turned off except for the data registers so that logic control states are preserved. Power down is done in a manner that preserves the charge in all external capacitors. This minimizes the cycle time needed to restore operation, and eliminates the current needed to recharge the capacitors. Standby current is < 50  $\mu$ A. In Sniff mode only those circuits needed to detect an incoming ring signal are turned on. This includes the RF section, Receive Synthesizer, and Data detector. In this mode, supply current is < 5.5 mA.

8 J 1



Symbol	Characteristic	Conditions	Min	Тур	Max	Units
P <sub>SIN</sub>	RF Input for 12 dB SINAD	Measured @ Deemphasis Out Matched Input, w/C-message Weighting RF V <sub>CC</sub> $\geq$ 3.0 V <sub>DC</sub>		-110		dBm
THD	Total Harmonic Distortion			0.1	1.5	%
BWDEMOD	Demodulation Bandwidth		20		· · · ·	kHz
	Ultimate Quieting	Measured @ Deemphasis Out w/C-message Weighting fmod = 1 kHz fdev = 1 kHz		35		dB
	AM to PM Conversion	Measured @ Deemphasis Out RF = -60  dBm, AM = 30% fmod = 1 kHz	• •	-30	-20	dB

## **3.0 Electrical Specifications**

#### 3.1 ABSOLUTE MAXIMUM RATINGS

Symbol	Characteristic	Maximum	Units
RF V <sub>CC</sub>	RF Supply Voltage	5.5	VDC
AUDIO V <sub>CC</sub>	Audio Supply Voltage	5.5	VDC
Тј	Junction Temperature	150	°C
T <sub>STJ</sub>	Storage Temperature	-50 to +150	• °C .

#### 3.2 RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristic	Min	Тур	Max	Units
RF V <sub>CC</sub>	RF Supply Voltage	3.0		5.0	V <sub>DC</sub>
AUDIO V <sub>CC</sub>	Audio Supply Voltage (Base)	3.0		5.0	V <sub>DC</sub>
AUDIO V <sub>CC</sub>	Audio Supply Voltage (Handset)	3.0		5.0	V <sub>DC</sub>
T <sub>A</sub>	Ambient Operating Temperature Range	-30	+ 25	+80	°C
F <sub>RF</sub>	RF Input Frequency		49	80	MHz
F <sub>if1</sub>	Maximum 1st IF		10.7	23	MHz
F <sub>if2</sub>	Maximum 2nd IF		0.455	3	MHz

3.3 RECEIVER CHARACTERISTICS (1st and 2nd IF Mixers, Limiter, RSSI, and PLL)

 $T_A$  = 25°C, RF V<sub>CC</sub> = 3.3 V<sub>DC</sub>, f<sub>O</sub> = 50 MHz,  $\Delta f_O$  = ±1.0 kHz, C Message Weight, f<sub>mod</sub> = 1.0 kHz

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
Icc	Drain Current	No Input Signal, RF V <sub>CC</sub> Enabled	1997 - A.A.	4.2		mAdc
Icc	Drain Current	No Input Signal, RF $V_{CC}$ Disabled		20	100	μAdc

#### 3.3.1 1st Mixer Characteristics $T_{A}=25^{\circ}C,\, \text{RF}\, \text{V}_{CC}=3.3\, \text{V}_{DC},\, f_{rf}=50\, \text{MHz},\, f_{lo}=40\, \text{MHz}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
G <sub>MC1</sub>	1st Mixer Conversion Voltage Gain	Loaded by $330\Omega$ f <sub>rf</sub> = 50 MHz f <sub>IO</sub> = 40 MHz	11	15		dB
Z <sub>out1st</sub>	1st Mixer Output Impedance	$f_{O} = 10 \text{ MHz}$		330	1. 1. <sup>1</sup> .	Ω
Z <sub>in1st</sub>	1st Mixer RF Input Impedance	f <sub>rf</sub> = 50 MHz		2k		kΩ
V <sub>n1stm</sub>	1st Mixer Input Noise Voltage	Referenced to 1st Mixer Input as an Amplifier		14		nV/√Hz
	1st Mixer LO Output Feedthrough	Measured @ 1st Mixer Output		28		dB
	1st Mixer LO Input Feedthrough	Measured @ 1st Mixer Input		28		dB
I <sub>P3m1</sub>	1st Mixer 3rd Order Intercept	Referenced to 1st Mixer Input		30		mVrms
	1st Mixer 1dB Compression Point	Referenced to 1st Mixer Input		10		mVrms

#### 3.0 Electrical Specifications (Continued)

3.3.2 2nd Mixer Characteristics  $T_A$  = 25°C, RF  $V_{CC}$  = 3.3  $V_{DC},\,f_{rf}$  = 10.695 MHz,  $f_{lo}$  = 10.24 MHz

**NCL354** 

8

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
ZinRF2nd	2nd Mixer RF Input Impedance	f <sub>rf</sub> = 10.695 MHz		330		Ω
Zout2nd	2nd Mixer Output Impedance	f <sub>O</sub> = 455 kHz	÷	1.5		kΩ
GMC2	2nd Mixer Conversion Voltage Gain	Loaded by 1.5 k $\Omega$ f <sub>rf</sub> = 10.695 MHz f <sub>lo</sub> = 10.24 MHz	10	15		dB
ZinLO2nd	2nd Mixer LO Input Impedance	f <sub>lo</sub> == 10.24 MHz	20k			Ω
Vn2ndM	2nd Mixer Noise Voltage	Referenced to 2nd Mixer Input as an Amplifier		9		nV/√Hz
	2nd Mixer LO Output Feedthrough	Measured @ 2nd Mixer Output		40		dB
	2nd Mixer LO Input Feedthrough	Measured @ 2nd Mixer Input		40		dB
IP3m2	2nd Mixer 3rd Order Intercept	Referenced to 2nd Mixer Input		30		mVrms
	2nd Mixer 1 dB Compression Point	Referenced to 2nd Mixer Input		10		mVrms

3.3.3 Limiter Characteristics  $T_A$  = 25°C, RF  $V_{CC}$  = 3.3  $V_{DC},\,f_O$  = 455 kHz

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
	Limiter Voltage Gain			90	1	dB
	Limiter Input Noise Voltage	Referenced to Limiter Input		20		nV/√Hz
	Limiter Output Voltage Swing	,	-	400		mV <sub>PP</sub>
BWlim	Limiter -3 dB Bandwidth			2		MHz
SENSImt	Limiter Sensitivity	For 12 dB sinad @ DEOUT		25		μVrms

#### 3.3.4 RSSI Characteristics $T_A=25^\circ\text{C},$ RF $V_{CC}=3.3$ $V_{DC},$ $f_O=455$ kHz

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
DRRSSI	RSSI Dynamic Range (Logarithmic Response)			60		dB
	RSSI Voltage Output	Limiter in = 10 $\mu$ Vrms Limiter in = 10 mVrms		0.2 1.2		V
	RSSI Attack Time		• *		100	μs
	RSSI Decay Time				100	μs

#### 3.3.5 PLL Demodulator Characteristics

 $T_A$  = 25°C, Audio V<sub>CC</sub> = 3.3 V<sub>DC</sub>, f<sub>O</sub> = 455 kHz,  $\Delta f_O$  = ±1.0 kHz, C Message Weight, f<sub>mod</sub> = 1.0 kHz

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
ko	VCO Gain			100		kHz/V
kd	Phase Detector Gain			0.20		μA/□
kv	PLL Open Loop Gain			360 × 10 <sup>3</sup>		1/s
fc	VCO Center Frequency	Open Loop	398	455	512	kHz

#### 3.0 Electrical Specifications (Continued)

3.4 AUDIO CHARACTERISTICS T<sub>A</sub> = 25°C, Audio V<sub>CC</sub> = 3.6 V<sub>DC</sub> and the second state of the second state o

Symbol	Characteristic	Conditions	Min 🕑	Тур	Max	Units
Audio V <sub>CC</sub> Enabled	Drain Current I <sub>CCA</sub>		B 2 5 8			mAdc
Audio V <sub>CC</sub> Disabled	Drain Current	In ICCA	5. S. S.	20	100 0.5	μAdc ms
From Enable Transition	Audio Switch Time	ts1	a statu			
	Audio Switch Isolation	ls157	65			dB
and the second and a second	Audio Switch Loss	Lsw	i a a ta	·	0.5	dB
					• • • • • • •	a a la composition de

#### 3.4.1 Compressor Characteristics $T_A = 25^{\circ}C$ , Audio $V_{CC} = 3.6 V_{DC}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
THD	Total Harmonic Distortion	× V <sub>IN</sub> ≤ V <sub>IMAX</sub> @ 1 kHz ∞	. · · · ·	0.5	1.0	%
G <sub>CO</sub>	0 dB Gain	V <sub>IN</sub> = 90 mVrms	-1.5	· · · 0	1.5	dB
t <sub>Ca</sub>	Attack Time	$G_{CO}$ , COMPCAP = 2.2 $\mu$ F		6	1 - 11 - 11 - 11 - 11 - 11 - 11 - 11 -	ms
t <sub>Cd</sub>	Decay Time	$G_{CO}$ , COMPCAP = 2.2 $\mu$ F	1. A.	22		ms
GT	Gain Tracking Linearity	11 dB > G <sub>C</sub> > −20 dB	-2		.° <b>+2</b> ∞°	dB
PBW	Power Bandwidth	Unity Gain	10			kHz
DRIN	Input Dynamic Range		-40		+22	dB
DROUT	Output Dynamic Range	and the providence of the second second	-20		+11	dB
Vimax	Maximum Input Voltage Swing	f <sub>O</sub> = 1 kHz		$V_{CC} = 0.4$	V <sub>CC</sub> - 0.2	VPP
Vomax	Maximum Output Voltage Swing	f <sub>O</sub> = 1 kHz	V <sub>CC</sub> - 2.0	V <sub>CC</sub> - 1.6		. V <sub>PP</sub>
f <sub>lo</sub>	Low Frequency Roll-Off	$\begin{split} G_{C(F)} &= G_C(1 \text{ kHz}) - 3 \text{ dB}, \\ CPERCAP &= 1.0 \ \mu\text{F} \\ V_{\text{IN}} &= G_{\text{C0}} \end{split}$		an t <mark>a</mark> sana ang Tan	180	Hz
f <sub>hi</sub>	High Frequency Roll-Off	$G_{C(F)} = G_{C}(1 \text{ kHz}) - 3 \text{ dB}$	4		and the second	kHz

#### 3.4.2 Expander Characteristics $T_A=25^\circ\text{C},$ Audio $V_{CC}=3.6$ $V_{DC}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
THD	Total Harmonic Distortion	$V_{O} \leq Vomax @ 1 kHz$		0.5	1.0	%
G <sub>EO</sub>	0 dB Gain	V <sub>IN</sub> = 90 mVrms	-7.5	-6	-4.5	dB
t <sub>Ea</sub>	Attack Time	$G_{EO}$ , EXPCAP = 2.2 $\mu$ F		. 19		ms
t <sub>Ed</sub>	Decay Time	$G_{EO}$ , EXPCAP = 2.2 $\mu$ F		22		ms
GT	Gain Tracking Linearity	$11 \text{ dB} > \text{G}_{\text{E}} > -20 \text{ dB}$	<b>-2</b> ,		+2	dB
PBW	Power Bandwidth	Unity Gain	10	$(1, 2^{n+1}) \in \mathbb{R}^{n+1}$	$(f_{i})_{i} \in \mathcal{F}_{i}$	kHz
DRIN	Input Dynamic Range		<sup>-</sup> –20	- 95	+11	dB
DROUT	Output Dynamic Range		-46		+16	√dB
Vimax	Maximum Input Voltage Swing	f <sub>O</sub> = 1 kHz		$V_{\rm CC} - 0.4$	V <sub>CC</sub> - 1.6	V <sub>PP</sub>
Vomax	Maximum Output Voltage Swing	f <sub>O</sub> = 1 kHz	V <sub>CC</sub> - 2.0	e sancer	-	V <sub>PP</sub>
f <sub>lo</sub>	Low Frequency Roll-Off	$G_{C(F)} = G_{C}(1 \text{ kHz}) - 3 \text{ dB}$			180	Hz
f <sub>hi</sub>	High Frequency Roll-Off	$G_{C(F)} = G_{C}(1 \text{ kHz}) - 3 \text{ dB}$ $V_{IN} = G_{C0}$	4			kHz

**NCL354** 

## 3.0 Electrical Specifications (Continued) 3.4.3 Deemphasis Filter Op Amp Characteristics $T_A=25^\circ\text{C}$ , Audio $V_{CC}=3.6~V_{DC}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
A <sub>OL</sub>	Open Loop Gain		$2  imes R_L$			V/V
GBW	Gain-Bandwidth Product			200		kHz
Vinmax	Maximum Input Voltage Swing	$A_{CL} = 10  dB$			V <sub>CC</sub> - 1.6	VPP
Voutmax	Maximum Output Voltage Swing	$A_{CL} = 10 \text{ dB}$	V <sub>CC</sub> - 2.0			VPP
I <sub>B</sub>	Input Bias Current				200	nA
Requiv	Equivalent External DC Resistance for Minimal Input Offset to Expander			13.2		kΩ

#### 3.4.4 TX Amplifier Characteristics $T_A = 25^{\circ}C$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
A <sub>OL</sub>	Open Loop Gain			80		dB
GBW	Gain-Bandwidth Product			200		kHz
T <sub>D</sub>	Total Distortion	f <sub>O</sub> = 4 kHz		0.5	1.0	%
landset Ap	plication, Inductive Earpiece, Audio $V_{CC} = 3$	.6 V <sub>DC</sub>				
Vinmax	Maximum Input Voltage Swing (1st Amp)	f <sub>O</sub> = 4 kHz			V <sub>CC</sub> - 1.6	VPP
Vomax	Maximum Output Voltage Swing (1st Amp)	f <sub>O</sub> = 4 kHz	V <sub>CC</sub> - 2.0			V <sub>PP</sub>
Vinmax	Maximum Input Voltage Swing (2nd Amp)	f <sub>O</sub> = 4 kHz			V <sub>CC</sub> - 1.6	
Vomax	Maximum Output Voltage Swing (2nd Amp)	f <sub>O</sub> = 4 kHz	V <sub>CC</sub> - 2.0		÷	V <sub>PP</sub>
ZL	Differential Ended Output Load	t		270		Ω
landset Ap	plication, Ceramic Earpiece, Audio $V_{CC} = 3.6$	S V <sub>DC</sub>			. v	1
Vinmax	Maximum Input Voltage Swing (1st Amp)	f <sub>O</sub> = 4 kHz			V <sub>CC</sub> - 1.6	V <sub>PP</sub>
Vomax	Maximum Output Voltage Swing (1st Amp)	f <sub>O</sub> = 4 kHz	V <sub>CC</sub> - 1.0	V <sub>CC</sub> - 0.6		V <sub>PP</sub>
Vinmax	Maximum Input Voltage Swing (2nd Amp)	f <sub>O</sub> = 4 kHz			V <sub>CC</sub> - 0.2	
Vomax	Maximum Output Voltage Swing (2nd Amp)	f <sub>O</sub> = 4 kHz	V <sub>CC</sub> 1.0	V <sub>CC</sub> - 0.6		VPP
ZL	Differential Ended Output Load			1000		Ω
Base Applic	cation, Audio $V_{CC} = 5 V_{DC}$					
Vinmax	Maximum Input Voltage Swing (1st Amp)	f <sub>O</sub> = 4 kHz			1.9	V <sub>PP</sub>
Vomax	Maximum Output Voltage Swing (1st Amp)	$f_0 = 4 \text{ kHz}$	3			VPP
Vinmax	Maximum Input Voltage Swing (2nd Amp)	f <sub>O</sub> = 4 kHz			V <sub>CC</sub> - 1.6	
Vomax	Maximum Output Voltage Swing (2nd Amp)	f <sub>O</sub> = 4 kHz	3	,		Vpp
ZL	Single Ended Output Load			450		Ω

8

## 3.0 Electrical Specifications (Continued)

Symbol .	Characteristic	Conditions	Min	Тур	Max	Units
A <sub>OL</sub>	Open Loop Gain			80		dB
GBW	Gain-Bandwidth Product			200		kHz
V <sub>IN</sub> max	Maximum Input Voltage Swing (Differential)	f <sub>O</sub> = 4 kHz		0.32	3.2	VPP
V <sub>OUT</sub> max	Maximum Output Voltage Swing	$f_0 = 4  \text{kHz}$	3.2			V <sub>PP</sub>
Ζ <sub>L</sub>	Output Load	· · ·		10k    70p		Ω    F
TD	Total Distortion	f <sub>O</sub> = 4 kHz		0.5	1.0	%
l <sub>B</sub>	Input Bias Current			2	100	nA

## 3.4.5 RX Amplifier Characteristics $T_{A}=25^{\circ}C$ , Audio $V_{CC}=5\,V_{DC}$

#### 3.4.6 Microphone Amplifier/Expander Characteristics $T_A = 25^{\circ}$ C, Audio $V_{CC} = 3.6 V_{DC}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
AOL	Open Loop Gain		60			dB
GBW	Gain-Bandwidth Product			500		kHz
V <sub>IN</sub> max	Maximum Input Voltage Swing	$A_{CL} = 20 \text{ dB}, f_O = 4 \text{ kHz}$			V <sub>CC</sub> - 1.6	Vpp
V <sub>OUT</sub> max	Maximum Output Voltage Swing	$A_{CL} = 20 \text{ dB}, f_O = 4 \text{ kHz}$	$V_{CC} - 0.6$	V <sub>CC</sub> - 0.4		VPP
ACLH	Closed Loop Gain—High Output	$V_{O} > V_{SWH}$ , f <sub>O</sub> = 1 kHz	· •	20		dB
ACLL	Closed Loop Gain—Low Output	$V_{O} < V_{SWL}$ , f_O = 1 kHz		14		dB
V <sub>SWL</sub>	Low Gain Switching Output Voltage	90% of final gain	1.1	5		mVrms
V <sub>SWH</sub>	High Gain Switching Output Voltage	90% of final gain		50		mVrms
<sup>t</sup> SPATCK	Speech Response Attack Time	$C_{EXT} = 0.4 \ \mu$ F, @ 100 mVrms 90% of final gain		25		ms
t <sub>SPDECY</sub>	Speech Response Decay Time	$C_{EXT} = 0.4 \ \mu$ F, @ V <sub>OUT</sub> max 90% of final gain		85		ms
TD	Total Distortion	f <sub>O</sub> = 200 Hz-4 kHz		0.5	1.0	%
fLOW	Low Frequency Cut-off	$Z_{CL} = Z_{CL0} - 3  dB$		180		Hz
Zs	Source Impedance			4.7		kΩ
. 1	External Resistor Value for Defeat	Handset Base		75 200		kΩ
ŝ	Gain Switching Threshold			35		mVrms
I <sub>B</sub>	Input Bias Current				100	• nA

#### 3.4.7 Preemphasis Filter Characteristics $T_A=25^\circ\text{C},$ Audio $V_{CC}=3.6\,V_{DC}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
A <sub>OL</sub>	Open Loop Gain			80		dB
GBW	Gain-Bandwidth Product			500		kHz
V <sub>IN</sub> max	Maximum Input Voltage Swing	$A_{CL} = 0 \text{ dB}, f_0 = 4 \text{ kHz}$			V <sub>CC</sub> - 1.6	V <sub>PP</sub>
V <sub>OUT</sub> max	Maximum Output Voltage Swing	$A_{CL} = 0 \text{ dB}, f_O = 4 \text{ kHz}$	$V_{CC} - 2.0$			V <sub>PP</sub>
ZL	Output Load			10k    70p		Ω    F
A <sub>CL</sub>	Closed Loop Gain	$f_0 = 4 \text{ kHz}$		0		dB
f <sub>P</sub>	Filter Pole Frequency (-3 dB)	$Z_{CL} = Z_{CL0} - 3 dB$		1.0		kHz
l <sub>B</sub>	Input Bias Current				100	nA

## 3.0 Electrical Specifications (Continued)

Symbol	Characteristic	Test Conditions	Min	Тур	Max	Units
A <sub>OL</sub>	Open Loop Gain			80		dB
GBW	Gain-Bandwidth Product			200		kHz
V <sub>IN</sub> max	Maximum Input Voltage Swing	f <sub>O</sub> = 4 kHz			V <sub>CC</sub> -1.6	V <sub>PP</sub>
V <sub>OUT</sub> max	Maximum Output Voltage Swing	$f_{O} = 4 \text{ kHz}, V_{CC} = 5 \text{V}$	V <sub>CC</sub> - 2.0	V <sub>CC</sub> - 1.6		V <sub>PP</sub>
V <sub>OUT</sub> max	Maximum Output Voltage Swing	$V_{\rm CC} = 5V$	3			V <sub>PP</sub>
ZL	Output Load	f <sub>O</sub> = 4 kHz		10k		Ω
A <sub>CL</sub>	Closed Loop Gain	f <sub>O</sub> = DC		· 6		.∵ dB
TD	Total Distortion	$f_{O} = 4  \text{kHz}$		0.5	1.0	%

#### 3.4.8 Auxilliary Amplifier Characteristics $T_{A}$ = 25°C, Audio $V_{CC}$ = 3.6 $V_{DC}$

#### 3.5 RX Data Slicer Characteristics $T_A=25^\circ C,$ Audio $V_{CC}=3.6\,V_{DC}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
V <sub>IN</sub> max	Maximum Input Voltage Swing				V <sub>CC</sub> - 1.6	V <sub>PP</sub>
Vo low	Output Voltage Low (OC Out)		0		0.25 V <sub>CC</sub>	v
V <sub>O</sub> high	Output Voltage High (OC Out)		0.75 V <sub>CC</sub>		5.0	V
V <sub>SWIT</sub>	Switching Point		V <sub>REF</sub> ± 450 mV	V <sub>REF</sub> ± 500 mV	V <sub>REF</sub> ± 600 mV	V
t <sub>r</sub> /t <sub>f</sub>	Rise and Fall Time	10%-90% 90%-10%			<b>2</b>	μs
	Output State When No Data			Last Valid Data	· · ·	
ISINK	Sink Current	V <sub>OL</sub> = 0.45V	2			mA

#### 3.6 Serial Interface DC and AC Characteristics $T_A$ = 25°C, Audio $V_{CC}$ = 3.0 $V_{DC}$ –5.0 $V_{DC}, V_{SS}$ = 0 $V_{DC}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Units
կլ	Input Leakage	$V_{IN} = 0V \text{ to } V_{DD}$	-1		- 1	μΑ
V <sub>IH</sub>	Input High Voltage	I <sub>IN</sub> = 20 μA	$V_{CC} - 0.3$		V <sub>CC</sub>	v
V <sub>IL</sub>	Input Low Voltage	l <sub>IN</sub> = 20 μA	0		0.3	v
t <sub>r</sub> /t <sub>f</sub>	Rise and Fall Times	20%–80% and 80%–20%			200	ns
fsĸ	CLK Clock Frequency		0	256	260	kHz
tskh	CLK High Time		1.2			μs
tSKL	CLK Low Time		1.2			μs
tcss	CS Setup Time	Relative to CLK	12			μs
tLH	Data Latch Hold Time	Relative to CS Inactive	5			μs
tsis	SI Setup Time	Relative to CLK	800			ns
tSIH	SI Hold Time	Relative to CLK	800			ns

# NCL354

## 3.0 Electrical Specifications (Continued)

医马尔氏 法认知的 医二乙酰乙烯 建塑料


ar is

3.7 PLL Synthesizer DC Characteristics  $T_A$  = 25°C,  $V_{CC}$  = 3.6 DC

Symbol	Characteristic	Conditions	Pin 🕬	🗇 Min	Max	Units
V <sub>IL</sub>	Input Voltage Low		Data, Clk, En		0.3	V
VIH	Input Voltage High		Data, Clk, En	V <sub>CC</sub> - 0.3	$(A_{i}) \in A_{i}$	<b>V</b> - 11
l <sub>IL</sub> · · · ·	Input Current Low		Data, Clk, En	-5		μA
I <sub>IH</sub>	Input Current High		Data, Clk, En	a de la composition	t - 5°	μA
IPDSRC	Phase Detect Source Current	· · · · ·	Rx PD, Tx PD	-0.5		mA
IPDSNK	Phase Detect Sink Current	1. 4 <sup>11</sup>	Rx PD, Tx PD		0.5	mA
VOLPD	Phase Detect Output Voltage Low	I <sub>PDSNK</sub> = 0.5 mA	Rx PD, Tx PD	A State	0.6	<b>V</b>
VOHPD	Phase Detect Output Voltage High	$I_{PDSRC} = -0.5  mA$	Rx PD, Tx PD	3.0		<b>V</b> :::
	TRI-STATE® Leakage Current		Rx PD, Tx PD	-50	50	nA
	Input Capacitance	$r_{i}X_{i}=-\left[ r_{i}Y_{i}\right] x_{i}$	Data,Clk,En	a state	<b>. 8</b> .	pF
· · · ·	Output Capacitance		Rx PD, Tx PD	n an	8	pF
tsu	Setup Time Data to CLK		Data, CLK	100	•	ns
tsu	Setup Time En to CLK		En, CLK	200		ns
t <sub>H</sub>	Hold Time	and the second	Data, CLK	90		ns
tREC	Recovery Time	and a second s	En, CLK	90.		ns
t <sub>W</sub>	Input Pulse Width	- out	En, Clk	100	,	ns
	2nd LO Frequency			n tat i	12	MHz
	Tx VCO Input Frequency	$V_{IN} = 200 \text{ mV}_{PP}$				MHz


8-12


NCL354



8-13

NCL354





8

A state of the st



etadoden en Sonstanio en Sonstanio en Sonstanio Sonstanio eta destructura en Sonstanio Sonstanio eta destructura de Sonstanio Sonstanio eta de Sonstanio de Sonstanio

# Section 9 Physical Dimensions


. .



# **Section 9 Contents**

Physical Dimensions	9-3
Bookshelf	
Distributors	
Worldwide Sales Offices	

9-2





9-3




**Physical Dimensions** 

All dimensions are in inches (millimeters)









16 Lead Ceramic Dual-in-Line Package NS Package Number J16A


All dimensions are in inches [millimeters]







9-6

#### 14 Lead (0.150" Wide) Molded Small Outline Package, JEDEC NS Package Number M14A All dimensions are in inches (millimeters)





14 Lead (0.300" Wide) Molded Small Outline Package, JEDEC NS Package Number M14B







9-8











9-12



9

# 16 Lead (0.300″ Wide) Molded Dual-in-Line Package, Thermally Enhanced NS Package Number N16G




9-14


# Physical Dimensions


# 28 Lead Molded Plastic Leaded Chip Carrier NS Package Number V28A








ĝ














# NOTES




# NOTES



# NOTES





# National Semiconductor

## **Bookshelf of Technical Support Information**

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

For datasheets on new products and devices still in production but not found in a databook, please contact the National Semiconductor Customer Support Center at 1-800-272-9959.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16-300 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

#### ADVANCED BICMOS LOGIC (ABTC, IBF, BICMOS SCAN, LOW VOLTAGE BICMOS, EXTENDED TTL TECHNOLOGY) DATABOOK—1994

ABTC/BCT Description and Family Characteristics • ABTC/BCT Ratings, Specifications and Waveforms ABTC Applications and Design Considerations • Quality and Reliability • Integrated Bus Function (IBF) Introduction 54/74ABT3283 Synchronous Datapath Multiplexer • 74FR900/25900 9-Bit 3-Port Latchable Datapath Multiplexer 54/74ACT03283 32-Bit Latchable Transceiver with Parity Generator/Checker and Byte Multiplexing SCAN18xxxA BiCMOS 5V Logic with Boundary Scan • 74LVT Low Voltage BiCMOS Logic VME Extended TTL Technology for Backplanes

#### ADVANCED BIPOLAR LOGIC FAST, FASTr, ALS, AS DATABOOK—1995

Introduction to Advanced Bipolar Logic Families • FAST/FASTr/ALS/AS • Family Characteristics Ratings, Specifications and Waveforms • Design Considerations • Datasheets • Ordering and Packaging Information

# APPLICATION SPECIFIC ANALOG PRODUCTS DATABOOK-1995

Audio Circuits • Video Circuits • Automotive • Special Functions • Surface Mount

# ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS—1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

#### **CMOS LOGIC DATABOOK—1988**

CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes • MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • Surface Mount

# CLOCK GENERATION AND SUPPORT (CGS) DESIGN DATABOOK-1995

Low Skew Clock Buffers/Drivers • Video Clock Generators • Low Skew PLL Clock Generators Crystal Clock Oscillators

#### **COP8™ DATABOOK**—1994

COP8 Family • COP8 Applications • MICROWIRE/PLUS Peripherals • COP8 Development Support

#### CROSSVOLT™ LOW VOLTAGE LOGIC SERIES DATABOOK—1994

LCX Family • LVX Translator Family • LVX Bus Switch Family • LVX Family • LVQ Family • LVT Family •

#### DATA ACQUISITION DATABOOK—1995

Data Acquisition Systems • Analog-to-Digital Converters • Digital-to-Analog Converters • Voltage References Temperature Sensors • Active Filters • Analog Switches/Multiplexers • Surface Mount

# DATA ACQUISITION DATABOOK SUPPLEMENT-1992

New devices released since the printing of the 1989 Data Acquisition Linear Devices Databook.

# DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK-1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

#### DRAM MANAGEMENT HANDBOOK-1993

Dynamic Memory Control • CPU Specific System Solutions • Error Detection and Correction Microprocessor Applications

# EMBEDDED CONTROLLERS DATABOOK-1992

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

## FDDI DATABOOK—1994

Datasheets • Application Notes

## F100K ECL LOGIC DATABOOK & DESIGN GUIDE-1992

Family Overview • 300 Series (Low-Power) Datasheets • 100 Series Datasheets • 11C Datasheets Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations Power Distribution and Thermal Considerations • Testing Techniques • 300 Series Package Qualification Quality Assurance and Reliability • Application Notes

## FACT™ ADVANCED CMOS LOGIC DATABOOK—1993

Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX • Quiet Series: 54ACQ/74ACQXXX Quiet Series: 54ACTQ/74ACTQXXX • 54FCT/74FCTXXX • FCTA: 54FCTXXXA/74FCTXXXA/B

# FAST® APPLICATIONS HANDBOOK—1990

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics

#### HIGH-PERFORMANCE BUS INTERFACE DATABOOK-1994

QuickRing • Futurebus + /BTL Devices • BTL Transceiver Application Notes • Futurebus + Application Notes High Performance TTL Bus Drivers • PI-Bus • Futurebus + /BTL Reference

# **IBM DATA COMMUNICATIONS HANDBOOK—1992**

IBM Data Communications • Application Notes

#### **INTERFACE: DATA TRANSMISSION DATABOOK—1994**

TIA/EIA-232 (RS-232) • TIA/EIA-422/423 • TIA/EIA-485 • Line Drivers • Receivers • Repeaters Transceivers • Low Voltage Differential Signaling • Special Interface • Application Notes

# LINEAR APPLICATIONS HANDBOOK-1994

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

# LOCAL AREA NETWORKS DATABOOK-1993 SECOND EDITION

Integrated Ethernet Network Interface Controller Products • Ethernet Physical Layer Transceivers Ethernet Repeater Interface Controller Products • Token-Ring Interface Controller (TROPIC) Hardware and Software Support Products • FDDI Products • Glossary and Acronyms

# LOW VOLTAGE DATABOOK—1992

This databook contains information on National's expanding portfolio of Iow and extended voltage products. Product datasheets included for: Low Voltage Logic (LVQ), Linear, EPROM, EEPROM, SRAM, Interface, ASIC, Embedded Controllers, Real Time Clocks, and Clock Generation and Support (CGS).

## MASS STORAGE HANDBOOK-1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

#### **MEMORY DATABOOK**—1994

FLASH • CMOS EPROMs • CMOS EEPROMs • PROMs • Application Notes

#### **MEMORY APPLICATIONS HANDBOOK—1994**

FLASH • EEPROMs • EPROMs • Application Notes

#### **OPERATIONAL AMPLIFIERS DATABOOK—1995**

Operational Amplifiers • Buffers • Voltage Comparators • Active Matrix/LCD Display Drivers Special Functions • Surface Mount

## PACKAGING DATABOOK—1993

Introduction to Packaging • Hermetic Packages • Plastic Packages • Advanced Packaging Technology Package Reliability Considerations • Packing Considerations • Surface Mount Considerations

#### POWER IC's DATABOOK-1995

Linear Voltage Regulators • Low Dropout Voltage Regulators • Switching Voltage Regulators Motion Control • Surface Mount

## **PRODUCTS FOR WIRELESS COMMUNICATIONS—1996**

Radio Transceiver Components • Baseband Processing Components • Control and Signal Processing Components Non-Volatile Memory • Audio Interface Components • Support Circuitry • Power Management Complete Cordless Phone Solution

# PROGRAMMABLE LOGIC DEVICE DATABOOK AND DESIGN GUIDE—1993

Product Line Overview • Datasheets • Design Guide: Designing with PLDs • PLD Design Methodology PLD Design Development Tools • Fabrication of Programmable Logic • Application Examples

# **REAL TIME CLOCK HANDBOOK—1993**

3-Volt Low Voltage Real Time Clocks • Real Time Clocks and Timer Clock Peripherals • Application Notes

# **RELIABILITY HANDBOOK—1987**

Reliability and the Die ● Internal Construction ● Finished Package ● MIL-STD-883 ● MIL-M-38510 The Specification Development Process ● Reliability and the Hybrid Device ● VLSI/VHSIC Devices Radiation Environment ● Electrostatic Discharge ● Discrete Device ● Standardization Quality Assurance and Reliability Engineering ● Reliability and Documentation ● Commercial Grade Device European Reliability Programs ● Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor ● The Total Military/Aerospace Standardization Program 833B/RETSTM Products ● MILS/RETSTM Products ● 883/RETSTM Hybrids ● MIL-M-38510 Class B Products Radiation Hardened Technology ● Wafer Fabrication ● Semiconductor Assembly and Packaging Semiconductor Packages ● Glossary of Terms ● Key Government Agencies ● AN/ Numbers and Acronyms Bibliography ● MIL-M-38510 and DESC Drawing Cross Listing

#### SCAN<sup>™</sup> DATABOOK—1994

Evolution of IEEE 1149.1 Standard • SCAN BiCMOS Products • SCAN ACMOS Products • System Test Products Other IEEE 1149.1 Devices

#### **TELECOMMUNICATIONS—1994**

COMBO and SLIC Devices • ISDN • Digital Loop Devices • Analog Telephone Components • Software • Application Notes

#### VHC/VHCT ADVANCED CMOS LOGIC DATABOOK-1993

This databook introduces National's Very High Speed CMOS (VHC) and Very High Speed TTL Compatible CMOS (VHCT) designs. The databook includes Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations and Product Datasheets. The topics discussed are the advantages of VHC/VHCT AC Performance, Low Noise Characteristics and Improved Interface Capabilities.

#### NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

#### ALABAMA

Huntsville Anthem Electronics (205) 890-0302 Future Electronics Corp. (205) 830-2322 Hamilton/Hallmark (205) 837-8700 Pioneer Technology (205) 837-9300 Time Electronics (205) 721-1134 ARIZONA Phoenix Future Electronics Corp. (602) 968-7140 Hamilton/Hallmark (602) 437-1200 Scottsdale Alliance Electronics Inc. (602) 483-9400 Tempe Anthem Electronics (602) 966-6600 Bell Industries (602) 966-3600 Pioneer Standard (602) 350-9335 Time Electronics (602) 967-2000 CALIFORNIA Agoura Hills Future Electronics Corp. (818) 865-0040 Pioneer Standard (818) 865-5800 Time Electronics (818) 707-2890 Chatsworth Anthem Electronics (818) 775-1333 Costa Mesa Hamilton/Hallmark (714) 641-4100 Irvine Anthem Electronics (714) 768-4444 **Bell Industries** (714) 727-4500 Future Electronics Corp. (714) 453-1515 Pioneer Standard (714) 753-5090 Zeus Elect. an Arrow Co. (714) 581-4622 Rocklin Anthem Electronics (916) 624-9744 Bell Industrie (916) 652-0418 Roseville Future Electronics Corp. (916) 783-7877 Hamilton/Hallmark (916) 624-9781 San Diego Anthem Electronics (619) 453-9005 Bell Industries (619) 576-3294 Future Electronics Corp. (619) 625-2800 Hamilton/Hallmark (619) 571-7540 Pioneer Standard (619) 514-7700 Time Electronics (619) 674-2800 San Jose Anthem Electronics (408) 453-1200 Future Electronics Corp. (408) 434-1122

San Jose (Continued) Hamilton/Hallmark (408) 435-3500 Pioneer Technology (408) 954-9100 Zeus Elect. an Arrow Co. (408) 629-4789 Sunnyvale Bell Industries (408) 734-8570 Time Electronics (408) 734-9890 Tustin Time Electronics (714) 669-0216 Westlake Village Bell Industries (805) 373-5600 Woodland Hills Hamilton/Hallmark (818) 594-0404 Time Electronics (818) 593-8400 COLORADO Denver **Bell Industries** (303) 691-9270 Englewood Anthem Electronics (303) 790-4500 Hamilton/Hallmark (303) 790-1662 Pioneer Technology (303) 773-8090 Time Electronics (303) 799-5400 Lakewood Future Electronics Corp. (303) 232-2008 CONNECTICUT Cheshire Future Electronics Corp. (203) 250-0083 Hamilton/Hallmark (203) 271-2844 Meriden **Bell Industries** (203) 639-6000 Shelton Pioneer Standard (203) 929-5600 Wallingford Advent Electronics (800) 982-0014 Waterbury Anthem Electronics (203) 575-1575 FLORIDA Altamonte Springs Anthem Electronics (407) 831-0007 **Bell Industries** (407) 339-0078 Future Electronics Corp. (407) 865-7900 Pioneer Technology (407) 834-9090 Deerfield Beach Future Electronics Corp. (305) 426-4043 Pioneer Technology (305) 428-8877 Fort Lauderdale Hamilton/Hallmark (305) 484-5482 Time Electronics (305) 484-1864 Indialantic Advent Electronics (800) 975-8669 Lake Mary Zeus Elect, an Arrow Co. (407) 333-9300

Largo Future Electronics Corp. (813) 530-1222 Hamilton/Hallmark (813) 541-7440 Orlando Chip Supply 'Die Distributor' (407) 298-7100 Time Electronics (407) 841-6566 Winter Park Hamilton/Hallmark (407) 657-3300 GEORGIA Duluth Anthem Electronics (404) 931-9300 Hamilton/Hallmark (404) 623-4400 Pioneer Technology (404) 623-1003 Time Electronics (404) 623-5455 Norcross Future Electronics Corp. (404) 441-7676 ILLINOIS Addison Pioneer Standard (708) 495-9680 Bensenville Hamilton/Hallmark (708) 860-7780 Des Plaines Advent Electronics (800) 323-1270 Elk Grove Village **Bell Industries** (708) 640-1910 Hoffman Estates Future Electronics Corp. (708) 882-1255 Itasca Zeus Elect. an Arrow Co. (708) 595-9730 Schaumburg Anthem Electronics (708) 884-0200 Time Electronics (708) 303-3000 INDIANA Carmel Hamilton/Halimark (317) 575-3500 Fort Wayne **Bell Industries** (219) 422-4300 Indianapolis Advent Electronics Inc. (800) 732-1453 Bell Industries (317) 875-8200 Future Electronics Corp. (317) 469-0447 Pioneer Standard (317) 573-0880 IOWA Cedar Rapids Advent Electronics (800) 397-8407 Hamilton/Hallmark (319) 393-0033 KANSAS Lenexa Hamilton/Hallmark (913) 888-4747 Overland Park Future Electronics Corp. (913) 649-1531 KENTUCKY Lexington Hamilton/Halimark

(606) 288-4911

#### MARYLAND

Columbia Anthem Electronics (410) 995-6640 Bell Industries (410) 290-5100 Future Electronics Corp. (410) 290-0600 Hamilton/Hallmark (410) 988-9800 Seymour Electronics (410) 992-7474 Time Electronics (410) 720-3600 Gaithersburg Pioneer Technology (301) 921-0660 MASSACHUSETTS Andover Bell Industries (508) 474-8880 Bolton Future Electronics Corp. (508) 779-3000 Lexinaton Pioneer Standard (617) 861-9200 Newburyport Rochester Electronics 'Obsolete Products' (508) 462-9332 Norwood Gerber Electronics (617) 769-6000 Peabody Hamilton/Hallmark (508) 532-3701 Time Electronics (508) 532-9777 Tyngsboro Port Electronics (508) 649-4880 Wilmington Anthem Electronics (508) 657-5170 Zeus Elect, an Arrow Co. (508) 658-0900 MICHIGAN Farmington Hills Advent Electronics (800) 572-9329 Grand Rapids Future Electronics Corp. (616) 698-6800 Pioneer Standard (616) 698-1800 Livonia Future Electronics Corp. (313) 261-5270 O'Fallon Advent Electronics (800) 888-9588 Plymouth Hamilton/Hallmark (313) 416-5800 Pioneer Standard (313) 416-2157 Wyoming R. M. Electronics, Inc. (616) 531-9300 MINNESOTA Bloominaton Hamilton/Hallmark (612) 881-2600 Eden Prairie Anthem Electronics (612) 944-5454 Future Electronics Corp. (612) 944-2200 Pioneer Standard (612) 944-3355 Minnetonka Time Electronics (612) 931-2131

#### NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

MINNESOTA (Continued) Thief River Falls Digi-Key Corp. "Catalog Sales Only" (800) 344-4539 MISSOURI Earth City Hamilton/Hallmark (314) 291-5350 Manchester Time Electronics (314) 230-7500 St. Louis Future Electronics Corp. (314) 469-6805 NEW JERSEY Camden Advent Electronics (800) 255-4771 Cherry Hill Hamilton/Hallmark (609) 424-0110 Fairfield **Bell Industries** (201) 227-6060 Pioneer Standard (201) 575-3510 Mariton Future Electronics Corp. (609) 596-4080 Time Electronics (609) 596-1286 Mount Laurel **Bell Industries** (609) 439-8860 Seymour Electronics (609) 235-7474 Parsippany Future Electronics Corp. (201) 299-0400 Hamilton/Hallmark (201) 515-1641 Pine Brook Anthem Electronics (201) 227-7960 Wayne Time Electronics (201) 785-8250 NEW MEXICO Albuquerque **Bell Industries** (505) 292-2700 Hamilton/Hallmark (505) 828-1058 NEW YORK Binghamton **Pioneer Standard** (607) 722-9300 Buffalo Summit Distributors (716) 887-2800 Commack Anthem Electronics (516) 864-6600 Fairport Pioneer Standard (716) 381-7070 Hauppauge Future Electronics Corp. (516) 234-4000 Hamilton/Hallmark (516) 434-7400 **Time Electronics** (516) 273-0100 Port Chester Zeus Elect. an Arrow Co. (914) 937-7400 Rochester Future Electronics Corp. (716) 387-9550 Hamilton/Hallmark (800) 475-9130 Summit Distributors (716) 334-81 10

Svracuse Future Electronics Corp. (315) 451-2371 Time Electronics (315) 434-9837 Woodbury Pioneer Standard (516) 921-9700 Seymour Electronics (516) 496-7474 NORTH CAROLINA Charlotte Future Electronics Corp. (704) 547-1107 Morrisville Pioneer Technology (919) 460-1530 Raleigh Anthem Electronics (919) 782-3550 Future Electronics Corp. (919) 790-7111 Hamilton/Hallmark (919) 872-0712 OHIO Beavercreek Future Electronics Corp. (513) 426-0090 Cleveland Pioneer Standard (216) 587-3600 Columbus Time Electronics (614) 794-3301 Dayton **Bell Industries** (513) 435-5922 Bell Industries-Military (513) 434-8231 Hamilton/Hallmark (513) 439-6735 Pioneer Standard (513) 236-9900 Mayfield Heights Future Electronics Corp. (216) 449-6996 Solon **Bell Industries** (216) 498-2002 Hamilton/Hallmark (216) 498-1100 Worthington Hamilton/Hallmark (614) 888-3313 OKLAHOMA Tulsa Hamilton/Hallmark (918) 254-6110 Pioneer Standard (918) 665-7840 Radio Inc. (918) 587-9123 OREGON Beaverton Anthem Electronics (503) 643-1114 **Bell Industries** (503) 644-3444 Future Electronics Corp. (503) 645-9454 Hamilton/Hallmark (503) 526-6200 Pioneer Technology (503) 626-7300 Portland Time Electronics (503) 684-3780 PENNSYLVANIA Horsham Anthem Electronics (215) 443-5150 **Pioneer Technology** (215) 674-4000

Pittsburgh Pioneer Standard (412) 782-2300 TEXAS Austin Anthem Electronics (512) 388-0049 Future Electronics Corp. (512) 502-0991 Hamilton/Hallmark (512) 258-8848 Minco Technology Labs. "Die Distributor (512) 834-2022 Pioneer Standard (512) 835-4000 Time Electronics (512) 219-3773 Carrollton Zeus Elect. an Arrow Co. (214) 380-4330 Dallas Hamilton/Hallmark (214) 553-4300 Pioneer Standard (214) 386-7300 Houston Future Electronics Corp. (713) 785-1155 Hamilton/Hallmark (713) 781-6100 Pioneer Standard (713) 495-4700 Richardson Anthem Electronics (214) 238-7100 Bell Industries (214) 690-9096 Future Electronics Corp. (214) 437-2437 Time Electronics (214) 480-5000 UTAH Midvale **Bell Industries** (801) 255-9691 Salt Lake City Anthem Electronics (801) 973-8555 Future Electronics Corp. (801) 467-4448 Hamilton/Hallmark (801) 266-2022 West Valley City Time Electronics (801) 973-0208 WASHINGTON Bellevue **Bell Industries** (206) 646-8750 Pioneer Technology (206) 644-7500 Bothell Anthem Electronics (206) 483-1700 Future Electronics Corp. (206) 489-3400 Kirkland Time Electronics (206) 820-1525 Redmond Hamilton/Hallmark (206) 881-6697 WISCONSIN Brookfield Future Electronics Corp. (414) 879-0244 **Pioneer Standard** (414) 784-3480 Mequon Taylor Electric (414) 241-4321 New Berlin Hamilton/Hallmark (414) 780-7200

Waukesha **Bell Industries** (414) 547-8879 West Állis Advent Electronics (800) 500-0441 CANADA WESTERN PROVINCES Burnaby Hamilton/Hallmark (604) 420-4101 Semad Electronics Ltd. (604) 451-3444 Calgary Electro Sonic Inc. (403) 255-9550 Future Electronics Corp. (403) 250-5550 Semad Electronics Ltd. (403) 252-5664 Zentronics/Pionee (403) 295-8838 Edmonton Future Electronics Corp. (403) 438-2858 Zentronics/Pionee (403) 482-3038 Markham Semad Electronics Ltd. (905) 475-8500 Richmond Electro Sonic Inc. (604) 273-2911 Zentronics/Pionee (604) 273-5575 Vancouver Future Electronics Corp. (604) 294-1166 EASTERN PROVINCES Mississauga Future Electronics Corp. (905) 612-9200 Hamilton/Hallmark (905) 564-6060 Time Electronics (905) 712-3277 Zentronics/Pionee (905) 405-8300 Nepean Hamilton/Hallmark (613) 226-1700 Zentronics/Pioneer (613) 226-8840 Ottawa Electro Sonic Inc. (613) 728-8333 Future Electronics Corp. (613) 820-8313 Semad Electronics Ltd. (613) 526-4866 Pointe Claire Future Electronics Corp. (514) 694-7710 Semad Electronics Ltd. (514) 694-0860 Quebec Future Electronics Corp. (418) 877-6666 Ville St. Laurent Hamilton/Hallmark (514) 335-1000 Zentronics/Pioneer (514) 737-9700 Willowdale Electro Sonic Inc. (416) 494-1666 Winnipeg Electro Sonic Inc. (204) 783-3105 Future Electronics Corp. (204) 944-1446 Zentronics/Pioneer (204) 694-1957

#### AUSTRALIA

National Semiconductor (Australia) Pty. Ltd. Bldg. 16 Business Park Dr. Monash Business Park Nottinghill Melbourne Victoria 3168 Australia Tel; (39) 558-9999 Fax: (39) 558-9999

#### BRAZIL

National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Fax: (55-11) 212-1181

#### 

National Semiconductor (Canada) 5925 Airport Road, Suite 615 Mississauga, Ontario L4V 1W1 Tel: (416) 678-2920 Fax: (416) 678-2837

National Semiconductor (Canada) 39 Robertson Road, Suite 101 Nepean, Ontario K2H 8R2 Tel: (613) 596-0411 Fax: (613) 596-1613

National Semiconductor (Canada) 1870 Boul Des Sources, Suite 101 Pointe Claire, Quebec H2R 5N4 Tel: (514) 426-2992 Fax: (514) 426-2710

#### CHINA -

National Semiconductor Beijing China Lialson Office Room 1930 New Century Hotel, No. 6 Southern Road Capital Gym Beijing 100046, PRC Tel: 10-849-133 1 Fax: 10-849-133 2

#### FINLAND

National Semiconductor (U.K.) Ltd. Mekaanikonkatu 13 SF-00810 Helsinki Finland Tel: (0) 759-1855 Fax: (0) 759-1393 WORLDWIDE SALES OFFICES

#### FRANCE

National Semiconductor

National Semiconductor S.A. Parc d'Affaires Technopolis 3, Avenue Du Canada Bat. ZETA - L.P. 821 Les Ulis F-91974 Courtaboeuf Cedex France Tel: (1) 69 18 37 00 Fax: (1) 69 18 37 69

#### GERMANY

National Semiconductor GmbH Livry-Gargan-Strasse. 10 D-82256 Fürstenfeldbruck Germany Tel: (0-81-41) 35-0 Fax: (0-81-41) 35-15-06

#### HONG KONG

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre 5 Canton Road Taimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

#### INDIA

National Semiconductor India Llaison Office 26 Cunningham Road Bangalore 560052 India Tel: 80-226-7272 Fax: 80-225-1133

#### ISRAEL

National Semiconductor Ltd. Maskit Street PO Box 3007 Herzlia B. 46104 Israel Tel: (09) 59 42 55 Fax: (09) 55 83 22

#### ITALY

National Semiconductor S.p.A. Strada 7, Palazzo R/3 I-20089 Rozzano-Milanofiori Italy Tel: (02) 57 50 03 00 Fax: (02) 57 50 04 00 JAPAN

网络白色 建达尔 机结构结构 化结构变体密制结构 法错误的 法输出

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Chiba Prefecture 261 Japan Tel: (043) 299-2300 Fax: (043) 299-2500

#### KOREA

National Semiconductor (Far East) Ltd. 13th Floor, Dai Han Life Insurance 63 Building 60 Yoldo-Dong Youngdeungpo-KU Secul Korea 150-763 Tel: (02) 784-8051/3 (02) 785-0696/8 Fax: (02) 784-8054

#### MALAYSIA

National Semiconductor Sdn Bhd Bayan Lepas Free Trade Zone 11900 Penang Malaysia Tel: 4-644-9061 Fax: 4-644-9073

#### MEXICO

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.E. Mexico Tel: (525) 661-7155 Fax: (525) 661-6905

#### PUERTO RICO

National Semiconductor (Puerto Rico) La Electronica Bildg. Suite 312, R.D. #1 KM 14.5 Rio Piedias Puerto Rico 00927 Tel: (809) 763-69211 Fax: (809) 763-6559

#### SINGAPORE

National Semiconductor Asia Pacific Pte. Ltd. 200 Cantonment Road # 13-01 Southpoint Singapore 0208 Tel: (65) 225-2226 Fax: (65) 225-7080

> anto angli da es Anto angli da es Anto an Anto angli da esta da an Anto angli da angli da esta Anto angli da angli da esta

# SPAIN

National Semiconductor GmbH Calle Agustin de Foxa, 27 (9°D) E-28036 Madrid Spain Tel: (01) 7-33-29-54 Fax: (01) 7-33-80-18

#### SWEDEN

 National Semiconductor AB

 P.O. Box 1009

 Grosshandlarvågen 7

 S-12123 Johanneshov,

 Sweden

 Tel: (08) 7 22 80 50

 Fax: (08) 7 22 90 95

#### SWITZERLAND

National Semiconductor (U.K.) Ltd. Alte Winterthurerstrasse 53 CH-8304 Wallisellen-Zürich Switzerland Tel: (01) 8-30-27-27 Fax: (01) 8-30-19-00

#### TAIWAN

National Semiconductor' : (Far East) Ltd. 9/F, No. 44 Section 2 Chungshan North Road Taipei, Taiwan, R.O.C. Tel: (02) 521-3288 Fax: (02) 551-3054

#### U.K. AND IRELAND

 National Semiconductor

 (U.K.) Ltd.

 The Maple, Kembrey Park.

 Swindon, Wiltshire SN2 6YX

 United Kingdom


 Tel: (07-93) 61 41 41

 Fax: (07-93) 52 21 80

 Telex: (444674

#### UNITED STATES

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: (800) 272-9959 Fax: (800) 737-7018



National Semiconductor supplies a comprehensive set of service and support capability Complete product information and design support is available from National's custome support centers.

To receive sales literature and technical assistance, contact the National support center in your are

Tel: 1-800-272-9959 Americas 1-800-737-7018 Fax: Email: support@tevm2.nsc.com (+49) 0-180-530 85-86-Europe Fax: cnjwge@tevm2.nsc.com Email: (+49) 0-180-530 85 85 Tel: Deutsch Tel: (+49) 0-180-532 78 32 English Français Tél: (+49) 0-180-532 93 58\* . Tel: (+49) 0-180-534 16 80 Italiano 81-043-299-2309 Tel: Japan ` 81-043-299-2408 Fax:

See us on the Worldwide Web at: http://www.nsc.com

For support in the following countries, please contact the offices listed below:

Australia	India		Malaysia	
Tel: (39) 558-9999	Tel:	80-226-7272 ·	Tel: 4-644-9061	
Fax: (39) 558-9998	Fax:	80-225-1133	Fax:, 4-644-9073	
China	Korea		Singapore	
Tel: 10-849-133 1	Tel:	(02) 784-8051/3	Tel: (65) 225-2226	
- Fax: 10-849-133 2		(02) 785-0696/8	Fax: (65) 225-7080	
Hong Kong	Fax:	(02) 784-8054	Taiwan	
Tel: (852) 2737-1600			···, Tel: (02) 521-3288	
Fax: (852) 2736-9960			Fax: `(02) 561-3054	

For a complete listing of worldwide sales offices, see inside back page.