

Special Purpose Linear Devices

Databook

- Audio
- Radio
- Video
- Motion Control
- Special Functions
- Surface Mount

For information on additional Linear Devices, please see the General Purpose Linear Devices and Data Acquisition Linear Devices Databooks

11 H.



A Corporate Dedication to Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.

We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.

harlie hort

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

Wir fühlen uns zu Qualität und Zuverlässigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfällen zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualität und die Zuverlässigkeit der Produkte von National Semiconductor sind unübertroffen.

Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

La Qualité et La Fiabilité:

Une Vocation Commune Chez National Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.

Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisant des systèmes d'une très grande qualité standard.

Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di altà qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno.

Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.

Charlie Sport

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

Special Purpose Linear Devices Databook

1989 Edition

General Information

Alphanumeric Available Hybrid Products Additional Available Linear Devices Industry Cross Reference Guide by Part Number Package Cross Reference Guide

Audio Circuits

Radio Circuits

Video Circuits

Motion Control

Special Functions

Surface Mount

Appendices/Physical Dimensions

TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

Abuseable™ Anadig™ ANS-R-TRAN™ **APPSTM ASPECT™** Auto-Chem Deflasher™ **ВСРТМ** BI-FET™ BI-FET II™ BI-LINE™ **BIPLANTM BLCTM** BLXTM Brite-Lite™ BTLTM. CheckTrack™ СІМ™ **CIMBUS™ CLASICTM** Clock // Chek™ **СОМВОТМ** COMBO ITM COMBO II™ COPS™ microcontrollers Datachecker® **DENSPAKTM** DIBTM Digitalker® **DISCERNTM DISTILL™** DNR® **DPVMTM** ELSTAR™ Embedded System Processor™ E-Z-LINK™ **FACTTM**

FAIRCADTM Fairtech™ **FAST®** 5-Star Service™ **GENIX™ GNXTM HAMRTM** HandiScan™ HEX 3000TM НРС™ l3Γ® ICM™ **INFOCHEX™** Integral ISE™ Intelisplay™ ISE™ ISE/06™ ISE/08™ ISE/16™ ISE32™ **ISOPLANAR™** ISOPLANAR-Z™ KevScan™ LMCMOS™ M²CMOS™ Macrobus™ Macrocomponent[™] MAXI-ROM® Meat⊮Chek™ MenuMaster™ Microbus™ data bus MICRO-DAC™ utalker™ Microtalker™ MICROWIRE™ MICROWIRE/PLUS™ **MOLETM**

MSTTM Naked-8™ National® National Semiconductor® National Semiconductor Corp.® NAX 800™ Nitride Plus™ Nitride Plus Oxide™ **NMLTM NOBUS™** NSC800™ **NSCISE™** NSX-16™ NS-XC-16™ **NTERCOM™ NURAMTM** OXISS™ P²CMOS™ PC Master™ Perfect Watch™ Pharmar/Chek™ **PLANTM** PLANARTM Plus-2™ Polycraft™ POSilink™ POSitalker[™] Power + Control™ **POWERplanar™** QUAD3000™ **QUIKLOOK™ RAT™** RTX16™ **SABR™** Script/Chek™

SCXTM SERIES/800™ Series 900™ Series 3000™ Series 32000® Shelfr Chek™ SofChek™ **SPIRE™** STARTM Starlink™ **STARPLEX™** Super-Block™ SuperChip™ SuperScript™ SYS32™ TapePak® TDSTM TeleGate™ The National Anthem® Time⊮Chek™ TINATM **TLCTM** Trapezoidal™ TRI-CODE™ TRI-POLY™ TRI-SAFE™ TRI-STATE® TURBOTRANSCEIVER™ VIPTM VR32TM **WATCHDOG™** XMOS™ **XPUTM** Z STAR™ 883B/RETS™ 883S/RETS™

Dolby[®] and the double-D[®] symbol are registered trademarks of Dolby Laboratories Licensing Corporation.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.



Linear Products Introduction

National Semiconductor Corporation first established itself as the Linear Leader in 1967 with the introduction of the FIRST MONOLITHIC VOLTAGE REGULATOR ... LM100. In the 20 years since, many of our products were firsts in performance and function. Today, this catalog spans the traditional areas of Op Amps, Voltage Regulators, Voltage References and Temperature Sensors, to Data Acquisition, Communication, Automotive, and Power Plus Control. National Semiconductor intends to remain a leader in the traditional product areas while forging ahead into VLSI solutions for analog problems and analog systems.

You can rely on National LINEAR to develop the most comprehensive product offering for use in the commercial, computer, automotive, telecommunication, industrial or military business segments. More than 1,000 basic LINEAR products (5400 options) allow design engineers to find the optimum Linear IC solution from National Semiconductor.

The Linear product line is presented in 3 Databooks. All sections are referenced and cross-indexed to provide quick and easy access. The technical information and basic product specifications are presented in data sheet format, including maximum ratings, electrical characteristics, performance curves and package information.

Additional application information is available as specific application notes or completely compiled in the LINEAR APPLI-CATIONS HANDBOOK. A product cross reference to the specific application note has been provided. This handbook and the 3-volume set of Linear Data Books represent a complete base of information to the National LINEAR product line.



Product Status Definitions

Definition of Terms

Data Sheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

Table of Contents

Alphanumeric Index	х
Available Hybrid Products	xiii
Additional Available Linear Devices	xv
Cross Reference by Part Number	xxvi
Industry Package Cross Reference Guide	xxxi
Section 1 Audio Circuits	
Audio Definition of Terms	1-3
Audio Selection Guide	1-4
LM380 Audio Power Amplifier	1-8
LM381 Low Noise Dual Preamplifier	1-12
LM382 Low Noise Dual Preamplifier	1-16
LM383 7 Watt Audio Power Amplifier	1-19
LM384 5 Watt Audio Power Amplifier	1-23
LM386 Low Voltage Audio Power Amplifier	1-28
LM387 Low Noise Dual Preamplifier	1-33
LM388 1.5-Watt Audio Power Amplifier	1-37
LM389 Low Voltage Audio Power Amplifier with NPN Transistor Array	1-43
LM390 1 Watt Battery Operated Audio Power Amplifier	1-51
LM391 Audio Power Driver	1-56
LM831 Low Voltage Audio Power Amplifier	1-67
LM832 Dynamic Noise Reduction System DNR	1-79
LM1035/LM1036 Dual DC Operated Tone/Volume/Balance Circuits	1-87
LM1037 Dual Four-Channel Analog Switch	1-07
LM1037 Dual Four-Channel Analog Switch	1-103
LM1040 Dual DC Operated Tone/Volume/Balance Circuit with Stereo Enhancement	1-105
Facility	1-108
LM1112A/LM1112B/LM1112C Dolby B-Type Noise Reduction Processors	1-118
LM1131A Dual Dolby B-Type Noise Reduction Processor	1-124
LM1818 Electronically Switched Audio Tape System	1-124
LM1837 Low Noise Preamplifier for Autoreversing Tape Playback System	1-123
LM1875 20 Watt Power Audio Amplifier	1-142
LM1873 Dual Power Audio Amplifier	1-160
LM1894 Dynamic Noise Reduction System DNR	1-165
LM1894 Dynamic Noise Reduction System DNA	1-173
LM1895 Addio Power Amplifier	1-173
LM1897 Low Noise Preamplifier for Tape Playback System	
LM2002/LM2002A 8 Watt Audio Power Amplifiers	1-187 1-195
LM2002/LM2002A 8 Watt Automotive Power Amplifier	1-195
LM2005 20 Walt Automotive Power Amplifier	1-199
LM2878 Dual 5 Watt Power Audio Amplifier	1-208
LM2879 Dual 8 Watt Audio Amplifier	1-213
LMC835 Digital Controlled Graphic Equalizer	1-227
Section 2 Radio Circuits	
Radio Circuits Definition of Terms	2-3
Radio Circuits Selection Guide	2-4
LM1211 Broadband Demodulator System	2-8
LM1596/LM1496 Balanced Modulator-Demodulators	2-18
LM1800 Phase-Locked Loop FM Stereo Demodulator	2-23
LM1863 AM Radio System for Electronically Tuned Radio	2-26
LM1865/LM1965/LM2065 Advanced FM IF Systems	2-38
LM1866 Low Voltage AM/FM Receiver	2-52

Table of Contents (Continued)

Section 2 Radio Circuits (Continued)	
LM1868 AM/FM Radio System	2-59
LM1870 Stereo Demodulator with Blend	2-67
LM1871 RC Encoder/Transmitter	2-73
LM1872 Radio Control Receiver/Decoder	2-89
LM1884 TV Stereo Decoder	2-108
LM3089 FM Receiver IF System	2-111
LM3189 FM IF System	2-117
LM3361A Low Voltage/Power Narrow Band FM IF System	2-124
LM3820 AM Radio System	2-129
LM4500A High Fidelity FM Stereo Demodulator with Blend	2-133
Section 3 Video Circuits	
Video Definition of Terms	3-3
Video Circuits Selection Guide	3-5
* LH2422 CRT Video Driver Amplifier	3-8
* LH4266 SPDT RF Switch	3-15
LM592 Differential Video Amplifier	3-22
LM733/LM733C Differential Video Amplifiers	3-27
LM1044 Analog Video Switch	3-32
LM1201 Video Amplifier System	3-41
LM1203 RGB Video Amplifier System	3-54
LM1391 Phase-Locked Loop	3-68
LM1823 Video IF Amplifier/PLL Detection System	3-73
LM1880 No-Holds Vertical/Horizontal	3-80
LM1881 Video Sync Separator	3-88
LM1886 TV Video Matrix D to A	3-95
LM1889 TV Video Modulator	3-102
LM2889 TV Video Modulator	3-112
Section 4 Motion Control	
Motion Control Selection Guide	4-3
LM621 Brushless Motor Commutator	4-4
LM628/LM629 Precision Motion Controllers	4-15
LM18293 Four Channel Push-Pull Driver	4-36
Section 5 Special Functions	
Special Function Selection Guide	5-3
LH0091 True RMS to DC Converter	5-7
LH0094 Multifunction Converter	5-12
LM122/LM322/LM2905/LM3905 Precision Timers	5-21
LM194/LM394 SuperMatch Pairs	5-33
LM195/LM295/LM395 Ultra Reliable Power Transistors	5-41
LM555/LM555C Timers	5-52
LM556/LM556C Dual Timers	5-60
LM565/LM565C Phase Locked Loops	5-64
LM566C Voltage Controlled Oscillator	5-72
LM567/LM567C Tone Decoders	5-76
LM903 Fluid Level Detector	5-82
LM1042 Fluid Level Detector	5-88
LM1801 Battery Operated Power Comparator	5-95
LM1812 Ultrasonic Transceiver	5-103
LM1815 Adaptive Sense Amplifier	5-111
LM1819 Air-Core Meter Driver	5-115

*Devices Not Covered In Last Publication

Table of Contents (Continued)

Section 5 Special Functions (Continued)	
LM1830 Fluid Detector	5-123
LM1851 Ground Fault Interrupter	5-129
LM1893/LM2893 Carrier Current Transceivers	5-136
LM1921 1 Amp Industrial Switch	5-158
LM1946 Over/Under Current Limit Diagnostic Circuit	5-163
LM1949 Injector Drive Controller	5-174
LM1951 Solid State 1 Amp Switch	5-182
LM1964 Sensor Interface Amplifier	5-190
LM2907/LM2917 Frequency to Voltage Converters	5-194
LM3045/LM3046/LM3086 Transistor Arrays	5-208
LM3146 High Voltage Transistor Array	5-213
LM3909 LED Flasher/Oscillator	5-218
LM3914 Dot/Bar Display Driver	5-225
LM3915 Dot/Bar Display Driver	5-240
LM3916 Dot/Bar Display Driver	5-258
LMC555 CMOS Timer	5-278
LMC567 Low Power Tone Decoder	5-281
LMC568 Low Power Phase-Locked Loop	5-285
LP395 Ultra Reliable Power Transistor	5-289
Section 6 Surface Mount	
Surface Mount	6-3
AN-450 Small Outline (SO) Package Surface Mounting Methods-Parameters and Their	
Effect on Product Reliability	6-13
Section 7 Appendices/Physical Dimensions	
Appendix A General Product Marking and Code Explanation	7-3
Appendix B Application Note Referenced by Part Number	7-4
Appendix C Summary of Commercial Reliability Programs	7-10
Appendix D Military Aerospace Programs from National Semiconductor	7-11
Appendix E Understanding Integrated Circuit Package Power Capabilities	7-18
Appendix F How to Get the Right Information from a Datasheet	7-23
Appendix G Obsolete Product Replacement Guide	7-27
Physical Dimensions	7-28
Bookshelf	

Distributors

Alpha-Numeric Index

LH0091 True RMS to DC Converter	5.7
LH0094 Multifunction Converter	
LH2422 CRT Video Driver Amplifier	
LH4266 SPDT RF Switch	
LM122 Precision Timer	
LM194 SuperMatch Pair	
LM194 Superivation Fail	
LM295 Ultra Reliable Power Transistor	
LM322 Precision Timer	
LM380 Audio Power Amplifier	
LM380 Addio Power Amphiler	1 10
LM382 Low Noise Dual Preamplifier	
LM382 Low Noise Dual Preamplifier	
LM383 7 Watt Audio Power Amplifier	
LM386 Low Voltage Audio Power Amplifier	
LM387 Low Noise Dual Preamplifier	
LM388 1.5-Watt Audio Power Amplifier	. 1-37
LM389 Low Voltage Audio Power Amplifier with NPN Transistor Array	
LM390 1 Watt Battery Operated Audio Power Amplifier	
LM391 Audio Power Driver	
LM394 SuperMatch Pair	
LM395 Ultra Reliable Power Transistor	
LM555 Timer	
LM555C Timer	
LM556 Dual Timer	
LM556C Dual Timer	
LM565 Phase Locked Loop	
LM565C Phase Locked Loop	
LM566C Voltage Controlled Oscillator	
LM567 Tone Decoder	. 5-76
LM567C Tone Decoder	
LM592 Differential Video Amplifier	. 3-22
LM621 Brushless Motor Commutator	4-4
LM628 Precision Motion Controller	. 4-15
LM629 Precision Motion Controller	. 4-15
LM733 Differential Video Amplifier	. 3-27
LM733C Differential Video Amplifier	. 3-27
LM831 Low Voltage Audio Power Amplifier	
LM832 Dynamic Noise Reduction System DNR	. 1-79
LM903 Fluid Level Detector	. 5-82
LM1035 Dual DC Operated Tone/Volume/Balance Circuit	. 1-87
LM1036 Dual DC Operated Tone/Volume/Balance Circuit	
LM1037 Dual Four-Channel Analog Switch	
LM1038 Dual Four-Channel Analog Switch	1-103
LM1040 Dual DC Operated Tone/Volume/Balance Circuit with Stereo Enhancement Facility	1-108
LM1042 Fluid Level Detector	
LM1044 Analog Video Switch	
LM1112A Dolby B-Type Noise Reduction Processor	
LM1112B Dolby B-Type Noise Reduction Processor	
LM1112C Dolby B-Type Noise Reduction Processor	
LM1131A Dual Dolby B-Type Noise Reduction Processor	

Alpha-Numeric Index (Continued)

LM1201 Video Amplifier System
LM1203 RGB Video Amplifier System
LM1211 Broadband Demodulator System
LM1391 Phase-Locked Loop
LM1496 Balanced Modulator-Demodulator
LM1596 Balanced Modulator-Demodulator
LM1800 Phase-Locked Loop FM Stereo Demodulator
LM1801 Battery Operated Power Comparator
LM1812 Ultrasonic Transceiver
LM1815 Adaptive Sense Amplifier
LM1818 Electronically Switched Audio Tape System
LM1819 Air-Core Meter Driver
LM1823 Video IF Amplifier/PLL Detection System
LM1830 Fluid Detector
LM1837 Low Noise Preamplifier for Autoreversing Tape Playback System
LM1851 Ground Fault Interrupter
LM1863 AM Radio System for Electronically Tuned Radio
LM1865 Advanced FM IF System
LM1866 Low Voltage AM/FM Receiver
LM1868 AM/FM Radio System
LM1870 Stereo Demodulator with Blend
LM1871 RC Encoder/Transmitter
LM1872 Radio Control Receiver/Decoder
LM1875 20 Watt Power Audio Amplifier
LM1877 Dual Power Audio Amplifier
LM1880 No-Holds Vertical/Horizontal
LM1881 Video Sync Separator
LM1884 TV Stereo Decoder
LM1886 TV Video Matrix D to A
LM1889 TV Video Modulator
LM1893 Carrier Current Transceiver
LM1093 Camer Current Hainsceiver
LM1894 Dynamic Noise Reduction System DNR 1-165 LM1895 Audio Power Amplifier 1-173
LM1896 Dual Power Audio Amplifier
LM1897 Low Noise Preamplifier for Tape Playback System
LM1921 1 Amp Industrial Switch
LM1949 Injector Drive Controller
LM1951 Solid State 1 Amp Switch
LM1964 Sensor Interface Amplifier
LM1965 Advanced FM IF System
LM2002 8 Watt Audio Power Amplifier
LM2065 Advanced FM IF System
LM2877 Dual 4 Watt Power Audio Amplifier
LM2878 Dual 5 Watt Power Audio Amplifier
LM2879 Dual 8 Watt Audio Amplifier
LM2889 TV Video Modulator
LM2893 Carrier Current Transceiver
LM2896 Dual Power Audio Amplifier
LM2905 Precision Timer

Alpha-Numeric Index (Continued)

LM2907 Frequency to Voltage Converter	5-194
LM2917 Frequency to Voltage Converter	
LM3045 Transistor Array	
LM3046 Transistor Array	
LM3086 Transistor Array	
LM3089 FM Receiver IF System	
LM3146 High Voltage Transistor Array	
LM3189 FM IF System	
LM3361A Low Voltage/Power Narrow Band FM IF System	
LM3820 AM Radio System	
LM3905 Precision Timer	
LM3909 LED Flasher/Oscillator	
LM3914 Dot/Bar Display Driver	
LM3915 Dot/Bar Display Driver	
LM3916 Dot/Bar Display Driver	
LM4500A High Fidelity FM Stereo Demodulator with Blend	
LM18293 Four Channel Push Pull Driver	
LMC555 CMOS Timer	
LMC567 Low Power Tone Decoder	
LMC568 Low Power Phase-Locked Loop	
LMC835 Digital Controlled Graphic Equalizer	
LP395 Ultra Reliable Power Transistor	

National Semiconductor

Available Hybrid Products

Device Number	Databook
ADC1210/ADC1211	Data Acquisition Linear Devices
AF100	Data Acquisition Linear Devices
AF150	Data Acquisition Linear Devices
AF151	Data Acquisition Linear Devices
AH0014/AH0015/AH0019	Data Acquisition Linear Devices
DH0006	Individual Datasheet
DH0008	Individual Datasheet
DH0011	Individual Datasheet
DH0034	Individual Datasheet
DH0035	Individual Datasheet
DH3467	Individual Datasheet
DH3725	Individual Datasheet
DS0025	Interface Data Book
DS0026	Interface Data Book
DS0056	Interface Data Book
LH0002	General Purpose Linear Devices
LH0003	General Purpose Linear Devices
LH0004	General Purpose Linear Devices
LH0020	General Purpose Linear Devices
LH0021/LH0041	General Purpose Linear Devices
LH0022/LH0042/LH0052	General Purpose Linear Devices
LH0023/LH0043	Data Acquisition Linear Devices
LH0024	General Purpose Linear Devices
LH0032	General Purpose Linear Devices
LH0033/LH0063	General Purpose Linear Devices
LH0036	General Purpose Linear Devices
LH0038	General Purpose Linear Devices
LH0044	General Purpose Linear Devices
LH0045	General Purpose Linear Devices
LH0053	Data Acquisition Linear Devices
LH0061	General Purpose Linear Devices
LH0062	General Purpose Linear Devices
LH0070/LH0071	Data Acquisition Linear Devices
LH0075	General Purpose Linear Devices
LH0076	General Purpose Linear Devices
LH0082	General Purpose Linear Devices
LH0084	General Purpose Linear Devices
LH0086	General Purpose Linear Devices

Device Number	Databook
LH0091	Special Purpose Linear Devices
LH0094	Special Purpose Linear Devices
LH0101	General Purpose Linear Devices
LH1605	General Purpose Linear Devices
LH2101	General Purpose Linear Devices
LH2108/LH2208/LH2308	General Purpose Linear Devices
LH2110/LH2210/LH2310	General Purpose Linear Devices
LH2111/LH2211/LH2311	General Purpose Linear Devices
LH2422	Special Purpose Linear Devices
LH4001	General Purpose Linear Devices
LH4002	General Purpose Linear Devices
LH4003	General Purpose Linear Devices
LH4004	General Purpose Linear Devices
LH4006	General Purpose Linear Devices
LH4008	General Purpose Linear Devices
LH4009	General Purpose Linear Devices
LH4010	General Purpose Linear Devices
LH4011	General Purpose Linear Devices
LH4012	General Purpose Linear Devices
LH4033/LH4063	General Purpose Linear Devices
LH4101	General Purpose Linear Devices
LH4104	General Purpose Linear Devices
LH4105	General Purpose Linear Devices
LH4106	General Purpose Linear Devices
LH4117	General Purpose Linear Devices
LH4118	General Purpose Linear Devices
LH4124	General Purpose Linear Devices
LH4141	General Purpose Linear Devices
LH4161	General Purpose Linear Devices
LH4162	General Purpose Linear Devices
LH4200	General Purpose Linear Devices
LH4266	Special Purpose Linear Devices
LH4860	Data Acquisition Linear Devices
LH7001	General Purpose Linear Devices
LH7070/LH7071	Data Acquisition Linear Devices
HS7067	General Purpose Linear Devices
HS7107	General Purpose Linear Devices
MH0007	Individual Datasheet

National Semiconductor

Additional Available Linear Devices

Device	Databook
ADC0800 8-Bit A/D Converter	. Data Acquisition Linear Devices
ADC0801 8-Bit µP Compatible A/D Converter	
ADC0802 8-Bit µP Compatible A/D Converter	
ADC0803 8-Bit µP Compatible A/D Converter	
ADC0804 8-Bit µP Compatible A/D Converter	
ADC0805 8-Bit µP Compatible A/D Converter	
ADC0808 8-Bit µP Compatible A/D Converter with 8-Channel	
Multiplexer	. Data Acquisition Linear Devices
ADC0809 8-Bit μ P Compatible A/D Converter with 8-Channel	
Multiplexer	
ADC0811 8-Bit Serial I/O A/D Converter with 11-Channel Multiplexer	. Data Acquisition Linear Devices
ADC0816 8-Bit µP Compatible A/D Converter with 16-Channel	
Multiplexer	. Data Acquisition Linear Devices
ADC0817 8-Bit µP Compatible A/D Converter with 16-Channel	
Multiplexer	. Data Acquisition Linear Devices
ADC0819 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer	. Data Acquisition Linear Devices
ADC0820 8-Bit High Speed μ P Compatible A/D Converter with	
Track/Hold Function	
ADC0829 μ P Compatible 8-Bit A/D with 11-Channel MUX/Digital Input .	
ADC0831 8-Bit Serial I/O A/D Converter with Multiplexer Options	
ADC0832 8-Bit Serial I/O A/D Converter with Multiplexer Options	
ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer	
ADC0834 8-Bit Serial I/O A/D Converter with Multiplexer Options	
ADC0838 8-Bit Serial I/O A/D Converter with Multiplexer Options	
ADC0841 8-Bit µP Compatible A/D Converter	
ADC0844 8-Bit μ P Compatible A/D Converter with Multiplexer Options .	
ADC0848 8-Bit μ P Compatible A/D Converter with Multiplexer Options .	Data Acquisition Linear Devices
ADC0852 Multiplexed Comparator with 8-Bit Reference Divider	
ADC0854 Multiplexed Comparator with 8-Bit Reference Divider	
ADC1001 10-Bit µP Compatible A/D Converter	
ADC1005 10-Bit μ P Compatible A/D Converter	
ADC1021 10-Bit µP Compatible A/D Converter	
ADC1025 10-Bit μP Compatible A/D Converter	
ADC1205 12-Bit Plus Sign µP Compatible A/D Converter	
ADC1210 12-Bit CMOS A/D Converter	
ADC1211 12-Bit CMOS A/D Converter	
ADC1225 12-Bit Plus Sign μP Compatible A/D Converter	
ADC3511 31/2-Digit Microprocessor Compatible A/D Converter	
ADC3711 33/4-Digit Microprocessor Compatible A/D Converter	
ADD3501 31/2-Digit DVM with Multiplexed 7-Segment Output	
ADD3701 3 ³ / ₄ -Digit DVM with Multiplexed 7-Segment OutputAF100 Universal Active Filter	
AF100 Universal Active Filter	
AF150 Universal Wideband Active Filter	
	. Data Acquisition Linear DeviCes

Additional Available Linear Devices (Continued) Device Databook AH0014 Dual DPST-TTL/DTL Compatible MOS Analog SwitchData Acquisition Linear Devices AH0015 Quad SPST Dual DPST-TTL/DTL Compatible MOS Analog Switch Data Acquisition Linear Devices AH0019 Dual DPST-TTL/DTL Compatible MOS Analog SwitchData Acquisition Linear Devices AH5009 Monolithic Analog Current SwitchData Acquisition Linear Devices AH5010 Monolithic Analog Current SwitchData Acquisition Linear Devices AH5011 Monolithic Analog Current Switch AH5012 Monolithic Analog Current SwitchData Acquisition Linear Devices AH5020C Monolithic Analog Current Switch Data Acquisition Linear Devices DAC0630 Triple 6-Bit Video DAC with Color PalletteData Acquisition Linear Devices DAC0631 Triple 6-Bit Video DAC with Color PalletteData Acquisition Linear Devices DAC0800 8-Bit D/A Converter Data Acquisition Linear Devices DAC0801 8-Bit D/A Converter Data Acquisition Linear Devices DAC0802 8-Bit D/A Converter Data Acquisition Linear Devices DAC0806 8-Bit D/A Converter Data Acquisition Linear Devices DAC0807 8-Bit D/A Converter Data Acquisition Linear Devices DAC0808 8-Bit D/A Converter Data Acquisition Linear Devices DAC0830 8-Bit µP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC0831 8-Bit uP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC0832 8-Bit µP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1000 µP Compatible, Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1001 µP Compatible, Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1002 uP Compatible. Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1006 µP Compatible, Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1007 µP Compatible, Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1008 µP Compatible, Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1020 10-Bit Binary Multiplying D/A Converter Data Acquisition Linear Devices DAC1021 10-Bit Binary Multiplying D/A Converter Data Acquisition Linear Devices DAC1022 10-Bit Binary Multiplying D/A Converter Data Acquisition Linear Devices DAC1208 12-Bit uP Compatible Double-Buffered D/A Converter Data Acquisition Linear Devices DAC1209 12-Bit µP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1210 12-Bit µP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1219 12-Bit Multiplying D/A ConverterData Acquisition Linear Devices DAC1220 12-Bit Binary Multiplying D/A Converter Data Acquisition Linear Devices DAC1221 12-Bit Binary Multiplying D/A ConverterData Acquisition Linear Devices DAC1222 12-Bit Binary Multiplying D/A ConverterData Acquisition Linear Devices DAC1230 12-Bit µP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1231 12-Bit µP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1232 12-Bit uP Compatible Double-Buffered D/A ConverterData Acquisition Linear Devices DAC1265 Hi-Speed 12-Bit D/A Converter with ReferenceData Acquisition Linear Devices DAC1265A Hi-Speed 12-Bit D/A Converter with Reference Data Acquisition Linear Devices DAC1266 Hi-Speed 12-Bit D/A ConverterData Acquisition Linear Devices DAC1266A Hi-Speed 12-Bit D/A ConverterData Acquisition Linear Devices DAC1655 16-Bit D/A Converter Data Acquisition Linear Devices HS7107 7 Amp, Multimode, High Efficiency Switching RegulatorGeneral Purpose Linear Devices LF147 Wide Bandwidth Quad JFET Input Operational Amplifiers General Purpose Linear Devices

LF155 Series Monolithic JFET Input Operational AmplifiersGeneral Purpose Linear Devices LF156 Series Monolithic JFET Input Operational AmplifiersGeneral Purpose Linear Devices LF157 Series Monolithic JFET Input Operational AmplifiersGeneral Purpose Linear Devices

Databook

Device	
Device	

Device	Databook
LF198 Monolithic Sample and Hold Circuit	Data Acquisition Linear Devices
LF198A Monolithic Sample and Hold Circuit	Data Acquisition Linear Devices
LF211 Voltage Comparator	General Purpose Linear Devices
LF255 Series Monolithic JFET Input Operational Amplifiers	General Purpose Linear Devices
LF256 Series Monolithic JFET Input Operational Amplifiers	
LF257 Series Monolithic JFET Input Operational Amplifiers	
LF298 Monolithic Sample and Hold Circuit	
LF311 Voltage Comparator	
LF347 Wide Bandwidth Quad JFET Input Operational Ampli	fiers General Purpose Linear Devices
LF347B Wide Bandwidth Quad JFET Input Operational Amp	
LF351 Wide Bandwidth JFET Input Operational Amplifier	
LF353 Wide Bandwidth Dual JFET Input Operational Amplifi	
LF355 Series Monolithic JFET Input Operational Amplifiers	
LF356 Series Monolithic JFET Input Operational Amplifiers	
LF357 Series Monolithic JFET Input Operational Amplifiers	
LF398A Monolithic Sample and Hold Circuit	Data Acquisition Linear Devices
LF400 Fast Settling JFET Input Operational Amplifier	General Purpose Linear Devices
LF400A Fast Settling JFET Input Operational Amplifier	
LF400 Precision Fast Settling JFET Input Operational Ampliner	
LF401 Precision Fast Settling JFET Input Operational Ample LF401A Precision Fast Settling JFET Input Operational Amp	
LF401A Precision Past Setting JFET input Operational Amplifi- LF411 Low Offset, Low Drift JFET Input Operational Amplifi-	
LF411 Low Offset, Low Drift Dual JFET Operational Amplific	General Purpose Linear Devices
LF441 Low Power JFET Input Operational Amplifier	Concret Purpose Linear Devices
LF442 Dual Low Power JFET Input Operational Amplifier	
LF444 Quad Low Power JFET Input Operational Amplifier .	Concret Purpose Linear Devices
LF451 Wide-Bandwidth JFET Input Operational Amplifier .	
LF453 Wide-Bandwidth Dual JFET Input Operational Amplif	
LF11201 Quad SPST JFET Analog Switch	
LF11202 Quad SPST JFET Analog Switch	
LF11331 Quad SPST JFET Analog Switch	Dete Acquisition Linear Devices
LF11332 Quad SPST JFET Analog Switch	
LF11333 Quad SPST JFET Analog Switch	
LF13006 Digital Gain Set	
LF13007 Digital Gain Set	
LF13201 Quad SPST JFET Analog Switch	
LF13202 Quad SPST JFET Analog Switch	
LF13331 Quad SPST JFET Analog Switch	
LF13332 Quad SPST JFET Analog Switch	
LF13333 Quad SPST JFET Analog Switch	
LF13508 8-Channel Analog Multiplexer	
LF13509 4-Channel Analog Multiplexer	Data Acquisition Linear Devices
LF13741 Monolithic JFET Input Operational Amplifier	
LH0002 Current Amplifier	
LH0003 Wide Bandwidth Operational Amplifier	
LH0004 High Voltage Operational Amplifier	General Purpose Linear Devices
LH0020 High Gain Operational Amplifier	General Purpose Linear Devices
LH0021 1.0 Amp Power Operational Amplifier	General Purpose Linear Devices
LH0022 High Performance FET Operational Amplifier	
LH0023 Sample and Hold Circuit	
LH0023C Sample and Hold Circuit	
LH0024 High Slew Rate Operational Amplifier	
LH0032 Ultra Fast FET-Input Operational Amplifier	General Purpose Linear Devices

Additional Available Linear Devices (Continued)	
Device	Databook
LH0033 Fast Buffer Amplifiers	General Purpose Linear Devices
LH0036 Instrumentation Amplifier	
LH0038 True Instrumentation Amplifier	
LH0041 0.2 Amp Power Operational Amplifier	General Purpose Linear Devices
LH0042 Low Cost FET Operational Amplifier	General Purpose Linear Devices
LH0043 Sample and Hold Circuit	Data Acquisition Linear Devices
LH0043C Sample and Hold Circuit	
LH0044 Series Precision Low Noise Operational Amplifiers	
LH0045 Two Wire Transmitter	
LH0052 Precision FET Operational Amplifier	General Purpose Linear Devices
LH0053 High Speed Sample and Hold Amplifier	
LH0061 0.5 Amp Wide Band Operational Amplifier	
LH0062 High Speed FET Operational Amplifier	
LH0070 Series BCD Buffered Reference	
LH0071 Series Precision Buffered Reference	
LH0075 Positive Precision Programmable Regulator	
LH0076 Negative Precision Programmable Regulator	
LH0082 Optical Communication Receiver/Amplifier	
LH0084 Digitally-Programmable-Gain Instrumentation Amplifier	
LH0086 Digitally-Programmable-Gain Amplifier	
LH0101 Power Operational Amplifier	General Purpose Linear Devices
LH1605 5 Amp, High Efficiency Switching Regulator	General Purpose Linear Devices
LH2101A Dual High Performance Operational Amplifier	
LH2108 Dual Super Beta Operational Amplifier	
LH2110 Dual Voltage Follower	
LH2111 Dual Voltage Comparator	
LH2201A Dual High Performance Operational Amplifier	
LH2208 Dual Super Beta Operational Amplifier	
LH2210 Dual Voltage Follower	
LH2211 Dual Voltage Comparator	
LH2301A Dual High Performance Operational Amplifier	
LH2308 Dual Super Beta Operational Amplifier	
LH2310 Dual Voltage Follower	
LH2311 Dual Voltage Comparator	
LH4001 Wideband Current Buffer	
LH4002 Wideband Video Buffer	
LH4003 Precision RF Closed Loop Buffer	
LH4006 Precision RF Closed Loop Buffer	General Purpose Linear Devices
LH4008 Fast Buffer	
LH4009 Fast Buffer	
LH4010 Fast FET Buffer	
LH4010 Fast Open Loop Buffer	General Purpose Linear Devices
LH4012 Wideband Buffer.	
LH4033C Fast and Ultra Fast Buffer Amplifiers	General Purnose Linear Devices
LH4063C Fast and Ultra Fast Buffer Amplifiers	
LH4101 Wideband High Current Operational Amplifier	General Purpose Linear Devices
LH4101C Wideband High Current Operational Amplifier	
LH4104 Fast Settling High Current Operational Amplifier	
LH4105 Precision Fast Settling High Current Operational Amplifier	
LH4106 ± 5V High Speed Operational Amplifier	

Databook

Device

	. General i ulpose Linear Devices
LH4141C 0.2 Amp Power Operational Amplifier	
LH4161 High Speed Operational Amplifier	. General Purpose Linear Devices
LH4162 Dual High Speed Operational Amplifier	
LH4200 General Purpose GaAs FET Amplifier	. General Purpose Linear Devices
LH4860 Super Fast 12-Bit Track-Hold Amplifier	Data Acquisition Linear Devices
LH7001 Positive/Negative Adjustable Regulator	. General Purpose Linear Devices
LH7070 Series Precision BCD Buffered Reference	. Data Acquisition Linear Devices
LH7071 Series Precision Binary Buffered Reference	Data Acquisition Linear Devices
LM10 Op Amp and Voltage Reference	. General Purpose Linear Devices
LM11 Operational Amplifier	. General Purpose Linear Devices
LM12(L) 150W Operational Amplifier	. General Purpose Linear Devices
LM34 Precision Fahrenheit Temperature Sensor	Data Acquisition Linear Devices
LM34A Precision Fahrenheit Temperature Sensor	. Data Acquisition Linear Devices
LM34C Precision Fahrenheit Temperature Sensor	Data Acquisition Linear Devices
LM34CA Precision Fahrenheit Temperature Sensor	. Data Acquisition Linear Devices
LM34D Precision Fahrenheit Temperature Sensor	
LM35 Precision Centigrade Temperature Sensor	. Data Acquisition Linear Devices
LM35A Precision Centigrade Temperature Sensor	
LM35C Precision Centigrade Temperature Sensor	
LM35CA Precision Centigrade Temperature Sensor	Data Acquisition Linear Devices
LM35D Precision Centigrade Temperature Sensor	
LM78G 4-Terminal Adjustable Regulator	
LM78L00 Series 3-Terminal Positive Regulators	
LM78LXX Series 3-Terminal Positive Regulators	General Purpose Linear Devices
LM78MG 4-Terminal Positive Regulator	
LM78MXX Series 3-Terminal Positive Regulators	General Purpose Linear Devices
LM78S40 Universal Switching Regulator Subsystem	General Purpose Linear Devices
LM78XX Series Voltage Regulators	Conoral Purpose Linear Devices
LM79G 4-Terminal Adjustable Regulator	General Purpose Linear Devices
LM79LXXAC Series 3-Terminal Adjustable Negative Regulators	General Purpose Linear Devices
LM79MG 4-Terminal Positive Regulator	General Purpose Linear Devices
LM79MXX Series 3-Terminal Negative Regulators	General Purpose Linear Devices
LM79XX Series 3-Terminal Negative Regulators	General Purpose Linear Devices
LM101A Operational Amplifier	General Purpose Linear Devices
LM102 Voltage Follower	
LM104 Negative Regulator	. General Purpose Linear Devices
LM105 Voltage Regulator	. General Purpose Linear Devices
LM106 Voltage Comparator	. General Purpose Linear Devices
LM107 Operational Amplifier	
LM108 Operational Amplifier	. General Purpose Linear Devices
LM108A Operational Amplifier	. General Purpose Linear Devices
LM109 5-Volt Regulator	General Purpose Linear Devices
LM110 Voltage Follower	. General Purpose Linear Devices
LM111 Voltage Comparator	
LM112 Operational Amplifiers	. General Purpose Linear Devices
LM113 Precision Reference	Data Acquisition Linear Devices
LM117 3-Terminal Adjustable Regulator	
LM117A 3-Terminal Adjustable Regulator	
LAIIZIN/O Terminal Adjustable Desulator	Constal Durnasa Linear Dovisoo

LH4117 Precision RF AmplifierGeneral Purpose Linear Devices LH4118 Low Gain Wide Band RF AmplifierGeneral Purpose Linear Devices LH4124C High Slew Rate Operational AmplifierGeneral Purpose Linear Devices

LM117HV 3-Terminal Adjustable RegulatorGeneral Purpose Linear Devices

Additional Available Linear Devices (Continued)	
Device	Databook
LM118 Operational Amplifiers	General Purpose Linear Devices
LM119 High Speed Dual Comparator	
LM120 Series 3-Terminal Negative Regulator	
LM121 Precision Preamplifier	
LM123 3 Amp, 5-Volt Positive Regulator	
LM123A 3 Amp, 5-Volt Positive Regulator	
LM124 Low Power Quad Operational Amplifiers	
LM125 Voltage Regulator	
LM126 Voltage Regulator	
LM129 Precision Reference	Data Acquisition Linear Devices
LM131 Precision Voltage-to-Frequency Converter	Data Acquisition Linear Devices
LM133 3-Amp Adjustable Negative Voltage Regulator	
LM134 3-Terminal Adjustable Current Source	
LM135 Precision Temperature Sensor	
LM135A Precision Temperature Sensor	
LM136-2.5V Reference Diode	Data Acquisition Linear Devices
LM136-5.0V Reference Diode	
LM137 3-Terminal Adjustable Negative Regulator	
LM137HV 3-Terminal Adjustable Negative Regulator (High Voltage) .	General Purpose Linear Devices
LM138 5 Amp Adjustable Power Regulator	General Purpose Linear Devices
LM138A 5 Amp Adjustable Power Regulator	General Purpose Linear Devices
LM139 Low Power Low Offset Voltage Quad Comparator	
LM140 Series 3-Terminal Positive Regulators	
LM140L Series 3-Terminal Positive Regulators	
LM143 High Voltage Operational Amplifier	
LM144 High Voltage, High Slew Rate Operational Amplifier	General Purpose Linear Devices
LM145 Negative 3 Amp Regulator	
LM146 Programmable Quad Operational Amplifier	General Purpose Linear Devices
LM148 Quad 741 Operational Amplifiers	
LM149 Wide Band Decompensated (A _V (MIN) = 5)	General Purpose Linear Devices
LM150 3 Amp Adjustable Power Regulator	
LM150A 3 Amp Adjustable Power Regulator	General Purpose Linear Devices
LM158 Low Power Dual Operational Amplifier	General Purpose Linear Devices
LM160 High Speed Differential Comparator	
LM161 High Speed Differential Comparator	General Purpose Linear Devices
LM168 Precision Voltage Reference	
LM169 Precision Voltage Reference	
LM185 Adjustable Micropower Voltage Reference	
LM185-1.2 Micropower Voltage Reference Diode	
LM185-2.5 Micropower Voltage Reference Diode	
LM193 Low Power Low Offset Voltage Dual Comparator	
LM196 10 Amp Adjustable Voltage Regulator	General Purpose Linear Devices
LM199 Precision Reference	
LM201A Operational Amplifier	
LM204 Negative Regulator	
LM205 Voltage Regulator	
LM206 Voltage Comparator	
LM207 Operational Amplifier	
LM208 Operational Amplifier	
LM208A Operational Amplifier	
LM210 Voltage Follower	
LM211 Voltage Comparator	General Purpose Linear Devices

	Detebeek
	Databook
LM212 Operational Amplifiers	. General Purpose Linear Devices
LM218 Operational Amplifiers	
LM219 High Speed Dual Comparator	
LM221 Precision Preamplifier	
LM224 Low Power Quad Operational Amplifiers	
LM231 Precision Voltage-to-Frequency Converter	
LM234 3-Terminal Adjustable Current Source	
LM235 Precision Temperature Sensor	
LM235A Precision Temperature Sensor	
LM236-2.5V Reference Diode	
LM236-5.0V Reference Diode	Data Acquisition Linear Devices
LM239 Low Power Low Offset Voltage Quad Comparator	
LM246 Programmable Quad Operational Amplifier	
LM248 Quad 741 Operational Amplifiers	
LM249 Wide Band Decompensated ($A_V(MIN) = 5$)	
LM258 Low Power Dual Operational Amplifier	. General Purpose Linear Devices
LM260 High Speed Differential Comparator	
LM261 High Speed Differential Comparator	
LM268 Precision Voltage Reference	
LM285 Adjustable Micropower Voltage Reference	
LM285-1.2 Micropower Voltage Reference Diode	
LM285-2.5 Micropower Voltage Reference Diode	
LM293 Low Power Low Offset Voltage Dual Comparator	
LM299 Precision Reference	
LM301A Operational Amplifier	
LM302 Voltage Follower	
LM304 Negative Regulator	
LM305 Voltage Regulator	
LM305A Voltage Regulator	
LM306 Voltage Comparator	
LM307 Operational Amplifier	
LM308 Operational Amplifier	. General Purpose Linear Devices
LM308A Operational Amplifier	
LM309 5-Volt Regulator	
LM310 Voltage Follower	
LM311 Voltage Comparator	
LM312 Operational Amplifiers	
LM313 Precision Reference	
LM317 3-Terminal Adjustable Regulator	
LM317A 3-Terminal Adjustable Regulator	
LM317HV 3-Terminal Adjustable Regulator	. General Purpose Linear Devices
LM317L 3-Terminal Adjustable Regulator	
LM318 Operational Amplifiers	
LM319 High Speed Dual Comparator	
LM320 Series 3-Terminal Negative Regulator	
LM320L 3-Terminal Negative Regulator	
LM321 Precision Preamplifier	
LM323 3 Amp, 5-Volt Positive Regulator	
LM323A 3 Amp, 5-Volt Positive Regulator	
LM324 Low Power Quad Operational Amplifiers	
LM325 Voltage Regulator	
LM326 Voltage Regulator	. General Purpose Linear Devices

Device

Device	Databook
LM329 Precision Reference	. Data Acquisition Linear Devices
LM330 3-Terminal Positive Regulator	. General Purpose Linear Devices
LM331 Precision Voltage-to-Frequency Converter	. Data Acquisition Linear Devices
LM333 3-Amp Adjustable Negative Voltage Regulator	
LM334 3-Terminal Adjustable Current Source	
LM335 Precision Temperature Sensor	
LM335A Precision Temperature Sensor	. Data Acquisition Linear Devices
LM336-2.5V Reference Diode	. Data Acquisition Linear Devices
LM336-5.0V Reference Diode	
LM337 3-Terminal Adjustable Negative Regulator	
LM337HV 3-Terminal Adjustable Negative Regulator (High Voltage)	. General Purpose Linear Devices
LM337L 3-Terminal Adjustable Regulator	
LM338 5 Amp Adjustable Power Regulator	. General Purpose Linear Devices
LM338A 5 Amp Adjustable Power Regulator	
LM339 Low Power Low Offset Voltage Quad Comparator	
LM340 Series 3-Terminal Positive Regulators	
LM340L Series 3-Terminal Positive Regulators	
LM341 Series 3-Terminal Positive Regulators	
LM342 Series 3-Terminal Positive Regulators	
LM343 High Voltage Operational Amplifier	
LM344 High Voltage, High Slew Rate Operational Amplifier	. General Purpose Linear Devices
LM345 Negative 3 Amp Regulator	. General Purpose Linear Devices
LM346 Programmable Quad Operational Amplifier	
LM348 Quad 741 Operational Amplifiers	. General Purpose Linear Devices
LM349 Wide Band Decompensated (A _V (MIN) = 5)	
LM350 3 Amp Adjustable Power Regulator	
LM350A 3 Amp Adjustable Power Regulator	
LM358 Low Power Dual Operational Amplifier	. General Purpose Linear Devices
LM359 Dual, High Speed, Programmable Current Mode (Norton)	
Amplifier	
LM360 High Speed Differential Comparator	
LM361 High Speed Differential Comparator	
LM363 Precision Instrumentation Amplifier	
LM368 Precision Voltage Reference	
LM368-2.5 Precision Voltage Reference	
LM369 Precision Voltage Reference	
LM376 Voltage Regulator	
LM385 Adjustable Micropower Voltage Reference	
LM385-1.2 Micropower Voltage Reference Diode	
LM385-2.5 Micropower Voltage Reference Diode	
LM392 Low Power Operational Amplifier/Voltage Comparator	
LM393 Low Power Low Offset Voltage Dual Comparator	
LM396 10 Amp Adjustable Voltage Regulator	
LM399 Precision Reference	. Data Acquisition Linear Devices
LM431A Adjustable Precision Zener Shunt Regulator	
LM494 Pulse Width Modulated Control Circuit	
LM604 4 Channel MUX-Amp	General Purpose Linear Devices
LM607 Precision Operational Amplifier	. General Purpose Linear Devices
LM611 Adjustable Micropower Floating Voltage Reference and	
Single-Supply Operational Amplifier	
LM613 Dual Operational Amplifiers, Dual Comparators, and Adjustable	
Reference	. General Purpose Linear Devices

Databook

Additional Available Linear Devices (Continued)

Device

LM613A Dual Operational Amplifiers, Dual Comparators, and Adjustable

	Concrel Durness Linear Devises
Reference	General Purpose Linear Devices
LM614A Quad Operational Amplifier and Adjustable Reference	
LM627 Precision Operational Amplifiers	General Purpose Linear Devices
LM637 Precision Operational Amplifiers	General Purpose Linear Devices
LM675 Power Operational Amplifier	
LM685 High Speed Single Latched Comparator	
LM687 Dual Voltage Comparator	
LM710 Voltage Comparator	
LM715 High Speed Operational Amplifier	
LM723 Voltage Regulator	General Purpose Linear Devices
LM725 Operational Amplifier	General Purpose Linear Devices
LM741 Operational Amplifier	
LM759 Power Operational Amplifier	
LM760 High Speed Differential Comparator	General Purpose Linear Devices
LM776 Multi-Purpose Programmable Operational Amplifier	
LM833 Dual Audio Operational Amplifier	
LM837 Low Noise Quad Operational Amplifier	
LM1414 Dual Differential Voltage Comparator	
LM1458 Dual Operational Amplifier	
LM1514 Dual Differential Voltage Comparator	General Purpose Linear Devices
LM1524D Regulating Pulse Width Modulator	General Purpose Linear Devices
LM1525A Pulse Width Modulator	General Purpose Linear Devices
LM1527A Pulse Width Modulator	General Purpose Linear Devices
LM1558 Dual Operational Amplifier	
LM1578A Switching Regulator	
LM2524D Regulating Pulse Width Modulator	General Purpose Linear Devices
LM2578A Switching Regulator	
LM2579 Switching Regulator	General Purpose Linear Devices
LM2900 Quad Amplifier	General Purpose Linear Devices
LM2901 Low Power Low Offset Voltage Quad Comparator	General Purpose Linear Devices
LM2902 Low Power Quad Operational Amplifiers	. General Purpose Linear Devices
LM2903 Low Power Low Offset Voltage Dual Comparator	. General Purpose Linear Devices
LM2904 Low Power Dual Operational Amplifier	
LM2924 Low Power Operational Amplifier/Voltage Comparator	
LM2925 Low Dropout Regulator with Delayed Reset	
LM2930 3-Terminal Positive Regulator	
LM2931 Series Low Drop-Out Regulators	
LM2935 Low Dropout Dual Regulator	
LM2936 Ultra-Low Quiescent Current 5V Regulator	General Purpose Linear Devices
LM2940 1A Low Dropout Regulator	
LM2940C 1A Low Dropout Regulator	
LM2941 1A Low Dropout Adjustable Regulator	
LM2941C 1A Low Dropout Adjustable Regulator	
LM2984C Microprocessor Power Supply System	
LM3080 Operational Transconductance Amplifier	
LM3080A Operational Transconductance Amplifier	
LM3301 Quad Amplifier	General Purpose Linear Devices
LM3302 Low Power Low Offset Voltage Quad Comparator	
LM3303 Quad Operational Amplifier	Concrete Purpose Linear Devices
LM3401 Quad Amplifier	. General Purpose Linear Devices

Device	Databook
LM3403 Quad Operational Amplifier	General Purpose Linear Devices
LM3524D Regulating Pulse Width Modulator	General Purpose Linear Devices
LM3525A Pulse Width Modulator	General Purpose Linear Devices
LM3527A Pulse Width Modulator	General Purpose Linear Devices
LM3578A Switching Regulator	
LM3900 Quad Amplifier	
LM3911 Temperature Controller	
LM3999 Precision Reference	Data Acquisition Linear Devices
LM4136 Quad Operational Amplifier	General Purpose Linear Devices
LM4250 Programmable Operational Amplifier	General Purpose Linear Devices
LM6118 Fast Settling Dual Operational Amplifier	General Purpose Linear Devices
LM6121 High Speed Buffer	
LM6125 High Speed Buffer	
LM6161 High Speed Operational Amplifier	General Purpose Linear Devices
LM6164 High Speed Operational Amplifier	
LM6165 High Speed Operational Amplifier	General Purpose Linear Devices
LM6218 Fast Settling Dual Operational Amplifier	
LM6221 High Speed Buffer	
LM6225 High Speed Buffer	
LM6261 High Speed Operational Amplifier	
LM6264 High Speed Operational Amplifier	
LM6265 High Speed Operational Amplifier	
LM6321 High Speed Buffer	
LM6325 High Speed Buffer	
LM6361 High Speed Operational Amplifier	
LM6364 High Speed Operational Amplifier	
LM6365 High Speed Operational Amplifier	
LM6685 Ultra Fast Single Latched Comparator	
LM6687 Ultra Fast Voltage Comparators	General Purpose Linear Devices
LM7800 Series Voltage Regulators	
LM7900 Series 3-Terminal Negative Regulators	
LM13080 Programmable Power Operational Amplifier	
LM13600 Dual Operational Transconductance Amplifier with Linearizir	ng
Diodes and Buffers	General Purpose Linear Devices
LM13700 Dual Operational Transconductance Amplifier with Linearizin	
Diodes and Buffers	General Purpose Linear Devices
LMC660 CMOS Quad Operational Amplifier	General Purpose Linear Devices
LMC662 CMOS Dual Operational Amplifier	General Purpose Linear Devices
LMC669 Auto Zero	
LMC7660 Switched Capacitor Voltage Converter	
LMF90 4th-Order LMCMOS™ Programmable Elliptic Notch Filter	
LMF100 Universal Monolithic Dual Switched Capacitor Filter	
LMF120 Mask Programmable Switched Capacitor Filter	Data Acquisition Linear Devices
LP124 Micropower Quad Operational Amplifier	General Purpose Linear Devices
LP265 Micropower Programmable Quad Comparator	General Purpose Linear Devices
LP311 Voltage Comparator	
LP324 Micropower Quad Operational Amplifier	
LP339 Ultra-Low Power Quad Comparator	General Purpose Linear Devices
LP365 Micropower Programmable Quad Comparator	
LP2902 Micropower Quad Operational Amplifier	General Purpose Linear Devices
LP2950 5V Adjustable Micropower Voltage Regulator	
LP2951 Adjustable Micropower Voltage Regulator	General Purpose Linear Devices

Device

Databook MF4 4th Order Switched Capacitor Butterworth Lowpass Filter Data Acquisition Linear Devices MF5 Universal Monolithic Switched Capacitor FilterData Acquisition Linear Devices MF6 6th Order Switched Capacitor Butterworth Lowpass FilterData Acquisition Linear Devices MF8 4th Order Switched Capacitor Bandpass Filter.....Data Acquisition Linear Devices MF10 Universal Monolithic Dual Switched Capacitor Filter Data Acquisition Linear Devices Op-07 Precision Operational AmplifierGeneral Purpose Linear Devices TL081CP Wide Bandwidth JFET Input Operational AmplifierGeneral Purpose Linear Devices TL082CP Wide Bandwidth Dual JFET Input Operational AmplifierGeneral Purpose Linear Devices μA9708 6-Channel 8-Bit μP Compatible A/D ConverterData Acquisition Linear Devices

National Semiconductor

CROSS REFERENCE BY PART NUMBER

A complete interchangeability list of Linear IC's offered by most Integrated Circuit Manufacturers are listed in this section and reference the nearest National Semiconductor Corp. direct replacement or recommended replacement with either an improved or functional replacement. The following notations are appended to assist you in finding the best option.

No reference note	"DIRECT REPLACEMENT"
Note (1)	"IMPROVED REPLACEMENT" Pin- for-Pin replacement with "SUPERI- OR" Electrical Specifications.
Note (2)	"FUNCTIONAL REPLACEMENT" Similar device. Consult datasheet to determine the suitability for specific application.
Note (3)	"SIMILAR DEVICE" with superior performance. Consult datasheet to determine suitability of the replace- ment for specific application.

ANALOG DEVICES AD0042 AD101A AD201A AD301A AD3542 AD5035 AD506 AD509 AD521 AD521 AD521 AD521 AD521 AD521 AD521 AD563 AD563 AD563 AD563 AD566A AD566A AD567 AD573 AD565A AD5681 AD581 AD581 AD581 AD581 AD583 AD588 AD588 AD5890 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD591 AD581 AD582 AD583 AD588 AD589 AD590 AD590 AD590 AD590 AD590 AD597 AD581 AD580 AD590 AD590 AD590 AD590 AD590 AD581 AD580 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD590 AD59	NATIONAL LH0042 LM101A LM210A LM301A LH0042 LH0042 LH0033 LH0036 LM363 LH0038 LM331 DAC1266 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 DAC1265 LM381 LF398 LF198 LF398 LF198 LF398 LF198 LM369 LM365 LM134 LM35 LM134 LM35 LM135 LM134 LM35 LF411C LF411AC LH0086 LH0038	011100000000000000000000000000000000000	AD673 AD741 AD7502 AD7516 AD7523 AD7523 AD7524 AD7524 AD7524 AD7524 AD7533 AD7533 AD7533 AD7533 AD7541 AD7541 AD7541 AD7542 AD7542 AD7542 AD7545 AD7545 AD7545 AD7545 AD7545 AD7545 AD7548 AD7548 AD7548 AD7548 AD7548 AD7552 AD7571 AD7575 AD7576 AD7576 AD7578 AD7578 AD7578 AD7578 AD7578	ADC0841 LM741 LF13509 CD4066B DAC0830 DAC0831 DAC0832 DAC0832 DAC0832 DAC1020 DAC1021 DAC1022 DAC1218 DAC1219 DAC1219 DAC1219 DAC1219 DAC1219 DAC1210 DAC1209 DAC1210 DAC1209 DAC1209 DAC1210 DAC1220 ADC1225 ADC1225 ADC1225 ADC1025 ADC0820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820 ADC1820	2) 2) 2) 2) 2) 2) 2) 2) 2) 2) 2) 2) 2) 2	ADDAC-08 ADDAC80 ADDAC80 ADDAC85 ADLH0032 ADLH0033 ADOP07 APEX PA01 PA01 PA01 PA010 PA010 PA010 PA010 PA011 PA51 PA73 BURR-BROWN 3507 3533 3542 3550 3551 3553 3554 3551 3553 3554 3571 3572 3572 3573 3626 3626 3629 3606A6 3606A6 3606A6 3606A6 3606A6 3606A6 3606A6	DAC0802 DAC1280 + DAC2180 + DAC2180 + LH0032 LH0033 LM607 NATIONAL LH0101 LM12 LM12 LM12 LM12 LM12 LM12 LM12 LM1	(1) (1) (1) (1) (1) (1) (1) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2
AD611K AD614	LF411AC LH0086	(1)	AD7578 AD7578	ADC1205 ADC1225	(2)	HOS-100 INA102	LH0033 LH0038	(2)

CTS	NATIONAL		CA081A	LF411C	(2)	HA5033	LH0033	(1)
CTS0002	LH002		CA081A CA081B	LF411C	(2)	HA5162	LH0055	(1)
CTS0002	LH002		CA081B CA081C	TL081C	(2)	HA5180	LH0052	(2)
CTS0021	LH0021		CA081C	LF412M	(2)	HF-10	MF10	(1)
CTS0024	LH0024		CA082A	LF4120		HI-201		
CTS0024 CTS0032	LH0032				(2)		LF13201	(0)
			CA082B	LF412C	(2)	HI-300	AH5020	(2)
CTS0033	LH0033		CA082C	TL082C	(2)	ICH8530	LH0101	(2)
CTS0041	LH0041		CA084	LF147	(2)	ICL7114	ADC1205	(2) (2)
CTS0042	LH0042		CA084B	LF347B	(2)	ICL7114	ADC1225	(2)
CTS2101A	LH2101A		CA084C	LF347	(2)	ICL7660	LMC7660	(1)
CTS2111	LH2111		CA124	LM124	(1)	ICL8069	LM313	
	NATIONAL		CA139	LM139	(1)	ICL8069	LM385-1.2	
ELANTEC		(-)	CA139A	LM139A	(1)	IH5009	AH5009	
EHA2500	LM6161	(2) (2)	CA1458	LM1458	(1)	IH5010	AH5010	
EHA2502	LM6161	(2)	CA1558	LM1558	(1)	IH5011	AH5011	
EHA2505	LM6361	(2)	CA158	LM158	(1)	IH5012	AH5012	
EHA2510	LM6161	(2)	CA158A	LM158A	(1)	IH6108	LF13508	
EHA2512	LM6161	(2)	CA224	LM224	(1)	IH6208	LF13509	
EHA2515	LM6361	(2)	CA239	LM239	(1)	LM741	LM741	
EHA2520	LM6164	(2)	CA239A	LM239A	(1)	μΑ748	LM748	
EHA2522	LM6164	(2)	CA258	LM258	(1)			
EHA2525	LM6364	(2)	CA258A	LM258A	(1)	HEWLETT-	NATIONAL	
EHA2600	LM6161	(2)	CA301A	LM301A	(1)	PACKARD	NATIONAL	
EHA2602	LM6161	(2)	CA307	LM307	(1)	HCTL-100	LM628	(3)
EHA2605	LM6361	(2)	CA3105	LM675	(2)		NATIONAL	
EHA2620	LM6164	(2)	CA311	LM311	(1)	HITACHI	NATIONAL	<i></i>
EHA2622	LM6164	(2)	CA324	LM324	(1)	HA13421A	LM18293	(3)
EHA2625	LM6364	(2)	CA3290	LM393	(2)	HA17082	LF353	(1)
EL2006	LM6161	(2)	CA339	LM339	(1)	HA17082A	LF412	(1)
EL2006C	LM6261	(2)	CA339A	LM339A	(1)	HA17084	LF347	(1)
ELH0002	LH0002	(1)	CA3401	LM3401	(1)	HA17084A	LF347B	(1)
ELH0021	LH0021	(1)	CA358	LM358	(1)	HA17094	LM2904	(1)
ELH0032	LH0032	(1)	CA358A	LM358A	(1)	HA17301	LM3301	(1)
ELH0033	LH0033	(1)	CA741	LM741	(1)	HA17324	LM324	(1)
ELH0041	LH0041	(1)	CA747	LM747	(1)	HA17339	LM339	(1)
ELH0101	LH0101	(1)	CA748	LM748	(1)	HA17358	LM358	(1)
			DG201	LF11201		HA17393	LM393	(1)
EXAR	NATIONAL		DG211	LF13201		HA17458	LM1458	(1)
XR-1001	MF4C-100	(1)	DG212	LF13202		HA17741	LM741	(1)
XR-1002	MF4C-50	(1)	HA-OP07	LM607	(1)	HA17747	LM747	(1)
XR084	LF347	(1)	HA2400	LM604AM	(2)	HA17901	LM2901	(1)
XR084M	LF147	(1)	HA2404	LM604AM	(2)	HA17902	LM2902	(1)
XR1458	LM1458	(1)	HA2405	LM604C	(2)	HA17903	LM2903	(1)
XR146	LF146	(1)	HA2406	LM604C	(2)			
XR246	LF246	(1)	HA2500	LM6161	(2)	LINEAR		
XR346	LF346	(1)	HA2502	LM6161	(2)	TECHNOLOGY	NATIONAL	
			HA2505	LM6361	(2)	AD581	LH0070	
HARRIS (Incl.			HA2510	LM6161	(2)	AD581	LM581	
GE/RCA/			HA2512	LM6161	(2)	LM1009M	LM136-2.5	
INTERSIL)	NATIONAL		HA2515	LM6361	(2)	LM129	LM129	
AD7520	DAC1021		HA2520	LH0003	(1)	LM134	LM134	
AD7520	DAC1022		HA2520	LM6164	(2)	LM185	LM185	
AD7521	DAC1220		HA2522	LH0003	(1)	LM199	LM199	
AD7521	DAC1221		HA2522	LM6164	(2)	LM234	LM234	
AD7521	DAC1222		HA2525	LH0003	(1)	LM329	LM329	
AD7530	DAC1020	(3)	HA2525	LH6364	(2)	LM334	LM334	
AD7530	DAC1021	(3)	HA2530	LH0024	(2)	LM385	LM385	
AD7530	DAC1022	(3)	HA2535	LH0024	(2)	LM399	LM399	
AD7531	DAC1220		HA2540	LH0032	(2)	LT1001	LM607A	(1)
AD7531	DAC1221		HA2541-2	LM6161	(2)	LT1004C	LM385	
AD7531	DAC1222		HA2541-5	LM6361	(2)	LT1004M	LM185	
AD7533	DAC1020		HA2542	LH0032	(2)	LT1009C	LM336-2.5	(**
AD7533	DAC1021		HA2542-2	LM6164	(2)	LT1019C	LM368	(2)
AD7533	DAC1022		HA2542-5	LM6164	(2)	LT1019M	LM168	(2)
AD7541	DAC1218		HA2600	LM6161	(2)	LT1020	LP2951	(3)
AD7541	DAC1219		HA2602	LM6161	(2)	LT1021C	LM369	(1)
ADC0801	ADC0801		HA2605	LM6361	(2)	LT1021M	LM169	(1)
ADC0802	ADC0802		HA2620	LM6164	(2)	LT1029C	LM336-5.0	
ADC0803	ADC0803		HA2622	LM6164	(2)	LT1029M	LM136-5.0	
ADC0804	ADC0804	(5)	HA2625	LM6364	(2)	LT1031	LH0070	
CA081	LF411M	(2)	HA2640	LH0004	(1)	LT117A	LM117A	

1 74 00 4								
LT123A	LM123A		LM323K	LM323K STEEL		PRECISION		
LT138A	LM138A		LM337K	LM337K STEEL		MONOLITHIC		
LT150A	LM150A		LM350K	LM350K STEEL		INC.	NATIONAL	
LT317A	LM317A		MC1408	DAC0806		ADC-910	ADC1005	(2)
LT323A	LM323A		MC1408	DAC0807		ADC-910	ADC1025	izi
LT338A	LM338A		MC1408	DAC0808		AMP-01	LH0038	(2) (2) (1)
LT350A	LM350A		MC1414	LM1414		BUF-03	LH0033	(1)
REF-01	LM168	(1)	LM1436	LM343	(1)	DAC-02		(1)
REF-01	LM368				(1)		DAC1020	(2) (2) (2) (2) (2) (2) (2) (2) (2)
		(1)	MC14442	ADC0829	(2)	DAC-02	DAC1021	(2)
SG1524	LM1524D	(1)	MC14444	ADC0830	(2)	DAC-02	DAC1022	(2)
SG1525A	LM1525A	(2)	MC145040	ADC0811	(2)	DAC-03	DAC1020	(2)
SG1527A	LM1527A	(2)	MC145041	ADC0811		DAC-03	DAC1021	(2)
SG3524	LM3524D	(1)	MC1458	LM1458		DAC-03	DAC1022	(2)
SG3525A	LM3525A	(2)	MC1496	LM1496		DAC-05	DAC1020	izi
SG3527A	LM3527A	(2)	MC1508	DAC0808		DAC-05	DAC1021	2
		(-/	MC1514	LM1514		DAC-05	DAC1022	(2)
LSI			MC1536	LM143	(1)	DAC-08	DAC0800	(2)
COMPUTER	NATIONAL				(1)			
		(0)	MC1558	LM1558		DAC-08	DAC0801	
LS7261	LM621	(3)	MC1596	LM1596		DAC-08	DAC0802	
LS7263	LM621	. (3)	MC1709	LM709		DAC-100	DAC1020	(2)
			MC1710	LM710		DAC-100	DAC1021	(2) (2)
MICRA	NATIONAL	1	MC1723	LM723		DAC-100	DAC1022	(2) (2)
MC0002	LH0002		MC1723C	LM723C		DAC-1408	DAC0806	2
MC0003	LH0003		MC1741	LM741		DAC-1408	DAC0807	(2)
MC0004	LH0004		MC1747	LM747		DAC-1408	DAC0808	(2)
MC0032	LH0032	÷	MC1747 MC1748		·			(2)
				LM748		DAC-312	DAC1266	
MC0033	LH0033		MC3301	LM3301	х.	DAC-8012	DAC1208	(2)
MC0041	LH0041		MC3302	LM3302		DAC-8012	DAC1209	
MC0063	LH0063		MC3361	LM3361A	(1)	DAC-8012	DAC1210	
			MC34001	LF351	(1)	DAC-888	DAC-0830	(2)
MICRO POWER	NATIONAL		MC34001A	LF411C	(1)	DAC-888	DAC0831	(2)
MP108	LM108		MC34001B	LF411C	(1)	DAC-888	DAC0832	(2)
MP108A	LM108A		MC34002	LF353	(i)	MUX-08E	LF13508	(-)
· MP155	LF155		MC34002A	LF412A		MUX-24E	LF13509	
					(1)			(0)
MP155A	LF155A		MC34002B	LF412C	(1)	OP-05	LM607	(2)
MP156	LF156		MC34004	LF147	(1)	OP-07	LM607	(1)
MP156A	LF156A		MC34004	LF347	. (1)	OP-15	LF411	(1)
MP157	LF157		MC34004B	LF147	(1)	OP-215	LF412	(1)
MP157A	LF157A		MC34004B	LF347B	(1)	OP-77	LM607	(1)
MP208	LM208		MC3401	LM3401	(1)	PM-108	LM108	
MP208A	LM208A		MC3410	DAC1020	(.)	PM-108A	LM108A	
MP2108A	LH2108A		MC3412	DAC1265	(2)	PM-139	LM139	
MP308	LM308		MC35001	LF411M	(2)			
					(1)	PM-139A	LM139A	
MP308A	LM308A		MC35001A	LF411M	(1)	PM-155	LF155	
MP355A	LF355A		MC35001B	LF411M	(1)	PM-155A	LF155A	
MP356A	LF356A	1	MC35002	LF412M	(1)	PM-156	LF156	
MP357A	LF357A		MC35002A	LF412AM	(1)	PM-156A	LF156A	
MP5010G	LM185		MC35002B	LF412M	(1)	PM-157	LF157	
MP5010G	LM385		MC3510	DAC1020	(2)	PM-157A	LF157A	
MP5010H	LM185		MC4741	LM348	·-/	PM-208	LM208	
MP5010H	LM385		MC78LXXACG	LM78LXXACH		PM-208A	LM208A	
MP5010L	LM185		MC78LXXACP	LM78LXXACZ		PM-2108A	LH2108A	
MP5010L	LM385	l						
		(4)	MC78LXXCG	LM78LXXCH		PM-308	LM308	
MPOP07	LM607	(1)	MC78LXXCP	LM78LXXSACZ		PM-308A	LM308A	
NOTODOLA	NATIONAL		MC78MXXCT	LM341P-XX		PM-339A	LM339A	
MOTOROLA	NATIONAL		MC78MXXCT	LM342P-XX		PM-355	LF355	
AD562A	DAC1266	(2)	MC78MXXCT	LM78MXXCT		PM-355A	LF355A	
AD563A	DAC1265	(2)	MC78XXACT	LM340AT-XX		PM-356	LF356	
DAC-08	DAC0800		MC78XXCK	LM78XXCK		PM-357	LF357	
DAC-08	DAC0801		MC78XXCT	LM78XXCT	1	PM-357A	LF357A	
DAC-08	DAC0802		MC79LXXACG	LM320H-XX		PM-725	LM725	
LM109H	LM109H		MC79LXXACP	LM320LZ-XX		PM-723	LM741	
LM109K								
	LM109K STEEL		MC79LXXCP	LM79LXXCZ		PM-747	LM747	
LM117K	LM117K STEEL		MC79LXXCP	LM79LXXCZ		PM-7533	DAC1020	
LM123K	LM123K STEEL		MC79MXXAKC	LM320MP-XX		PM-7533	DAC1021	
LM137K	LM137K STEEL		MC79XXACT	LM320T-XX		PM-7533	DAC1022	
LM150K	LM150K STEEL		MC79XXAKC	LM320K-XX		PM-7541	DAC1218	
LM2931	LM2931		MC79XXCK	LM320K-XX		PM-7541	DAC1219	
LM309K	LM309K STEEL		MC79XXCK	LM79XXCK		PM356A	LF356A	
LM317K	LM317K STEEL		MC79XXCT	LM79XXCT		PM420	LM124	(1)
		•		200107001				(1)

	· · · · · · · · · · · · · · · · · · ·					<u> </u>	· · · · · · · · · · · · · · · · · · ·	
REF-01CJ	LM368-1.0	(1)	LM2935	LM2935		MC1496N	LM1496N	
REF-02	LM368-5.0	(3)	LM305H	LM305H	(1)	MC1508	DAC0808	
REF-43	LM368-2.5	(1)	LM309H	LM309H	ίť)	MC1596K	LM1596H	
REF-01	LM369	(1)	LM309K	LM309K STEEL		NE4558	LM833	(2)
SW-06B	LF11333		LM317H	LM317H	(1)	NE4558D	LM833CM	(2)
SW-06F	LF13333		LM317K	LM317K	(1)	NE4558N	LM833CN	(2)
SW-06G	LF13333		LM317K	LM317K STEEL		NE5034	ADC0841	(2)
SW-201B	LF11201		LM317T	LM317T	(1)	NE5118	DAC0830	(2)
SW-2015	LF13201		LM323K	LM323K STEEL		NE529	LM361	(1)
SW-201G	LF13201		LM334	LM334	. (1)	NE532	LM358	(i)
			LM335	LM335		NE5410		
SW-202B	LF11202						DAC1020	(2)
SW-202F	LF13202		LM335A	LM335A		NE5532	LM833	(0)
SW-202G	LF13202		LM337H	LM337H	(1)	NE5532N	LM833CN	(2)
DAVEURON			LM337K	LM337K STEEL		NE5532P	LM833CN	(2)
RAYTHEON	NATIONAL		LM338K	LM338K STEEL	. (1)	NE555N	LM555CN	
LP365	LP365		LM748	LM748		SA532	LM2904	(1)
RC1458	LM1458	1	LM7805MK	LM140K-5.0	(1)	SA534	LM2902	(1)
RC1558	LM1558		SG1524	LM1524D	(1)	SE5118	DAC0830	(2)
RC714	LM607	(1)	SG1525A	LM1525A	(1)	SE529	LM161	(1)
RC741	LM741		SG1527A	LM1527A	(1)	SE532	LM158	(1)
RC747	LM747		SG2524	LM2524D	(1)	SE5410	DAC1020	(2)
REF-01	LM369	(1)	SG3524	LM3524D	(1)	SE567	LM567	(2)
REF-01T	LM368	(i)	SG3525A	LM3525A	(1)	μA723CF	LM723CJ	(ī)
REF-02	LM368-5.0	(3)	SG3527A	LM3527A	(1)	μA723CL	LM723CH	(i)
REF-03	LM368-5.0	(1)	TBC0136	LM336	(.)	μA723CN	LM723CN	(i)
	20000-010	··/	TCA3089	LM3089		μA72361	LM723J	(i)
SAMSUNG	NATIONAL	1	TDA2310	LM3089		μΑ723F μΑ723L	LM723H	(1)
KA3524	LM3524D		μΑ741	LM381 LM741				0
KA3524 KA431	LM3524D		μΑ741 μΑ748	LM741 LM748	1	μΑ741	LM741 LM747	
					(4)	μΑ747	LM/4/	
KA78S40	LM78S40		μA7805CK	LM7805KC	(1)	CILICON		
LM741	LM741		μA7812CK	LM7812KC	(1)	SILICON	MATIONAL	
MC78LXX	LM78LXX		μA7812MK	LM140K-12	(1)	GENERAL	NATIONAL	
MC78MXX	LM78MXX		μA7815CK	LM7815KC	(1)	SG101	LM101A	
MC78XX	LM78XX		μA7815MK	LM140K-15	(1)	SG101A	LM101A	
MC79MXX	LM79MXX		µA7905CK	LM7905KC	(1)	SG104	LM104	
MC79XX	LM79XX		μA7905MK	LM120K-5.0	(1)	SG105	LM105	
			, µА7912CK	LM7912KC	(1)	SG107	LM107	
SGS-			μA7912MK	LM120K-12	(1)	SG109	LM109	
THOMSON	NATIONAL		μA7915CK	LM7915KC	(1)	SG117	LM117	
L123CB	LM723CN	(1)	μA7915MK	LM120K-15	(1)	SG1173	LM675	(2)
L293	LM18293			LINILOICIO	(.,	SG117A	LM117A	(=/
L4940	LM2940T-5.0	(2)	SIEMENS	NATIONAL		SG117MV	LM117HV	
L4941	LM2940T-5.0	(2)	TCA365	LH0101	(1)	SG120-XX	LM120-XX	
		(2)	10A305	LHUIUI	. (1)			
L4960	LM2579	(2)	SIGNETICS	NATIONAL		SG123	LM123	
L4962	LM2579	(2)			141	SG123A	LM123A	
L78MXXCV	LM341P-XX	(2)	78LXXACS	LM78LXXACZ	(1)	SG124	LM124	
L78S05CV	LM323K-5.0	(1)	78LXXADB	LM78XXACH	(1)	SG137	LM137	
L78XXACV	LM340AT-XX		78LXXCDB	LM78LXXCH	(1)	SG138	LM138	
L78XXCT	LM78XXCK	(78LXXCS	LM78LXXACZ	(1)	SG138A	LM138A	
L78XXCV	LM78XXCT		78XXCU	LM78XXCT	(1)	SG140-XX	LM140-XX	
L790XXACV	LM320T-XX		78XXDA	LM78XXCK	(1)	SG1436	LM343	(1)
L79XXCT	LM79XXCK	1	79XXCU	LM79XXCT	(1)	SG150	LM150	
L79XXCV	LM79XXCT		79XXDA	LM79XXCK	(1)	SG150A	LM150A	
LF198	LF198A	(1)	ADC0801	ADC0801		SG1524	LM1524D	(1)
LF298	LF298		ADC0802	ADC0802		SG1524B	LM1524D	
LF398	LF398A	(1)	ADC0803	ADC0803		SG1525A	LM1525A	. (1)
LM105H	LM105H	Ξ iii i	ADC0804	ADC0804		SG1527A	LM1527A	(1)
LM109K	LM109K STEEL		ADC0804	ADC0805		SG1527A SG1536	LM143	(1)
LM117H	LM117H	iii	DAC-08	DAC0800		SG201	LM201A	(1)
LM117K	LF117K		DAC-08	DAC0800 DAC0801		SG201A	LM201A	
		(1)						
LM117K	LF117K STEEL	요ㅋ	DAC-08	DAC0802		SG204	LM204	
LM123K	LF123K STEEL	0	LF198	LF198		SG205	LM205	
LM134	LM134		LF298	LF298		SG207	LM207	
LM135	LM135		LF398	LF398		SG224	LM224	
LM137H	LM137H	(1)	LM109DB	LM109H	(1)	SG2524	LM2524D	(1)
LM137K	LM137K STEEL	(1)	LM309DA	LM309K	(1)	SG2524B	LM2524D	
LM138K	LM138K STEEL	(1)	LM309DB	LM309H	(1)	SG301A	LM301A	
LM234	LM234		LM340XXDA	LM340KXX	• •	SG304	LM304	
LM235	LM235	ļ	LM340XXLL	LM340T-XX		SG305	LM305	
LM2930A	LM2930T-5.0	(1)	MC1408	DAC0806		SG307	LM307	
LM2931A	LM2931AT-5.0	·''	MC1408	DAC0807		SG309	LM309	
				DAC0808		SG317		
LINZSOTA			MC1408				LM317	

SG3173	LM675	(2)	ADC0834	ADC0834	I	TLO64A	LF444A	(1)
SG317A	LM317A	(/	ADC0838	ADC0838		μA709	LM709	(1)
SG317MV	LM317HV		LM317KC	LM317T	(4)			
					(1)	μA723CJ	LM723CJ	
SG320-XX	LM320-XX		RC4558	LM833		μA723CN	LM723CN	
SG323	LM323		RC4588D	LM833CM		μA723MJ	LM723J	
SG323A	LM323A		RV4558D	LM833CM		μA733CN	LM733CN	
SG324	LM324		TL071	LF351	(1)	μA741	LM741	
SG337	LM337		TL071A	LF411	(1)	μA747	LM747	
SG338	LM338		TL071B	LF411	(1)	µA78LXXACL	LM78LXXACZ	
SG338A	LM338A		TL072	LF353	- čí	µA78MXXCKD	LM78MXXCP	
SG340-XX	LM340-XX		TL072A	LF412	8	μA78XXCKC	LM78XXCT	
SG350	LM350		TL072B	LF412				
SG350A	LM350A				(1)	μA79MXXCKD	LM79MXXCP	
			TL074	LF347	(1)	μA79XXCKC	LM79XXCT	
SG3524	LM3524D	(1)	TL074A	LF347B	(1)	TOOLUDA		
SG3524B	LM3524D		TL081	TL081	(1)	TOSHIBA	NATIONAL	
SG3525A	LM3525A	(1)	TL081A	LF411	(1)	TA7504	LM741	
SG3527A	LM3527A	(1)	TL081B	LF411	(1)	TA75339	LM2901	(1)
SG723	LM723		TL082	TL082	(1)	TA75358	LM2904	(1)
SG723C	LM723C		TL082A	LF412	(1)	TA75393	LM2903	(ii)
SG741	LM741		TL082B	LF412	(i)	TA75902	LM2902	(i)
SG78XX	LM140-XX		TL084	LF347	(i)		LINEOOL	(1)
SG78XXA	LM140A-XX	(2)	TL084A	LF347B	- čí	UNITRODE	NATIONAL	
SG78XXAC	LM340A-XX	(2)	TL087	LF411A	- H	L293	LM18293	
SG78XXC	LM78XXC	(2)	TL088					
				LF411A	(1)	UC117	LM117	
SG79XX	LM120-XX	(0)	TL288	LF412A	(1)	UC137	LM137	
SG79XXA	LM120-XX	(2)	TL487N	LM3915N	(2)	UC150	LM150	
SG79XXAC	LM320-XX	(2)	TL489N	LM3914N	(2)	UC1524	LM1524D	(1)
SG79XXC	LM79XXC		TL490N	LM3914N	(2)	UC1524A	LM1524D	(2)
			TL491N	LM3914N	(2)	UC1525A	LM1525A	
SILICONIX	NATIONAL		TL520	ADC0848	(2)	UC1527A	LM1527A	
DG201	LF13201		TL521	ADC0848	(2)	UC2524	LM2524D	(1)
DG202	LF13202		TL522	ADC0848	(2)	UC2524A	LM2524D	(2)
DG211	LF13201		TL530	ADC0830B	(-/	UC317	LM317	(-/
DG212	LF13202		TL531	ADC0830C		UC337	LM337	
DG508	LF13508		TL532	ADC0829B		UC350	LM350	
DG509	LF13509		TLC532A		(0)			(4)
DG509	LF13509			ADC0829B	(2)	UC3524	LM3524D	(1)
SPRAGUE	NATIONAL		TL533	ADC0829C	(1)	UC3524A	LM3524D	(2)
			TLC533A	ADC0829C	(2)	UC3525A	LM3525A	
SG3525A	LM3525A		TLC274AC	LMC660AI	(2)	UC3527A	LM3527A	
SG3527A	LM3527A		TLC274AI	LMC660AI	(2)	UC494	LM494	(2)
UDN2993B	LM18293	(3)	TLC274AM	LMC660AM	(2)	UC78XXACK	LM340AK-XX	(2)
			TLC274BC	LMC660AI	(2)	UC78XXAK	LM140AK-XX	(2)
TELEDYNE	NATIONAL		TLC274BI	LMC660AI	(2)	UC78XXCK	LM340K-XX	• •
TP0032	LH0032		TLC274BM	LMC660AM	(2)	UC78XXCK	LM78XXCK	
TP0033	LH0033		TLC274C	LMC660C	(2)	UC78XXK	LM140K-XX	
			TLC2741	LMC660AI	(2)	UC79XXACK	LM320K-XX	(2)
TEXAS			TLC274M	LMC660AM	(2)	UC79XXAK	LM120K-XX	(2)
INSTRUMENTS	NATIONAL		TLC540	ADC0811	(2)	UC79XXCK	LM79XXCK	(4)
ADC0801	ADC0801		TLC541		(2)			(4)
ADC0801	ADC0801 ADC0802			ADC0811	(0)	UC79XXK	LM120K-XX	(1)
			TLC549	ADC0831	(2)			
ADC0803	ADC0803		TLO61	LF441	(1)			
ADC0804	ADC0804		TLO61A	LF441	(1)			
ADC0805	ADC0805		TLO61B	LF441A	(1)			
ADC0808	ADC0808		TLO62	LF442	(1)			
ADC0809	ADC0809		TLO62A	LF442A	(1)			
ADC0831	ADC0831		TLO62B	LF442	(1)			
ADC0832	ADC0832		TLO64	LF444	(i)			
				2				

Industry Package Cross-Reference Guide NSC NSC Signetics Motorola тι RCA LTC Hitachi NEC μΑ 4/16 Lead D D D I. L D С D Glass/Metal DIP <u> YVVVV</u>VV Glass/Metal F, F F Q F к F Q Flat Pack S IHH Т, in o m К, S*, TO-99, TO-100, TO-5 н G н L Α н V1** L, DB annanaa, 8-, 14- and 16-Lead R, J, Low Temperature J F υ J D G D J8 Ceramic DIP (Steel) к KS к TO-3 кС к DA κ к (Aluminum) nnnn 8-, 14- and 16-Lead ٧,

Industry Package Cross-Reference Guide

N,

N8

С

*With dual-in-line formed leads

Α,

В

Т,

Ρ

Ν

Plastic DIP

Ρ,


Ν

Е

Р

Р

**With radically formed leads



Industry Package Cross-Reference Guide

		NSC	NSC μA	Signetics	Motorola	TI	RCA	Hitachi	NEC	LTC
	200	v	Q	A	FN	FN	Q	СР	L	
	LCC Leadless Ceramic Chip Carrier	E	L1	G	U	FK/ FG/FH	BJ	CG	к	
(तित्ततततततत)										



Section 1 Audio Circuits

1

Ń



Section 1 Contents

Audio Definition of Terms	1-3
Audio Selection Guide	1-4
LM380 Audio Power Amplifier	1-8
LM381 Low Noise Dual Preamplifier	1-12
LM382 Low Noise Dual Preamplifier	1-16
LM383 7 Watt Audio Power Amplifier	1-19
LM384 5 Watt Audio Power Amplifier	1-23
LM386 Low Voltage Audio Power Amplifier	1-28
LM387 Low Noise Dual Preamplifier	1-33
LM388 1.5-Watt Audio Power Amplifier	1-37
LM389 Low Voltage Audio Power Amplifier with NPN Transistor Array	1-43
LM390 1 Watt Battery Operated Audio Power Amplifier	1-51
LM391 Audio Power Driver	1-56
LM831 Low Voltage Audio Power Amplifier	1-67
LM832 Dynamic Noise Reduction System DNR	1-79
LM1035/LM1036 Dual DC Operated Tone/Volume/Balance Circuits	1-87
LM1037 Dual Four-Channel Analog Switch	1-97
LM1038 Dual Four-Channel Analog Switch	1-103
LM1040 Dual DC Operated Tone/Volume/Balance Circuit with Stereo Enhancement Facility.	1-108
LM1112A/LM1112B/LM1112C Dolby B-Type Noise Reduction Processors	1-118
LM1131A Dual Dolby B-Type Noise Reduction Processor	1-124
LM1818 Electronically Switched Audio Tape System	1-129
LM1837 Low Noise Preamplifier for Autoreversing Tape Playback System	1-142
LM1875 20 Watt Power Audio Amplifier	1-154
LM1877 Dual Power Audio Amplifier	1-160
LM1894 Dynamic Noise Reduction System DNR	1-165
LM1895 Audio Power Amplifier	1-173
LM1896/LM2896 Dual Power Audio Amplifiers	1-179
LM1897 Low Noise Preamplifier for Tape Playback System	1-187
LM2002/LM2002A 8 Watt Audio Power Amplifiers	1-195
LM2005 20 Watt Automotive Power Amplifier	1-199
LM2877 Dual 4 Watt Power Audio Amplifier	1-206
LM2878 Dual 5 Watt Power Audio Amplifier	1-213
LM2879 Dual 8 Watt Audio Amplifier	1-220
LMC835 Digital Controlled Graphic Equalizer	1-227

Audio Circuits Definition of Terms

Amplifier

Class A

A class A transistor audio amplifier refers to an amplifier with a single output device that has a collector flowing for the full 360° of the input cycle.

Class B

The most common type of audio amplifier that basically consists of two output devices each of which conducts for 180° of the input cycle.

Class C

In a class C amplifier the collector current flows for less than 180°. Although highly efficient, high distortion results and the load is frequently tuned to minimize this distortion (primarily used in R.F. power amplifiers).

Class D

A switching or sampling amplifier with extremely high efficiency (approaching 100%). The output devices are used as switches, voltage appearing across them only while they are off, and current flowing only when they are saturated.

Crossover Distortion

Distortion caused in the output stage of a class B amplifier. It can result from inadequate bias current allowing a dead zone where the output does not respond to the input as the input cycle goes through its zero crossing point. Also for I/Cs an inadequate frequency response of the output PNP device can cause a turn-on delay giving crossover distortion for negative going transition through zero at the higher audio frequencies.

Dolby B

Dolby B is a simplified version of the Dolby A professional quality noise reduction system. The amplitude of low level signals over a selected frequency range is increased prior to recording to enhance them above tape noise. On playback the original levels are restored causing a corresponding reduction in the audible tape noise. The major difference with Dolby A which used four frequency bands, is the use of a single variable frequency band with a cut-off frequency that increases in the presence of high level high frequency signals.

Dolby Level

Because of the complementary nature of the Dolby B noise reduction system, the audio channel between the encoder and the decoder must have a fixed gain such that the decoding signal level is within 2 dB of the encoding signal level. Also if recordings are interchangeable the signals in the noise reduction system must be related to the levels in

the audio channel. Dolby level provides this reference and corresponds to a specified tape flux density when recorded with a 400 Hz tone. For reel to reel and eight track cartridge tapes this is 185 nWb/m, and for cassettes Dolby level is 200 nWb/m.

Large-Signal Voltage Gain

The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.

Output Resistance

The ratio of the change in output voltage to the change in output current with the output around zero.

Output Voltage Swing

The peak output voltage swing, referred to zero, that can be obtained without clipping.

Power Bandwidth

The power bandwidth of an audio amplifier is the frequency range over which the amplifier voltage gain does not fall below 0.707 of the flat band voltage gain specified for a given load and output power.

Power bandwidth also can be measured by the frequencies at which a specified level of distortion is obtained while the amplifier delivers a power output 6 dB below the rated output. For example, an amplifier rated at 60 watts with $\leq 0.25\%$ THD, would make its power bandwidth measured as the difference between the upper and lower frequencies at which 0.25% distortion was obtained while the amplifier was delivering 30 watts.

Power Supply Rejection

The ratio of the change in input offset voltage to the change in power supply voltages producing it.

Slew Rate

The internally limited rate of change in output voltage with a large amplitude step function applied to the input.

Supply Current

The current required from the power supply to operate the amplifier with no load and the output at zero.

Thermal Resistance (R_{TH})

An analogy for heat transfer where the ability of a heat conductive system to transfer heat is described in similar terms to those used in an electrical system for power dissipated in a resistor with a given applied voltage. The thermal resistance is given by the temperature differential established when a given amount of power is being dissipated ($\theta = T1 - T2/P_D$) with units of °C/watt.

Audio Circuits Selection Guide

Preamplifiers/Systems

	Ар	olication	1	Package	Voltage	Equivalent	тнр	PSR	Input	Notes	
	Portable	Home	Auto	Fackage	Range	Input Noise		1.011	Coupling		
LM381	•	•		14 Pin DIP	9V-40V	0.5 μV	0.1%	120 dB	AC	Stereo; See AN-64	
LM382	•	•	٠	14 Pin DIP	9V-40V	0.8 μV	0.1%	120 dB	AC	Stereo	
LM387	•	•	•	8 Pin DIP	9V-30V	1.0 μV	0.1%	110 dB	AC	Stereo	
LM1818	•	٠	٠	20 Pin DIP	3.5V-18V	0.85 μV	0.05%	85 dB	AC	Tape System	
LM1837	•	•	•	18 Pin DIP	4V-18V	0.6 μV†	0.03%	95 dB	DC	Autoreverse Tapedecks	
LM1897	•	•	٠	16 Pin DIP	4V-18V	0.6 μV†	0.03%	105 dB	DC	Tape Playback	
LM833 (Note 1)		•	•	8 Pin DIP 8 Pin SO	±5V-±15V	0.5 μV	0.002%	100 dB	DC	Low Noise Dual Op Amp	
LM837 (Note 1)		٠	•	14 Pin DIP 14 Pin SO	±5V-±15V	. 0.5 μV	0.002%	100 dB	DC	Low Noise Quad Op Amp Drives 600Ω Load	

†CCIR/ARM in DIN circuit referred to unity gain at 2 kHz.

Note 1: Datasheet in General Purpose Linear Devices Databook.

Audio Power Amplifiers

	App	olication	– Package	Po	wer*		@	Bridgeable	THD*		Single/	Notes
	Portable	e Home Aut		8Ω	4Ω	2Ω	Voltage	Dilugoubic TTD		Noise*	Dual	Notes
LM380		•	8 Pin DIP 14 Pin DIP	2.5W			18V		0.2%		Single	See AN-69 Fixed Gain
LM383	•	•	5 Pin TO-220)	5.5W	8.6W	14.4V	Yes	0.2%	2 μV	Single	Protected
LM384		•	14 Pin DIP	5.5W			22V	Yes	0.25%		Single	Fixed Gain
LM386	•	•	8 Pin DIP 8 Pin SO	0.33W			6V		0.2%		Single	4V Operation 20 mW Quiescent
LM388	•		14 Pin DIP	2.2W			12V	Yes	0.1%		Single	4V Operation Min Externals
LM389	•		18 Pin DIP	0.33W			6V		0.2%		Single	Includes Transistor Array
LM390	•		14 Pin DIP		1W		6V	Yes	0.2%		Single	Battery Operation
LM391		•	16 Pin DIP	10–100W			60V-100V	Yes	0.01%	3 μ ∨	Single	Shutdown Pin, Thermal Protected Power Driver
LM1877	7•	• •	14 Pin DIP	ЗW			20V		0.05%	ο 2.5 μV	Dual	6V-24V
LM2877	7•	• •	11 Pin SIP	4.5W			20V		0.07%	ο 2.5 μV	Dual	Flexible Application
LM1895	5 •	• •	8 Pin DIP		1.1W		6V		0.2%	1.4 μV	Single	Low AM Radiation 3V Op
LM2895	5 •	• •	11 Pin SIP		4.3W		12V		0.15%	5 1.4 μV	Single	3V–15V

	Application			Package	Power*			@	Bridgeable	тип*	Input	Single/	Notes
	Portable	Home	Auto		8 Ω	4Ω	2 Ω	Voltage	Bridgeable		Noise*	Dual	
LM1896	•	•	•	14 Pin DIP		1.1W		6V	Yes	0.1%	1.4 μV	Dual	Low AM Radiation, 3V Op
LM2896	•	•	•	11 Pin SIP		2.5W		9V	Yes	0.1%	1.4 μV	Dual	No Pops, 3-15V Op
LM2002			•	5 Pin TO-220		5.2W	8W	14.4V	Yes	0.1%	2 μV	Single	Well-Protected
LM2878		•		11 Pin SIP	5.5W			22V	Yes	0.15%	2.5 μV	Dual	6V-32V
LM12 (Note 1)		•		4-Pin TO-3	50W	85W		±30V	Yes	0.01%	9 μV	Single	Power Op Amp; See AN-446
LM675 (Note 1)		•		5 Pin TO-220	25W			±25V		0.03%	3 μV	Single	Power Op Amp
LM1875	1	•		5 Pin TO-220	25W			±25V		0.015%	3 μV	Single	Low Distortion At H. Power
LM2005			•	11 Pin TO-220		20W		14.4V	Yes	0.3%	1.5 μV	Dual	Well-Protected
LM2879		•		11 Pin TO-220	8W			28V	Yes	0.05%	2.5 μV	Dual	6V-32V

*Note that all values shown are typical. Please refer to datasheets for test conditions.

Note 1: Datasheet in General Purpose Linear Devices Databook.


Audio Controls

Г

	Арр	licatior	1	Package	Voltage	Volume	Signal to	THD	Separation	Notes
	Portable	Home	Auto	Fackage	Range	Control Range	Noise	mb	Separation	Notes
LM1035/ LM1036		•	•	20 Pin DIP	8V-18V	80 dB	80 dB	0.05%	75 dB	Dual DC Controlled Tone/Volume/Balance
LM1037	•	٠	٠	18 Pin DIP	5V-25V		100 dB	0.04%	100 dB	DC Audio Switch
LM1038	•	•	•	18 Pin DIP	5V-25V		100 dB	0.04%	100 dB	BCD Logic Control
LM13600 (Note 1) LM13700 (Note 1)	•	•	•	16 Pin DIP 16 Pin SO 16 Pin DIP 16 Pin SO	±2V-±18V			0.5%	100 dB	Dual Transconductance Amplifiers
LM3080 (Note 1)	•	•	•	8 Pin DIP	±2V-±18V					Transconductance Amplifier
LM1040		•	•	24 Pin DIP	9V-16V	75 dB	80 dB	0.06%	75 dB	Dual DC Controlled Tone/Volume/Balance Stereo Enhancement
LMC835	•	•	•	28 Pin DIP	±2.5V-±8V	± 12 dB/Band	114 dB	•		7 Band Stereo Graphic Equalizer MICROWIRE™ Controlled; See AN-435
LMC1992		•	•	28 Pin DIP	7V-15V	80 dB	105 dB	0.03%	95 dB	Stereo Volume/ Tone/Fade/Select MICROWIRETM Controlled


*Distortion determined by external op amps.

Note 1: Datasheet in General Purpose Linear Devices Databook.



1-6

Audio Circuits Selection Guide



1

LM380

National Semiconductor

LM380 Audio Power Amplifier

General Description


The LM380 is a power audio amplifier for consumer application. In order to hold system cost to a minimum, gain is internally fixed at 34 dB. A unique input stage allows inputs to be ground referenced. The output is automatically self centering to one half the supply voltage.

The output is short circuit proof with internal thermal limiting. The package outline is standard dual-in-line. A copper lead frame is used with the center three pins on either side comprising a heat sink. This makes the device easy to use in standard p-c layout.

Uses include simple phonograph amplifiers, intercoms, line drivers, teaching machine outputs, alarms, ultrasonic drivers, TV sound systems, AM-FM radio, small servo drivers, power converters, etc.

A selected part for more power on higher supply voltages is available as the LM384. For more information see AN-69.

- Wide supply voltage range
- Low quiescent power drain
- Voltage gain fixed at 50
- High peak current capability
- Input referenced to GND
- High input impedance
- Low distortion
- Quiescent output voltage is at one-half of the supply voltage
- Standard dual-in-line package



Absolute Maximum Ratings

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.Supply Voltage22VPeak Current1.3APackage Dissipation 14-Pin DIP (Notes 6 and 7)8.3WPackage Dissipation 8-Pin DIP (Notes 6 and 7)1.67W

Electrical Characteristics (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POUT(RMS)	Output Power	$R_{L} = 8\Omega$, THD = 3% (Notes 3, 4)	2.5			w
Av	Gain		40	50	60	V/V
V _{OUT}	Output Voltage Swing	$R_L = 8\Omega$		14		V _{p-p}
Z _{IN}	Input Resistance			150k		Ω
THD	Total Harmonic Distortion	(Notes 4, 5)		0.2		%
PSRR	Power Supply Rejection Ratio	(Note 2)		38		dB
VS	Supply Voltage		10		22	v
BW	Bandwidth	$P_{OUT} = 2W, R_L = 8\Omega$		100k		Hz
la	Quiescent Supply Current			7	25	mA
νουτα	Quiescent Output Voltage		8	9.0	10	v
IBIAS	Bias Current	Inputs Floating		100		nA
Isc	Short Circuit Current			1.3		A

Note 1: V_S = 18V and T_A = 25°C unless otherwise specified.


Note 2: Rejection ratio referred to the output with $C_{BYPASS} = 5 \mu F$.

Note 3: With device Pins 3, 4, 5, 10, 11, 12 soldered into a 1/16" epoxy glass board with 2 ounce copper foil with a minimum surface of 6 square inches. Note 4: CBYPASS = 0.47 µfd on Pin 1.

Note 5: The maximum junction temperature of the LM380 is 150°C.


Note 6: The package is to be derated at 15°C/W junction to heat sink pins for 14-pin pkg; 75°C/W for 8-pin.


Heat Sink Dimensions



Staver Heat Sink #V-7 Staver Company 41 Saxon Ave. P.O. Drawer H Bayshore, NY 11706 Tel: (516) 666-8000 Copper Wings 2 Required Soldered to Pins 3, 4, 5, 10, 11, 12 Thickness 0.04 Inchess

TL/H/6977-6






LM381/LM381A Low Noise Dual Preamplifier

General Description

The LM381/LM381A is a dual preamplifier for the amplification of low level signals in applications requiring optimum noise performance. Each of the two amplifiers is completely independent, with individual internal power supply decoupler-regulator, providing 120 dB supply rejection and 60 dB channel separation. Other outstanding features include high gain (112 dB), large output voltage swing (V_{CC} - 2V) p-p, and wide power bandwidth (75 kHz, 20 Vp-p). The LM381/LM381A operates from a single supply across the wide range of 9V to 40V.

Either differential input or single ended input configurations may be selected. The amplifier is internally compensated with the provision for additional external compensation for narrow band applications. For additional information see AN-64, AN-104.

- Low noise 0.5 µV total input noise
- High gain 112 dB open loop
- Single supply operation
- Wide supply range 9V-40V
- Power supply rejection 120 dB
- Large output voltage swing (V_{CC} 2V)p-p
- Wide bandwidth 15 MHz unity gain
- Power bandwidth 75 kHz, 20 Vp-p
- Internally compensated
- Short circuit protected



Absolute Maximum Ratings

Power Dissipation (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage +40V

0°C to + 70°C **Operating Temperature Range** Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec.)

LM381/LM381A

260°C


Electrical Characteristics T_A = 25°C, V_{CC} = 14V, unless otherwise stated.

1.56 W

Parameter	Conditions	Min	Тур	Max	Units
Voltage Gain	Open Loop (Differential Input), f = 100 Hz		160,000		V/V
	Open Loop (Single Ended), f = 100 Hz		320,000		V/V
Supply Current	V_{CC} 9V to 40V, $R_L = \infty$		10		mA
Input Resistance (Positive Input) (Negative Input)			100		kΩ
	· · · · · · · · · · · · · · · · · · ·		200		kΩ
Input Current (Negative Input)			0.5		μΑ
Output Resistance	Open Loop		150		Ω
Output Current	Source		8		mA
	Sink		2		mA
Output Voltage Swing	Peak-to-Peak		V _{CC} – 2		v
Unity Gain Bandwidth			15		MHz
Power Bandwidth	20 V _{PP} (V _{CC} = 24V)		75		kHz
Maximum Input Voltage	Linear Operation			300	mVrm
Supply Rejection Ratio	f = 1 kHz		120		dB
Channel Separation	f = 1 kHz		60		dB
Total Harmonic Distortion	60 dB Gain, f = 1 kHz		0.1		%
Total Equivalent Input Noise	$R_S = 60\Omega$, 10–10,000 Hz (Single Ended Input, Flat Gain Circuit, $A_V = 1000$)				
LM381A LM381		ļ	0.5 0.5	0.7 1.0	μVrms μVrms


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

Connection Diagram





Order Number LM381N or LM381AN See NS Package Number N14A

Typical Applications




Two-Pole Fast Turn-On NAB Tape Preamp







Audio Mixer




TL/H/7841-7

TL/H/7841-6








LM382 Low Noise Dual Preamplifier

General Description

The LM382 is a dual preamplifier for the amplification of low level signals in applications requiring optimum noise performance. Each of the two amplifiers is completely independent, with individual internal power supply decoupler-regulator, providing 120 dB supply rejection and 60 dB channel separation. Other outstanding features include high gain (100 dB), and wide power bandwidth (75 kHz, 20 Vp-p). The LM382 operates from a single supply across the wide range of 9V to 40V.

A resistor matrix is provided on the chip to allow the user to select a variety of closed loop gain options and frequency response characteristics such as flat-band, NAB or RIAA equalization. The circuit is supplied in the 14 lead dual-inline package.

- Low noise 0.8 µV total equivalent input noise
- High gain 100 dB open loop
- Single supply operation
- Wide supply range 9V to 40V
- Power supply rejection 120 dB
- Large output voltage swing
- Wide bandwidth 15 MHz unity gain
- Power bandwidth 75 kHz, 20 Vp-p
- Internally compensated
- Short circuit protected



Absolute Maximum Ratings If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage +40V Operating Temperature RangeOStorage Temperature Range-65°Lead Temperature (Soldering, 10 sec.)

0°C to +70°C -65°C to +150°C +260°C LM382

Power Dissipation (Note 1) 1.56 W


EI	ec	tri	cal	С	harac	teri	sti	ics	$T_A =$	25°C,	$V_{CC} =$	14V, unless otherwise stated.
----	----	-----	-----	---	-------	------	-----	-----	---------	-------	------------	-------------------------------

Parameter	Conditions	Min	Тур	Max	Units
Voltage Gain	Open Loop, f = 100 Hz		100,000		V/V
Supply Current	V_{CC} 9V to 40V, $R_L = \infty$		10	20	mA
Output DC Voltage			6		v
Input Resistance (Positive Input)			100		kΩ
(Negative Input)			200		kΩ
Input Current (Negative Input)			0.5		μΑ
Output Resistance	Open Loop		150		Ω
Output Current	Source		8		mA
	Sink		2		mA
Output Voltage Swing	Peak-to-Peak, R _L = 10k		12		V
Unity Gain Bandwidth			15		MHz
Power Bandwidth	20 Vp-p (V _{CC} = 24V)		75		kHz
Maximum Input Voltage	Linear Operation			300	mVrm
Supply Rejection Ratio	f = 1 kHz		120		dB
Channel Separation	f = 1 kHz	40	60		dB
Total Harmonic Distortion	60 dB Gain, f = 1 kHz		0.1	0.3	%
Total Equivalent Input Noise	$R_S = 600\Omega$, 100–10,000 Hz (Flat Response Circuit)		0.8	1.2	μVrms


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

TL/H/7842-3

Typical Applications



Tape Preamp (NAB Equalization)



TL/H/7842-5 Flat Response — Fixed Gain Configuration V_{cc} + 14V 1 µ^F 1, 14 2, 13 4 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14 1, 14


TL/H/7842-4


Phono Preamp (RIAA Equalization)


Capacitor	Gain
C1 Only	40 dB
C2 Only	55 dB
C1 & C2	80 dB


Typical Performance Characteristics


LM382















TL/H/7842-6

LM383/LM383A 7 Watt Audio Power Amplifier

General Description

The LM383 is a cost effective, high power amplifier suited for automotive applications. High current capability (3.5A) enables the device to drive low impedance loads with low distortion. The LM383 is current limited and thermally protected. High voltage protection is available (LM383A) which enables the amplifier to withstand 40V transients on its supply. The LM383 comes in a 5-pin TO-220 package.

- High peak current capability (3.5A)
- Large output voltage swing
- Externally programmable gain
- Wide supply voltage range (5V-20V)
- Few external parts required
- Low distortion
- High input impedance
- No turn-on transients
- High voltage protection available (LM383A)
- Low noise
- AC short circuit protected



Absolute Maximum Ratings									
If Military/Aerospace specified devices are required,									
please contact the National Semiconductor Sales									
Office/Distributors for availability and specifications.									
Peak Supply Voltage (50 ms)									

LM383A (Note 2)	40V
LM383	25V
Operating Supply Voltage	20V
Output Current	
Repetitive	3.5A
Non-repetitive	4.5A

Input Voltage	±0.5V
Power Dissipation (Note 3)	15W
Operating Temperature	0°C to +70°C
Storage Temperature	-60°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C


Electrical Characteristics $V_S = 14.4V$, $T_{TAB} = 25^{\circ}$ C, $A_V = 100$ (40 dB), $R_L = 4\Omega$, unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
DC Output Level		6.4	7.2	8	v
Quiescent Supply Current	Excludes Current in Feedback Resistors		45	80	mA
Supply Voltage Range		5		20	v
Input Resistance			150		kΩ
Bandwidth	Gain = 40 dB		30		kHz
Output Power	$\begin{split} V_S &= 13.2V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ V_S &= 13.8V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ W_S &= 14.4V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 1.6\Omega, \text{ THD} = 10\% \\ V_S &= 16V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 1.6\Omega, \text{ THD} = 10\% \end{split}$	4.8 7	4.7 7.2 5.1 7.8 5.5 8.6 9.3 7 10.5 11		
THD	$P_{o} = 2W, R_{L} = 4\Omega, f = 1 \text{ kHz}$ $P_{o} = 4W, R_{L} = 2\Omega, f = 1 \text{ kHz}$		0.2 0.2		% %
Ripple Rejection	$ \begin{array}{l} R_{S} = 50\Omega, f = 100 \; Hz \\ R_{S} = 50\Omega, f = 1 \; kHz \end{array} $	30	40 44		dB dB
Input Noise Voltage	$R_{S} = 0$, 15 kHz Bandwidth		2		μV
Input Noise Current	$R_{S} = 100 \text{ k}\Omega$, 15 kHz Bandwidth		40		рА


Note 1: A 0.2 μ F capacitor in series with a 1 Ω resistor should be placed as close as possible to pins 3 and 4 for stability.

Note 2: The LM383 shuts down above 25V.

Note 3: For operating at elevated temperatures, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 4°C/W junction to case.



LM383/LM383A



LM384 5 Watt Audio Power Amplifier


General Description

The LM384 is a power audio amplifier for consumer application. In order to hold system cost to a minimum, gain is internally fixed at 34 dB. A unique input stage allows inputs to be ground referenced. The output is automatically selfcentering to one half the supply voltage.

The output is short-circuit proof with internal thermal limiting. The package outline is standard dual-in-line. A copper lead frame is used with the center three pins on either side comprising a heat sink. This makes the device easy to use in standard p-c layout.

Uses include simple phonograph amplifiers, intercoms, line drivers, teaching machine outputs, alarms, ultrasonic drivers, TV sound systems, AM-FM radio, sound projector systems, etc. See AN-69 for circuit details.

- Wide supply voltage range
- Low quiescent power drain
- Voltage gain fixed at 50
- High peak current capability
- Input referenced to GND
- High input impedance
- Low distortion
- Quiescent output voltage is at one half of the supply voltage
- Standard dual-in-line package



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 28V Peak Current 1.3A

Power Dissipation (See Notes 3 and 4)	1.67W
Input Voltage	±0.5V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Lead Temperature (Soldering, 10 sec.)	260°C

Electrical Characteristics (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Z _{IN}	Input Resistance			150		kΩ
BIAS	Bias Current	Inputs Floating		100		nA
Av	Gain		40	50	60	V/V
Роит	Output Power	$THD=10\%,R_{L}=8\Omega$	5	5.5		w
la	Quiescent Supply Current			8.5	25	mA
V _{OUT} Q	Quiescent Output Voltage			11		v
BW	Bandwidth	$P_{OUT} = 2W, R_L = 8\Omega$		450		kHz
V+	Supply Voltage		12		26	v
I _{SC}	Short Circuit Current (Note 5)			1.3		А
PSRR _{RTO}	Power Supply Rejection Ratio (Note 2)			31		dB
THD	Total Harmonic Distortion	$P_{OUT} = 4W, R_L = 8\Omega$		0.25	1.0	%

Note 1: V^+ = 22V and T_A = 25°C operating with a Staver V7 heat sink for 30 seconds.

Note 2: Rejection ratio referred to the output with $C_{BYPASS} = 5 \ \mu$ F, freq = 120 Hz.


Note 3: The maximum junction temperature of the LM384 is 150°C.

Note 4: The package is to be derated at 15°C/W junction to heat sink pins.


Note 5: Output is fully protected against a shorted speaker condition at all voltages up to 22V.

Heat Sink Dimensions

Staver Company 41 Saxon Ave. P.O. Drawer H Bay Shore, N.Y. Tel: (516) 666-8000 Staver "V7" Heat Sink




TL/H/7843-4




LM384

Ĺ



1-26



LM386 Low Voltage Audio Power Amplifier

General Description

The LM386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value up to 200.

The inputs are ground referenced while the output is automatically biased to one half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the LM386 ideal for battery operation.

Features

LM386

- Battery operation
- Minimum external parts
- Wide supply voltage range
- Low quiescent current drain

- Voltage gains from 20 to 200
- Ground referenced input
- Self-centering output quiescent voltage
- Low distortion
- Eight pin dual-in-line package


Applications

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

Equivalent Schematic and Connection Diagrams

4V-12V or 5V-18V

4 mA



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (LM386N-1, -3, LM386M-	1) 15V
Supply Voltage (LM386N-4)	22V
Package Dissipation (Note 1) (LM386N)	1.25W
(LM386M)	0.73W
Input Voltage	±0.4V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C

Junction Temperature + 150°C Soldering Information Dual-In-Line Package Soldering (10 sec) + 260°C Small Outline Package Vapor Phase (60 sec) + 215°C Infrared (15 sec) + 220°C Sea AN-450 "Surface Mounting Methods and Their Effect

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics T_A = 25°C

Parameter	Conditions	Min	Тур	Max	Units
Operating Supply Voltage (VS)					
LM386N-1, -3, LM386M-1		4		12	V
LM386N-4		5		18	V
Quiescent Current (IQ)	$V_{S} = 6V, V_{IN} = 0$		4	8	mA
Output Power (POUT)					
LM386N-1, LM386M-1	$V_{S} = 6V, R_{L} = 8\Omega, THD = 10\%$	250	325		mW
LM386N-3	$V_{S} = 9V, R_{L} = 8\Omega, THD = 10\%$	500	700		mW
LM386N-4	$V_{S} = 16V, R_{L} = 32\Omega, THD = 10\%$	700	1000		mW
Voltage Gain (Av)	$V_{S} = 6V, f = 1 \text{ kHz}$		26		dB
	10 μF from Pin 1 to 8		46		dB
Bandwidth (BW)	$V_S = 6V$, Pins 1 and 8 Open		300		kHz
Total Harmonic Distortion (THD)	$V_S = 6V$, $R_L = 8\Omega$, $P_{OUT} = 125$ mW f = 1 kHz, Pins 1 and 8 Open		0.2		%
Power Supply Rejection Ratio (PSRR)	$V_{S} = 6V$, f = 1 kHz, $C_{BYPASS} = 10 \mu F$ Pins 1 and 8 Open, Referred to Output		50		dB
Input Resistance (RIN)			50		kΩ
Input Bias Current (I _{BIAS})	$V_{S} = 6V$, Pins 2 and 3 Open		250		n A

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and 1) a thermal resistance of 80°C/W junction to ambient for the dual-in-line package and 2) a thermal resistance of 170°C/W for the small outline package.

Application Hints

GAIN CONTROL

To make the LM386 a more versatile amplifier, two pins (1 and 8) are provided for gain control. With pins 1 and 8 open the 1.35 k Ω resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35 k Ω resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series RC from pin 1 to 5 (paralleling the internal 15 k Ω resistor). For 6 dB effective bass boost: R \cong 15 k Ω , the lowest value for good stable operation is R = 10 k Ω if pin 8 is open. If pins 1 and 8 are bypassed then R as low as 2 k Ω can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9.


INPUT BIASING


The schematic shows that both inputs are biased to ground with a 50 k Ω resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM386 is higher than 250 k Ω it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k Ω , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.

When using the LM386 with higher gains (bypassing the 1.35 k Ω resistor between pins 1 and 8) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1 μF capacitor or a short to ground depending on the dc source resistance on the driven input.

1


LM386





1-31

Typical Applications (Continued)



Note 1: Twist supply lead and supply ground very tightly.

Note 2: Twist speaker lead and ground very tightly.

Note 4: R1C1 band limits input signals. Note 5: All components must be spaced very close to IC.

Note 3: Ferrite bead is Ferroxcube K5-001-001/3B with 3 turns of wire.

LM387/LM387A Low Noise Dual Preamplifier


General Description

The LM387 is a dual preamplifier for the amplification of low level signals in applications requiring optimum noise performance. Each of the two amplifiers is completely independent, with an internal power supply decoupler-regulator, providing 110 dB supply rejection and 60 dB channel separation. Other outstanding features include high gain (104 dB), large output voltage swing (V_{CC} - 2V)p-p, and wide power bandwidth (75 kHz, 20 Vp-p). The LM387A is a selected version of the LM387 that has lower noise in a NAB tape circuit, and can operate on a larger supply voltage. The LM387 operates from a single supply across the wide range of 9V to 30V, the LM387A operates on a supply of 9V to 40V.

The amplifiers are internally compensated for gains greater than 10. The LN387, LM387A is available in an 8-lead dualin-line package. The LM387, LM387A is biased like the LM381. See AN-64 and AN-104.

Low noise	1.0 μV total input noise
High gain	104 dB open loop
Single supply operation	
Wide supply range LM387	9 to 30V
LM387A	9 to 40V
Power supply rejection	110 dB

- Large output voltage swing (V_{CC} 2V)p-p
- Wide bandwidth 15 MHz unity gain
- Power bandwidth 75 kHz, 20 Vp-p
- Internally compensated
- Short circuit protected
- Performance similar to LM381



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Power Dissipation (Note 1) Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec.)

1.5W 0°C to +70°C −65°C to +150°C 260°C


	,	
Supply Voltage		
LM387		+ 30V
LM387A		+40V

Electrical Characteristics $T_A = 25^{\circ}C$, $V_{CC} = 14V$, unless otherwise stated

Parameter	Conditions	Min	Тур	Max	Units
Voltage Gain	Open Loop, f = 100 Hz		160,000		V/V
Supply Current	LM387, V _{CC} 9V-30V, R _L = ∞ LM387A, V _{CC} 9V-40V, R _L = ∞		10 10		mA mA
Input Resistance Positive Input Negative Input		50	100 200		kΩ kΩ
Input Current Negative Input			0.5	3.1	μΑ
Output Resistance	Open Loop		150		Ω
Output Current	Source Sink		8 2		mA mA
Output Voltage Swing	Peak-to-Peak		V _{CC} -2		V
Unity Gain Bandwidth			15		MHz
Large Signal Frequency Response	20 Vp-p (V _{CC} > 24V), THD \leq 1%		75		kHz
Maximum Input Voltage	Linear Operation			300	mVrms
Supply Rejection Ratio Input Referred	f = 1 kHz		110		dB
Channel Separation	f = 1 kHz	40	60		dB
Total Harmonic Distortion	60 dB Gain, f = 1 kHz		0.1	0.5	%
Total Equivalent Input Noise (Flat Gain Cricuit)	10 Hz–10,000 Hz LM387 <i>Figure 1</i>		1.0	1.2	μVrms
Output Noise NAB Tape Playback Circuit Gain of 37 dB	Unweighted LM387A <i>Figure 2</i>		400	700	μVrms


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

Typical Applications (Continued)




Two-Pole Fast Turn-ON NAB Tape Preamplifier

Frequency Response of NAB Circuit of Figure 2




TL/H/7845-6

/045-5




Typical Applications (Continued)

Inverting Amplifier Ultra-Low Distortion



Typical Magnetic Phono Preamplifier



TL/H/7845-9

LM388

National Semiconductor

LM388 1.5 Watt Audio Power Amplifier

General Description

The LM388 is an audio amplifier designed for use in medium power consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 2 and 6 will increase the gain to any value up to 200.

The inputs are ground referenced while the output is automatically biased to one half the supply voltage.

Features


- Minimum external parts
- Wide supply voltage range
- Excellent supply rejection
- Ground referenced input
- Self-centering output quiescent voltage


- Variable voltage gain
- Low distortion
- Fourteen pin dual-in-line package
- Low voltage operation, 4V

Applications

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Lamp drivers
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

Equivalent Schematic and Connection Diagrams





Order Number LM388N-1 See NS Package Number N14A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 461/

oupply voltage	104
Package Dissipation 14-Pin DIP (Note 1)	8.3W

Input Voltage ±0.4V Storage Temperature -65°C to +150°C $0^{\circ}C$ to $+70^{\circ}C$ Operating Temperature Junction Temperature 150°C Lead Temperature (Soldering, 10 sec.) 260°C

Electrical Characteristics T_A = 25°C, (Figure 1)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
VS	Operating Supply Voltage LM388		4		12	v
la	Quiescent Current LM388	$V_{IN} = 0$ $V_S = 12V$		16	23	mA
POUT	Output Power (Note 2) LM388N-1		1.5 0.6	2.2 0.8		w w
A _V	Voltage Gain	$V_{S} = 12V, f = 1 \text{ kHz}$ 10 μ F from Pins 2 to 6	23	26 46	30	dB dB
BW	Bandwidth	$V_{S} = 12V$, Pins 2 and 6 Open		300		kHz
THD	Total Harmonic Distortion	$V_S = 12V, R_L = 8\Omega, P_{OUT} = 500 \text{ mW},$ f = 1 kHz, Pins 2 and 6 Open		0.1	1	%
PSRR	Power Supply Rejection Ratio (Note 3)	$V_S = 12V$, f = 1 kHz, $C_{BYPASS} = 10 \mu F$, Pins 2 and 6 Open, Referred to Output		50		dB
R _{IN}	Input Resistance		10	50		kΩ
IBIAS	Input Bias Current	$V_{S} = 12V$, Pins 7 and 8 Open		250		nA


Note 1: Pins 3, 4, 5, 10, 11, 12 at 25°C. Derate at 15°C/W above 25°C case.

Note 2: The amplifier should be in high gain for full swing on higher supplies due to input voltage limitations.

Note 3: If load and bypass capacitor are returned to V_S (Figure 2), rather than ground (Figure 1), PSRR is typically 30 dB.

Typical Performance Characteristics





TL/H/7846-6

Application Hints

GAIN CONTROL

To make the LM388 a more versatile amplifier, two pins (2 and 6) are provided for gain control. With pins 2 and 6 open, the 1.35 k Ω resistor sets the gain at 20 (26 dB). If a capacitor is put from pins 2 to 6, bypassing the 1.35 k Ω resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. A low frequency pole in the gain response is caused by the capacitor working against the external resistor is eliminated and a resistor connects pins 2 to 6 then the

output dc level may shift due to the additional dc gain. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 6 to ground, as in *Figure 7*.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series RC from pin 6 to 13 (paralleling the internal 15 k Ω resistor). For 6 dB effective bass boost: $R \approx 15 \ k\Omega$, the lowest value for good stable operation is $R = 10 \ k\Omega$ if pin 2

LM388

Application Hints (Continued)

is open. If pins 2 and 6 are bypassed then R as low as $2 k\Omega$ can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9 V/V.

INPUT BIASING

The schematic shows that both inputs are biased to ground with a 50 k Ω resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM388 is higher than 250 k Ω it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k Ω , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminate if the input is capacitively coupled.


When using the LM388 with higher gains (bypassing the 1.35 k Ω resistor between pins 2 and 6) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1 μF capacitor or a short to ground depending on the dc source resistance on the driven input.

BOOTSTRAPPING

The base of the output transistor of the LM388 is brought out to pin 9 for Bootstrapping. The output stage of the amplifier during positive swing is shown in *Figure 3* with its external circuitry.

R1 + R2 set the amount of base current available to the output transistor. The maximum output current divided by

Typical Applications



beta is the value required for the current in R1 and R2:

$$(R1 + R2) = \beta_0 \frac{(V_S/2) - V_{BE}}{I_{O MAX}}$$

Good design values are $V_{BE} = 0.7V$ and $\beta_O = 100$. Example: 1 watt into 8Ω load with $V_S = 12V$.


$$l_{O MAX} = \sqrt{\frac{2 P_O}{R_L}} = 500 \text{ mA}$$
$$(R1 + R2) = 100 \left(\frac{(12/2) - 0.7}{0.5}\right) = 1060\Omega$$


To keep the current in R2 constant during positive swing capacitor C_B is added. As the output swings positive C_B lifts R1 and R2 above the supply, maintaining a constant voltage across R2. To minimize the value of C_B , R1 = R2. The pole due to C_B and R1 and R2 is usually set equal to the pole due to the output coupling capacitor and the load. This gives:

$$C_{B} \simeq \frac{4C_{c}}{\beta_{O}} \simeq \frac{C_{c}}{25}$$


Example: for 100 Hz pole and R_L = 8Ω ; C_c = 200 μ F and C_B = 8 μ F, if R1 is made a diode and R2 increased to give the same current, C_B can be decreased by about a factor of 4, as in *Figure 4*.

For reduced component count the load can replace R1. The value of (R1 + R2) is the same, so R2 is increased. Now C_B is both the coupling and the bootstrapping capacitor (see *Figure 2*).





1-41



National Semiconductor

LM389 Low Voltage Audio Power Amplifier with NPN Transistor Array

General Description

The LM389 is an array of three NPN transistors on the same substrate with an audio power amplifier similar to the LM386.

The amplifier inputs are ground referenced while the output is automatically biased to one half the supply voltage. The gain is internally set at 20 to minimize external parts, but the addition of an external resistor and capacitor between pins 4 and 12 will increase the gain to any value up to 200.

The three transistors have high gain and excellent matching characteristics. They are well suited to a wide variety of applications in DC through VHF systems.

Features

Amplifier

- Battery operation
- Minimum external parts
- Wide supply voltage range

- Low quiescent current drain
- Voltage gains from 20 to 200
- Ground referenced input
- Self-centering output quiescent voltage
- Low distortion

Transistors


- Operation from 1 µA to 25 mA
- Frequency range from DC to 100 MHz
- Excellent matching

Applications

AM-FM radios

- Portable tape recorders
- Intercoms
- Toys and games
- Walkie-talkies
- Portable phonographs
- Power converters

Equivalent Schematic and Connection Diagrams



LM389

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	15V
Package Dissipation (Note 1)	1.89W
Input Voltage	±0.4V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Junction Temperature	150°C

Lead Temperature (Soldering, 10 sec.)	260°C
Collector to Emitter Voltage, V _{CEO}	12V
Collector to Base Voltage, V _{CBO}	15V
Collector to Substrate Voltage, V _{CIO}	
(Note 2)	15V
Collector Current, I _C	25 mA
Emitter Current, I _E	25 mA
Base Current, I _B	5 mA
Power Dissipation (Each Transistor) $T_A \le +70^{\circ}C$	150 mW


Electrical Characteristics T_A = 25°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLIFIER						
VS	Operating Supply Voltage		4		12	٧
la	Quiescent Current	$V_{S} = 6V, V_{IN} = 0V$		6	12	mA
Pout	Output Power (Note 3)	$\label{eq:thdef} \begin{split} \text{THD} = 10\% & \qquad \begin{array}{l} \text{V}_{S} = 6\text{V}, \text{R}_{L} = 8\Omega \\ \text{V}_{S} = 9\text{V}, \text{R}_{L} = 16\Omega \end{split}$	250	325 500		mW mW
A _V	Voltage Gain	$V_S = 6V$, f = 1 kHz 10 μ F from Pins 4 to 12	23	26 46	30	dB dB
BW	Bandwidth	$V_{S} = 6V$, Pins 4 and 12 Open		250		kHz
THD	Total Harmonic Distortion	$V_S = 6V, R_L = 8\Omega, P_{OUT} = 125 \text{ mW},$ f = 1 kHz, Pins 4 and 12 Open		0.2	3.0	%
PSRR	Power Supply Rejection Ratio	$V_S = 6V$, f = 1 kHz, $C_{BYPASS} = 10 \mu F$, Pins 4 and 12 Open, Referred to Output	30	50		dB
R _{IN}	Input Resistance		10	50		kΩ
IBIAS	Input Bias Current	$V_{S} = 6V$, Pins 5 and 16 Open		250		nA
TRANSISTOR	S					
V _{CEO}	Collector to Emitter Breakdown Voltage	$I_{\rm C} = 1$ mA, $I_{\rm B} = 0$	12	20		v
V _{CBO}	Collector to Base Breakdown Voltage	$I_{\rm C} = 10 \ \mu {\rm A}, I_{\rm E} = 0$	15	40		v
V _{CIO}	Collector to Substrate Breakdown Voltage	$I_{\rm C} = 10 \ \mu {\rm A}, I_{\rm E} = I_{\rm B} = 0$	15	40		v
V _{EBO}	Emitter to Base Breakdown Voltage	$I_{\rm E} = 10 \ \mu {\rm A}, I_{\rm C} = 0$	6.4	7.1	7.8	v
H _{FE}	Static Forward Current Transfer Ratio (Static Beta)	$I_{C} = 10 \ \mu A$ $I_{C} = 1 \ m A$ $I_{C} = 10 \ m A$	100	100 275 275		
h _{oe}	Open-Circuit Output Admittance	$I_{C} = 1 \text{ mA}, V_{CE} = 5V, f = 1.0 \text{ kHz}$	-	20		μmho
V _{BE}	Base to Emitter Voltage	I _E = 1 mA		0.7	0.85	V
VBE1-VBE2	Base to Emitter Voltage Offset	I _E = 1 mA		1	5	mV
V _{CESAT}	Collector to Emitter Saturation Voltage	$I_{\rm C} = 10$ mA, $I_{\rm B} = 1$ mA		0.15	0.5	v
C _{EB}	Emitter to Base Capacitance	V _{EB} = 3V		1.5		pF
C _{CB}	Collector to Base Capacitance	V _{CB} = 3V		2		pF
C _{CI}	Collector to Substrate Capacitance	V _{CI} = 3V		3.5		pF
h _{fe}	High Frequency Current Gain	$I_{C} = 10 \text{ mA}, V_{CE} = 5V, f = 100 \text{ MHz}$	1.5	5.5		


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 66°C/W junction to ambient.

Note 2: The collector of each transistor is isolated from the substrate by an integral diode. Therefore, the collector voltage should remain positive with respect to pin 17 at all times.

Note 3: If oscillation exists under some load conditions, add 2.7 Ω and 0.05 µF series network from pin 1 to ground.



I



Application Hints

Gain Control

To make the LM389 a more versatile amplifier, two pins (4 and 12) are provided for gain control. With pins 4 and 12 open, the 1.35 k\Omega resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 4 to 12, bypassing the 1.35 k\Omega resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. A low frequency pole in the gain response is caused by the capacitor working against the external resistor in series with the 150 Ω internal resistor. If the capacitor is eliminated and a resistor connects pin 4 to 12, then the output dc level may shift due to the additional dc gain. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 12 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series RC from pin 1 to 12 (paralleling the internal 15 k Ω resistor). For 6 dB effective bass boost: R \simeq 15 k Ω , the lowest value for good stable operation is R = 10 k Ω if pin 4 is open. If pins 4 and 12 are bypassed then R as low as 2 k Ω can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9V/V.

Input Biasing

The schematic shows that both inputs are biased to ground with a 50 k Ω resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM389 is higher than 250 k Ω it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k Ω , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.

When using the LM389 with higher gains (bypassing the 1.35 k Ω resistor between pins 4 and 12) it is necessary to

bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1 μ F capacitor or a short to ground depending on the dc source resistance of the driven input.

Supplies and Grounds

The LM389 has excellent supply rejection and does not require a well regulated supply. However, to eliminate possible high frequency stability problems, the supply should be decoupled to ground with a 0.1 µF capacitor. The high current ground of the output transistor, pin 18, is brought out separately from small signal ground, pin 17. If the two ground leads are returned separately to supply then the parasitic resistance in the power ground lead will not cause stability problems. The parasitic resistance in the signal ground can cause stability problems and it should be minimized. Care should also be taken to insure that the power dissipation does not exceed the maximum dissipation of the package for a given temperature. There are two ways to mute the LM389 amplifier. Shorting pin 3 to the supply voltage, or shorting pin 12 to ground will turn the amplifier off without affecting the input signal.

Transistors

The three transistors on the LM389 are general purpose devices that can be used the same as other small signal transistors. As long as the currents and voltages are kept within the absolute maximum limitations, and the collectors are never at a negative potential with respect to pin 17, there is no limit on the way they can be used.

For example, the emitter-base breakdown voltage of 7.1V can be used as a zener diode at currents from 1 μ A to 5 mA. These transistors make good LED driver devices, V_{SAT} is only 150 mV when sinking 10 mA.

In the linear region, these transistors have been used in AM and FM radios, tape recorders, phonographs and many other applications. Using the characteristic curves on noise voltage and noise current, the level of the collector current can be set to optimize noise performance for a given source impedance. Some of the circuits that have been built are shown in *Figures 1–7*. This is by no means a complete list of applications, since that is limited only by the designers imagination.






FIGURE 1. AM Radio



1-48



LM389 Application Hints (Continued) 12V V_S Ó 0.1µF BYPASS 100k ς 6.2k 220µF 12 0.1μF 15 1μF 11 LM389 10 16 NC O-13 17,18 510k Ş 16k 0.05µ TL/H/7847-12 FIGURE 7. Noise Generator Using Zener Diode

National Semiconductor

LM390 1 Watt Battery Operated Audio Power Amplifier

General Description

The LM390 Power Audio Amplifier is optimized for 6V, 7.5V, 9V operation into low impedance loads. The gain is internally set at 20 to keep the external part count low, but the addition of an external resistor and capacitor between pins 2 and 6 wil increase the gain to any value up to 200. The inputs are ground referenced while the output is automatically biased to one half the supply voltage.

Features


- Battery operation
- 1W output power
- Minimum external parts
- Excellent supply rejection
- Ground referenced input

- Self-centering output quiescent voltage
- Variable voltage gain
- Low distortion
- E Fourteen pin dual-in-line package


Applications

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Lamp drivers
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

Equivalent Schematic and Connection Diagrams



Dual-In-Line Package



Order Number LM390N See NS Package Number N14A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	10V
Package Dissipation 14-Pin DIP (Note 1)	8.3W

Input Voltage	±0.4V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C


Electrical Characteristics T_A = 25°C, (Figure 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Vs	Operating Supply Voltage		4		9	v
la	Quiescent Current	$V_{S} = 6V, V_{IN} = 0$		10	20	mA
POUT	Output Power	$V_{S} = 6V, R_{L} = 4\Omega, THD = 10\%$	0.8	1.0		w
Av	Voltage Gain	$V_S = 6V$, f 1 kHz 10 μ F from Pin 2 to 6	23	26 46	30	dB dB
BW	Bandwidth	$V_{S} = 6V$, Pins 2 and 6 Open		300		kHz
THD	Total Harmonic Distortion	$V_S = 6V, R_L = 4\Omega, P_{OUT} = 500 \text{ mW}$ f = 1 kHz, Pins 2 and 6 Open		0.2	1	%
PSRR	Power Supply Rejection Ratio	$V_S = 6V, f = 1 \text{ kHz}, C_{BYPASS} = 10 \mu\text{F},$ Pins 2 and 6 Open, Referred to Output (Note 2)		50		dB
RIN	Input Resistance		10	50		kΩ
IBIAS	Input Bias Current	$V_{S} = 6V$, Pins 7 and 8 Open		250		nA

Note 1: Pins 3, 4, 5, 10, 11, 12 at 25°C. Above 25°C case, derate at 15°C/W junction to case, or 85°C/W junction to ambient. Note 2: If load and bypass capacitor are returned to V_S (Figure 2), rather than ground (Figure 1), PSRR is typically 30 dB.

VOLTAGE GAIN (dB)

Typical Performance Characteristics





6 7 8


SUPPLY VOLTAGE (V)


5


3











Typical Performance Characteristics (Continued) **Device Dissipation vs Device Dissipation vs Distortion vs Output Power** Output Power 4Ω Load Output Power 8Ω Load 0.8 10.0 1.2 TOTAL HARMONIC DISTORTION (%) 6.0 ٧e 0.7 Ve = 6V Ve = 9V 1.0 DEVICE DISSIPATION (W) • 4Ω DEVICE DISSIPATION (W) 0.6 7 ŚV 3.0 ٧s Av = 20 0.8 Vs = 7.5V тно 0.5 1.0 0.4 0.6 VS = 6V 0.6 0.3 0.4 0.2 0.3 0.2 0.1 0.1 n ß 0.01 0.03 0.06 0.1 0.3 0.6 1.0 0.4 0.8 1.2 1.6 2.0 ۵ 0.2 0.4 0.6 0.8 ۵ POWER OUTPUT (W) OUTPUT POWER (W) OUTPUT POWER (W) TL/H/7848-6

Application Hints

Gain Control

To make the LM390 a more versatile amplifier, two pins (2 and 6) are provided for gain control. With pins 2 and 6 open, the 1.35 k\Omega resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 2 to 6, bypassing the 1.35 k\Omega resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. A low frequency pole in the gain response is caused by the capacitor working against the external resistor in series with the 150 Ω internal resistor. If the capacitor is eliminated and a resistor connects pin 2 to 6 then the output dc level may shift due to the additional dc gain. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 6 to ground, as in *Figure 7*.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series RC from pin 6 to 13 (paralleling the internal 15 k Ω resistor). For 6 dB effective bass boost: R \approx 15 k Ω , the lowest value for good stable operation is R = 10 k Ω if pin 2 is open. If pins 2 and 6 are bypassed then R as low as 2 k Ω can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9 V/V.

Input Biasing

The schematic shows that both inputs are biased to ground with a 50 k Ω resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM390 is higher than 250 k Ω it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k Ω , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.

When using the LM390 with higher gains (bypassing the 1.35 $k\Omega$ resistor between pins 2 and 6) it is necessary to

bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1 μ F capacitor or a short to ground depending on the dc source resistance on the driven input.

Bootstrapping

The base of the output transistor of the LM390 is brought out to pin 9 for Bootstrapping. The output stage of the amplifier during positive swing is shown in *Figure 3* with its external circuitry.

R1 + R2 set the amount of base current available to the output transistor. The maximum output current divided by beta is the value required for the current in R1 and R2:

$$(R1 + R2) = \beta_0 \frac{(V_S/2) - V_{BE}}{I_{O MAX}}$$

Good design values are $V_{BE} = 0.7V$ and $\beta_O = 100$. Example 0.8 watt into 4Ω load with $V_S = 6V$.

$$I_{OMAX} = \sqrt{\frac{2 P_O}{R_L}} = 632 \text{ mA}$$

(R1 + R2) = 100 $\left(\frac{(6/2) - 0.7}{0.632}\right) = 364\Omega$


To keep the current in R2 constant during positive swing capacitor C_B is added. As the output swings positive C_B lifts R1 and R2 above the supply, maintaining a constant voltage across R2. To minimize the value of C_B , R1 = R2. The pole due to C_B and R1 and R2 is usually set equal to the pole due to the output coupling capacitor and the load. This gives:

$$C_B \cong \frac{4C_c}{\beta_0} \cong \frac{C_c}{25}$$

Example: for 100 Hz pole and $R_L = 4\Omega$; $C_c = 400 \ \mu\text{F}$ and $C_B = 16 \ \mu\text{F}$, if R1 is made a diode and R2 increased to give the same current, C_B can be decreased by about a factor of 4, as in *Figure 4*.

For reduced component count the load can replace R1. The value of (R1 + R2) is the same, so R2 is increased. Now C_B is both the coupling and the bootstrapping capacitor (see *Figure 2*).


LM390



LM390

FIGURE 5. 2.5W Bridge Amplifier

TL/H/7848-9



National Semiconductor

LM391 Audio Power Driver


General Description


LM391

The LM391 audio power driver is designed to drive external power transistors in 10 to 100 watt power amplifier designs. High power supply voltage operation and true high fidelity performance distinguish this IC. The LM391 is internally protected for output faults and thermal overloads; circuitry providing output transistor protection is user programmable.

Features

- High Supply Voltage ±50V max
 Low Distortion 0.01%
 Low Input Noise 3 μV
 High Supply Rejection 90 dB
 Gain and Bandwidth Selectable
 Dual Slope SOA Protection
- Shutdown Pin





Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage LM391N-100 Input Voltage

- -

±50V or +100V Supply Voltage less 5V Shutdown Current (Pin 14)1 mAPackage Dissipation (Note 1)1.39WStorage Temperature-65°C to + 150°COperating Temperature0°C to + 70°CLead Temp. (Soldering, 10 sec.)260°C

V MAX.)

Parameter	Conditions	Min	Тур	Max	Units
Quiescent Current LM391N-100	Current in Pin 15 V _{IN} = 0		5	6	mA
Output Swing	Positive Negative	V ⁺ - 7 V ⁻ + 7	V ⁺ - 5 V ⁻ + 5		v v
Drive Current	Source (Pin 8) Sink (Pin 5)	5 5			mA mA
Noise (20 Hz–20 kHz)	Input Referred		3		μV
Supply Rejection	Input Referred	70	90		dB
Total Harmonic Distortion	f = 1 kHz f = 20 kHz		0.01 0.10	0.25	% %
Intermodulation Distortion	60 Hz, 7 kHz, 4:1		0.01		%
Open Loop Gain	f = 1 kHz	1000	5500		V/V
Input Bias Current			0.1	1.0	μΑ
Input Offset Voltage			5	20	mV
Positive Current Limit VBE	Pin 10-9		650		mV
Negative Current Limit VBE	Pin 9–13		650		mV
Positive Current Limit Bias Current	Pin 10		10	100	μΑ
Negative Current Limit Bias Current	Pin 13		10	100	μΑ

Pin 14 Current Comments


Minimum pin 14 current required for shutdown is 0.5 mA, and must not exceed 1 mA.

Maximum pin 14 current for amplifier not shut down is 0.05 mA.

The typical shutdown switch point current is 0.2 mA.


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 90°C/W junction to ambient.

Typical Applications



LM391

Typical Performance Characteristics



TL/H/7146-4

Pin Descriptions

Pin No.	Pin Name	Comments
1	+ Input	Audio input
2	-Input	Feedback input
3	Compensation	Sets the dominant pole
4	Ripple Filter	Improves negative supply rejection
5	Sink Output	Drives output devices and is emitter of AB bias VBE multiplier
6	BIAS	Base of V _{BE} multiplier
7	BIAS	Collector of VBE multiplier
8	Source Output	Drives output devices
9	Output Sense	Biases the IC and is used in protection circuits
10	+ Current Limit	Base of positive side protection circuit transistor
11	+ SOA Diode	Diode used for dual slope SOA protection
12	-SOA Diode	Diode used for dual slope SOA protection
13	-Current Limit	Base of negative side protection circuit transistor
14	Shutdown	Shuts off amplifier when current is pulled out of pin
15	V+	Positive supply
16	V-	Negative supply

LM391

Component	Typical Value	Comments
C _{IN}	1 μF	Input coupling capacitor sets a low frequency pole with R_{IN} . $f_L = \frac{1}{2\pi R_{IN}C_{IN}}$
R _{IN}	100k	Sets input impedance and DC bias to input.
R _{f2}	100k	Feedback resistor; for minimum offset voltage at the output this should be equal to R_{IN} .
R _{f1}	5.1k	Feedback resistor that works with R_{f_2} to set the voltage gain. $A_V = 1 + \frac{R_{f_2}}{R_{f_1}}$
Cf	10 μF	Feedback capacitor. This reduces the gain to unity at DC for minimum offset voltage at the output. Also sets a low frequency pole with R_{f_1} . $f_L = \frac{1}{2\pi R_{f_1}C_f}$
C _C	5 pF	$ \begin{array}{l} \mbox{Compensation capacitor. Sets gain bandwidth product and a high frequency pole.} \\ \mbox{GBW} = \frac{1}{2\pi 5000 C_C}, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
R _A	3.9k	AB bias resistor.
R _B	10k	AB bias potentiometer. Adjust to set bias current in the output stage.
C _{AB}	0.1 μF	Bypass capacitor for bias. This improves high frequency distortion and transient response.
C _R	5 pF	Ripple capacitor. This improves negative supply rejection at midband and high frequencies. $C_{\rm R},$ if used, must equal $C_{\rm C}.$
R _{eb}	100Ω	Bleed resistor. This removes stored charge in output transistors.
R _O	2.7Ω	Output compensation resistor. This resistor and $C_{\rm O}$ compensate the output stage. This value will vary slightly for different output devices.
CO	0.1 μF	Output compensation capacitor. This works with R_O to form a zero that cancels f_β of the output power transistors.
R _E	0.3Ω	Emitter degeneration resistor. This resistor gives thermal stability to the output stage quiescent current. IRC PW5 type.
R _{TH}	39k	Shutdown resistor. Sets the amount of current pulled out of pin 14 during shutdown.
C ₂ , C' ₂	1000 pF	Compensation capacitors for protection circuitry.
XL	10Ω 5 μΗ	Used to isolate capacitive loads, usually 20 turns of wire wrapped around a 10 Ω , 2W resistor.

Application Hints

GENERALIZED AUDIO POWER AMP DESIGN

Givens: Power Output

Load Impedance

Input Sensitivity

Input Impedance

Bandwidth

The power output and load impedance determine the power supply requirements. Output signal swing and current are found from:

$$V_{Opeak} = \sqrt{2} R_L P_O \tag{1}$$

$$I_{\text{Opeak}} = \sqrt{\frac{2 P_{\text{O}}}{R_{\text{L}}}}$$
(2)

Add 5 volts to the peak output swing (V_{OP}) for transistor voltage to get the supplies, i.e., \pm (V_{OP} + 5V) at a current of I_{peak}. The regulation of the supply determines the unloaded voltage, usually about 15% higher. Supply voltage will also rise 10% during high line conditions.

max supplies
$$\approx \pm (V_{Opeak} + 5) (1 + regulation) (1.1)$$
 (3)
The input sensitivity and output power specs determine the
required gain.

$$A_{V} \ge \frac{\sqrt{P_{O} R_{L}}}{V_{IN}} = \frac{V_{ORMS}}{V_{INRMS}}$$
(4)

Normally the gain is set between 20 and 200; for a 25 watt, 8 ohm amplifier this results in a sensitivity of 710 mV and 71 mV, respectively. The higher the gain, the higher the THD, as can be seen from the characteristics curves. Higher gain also results in more hum and noise at the output.

The desired input impedance is set by R_{IN} . Very high values can cause board layout problems and DC offsets at the output. The bandwidth requirements determine the size of C_f and C_C as indicated in the external component listing.

The output transistors and drivers must have a breakdown voltage greater than the voltage determined by equation (3). The current gain of the drive and output device must be high enough to supply lopeak with 5 mA of drive from the LM391. The power transistors must be able to dissipate approximately 40% of the maximum output power; the drivers must dissipate this amount divided by the current gain of the outputs. See the output transistor selection guide, Table A.

To prevent thermal runaway of the AB bias current the following equation must be valid:

$$\theta_{\text{JA}} \le \frac{\mathsf{R}_{\mathsf{E}} \left(\beta_{\mathsf{MIN}} + 1\right)}{\mathsf{V}_{\mathsf{CEOMAX}}\left(\mathsf{K}\right)} \tag{5}$$

where:

 θ_{JA} is the thermal resistance of the driver transistor, junction to ambient, in °C/W.

RE is the emitter degeneration resistance in ohms.

 β_{\min} is that of the output transistor.

 $V_{\mbox{CEQMAX}}$ is the highest possible value of one supply from equation (3).

K is the temperature coefficient of the driver base-emitter voltage, typically 2 mV/°C.

Often the value of ${\rm R}_{\rm E}$ is to be determined and equation (5) is rearranged to be:

$$R_{E} \geq \frac{\theta_{JA} \left(V_{CEQMAX} \right) K}{\beta_{MIN} + 1}$$
(6)

The maximum average power dissipation in each output transistor is:

$$\overline{P_{\text{DMAX}}} = 0.4 P_{\text{OMAX}} \tag{7}$$

The power dissipation in the driver transistor is:

$$\overline{P}_{DRIVER(MAX)} = \frac{\overline{P}_{DMAX}}{\beta_{MIN}}$$
(8)

Heat sink requirements are found using the following formulas:

$$\theta_{\rm JA} \le \frac{{\sf T}_{\rm JMAX} - {\sf T}_{\rm AMAX}}{{\sf P}_{\rm D}} \tag{9}$$

$$\theta_{SA} \le \theta_{JA} - \theta_{JC} - \theta_{CS}$$
 (10)

where:

TiMAX is the maximum transistor junction temperature.

TAMAX is the maximum ambient temperature.

 θ_{JA} is thermal resistance junction to ambient.

 θ_{SA} is thermal resistance sink to ambient.

 $\theta_{\rm JC}$ is thermal resistance junction to case.

 θ_{CS} is thermal resistance case to sink, typically 1°C/W for most mountings.


Application Hints (Continued) PROTECTION CIRCUITRY

The protection circuits of the LM391 are very flexible and should be tailored to the output transistor's safe operating area. The protection V-I characteristics, circuitry, and resister formulas are described below. The diodes from the output to each supply prevent the output voltage from exceeding the supplies and harming the output transistors. The output will do this if the protection circuitry is activated while driving an inductive load.

TURN-ON DELAY

It is often desirable to delay the turn-ON of the power amplifier. This is easily implemented by putting a resistor in series with a capacitor from pin 14 to ground. The value of the

Protection Circuitry with External Components



resistor is set to limit the current to less than 1 mA (the absolute maximum). This resistor with the capacitor gives a time constant of RC. The turn-ON delay is approximately 2 time constants.

Example:


Amplifier with maximum supply of 30V, like the 20W, 8Ω example in the data sheet, requiring a delay of 1 second. Time delay = 2 RC

$$R = \frac{Max V^+}{1 mA}$$

So:

R = 30k. Solving for C gives 16.7 $\mu\text{F}.$ Use C = 20 μF with a 30V rating.

Protection Characteristics



TL/H/7146-6

Protection Circuit Resistor I	Formulas (Vp =	v+1
riotection on cult nesistor i		•)

		• •		
Type of Protection	R _E , R'	R ₁ , R' ₁	R ₂ , R' ₂	R ₃ , R′ ₃
Current Limit	$R_E = \frac{\phi}{I_L}$	Not Required	Short	Not Required
Single Slope SOA Protection	$R_E = \frac{\phi}{l_L}$	$R_1 = R_2\left(\frac{V_M - \phi}{\phi}\right)$	1 kΩ	Not Required
Dual Slope SOA Protection $(V_B = V^+)$	$R_E = \frac{\phi}{I_L}$	$R_1 = R_2\left(\frac{V_M - \phi}{\phi}\right)$	1 kΩ	$R_3 = R_2 \left[\frac{V^+}{I_L R_E - \phi} - 1 \right]$

Note: ϕ is the current limit V_{BE} voltage, 650 mV. Assumptions: V⁺ >> ϕ , V_M >> ϕ . V⁺ is the load supply voltage. V_M is the maximum rated V_{CE} of the output transistors.

Application Hints (Continued)

TRANSIENT INTERMODULATION DISTORTION

There has been a lot of interest in recent years about transient intermodulation distortion. Matti Otala of University of Oulu, Oulu, Finland has published several papers on the subject. The results of these investigations show that the open loop pole of the power amplifier should be above 20 kHz.

To do this with the LM391 is easy. Put a 1 M Ω resistor from pin 3 to the output and the open loop gain is reduced to about 46 dB. Now the open loop pole is at 30 kHz. The current in this resistor causes an offset in the input stage that can be cancelled with a resistor from pin 4 to ground. The resistor from pin 4 to ground should be 910 k Ω rather than 1 M Ω to insure that the shutdown circuitry will operate correctly. The slight difference in resistors results in about 15 mV of offset. The 40W, 8 Ω amplifier schematic shows the hookup of these two resistors.

BRIDGE AMPLIFIER

A switch can be added to convert a stereo amplifer to a single bridge amplifer. The diagram below shows where the switch and one resistor are added. When operating in the bridge mode the output load is connected between the two outputs, the input is V_{IN} #1, and V_{IN} #2 is disconnected.

Typical Applications (Continued)


OSCILLATIONS & GROUNDING

Most power amplifiers work the first time they are turned on. They also tend to oscillate and have excess THD. Most oscillation problems are due to inadequate supply bypassing and/or ground loops. A 10 µF, 50V electrolytic on each power supply will stop supply-related oscillations. However, if the signal ground is used for these bypass caps the THD is usually excessive. The signal ground must return to the power supply alone, as must the output load ground. All other grounds—bypass, output R-C, protection, etc., can tie together and then return to supply. This ground is called high frequency ground. On the 40W amplifier schematic all the grounds are labeled.

Capacitive loads can cause instabilities, so they are isolated from the amplifier with an inductor and resistor in the output lead.

AB BIAS CURRENT

To reduce distortion in the output stage, all the transistors are biased ON slightly. This results in class AB operation and reduces the crossover (notch) distortion of the class B stage to a low level, (see performance curve, THD vs AB bias). The potentiometer, R_B, from pins 6–7 is adjusted to give about 25 mA of current in the output stage. This current is usually monitored at the supply or by measuring the voltage arcss R_E.



TL/H/7146-7

Output Transistors Selection Guide

Table A.

Power	Driver Transistor		Driver Transistor		Output T	Output Transistor	
Output	PNP	NPN	PNP	NPN			
20W @ 8Ω	MJE711	MJE721	TIP42A	TIP41A			
30W @ 4Ω	MJE171	MJE181	2N6490	2N6487			
	D43C8	D42C8		·			
40W @ 8Ω	MJE712	MJE722	2N5882	2N5880			
60W @ 4Ω	MJE172	MJE182					
	D43C11	D42C11	Į	ļ			

Application Hints (Continued) A 20W, 8Ω; 30W, 4Ω AMPLIFIER

Givens:

Power Output	20W into 8Ω
	30W into 4Ω
Input Sensitivity	1V Max
Input Impedance	100k
Bandwidth	20 Hz–20 kHz \pm 0.25 dB
Equations (1) and (2) give:	
$20W/8\Omega$ V _{OP} = 17.9V	I _{OP} = 2.24A

 $30W/4\Omega$ V_{OP} = 15.5V I_{OP} = 3.87A

Therefore the supply required is:

±23V @ 2.24A, reducing to . . .

±21V @ 3.87A

With 15% regulation and high line we get $\pm 29V$ from equation (3).

Sensitivity and equation (4) set minimum gain:

$$A_V \ge \frac{\sqrt{20 \times 8}}{1} = 12.65$$

We will use a gain of 20 with resulting sensitivity of 632 mV. Letting R_{IN} equal 100k gives the required input impedance. For low DC offsets at the output we let $R_{f_2} =$ 100k. Solving for R_{f_1} gives:

R_{f2} = 100k
R_{f1} =
$$\frac{100k}{20-1}$$
 = 5.26k; use 5.1k

The bandwidth requirement must be stated as a pole, i.e., the 3 dB frequency. Five times away from a pole gives 0.17 dB down, which is better than the required 0.25 dB. Therefore:

$$f_{L} = \frac{20}{5} = 4 \text{ Hz}$$
$$f_{h} = 20k \times 5 = 100 \text{ kHz}$$

Solving for Cf:

$$C_{f} \ge \frac{1}{2\pi R_{f_{1}}f_{L}} = 7.8 \ \mu\text{F}; \text{ use 10 } \mu\text{F}$$

The recommended value for C_C is 5 pF for gains of 20 or larger. This gives a gain-bandwidth product of 6.4 MHz and a resulting bandwidth of 320 kHz, better than required.

The breakdown voltage requirement is set by the maximum supply; we need a minimum of 58V and will use 60V. We must now select a 60V power transistor with reasonable beta at I_{Opeak} , 3.87A. The TIP42, TIP41 complementary pair are 60V, 60W transistors with a minimum beta of 30 at 4A. The driver transistor must supply the base drive given 5 mA drive from the LM391. The MJE711, MJE721 complementary driver transistors are 60V devices with a minimum beta of 40 at 200 mA. The driver transistors transistors to insure that the R-C on the output will prevent instability.

To find the heat sink required for each output transistor we use equations (7), (9), and (10):

$$\overline{P_D} = 0.4 (30) = 12W$$
 (7)
150°C - 55°C (7)

$$\theta_{SA} \le 7.9 - 2.1 - 1.0 = 4.8^{\circ}C/W$$
 (10)

If both transistors are mounted on one heat sink the thermal resistance should be halved to 2.4°C/W.

The maximum average power dissipation in each driver is found using equation (8):

$$\frac{12}{30} = \frac{12}{30} = 400 \text{ mW}$$

Using equation (9):

Ī

$$\theta_{\rm JA} \le \frac{155 - 55}{0.4} = 237^{\circ} {\rm C/W}$$

LM391


-M39-

Application Hints (Continued)

Since the free air thermal resistance of the MJE711, MJE721 is 100° C/W, no heat sink is required. Using this information and equation (6) we can find the minimum value of R_E required to prevent thermal runaway.

$$\mathsf{R}_{\mathsf{E}} \ge \frac{100\,(30)\,(0.002)}{30\,+\,1} = \,0.19\,\Omega \tag{6}$$

We must now use the SOA data on the TIP42, TIP41 transistors to set up the protection circuit. Below is the SOA curve with the 4Ω and 8Ω load lines. Also shown are the desired protection lines. Note the value of V_B is equal to the supply voltage, so we use the formulas in the table.





Typical Applications (Continued)

The data points from the curve are:

 $V_{M} = 60V, V_{B} = 23V, I_{L} = 3A, I_{L} = 7A$ Using the dual slope protection formulas:

$$R_{E} = \frac{0.65}{3} = 0.22\Omega$$

$$R_{2} = 1k$$


$$R_{1} = 1k \left(\frac{60 - 0.65}{0.65}\right) \approx 91k$$

$$R_{3} = 1k \left(\frac{23}{7(0.22) - 0.65} - 1\right) \approx 24k$$

Note that an R_E of 0.22 Ω satisfies equation (6). The final schematic of this amplifier is below. If the output is shorted the current will be 1.8A and V_{CE} is 23V. Since the input is AC, the average power is:

short
$$\overline{P_{D}} = \frac{1}{2}(1.8)$$
 (23) $\approx 21W$

This power is greater than was used in the heat sink calculations, so the transistors will overheat for long-duration shorts unless a larger heat sink is used.



20W-8Ω, 30W-4Ω Amplifier with 1 Second Turn-ON Delay

*Additional protection for LM391N; Schottky diodes and R \approx 100 Ω .

TL/H/7146-9

Application Hints (Continued) A 40W/8Ω, 60W/4Ω AMPLIFIER

Given:

Power Output	40W/8Ω
·	60W/4Ω
Input Sensitivity	1V Max
Input Impedance	100k
Bandwidth	20 Hz-20 kHz ± 0.25 dB
Equations (1) and (2) give:	

40W/8Ω	V _{OPeak} = 25.3V	I _{OPeak} = 3.16A
60W/4Ω	V _{OPeak} = 21.9V	I _{OPeak} = 5.48A
Therefore the	supply required is:	

±30.3V @ 3.16A, reducing to ...

±26.9V @ 5.48A

With 15% regulation and high line we get $\pm 38.3 \text{V}$ using equation (3).

The minimum gain from equation (4) is:

 $A_V \ge 18$

We select a gain of 20; resulting sensitivity is 900 mV.

The input impedance and bandwidth are the same as the 20 watt amplifier so the components are the same.

$$R_{f_1} = 5.1k$$
 $R_{IN} = 100k$ $C_C = 5 pF$
 $R_{f_2} = 100k$ $C_f = 10 \mu F$

The maximum supplies dictate using 80V devices. The 2N5882, 2N5880 pair are 80V, 160W transistors with a minimum beta of 40 at 2A and 20 at 6A. This corresponds to a minimum beta of 22.5 at 5.5A (I_{Opeak}). The MJE712, MJE722 driver pair are 80V transistors with a minimum beta of 50 at 250 mA. This output combination guarantees I_{Opeak} with 5 mA from the LM391.

Output transistor heat sink requirements are found using equations (7), (9), and (10):

$$\overline{P_{D}} = 0.4 (60) = 24W$$
 (7)

$$\theta_{\rm JA} \le \frac{200 - 55}{24} = 6.0^{\circ} {\rm C/W} \text{ for } {\rm T}_{\rm AMAX} = 55^{\circ} {\rm C}$$
 (9)

$$\theta_{SA} \le 6.0 - 1.1 - 1.0 = 3.9^{\circ}C/W$$
 (10)

For both output transistors on one heat sink the thermal resistance should be 1.9°C/W.


Now using equation (8) we find the power dissipation in the driver:

$$\overline{P}_{DRIVER} = \frac{24}{20} = 1.2W$$
 (8)

$$\theta_{\rm JA} \le \frac{150 - 55}{1.2} = 79^{\circ} {\rm C/W}$$
 (9)

Since a heat sink is required on the driver, we should investigate the output stage thermal stability at the same time to optimize the design. If we find a value of R_E that is good for the protection circuitry, we can then use equation (5) to find the heat sink required for the drivers.


The SOA characteristics of the 2N5882, 2N5880 transistors are shown in the following curve along with a desired protection line.



TL/H/7146-10

The desired data points are:

 $\label{eq:VM} \begin{array}{ll} V_M=80V & V_B=47V & I_L=3A & I_L'=11A \\ \\ \mbox{Since the break voltage is not equal to the supply, we will use two resistors to replace R_3 and move V_B.} \end{array}$



Application Hints (Continued)

The formulas for R_E, R₁, and R₂ do not change:

$$R_{E} = \frac{0.65}{3A} = 0.22\Omega$$

$$R_{2} = 1k \qquad R_{1} = 1k \frac{80 - 0.65}{0.65} = 120k$$

The formula for R_3 now gives R_{TH} when the V⁺ in the formula becomes V_B .

$$R_{TH} = R_2 \left[\frac{V_B}{I_L R_E - \phi} - 1 \right]$$
$$= 1k \left[\frac{47}{11 (0.22) - 0.65} - 1 \right] = 25.55k$$

 V_{TH} is the additional voltage added to the supply voltage to get V_{B}

 $V_{TH} = -(V_B - V^+) = -(47 - 30) = -17V$

Now we must find R_3^A and R_3^B using the Thevenin formulas. Putting V_{TH} , V^- , and R_{TH} into the appropriate formulas reduces to:

$$R_3^B = 0.76 R_3^A$$
 and $25.55k = R_3^A || R_3^B$

Typical Applications (Continued)

The easiest way to solve these equations is to iterate with standard values. If we guess $R_A^A = 62k$, then $R_B^B = 47.12k$; use 47k. The Thevenin impedance comes out 26.7k, which is close enough to 25.55k.

Now we will use equation (5) to determine the heat sinking requirements of the drivers to insure thermal stability:

$$\theta_{\rm JA} \le \frac{0.22 \, (20 \, + \, 1)}{40 \, (0.002)} \approx 57^{\circ} {\rm C/W}$$
 (5)

This value is lower than we got with equation (9), so we will use it in equation (10):


$$\theta_{\rm SA} \le 57 - 6 - 1 = 50^{\circ} {\rm C/W}$$
 (10)

This is the required heat sink for each driver. For low TIM we add the 1 M Ω resistor from pin 3 to the output and a 910k resistor from pin 4 to ground. The complete schematic is shown below.

If the output is shorted, the transistor voltage is about 28V and the current is 5A. Therefore the average power is:

short
$$\overline{PD} = \frac{1}{2}(28) 5 = 70W$$

This is much larger than the power used to calculate the heat sinks and the output transistors will overheat if the output is shorted too long.



National Semiconductor

LM831 Low Voltage Audio Power Amplifier

General Description

The LM831 is a dual audio power amplifier optimized for very low voltage operation. The LM831 has two independent amplifiers, giving stereo or higher power bridge (BTL) operation from two- or three-cell power supplies.

The LM831 uses a patented compensation technique to reduce high-frequency radiation for optimum performance in AM radio applications. This compensation also results in lower distortion and less wide-band noise.

The input is direct-coupled to the LM831, eliminating the usual coupling capacitor. Voltage gain is adjustable with a single resistor.


Features

- Low voltage operation, 1.8V to 6.0V
- High power, 440 mW, 8Ω, BTL, 3V
- Low AM radiation
- Low noise
- Low THD

Applications

- Portable tape recorders
- Portable radios
- Headphone stereo
- Portable speakers

Typical Application



 $A_V = 46 \text{ dB,BW} = 250 \text{ Hz to } 35 \text{ kHz}$ $P_{OUT} = 220 \text{ mW/Ch,R}_L = 4\Omega$ LM831

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _S	7.5V
Input Voltage, V _{IN}	±0.4V

Power Dissipation (Note 1), PD	1.4W
Operating Temperature (Note 1), T _{opr}	-40°C to +85°C
Storage Temperature, Tstg	-65°C to +150°C
Junction Temperature, Tj	+150°C
Lead Temp. (Soldering, 10 sec.), TL	+260°C

Electrical Characteristics


Unless otherwise specified, $T_A = 25^{\circ}$ C, $V_S = 3$ V, f = 1 kHz, test circuit is dual or BTL amplifier with minimum parts.

Symbol	Parameter	Conditions	Тур	Tested Limit	Unit (Limit)
VS	Operating Voltage		3 3	1.8 6	V(Min) V(Max)
la	Supply Current	$V_{IN} = 0$, Dual Mode $V_{IN} = 0$, BTL Mode	5 6	10 15	mA (Max) mA (Max)
Vos	Output DC Offset	V _{IN} = 0, BTL Mode	10	50	mV (Max)
R _{IN}	Input Resistance		25	15 35	k (Min) k (Max)
Av	Voltage Gain	$V_{IN} = 2.25 \text{ mV}_{rms}$, f = 1 kHz, Dual Mode	46	44 48	dB (Min) dB (Max)
PSRR	Supply Rejection	$V_{S} = 3V + 200 \text{ mV}_{rms} @ f = 1 \text{ kHz}$	46	30	dB (Min)
P _{OD}	Power Out	$V_S = 3V, R_L = 4\Omega,$ 10% THD, Dual Mode	220	150	mW (Min)
P _{ODL}	Power Out Low, V _S	$V_{S} = 1.8V, R_{L} = 4\Omega,$ 10% THD, Dual Mode	45	10	mW (Min)
P _{OB}	Power Out	V _S = 3V, R _L = 8Ω, 10% THD, BTL Mode	440	300	mW (Min)
POBL	Power Out Low, V _S	$V_{S} = 1.8V, R_{L} = 8\Omega,$ 10% THD, BTL Mode	90	20	mW (Min)
Sep	Channel Separation	Referenced to $V_0 = 200 \text{ mV}_{rms}$	52	40	dB (Min)
I _B	Input Bias Current		1	2	μΑ (Max)
E _{n0}	Output Noise	Wide Band (250 ~ 35 kHz)	250	500	μV (Max)
THD	Distortion	$V_S = 3V, P_O = 50 \text{ mW},$ f = 1 kHz, Dual	0.25	1	% (Max)


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 90°C/W junction to ambient.

Connection Diagram

Dual-In-Line Package





See NS Package Number N16E




1-69


L







1 - A. J. - S





Typical Applications (Continued)





TL/H/6754-10

TL/H/6754-11

 $F_{OUT} = 150 \text{ mW/Ch, BW} = 300 \text{ Hz to 35 kHz}$

POUT = 150 mW/Ch, BW = 300 Hz to 35 kHz BTL Mode is also possible *For 3-cell applications, the 120k resistor should be changed to 20K.

LM831 Circuit Description Refer to the external component diagram and equivalent schematic.

The power supply is applied to Pin 9 and is filtered by resistor R₁ and capacitor C_{BY} on Pin 16. This filtered voltage at Pin 16 is used to bias all of the LMB31 circuits except the power output stage. Resistor R₀ generates a biasing current that sets the output DC voltage for optimum output power for any given supply voltage.


Feedback is provided to the input transistor Q_1 emitter by R_6 and $\mathsf{R}_7.$


The capacitor C_{NF} on Pin 2 provides unity DC gain for maximum DC accuracy.

 Q_2 provides voltage gain and the rest of the devices buffer the output load from Q_2 's collector.

Bootstrapping of Pin 5 by ${\rm C}_{\rm BS}$ allows maximum output swing and improved supply rejection.

R₅ is provided for bridge (BTL) operation.





1-76

Component		Comments		Min	Max
Co	Required to stabil	ize output stage.		0.33 μF	1 μF
C _c	Output coupling c the frequency res	apacitors for Dual Mode. Set ponse. $f_{L} = \frac{1}{2\pi C_{c}R_{l}}$	is a low-frequency pole in	100 µF	10,000 μF
C _{BS}	Bootstrap capacit Recommended va	ors. Sets a low-frequency postalue is $C_{BS} = \frac{1}{10^{\bullet}2\pi^{\bullet}f_{L}^{\bullet}f}$	·	22 μF or (short Pins 4 & 12 to 9)	470 μF
CS	Supply bypass. La reducing supply ri	arger values improve low-bat pple.	tery performance by	47 μF	10,000 μF
C _{BY}	Filters the supply turn-on delay.	47 μF	470 μF		
C _{NF}	Sets a low-freque In BTL Mode, C _{NF} frequency respon	10 μF	100 μF		
C _{BTL}	Used only in the E the inverting input frequency pole in	0.1 μF	1 μF		
C _{BW}	Improves clipping waveform and sets the high-frequency bandwidth. Works with an internal 16k resistor. (This equation applies for $R_{AV} \neq 0$. For 46 dB application, see BW-C _{BW} curve.) $f_{H} = \frac{1}{2\pi \bullet C_{BW} \bullet 16k}$			See tabl	e below
R _{AV}		e gain and improve the disto _W must also be used.	rtion and signal to noise. If	See tabl	e below
Туріс		R _{AV}		CBW	
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			Min	М	ax
46	ЗВ	Short	Open	470	0 pF
40	JB	82	100 pF	470	0 pF
34 (JB	270 pF	470	0 pF	
28	зв	560	500 pF	470	0 pF
		240 560			

F

LM831 Printed Circuit Layout for LM831N (Foil Side View) Refer to External Component Diagram A-CH INPUT RL (A-CH) CNF GROUND POWER SUPPLY RL (BTL MODE) CBW RL (B-CH) **B-CH INPUT** JUMPER TL/H/6754-14 Note: Power ground pattern should be as wide as possible. Supply bypass capacitor should be as close to the IC as possible. Output compensation capacitors should also be close to the IC.

National Semiconductor



LM832

LM832 Dynamic Noise Reduction System DNR®

General Description

The LM832 is a stereo noise reduction circuit for use with audio playback systems. The DNR system is noncomplementary, meaning it does not require encoded source material. The system is compatible with virtually all prerecorded tapes and FM broadcasts. Psychoacoustic masking, and an adaptive bandwidth scheme allow the DNR to achieve 10 dB of noise reduction. DNR can save circuit board space and cost because of the few additional components required.

The LM832 is optimized for low voltage operation with input levels around 30 mVrms.

For higher input levels use the LM1894.

The DNR® system is licensed to National Semiconductor Corp. under U.S. patent 3,678,416 and 3,753,159. A trademark and licensing agreement is required for the use of this product.

Features


- Low voltage battery operation
- Non-complementary noise reduction, "single ended"
- Low cost external components, no critical matching
- Compatible with all prerecorded tapes and FM
- 10 dB effective tape noise reduction CCIR/ARM weighted
- Wide supply range, 1.5V to 9V
- 150 mVrms input overload
- No royalty requirements
- Cascade connection for 17 dB noise reduction

Applications

- Headphone stereo
- Microcassette players
- Radio cassette players
- Automotive radio/tape players

Application Circuit

Order Number LM832M See NS Package M14A Order Number LM832N See NS Package N14A



1-79

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	10V
Power Dissipation (Note 1)	1.2W
Input Voltage	1.7 Vpp
Storage Temperature	-65 to +150°C
Operating Temperature (Note 1)	−40 to +85°

Soldering Information

Dual-In-Line Package		
Soldering (10 seconds)		260°C
Small Outline Package		
Vapor Phase (60 seconds)		215°C
Infrared (15 seconds)	1.1	220°C

See AN-450 "Surface Mounting Methods and Their Effects on Products Reliability" for other methods of soldering surface mount devices."

DC Electrical Characteristics $T_A = 25^{\circ}C V_{CC} = 3.0V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VOP	Operating Voltage	Supply Voltage for Normal Operation	1.5	3.0	9.0	v
I _{CC} (1)	Supply Current (1)	Pin 9 to GND 0.1 µF, BW = Min, Note 2		2.5	4.0	mA
I _{CC} (2)	Supply Current (2)	DC GND Pin 9 with 2k, BW = Max, Note 2		5.0	8.0	mA
V _{IN} (1)	Input Voltage (1)	Pin 2, Pin 13	0.20	0.36	0.5	V
V _{IN} (2)	Input Voltage (2)	Pin 6	0.50	0.65	0.8	V
V _{IN} (3)	Input Voltage (3)	Pin 9	0.50	0.65	0.8	V
V _{OUT} (1)	Output Voltage (1)	Pin 4, Pin 11	0.20	0.35	0.50	V
V _{OUT} (2)	Output Voltage (2)	Pin 5 Stereo Mode	0.15	0.28	0.40	v
V _{OUT} (3)	Output Voltage (3)	Pin 5 Monaural Mode, DC Ground Pin 14	0.10	0.20	0.30	V
V _{OUT} (4)	Output Voltage (4)	Pin 8	0.25	0.40	0.60	v
V _{OUT} (5)	Output Voltage (5)	Pin 10 BW=Max, Note 2	1.00	1.27	1.50	V
V _{OUT} (6)	Output Voltage (6)	Pin 10 BW=Min, Note 2	0.50	0.65	0.75	Υ ·
Vos	Output DC Shift	Pin 4, PIN 11; Change BW Min to Max		1.0	3.0	mV

AC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MAIN SIGN	AL PATH (Note 3)					
Av	Voltage Gain	VIN= 30 mVrms, f=1 kHz, BW=Max, Note 2	-1.0	0.0	+ 1.0	dB
C.B.	Channel Balance	V _{IN} = 30 mVrms, f = 1 kHz, BW = Max, Note 2	-1.0	0	+1.0	dB
f _{MIN}	Min Bandwidth	0.1 μF between Pin 9 - GND	600	1000	1500	Hz
f _{MAX}	Max Bandwidth	DC Ground Pin 9 with 2k	24	30	46	kHz
THD	Distortion	V _{IN} =30 mVrms, f=1 kHz, BW=Max, Note 2		0.07	0.5	%
MVIN	Max Input Voltage	THD=3%, f=1 kHz, BW=Max Note 2	120	150		mVrms
S/N	Signal to Noise	REF=30 mVrms, BW=Max, CCIR/ARM	60	68		dB
Z _{IN}	Input Impedance	Pin 2, Pin 13	14	20	26	kΩ
C.S,	Channel Separation	Ref=30 mVrms, f=1 kHz, BW=Max, Note 2	40	68		dB
PSRR	P _{SRR}	V _{RIPPLE} =50 mVrms, f=100 Hz	40	55		dB
CONTROL	PATH					
Avsum(1)	Summing Amp Gain (1)	V _{IN} =30 mVrms at R and L, f=1 kHz	-3.0	-1.5	0.0	dB
Avsum(2)	Summing Amp Gain (2)	DC Ground Pin 14, f=1 kHz	-9.0	-6.0	-3.0	dB
A _V 1st	Gain Amp Gain	Pin 6 to Pin 8	25	30	35	dB
Z _{IN} 1st	Input Impedance	Pin 6	28	40	52	kΩ
AVPKD	Peak Detector Gain	AC In, DC Out; Pin 9 to Pin 10	25	30	35	V/V
ZINPKD	Input Impedance	Pin 9	500	800	1100	Ω
V _{RPKD}	Output DC Change	Pin 10, Change BW Min to Max	0.5	0.62	0.8	V


Note 1: For operation in ambient temperature above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance junction to ambient, as follows: LM832N -90° c/w, LM832M-115° c/w.

Note 2: To force the DNR system into maximum bandwidth, connect a 2k resistor from pin 9 to GND. AC ground pin 9 or pin 6 to select minimum bandwidth. To change minimum and maximum bandwidth, see Application Hints.

Note 3: The maximum noise reduction CCIR/ARM weighted is about 14 dB. This is accomplished by changing the bandwidth from maximum to minimum. In actual operation, minimum bandwidth is not selected, a nominal minimum bandwidth of about 2 kHz gives 10 dB of noise reduction. See Application Hints.

	Recom-		Effe	ct	
P/N	P/N mended Value	I Purpose	Smaller	Larger	Remarks
C1	10 μF	Power supply decoupling	Poor supply rejection	Better supply rejection	Do not use less than 10 μF
C2,C11	1 μF	Input coupling capacitor	Increases frequency of low- frequency roll-off	Reduces frequency of low- frequency roll-off	DC voltage at pin 2 and pin 13 is 0.35V $f = \frac{1}{2\pi C_2 R_{IN}}$
C3,C10	22 nF for Stereo, 15 nF for mono	Establishment of Min and Max Bandwidth	Bandwidth becomes wider	Bandwidth becomes narrower	See Note 4
C4,C8	1 μF	Output coupling capacitor	Increases frequency of low- frequency roll-off	Reduces frequency of low- frequency roll-off	DC voltage at pin 4 and pin 11 is 0.35V $f = \frac{1}{2\pi C_4 R_{LOAD}}$
C5	0.1 μF	Works with R1 and R2 to set one of the low- frequency corners in control path	Some high frequency program material may be attenuated	Bandwidth may increase due to low-frequency inputs, causing "Breathing"	f= <u>1</u> 2πC ₅ (R1+R2)=1.6 kHz See Note 4
C6	820 pF	Works with input resistance of pin 6 to set one of the low-frequency corners in the control path	Same as above	Same as above	$f = \frac{1}{2\pi C_6 R_{PIN6}} = 4.8 \text{ kHz}$ See Note 4
C7	39 nF	Works with input resistance of pin 9 to form part of control path frequency weighing	Same as above	Same as above	f= <u>1</u> 2πC ₇ R _{PIN7} =4.8 kHz See Note 4
C9	1 μF	Sets attack time	Reduces attack and decay time	Increases attack and decay time	See Note 4
R1,R2	$R_1 + R_2 = 1 k\Omega$	This voltage divider sets control path sensitivity		_	Sensitivity should be set for maximum noise reduction and minimum audible frequency program effect on high
R3	•2 kΩ	Sets gain amp load when DNR is OFF	Loads gain amp output, may cause distortion	Max bandwidth will be reduced	· · · · · · · · · · · · · · · · · · ·

Note 4: The values of the control path filter components (C5, C6, C7, C9, R1, R2) and the integrating capacitors (C3, C10) should not be changed from the recommended values unless the characteristics of the noise or program material differ substantially from that of FM or tape sources. Failure to use the correct values may result in degraded performance, and therefore the application may not be approved for DNR trademark usage. Please contact National Semiconductor for more information and technical assistance.





1-82

Circuit Operation

The LM832 has two signal paths, a main signal path and a bandwidth control path. The main path is an audio low pass filter comprised of a g_m block with a variable current, and a unity gain buffer. As seen in *Figure 1*, DC feedback constrains the low frequency gain to A_V = -1. Above the cutoff frequency of the filter, the output decreases at -6 dB/oct due to the action of the 0.022 μ F capacitor.

The purpose of the control path is to generate a bandwidth control signal which replicates the ear's sensitivity to noise in the presence of a tone. A single control path is used for both channels to keep the stereo image from wandering. This is done by adding the right and left channels together in the summing amplifier of Figure 1. The R1, R2 resistor divider adjusts the incoming noise level to slightly open the bandwidth of the low pass filter. Control path gain is about 60dB and is set by the gain amplifier and peak detector gain. This large gain is needed to ensure the low pass filter bandwidth can be opened by very low noise floors. The capacitors between the summing amplifier output and the peak detector input determine the frequency weighting as shown in the typical performance curves. The 1 µF capacitor at pin 10, in conjunction with internal resistors, sets the attack and decay times. The voltage is converted into a proportional current which is fed into the gm blocks. The bandwidth sensitivity to gm current is 70 Hz/µA. In FM stereo applications a 19 kHz pilot filter is inserted between pin 8 and pin 9 as shown in Figure 16.

Normal methods of evaluating the frequency response of the LM 832 can be misleading if the input signal is also applied to the control path. Since the control path includes a frequency weighting network, a constant amplitude but varying frequency input signal will change the audio signal path bandwidth in a non-linear fashion. Measurements of the audio signal path frequency response will therefore be in error since the bandwidth will be changing during the measurement. See *Figure 9* for an example of the misleading results that can be obtained from this measurement approach. Although the frequency response is always flat below a single high-frequency pole, the lower curves do not resemble single pole responses at all.

A more accurate evaluation of the frequency response can be seen in *Figure 8*. In this case the main signal path is frequency swept while, the control path has a constant frequency applied. It can be seen that different control path frequencies each give a distinctive gain roll-off.

PSYCHOACOUSTIC BASICS

The dynamic noise reduction system is a low pass filter that has a variable bandwidth of 1 kHz to 30 kHz, dependent on music spectrum. The DNR system operates on three principles of psychoacoustics.

1. Music and speech can mask noise. In the absence of source material, background noise can be very audible. However, when music or speech is present, the human ear is less able to distinguish the noise—the source material is said to mask the noise. The degree of masking is dependent on the amplitude and spectral content (frequencies) of the source material, but in general multiple tones around 1 kHz are capable of providing excellent masking of noise over a very wide frequency range.

2. The ear cannot detect distortion for less than 1 ms. On a transient basis, if distortion occurs in less than 1 ms, the ear

acts as an integrator and is unable to detect it. Because of this, signals of sufficient energy to mask noise open the bandwidth to 90% of the maximum value in less than 1 ms. Reducing the bandwidth to within 10% of its minimum value is done in about 60 ms: long enough to allow the ambience of the music to pass through, but not so long as to allow the noise floor to become audible.

3. Reducing the audio bandwidth reduces the audibility of noise. Audibility of noise is dependent on noise spectrum, or how the noise energy is distributed with frequency. Depending on the tape and the recorder equalization, tape noise spectrum may be slightly rolled off with frequency on a per octave basis. The ear sensitivity on the other hand greatly increases between 2 kHz and 10 kHz. Noise in this region is extremely audible. The DNR system low pass filters this noise. Low frequency music will not appreciably open the DNR bandwidth, thus 2 kHz to 20 kHz noise is not heard.


Application Hints


The DNR system should always be placed before tone and volume controls as shown in Figure 1. This is because any adjustment of these controls would alter the noise floor seen by the DNR control path. The sensitivity resistors R1 and R2 may need to be switched with the input selector, depending on the noise floors of different sources, i.e., tape, FM, phono. To determine the value of R1 and R2 in a tape system for instance; apply tape noise (no program material) and adjust the ratio of R1 and R2 to slightly open the bandwidth of the main signal path. This can easily be done by viewing the capacitor voltage of pin 10 with an oscilloscope, or by using the circuit of Figure 12. This circuit gives an LED display of the voltage on the peak detector capacitor. Adjust the values of R1 and R2 (their sum is always 1 k Ω) to light the LEDs of pin 1 and pin 18. The LED bar graph does not indicate signal level, but rather instantaneous bandwidth of the two filters; it should not be used as a signal-level indicator. For greater flexibility in setting the bandwidth sensitivity, R1 and R2 could be replaced by a 1 kΩ potentiometer.


To change the minimum and maximum value of bandwidth, the integrating capacitors, C3 and C10, can be scaled up or down. Since the bandwidth is inversely proportional to the capacitance, changing this $0.022 \ \mu$ F capacitor to $0.015 \ \mu$ F will change the typical bandwidth from 1 kHz–30 kHz to 1.5 kHz–44 kHz. With C3 and C10 set at $0.022 \ \mu$ F, the maximum bandwidth is typically 30 kHz. A double pole double throw switch can be used to completely bypass DNR.

The capacitor on pin 10 in conjunction with internal resistors sets the attack and decay times. The attack time can be altered by changing the size of C9. Decay times can be decreased by paralleling a resistor with C9, and increased by increasing the value of C9.

When measuring the amount of noise reduction of DNR in a cassette tape system, the frequency response of the cassette should be flat to 10 kHz. The CCIR weighting network has substantial gain to 8 kHz and any additional roll-off in the cassette player will reduce the benefits of DNR noise reduction. A typical signal-to-noise measurement circuit is shown in *Figure 13*. The DNR system should be switched from maximum bandwidth to nominal bandwidth with tape noise as a signal source. The reduction in measured noise is the signal-to-noise ratio improvement.







CASCADE CONNECTION


LM832

Additional noise reduction can be obtained by cascading the DNR filters. With two filters cascaded the rolloff is 12 dB per octave. For proper operating bandwidth the capacitors on pin 3 and 12 are changed to 15 nF. The resulting noise reduction is about 17 dB.

Figure 15 shows the monaural cascade connection. Note that pin 14 is grounded so only the pin 2 input is fed to the summing amp and therefore the control path.

TL/H/5176-13

Figure 14 shows the stereo cascade connection. Note that pin 14 is open circuit as in normal stereo operation.



Application Hints (Continued) OUTPUT 2k ΩN 39 nF 0.F DNB 10 12 LM832 0.1 µF 820 pF R1 R2' INPUT *R1 + R2 = 1 k Ω (refer to application hints)

TL/H/5176-15

LM832


FIGURE 15. Monaural Cascade Connection

FM STEREO

When using the DNR system with FM stereo as the audio source, it is important to eliminate the ultrasonic frequencies that accompany the audio. If the radio has a multiplex filter to remove the ultrasonics there will be no problem.

This filtering can be done at the output of the demodulator, before the DNR system, or in the DNR system control path.

Standard audio multiplex filters are available for use at the output of the demodulator from several filter companies. *Figure 16* shows the additional components L1, C15 and C16 that are added to the control path for FM stereo applications. The coil must be tuned to 19 kHz, the FM pilot frequency.





TL/H/5176-16

FOR FURTHER READING

Tape Noise Levels

1. "A Wide Range Dynamic Noise Reduction System" Blackmer, 'dB' Magazine, August-September 1972, Volume 6, #8.

2. "Dolby B-Type Noise Reduction System", Berkowitz and Gundry, Sert Journal, May-June 1974, Volume 8.

3. "Cassette vs Elcaset vs Open Reel", Toole, Audioscene Canada, April 1978.

4. "CCIR/ARM: A Practical Noise Measurement Method", Dolby, Robinson, Gundry, JAES, 1978.


Noise Masking

1. "Masking and Discrimination", Bos and De Boer, JAES, Volume 39, #4, 1966.

 "The Masking of Pure Tones and Speech by White Noise", Hawkins and Stevens, JAES, Volume 22, #1, 1950.
 "Sound System Engineering", Davis, Howard W. Sams and Co.

4. "High Quality Sound Reproduction", Moir, Chapman Hall, 1960.

5. "Speech and Hearing in Communication", Fletcher, Van Nostrand, 1953.



National Semiconductor

LM1035/LM1036 Dual DC Operated Tone/Volume/Balance Circuits

General Description

The LM1035/LM1036 is a DC controlled tone (bass/treble), volume and balance circuit for stereo applications in car radio, TV and audio systems. An additional control input allows loudness compensation to be simply effected.

Four control inputs provide control of the bass, treble, balance and volume functions through application of DC voltages from a remote control system or, alternatively, from four potentiometers which may be biased from a zener regulated supply provided on the circuit.

Each tone response is defined by a single capacitor chosen to give the desired characteristic.

Features

- Wide supply voltage range, 8V to 18V
- Large volume control range, 75 dB typical
- Tone control, ±15 dB typical
- Channel separation, 75 dB typical
- Low distortion, 0.06% typical for an input level of 1 Vrms (0.3 Vrms for LM1036)
- High signal to noise, 80 dB typical for an input level of 1 Vrms (0.3 Vrms for LM1036)
- Few external components required

Block and Connection Diagram Dual-In-Line Package 20 INTERNAL SUPPLY DECOUPLE GND ZENER INTERNAL 19 2 INPUT 1 VOLTAGE INPUT 2 REGULATED VOLTAGE SUPPLY 18 TREBLE CAPACITOR 2 3 TREBLE CAPACITOR 1 VOLUME VOLUME 17 TREBLE CONTROL INPUT ZENER VOLTAGE 16 AC BYPASS 2 AC BYPASS 1 TREBLE TREBLE BASS BASS 15 BASS CAPACITOR 2 BASS CAPACITOR 1 LOUDNESS COMPENSATION 14 BASS CONTROL INPUT CONTROL INPUT VOLUME/ VOLUME/ 13 OUTPUT 2 OUTPUT 1 BALANCE BALANCE 12 **BALANCE CONTROL INPUT VOLUME CONTROL INPUT** 10 11 GND Vcc TOP VIEW TL/H/5142-1 Order Number LM1035N or LM1036N See NS Package Number N20A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	
LM1036	16V
LM1035	20V
Control Pin Voltage (Pins 4, 7, 9, 12, 14)	V _{CC}

Operating Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C **Power Dissipation** Lead Temp. (Soldering, 10 seconds)

1W

260°C

Electrical	Characteristics	$V_{CC} = 12V, T_A = 25^{\circ}C$	(unless otherwise stated)

Parameter	Cond	litions	Min	Тур	Max	Units
Supply Voltage Range	Pin 11	LM1036	9		16	V
		LM1035	8		18	v
Supply Current				35	45	mA
Zener Regulated Output Voltage Current	Pin 17			5.4	5	V mA
Maximum Output Voltage LM1036	Pins 8, 13; f = 1 kHz V_{CC} = 9V, Maximum Gain V_{CC} = 12V		0.8	0.8 1.0		Vrms Vrms
Maximum Output Voltage LM1035	Pins 8, 13; f = 1 kHz V _{CC} =8V V _{CC} =12V		2	1.3 2.5		Vrms
	V _{CC} =12V V _{CC} =18V		2	3.5		Vrms Vrms
Maximum Input Voltage LM1036 (Note 1)	Pins 2, 19; f=1 kHz, V_{CC} =9V Flat Response, V_{CC} =12V Gain=-10 dB		1.3	1.1 1.6		Vrms Vrms
Maximum Input Voltage LM1035 (Note 1)	Pins 2, 19; f=1 kHz Flat Response		2	2.5		Vrms
Input Resistance	Pins 2, 19; f=1 kHz		20	30		kΩ
Output Resistance	Pins 8, 13;f=1 kHz			20		Ω
Maximum Gain	V(Pin 12)=V(Pin 17); f=1 kHz		-2	0	2	dB
Volume Control Range	f=1 kHz	LM1036	70	75		dB
		LM1035	70	80		dB
Gain Tracking Channel 1–Channel 2	f=1 kHz 0 dB through -40 dB throu			1 2	3	dB dB
Balance Control Range	Pins 8, 13; f=	=1 kHz		1 	-20	dB dB
Bass Control Range (Note 2)	$f = 40 \text{ Hz}, C_b = 0.39 \mu\text{F}$ V(Pin 14) = V(Pin 17) V(Pin 14) = 0V		12 12	15 	18 	dB dB
Treble Control Range (Note 2)	$f = 16 \text{ kHz}, C_{t} = 0.01 \ \mu\text{F}$ V(Pin 4) = V(Pin 17) V(Pin 4) = 0V		12 12	15 15	18 	dB dB
Total Harmonic Distortion LM1036	f=1 kHz, V _{IN} =0.3 Vrms Gain=0 dB Gain= -30 dB			0.06 0.03	0.3	%
Total Harmonic Distortion LM1035	f = 1 kHz, V _{IN} Maximum Ga	· /		0.05	0.2	%

LM1035/LM1036


Parameter	Parameter Conditions		Min	Тур	Max	Units
Channel Separation	f=1 kHz,	LM1036	60	75		dB
	Maximum Gain	LM1035		75		dB
Signal/Noise Ratio LM1036	Unweighted 100 Hz-20 kHz Maximum Gain, 0 dB = 0.3 Vrms CCIR/ARM (Note 3)			80		dB
	Gain=0 dB, V _{IN} =0.3 Vrms		75	79		dB
	$Gain = -20 \text{ dB}, V_{IN} = 1.0 \text{ Vrms}$			72		dB
Signal/Noise Ratio LM1035	Unweighted 100 Hz-20 kHz Maximum Gain, 0 dB = 1 Vrms CCIR/ARM (Note 3)			80		dB
	Gain=0 dB		76	80		dB
	Gain = -20 dB			64		dB
Dutput Noise Voltage at	CCIR/ARM	LM1036		10	16	μV
Minimum Gain	(Note 3)	LM1035		25	35	μV
Supply Ripple Rejection	200 mVrms,	LM1036	35	50		dB
	1 kHz Ripple	LM1035		40	.	dB
Control Input Currents	Pins 4, 7, 9, 12, 14	(V=0V)		-0.6	-2.5	μA
Frequency Response	-1 dB (Flat Response			250		kHz

20 Hz-16 kHz) Note 1: The maximum permissible input level is dependent on tone and volume settings. See Application Notes.

Note 2: The tone control range is defined by capacitors Cb and Ct. See Application Notes.

Note 3: Gaussian noise, measured over a period of 50 ms per channel, with a CCIR filter referenced to 2 kHz and an average-responding meter.


Typical Performance Characteristics



1-90

LM1035/LM1036

Typical Performance Characteristics (Continued)



Application Notes

TONE RESPONSE

The maximum boost and cut can be optimized for individual applications by selection of the appropriate values of C_t (treble) and C_b (bass).

The tone responses are defined by the relationships:

 $\text{Bass Response} = \frac{1 + \frac{0.00065(1 - a_b)}{j\omega C_b}}{1 + \frac{0.00065a_b}{j\omega C_b}}$


$$\label{eq:treble} \text{Treble Response} = \frac{1+j\omega 5500(1-a_t)C_t}{1+j\omega 5500a_tC_t}$$

Where $a_b = a_t = 0$ for maximum bass and treble boost respectively and $a_b = a_t = 1$ for maximum cut.

For the values of C_b and C_t of 0.39 μF and 0.01 μF as shown in the Application Circuit, 15 dB of boost or cut is obtained at 40 Hz and 16 kHz.

ZENER VOLTAGE

A zener voltage (pin 17=5.4V) is provided which may be used to bias the control potentiometers. Setting a DC level of one half of the zener voltage on the control inputs, pins 4, 9, and 14, results in the balanced gain and flat response condition. Typical spread on the zener voltage is \pm 100 mV and this must be taken into account if control signals are used which are not referenced to the zener voltage. If this is the case, then they will need to be derived with similar accuracy.



TL/H/5142-21

LOUDNESS COMPENSATION

A simple loudness compensation may be effected by applying a DC control voltage to pin 7. This operates on the tone control stages to produce an additional boost limited by the maximum boost defined by C_b and C_t . There is no loudness compensation when pin 7 is connected to pin 17. Pin 7 can be connected to pin 12 to give the loudness compensated volume characteristic as illustrated without the addition of further external components. (Tone settings are for flat response, C_b and C_t as given in Application Circuit.) Modification to the loudness characteristic is possible by changing the capacitors C_b and C_t for a different basic response or, by a resistor network between pins 7 and 12 for a different threshold and slope.

SIGNAL HANDLING

The volume control function of the LM1036 is carried out in two stages, controlled by the DC voltage on pin 12, to improve signal handling capability and provide a reduction of output noise level at reduced gain. The first stage is before the tone control processing and provides an initial 15 dB of gain reduction, so ensuring that the tone sections are not overdriven by large input levels when operating with a low volume setting. Any combination of tone and volume settings may be used provided the output level does not exceed 1 Vrms, V_{CC}=12V (0.8 Vrms, V_{CC}=9V). At reduced gain (< -6 dB) the input stage will overload if the input level exceeds 1.6 Vrms, V_{CC} =12V (1.1 Vrms, V_{CC} =9V). As there is volume control on the input stages, the inputs may be operated with a lower overload margin than would otherwise be acceptable, allowing a possible improvement in signal to noise ratio.

1

LM1035/LM1036

Application Circuit 471 BASS CONTROL 22 ... 0.01 uF 10 INPUT 2 O OUTPUT 2 47k 0.47 VOLUME CONTROL 19 12 11 h Vc 10 ni LM1036N 47 μF 0.22 ... **ON** 10 LOUDNESS C COMPENSATION OFF INPUT BALANCE CONTROL 876 C 10 ... 0.01 OUTPUT 1 47k 47k TREBLE CONTROL 0.22 "F TL/H/5142-3

Applications Information OBTAINING MODIFIED RESPONSE CURVES


The LM1036 is a dual DC controlled bass, treble, balance and volume integrated circuit ideal for stereo audio systems.

In the various applications where the LM1036 can be used, there may be requirements for responses different to those of the standard application circuit given in the data sheet. This application section details some of the simple variations possible on the standard responses, to assist the choice of optimum characteristics for particular applications.

TONE CONTROLS


Summarizing the relationship given in the data sheet, basically for an increase in the treble control range C_t must be increased, and for increased bass range C_b must be reduced.

Figure 1 shows the typical tone response obtained in the standard application circuit. (C_t =0.01 μ F, C_b =0.39 μ F). Response curves are given for various amounts of boost and cut.






Figures 2 and 3 show the effect of changing the response defining capacitors C_t and C_b to 2Ct, C_b/2 and 4C_t, C_b/4 respectively, giving increased tone control ranges. The values of the bypass capacitors may become significant and affect the lower frequencies in the bass response curves.



TL/H/5142-5





Applications Information (Continued)

Figure 4 shows the effect of changing C_t and C_b in the opposite direction to $C_t/2$, $2C_b$ respectively giving reduced control ranges. The various results corresponding to the different C_t and C_b values may be mixed if it is required to give a particular emphasis to, for example, the bass control. The particular case with $C_b/2$, C_t is illustrated in *Figure 5*.


Restriction of Tone Control Action at High or Low Frequencies

It may be desired in some applications to level off the tone responses above or below certain frequencies for example to reduce high frequence noise.


This may be achieved for the treble response by including a resistor in series with C_t. The treble boost and cut will be 3 dB less than the standard circuit when $R = X_C$.

A similar effect may be obtained for the bass response by reducing the value of the AC bypass capacitors on pins 5 (channel 1) and 16 (channel 2). The internal resistance at these pins is 1.3 kΩ and the bass boost/cut will be approximately 3 dB less with X_C at this value. An example of such modified response curves is shown in *Figure 6*. The input coupling capacitors may also modify the low frequency response.

It will be seen from Figures 2 and 3 that modifying C_t and C_b









for greater control range also has the effect of flattening the tone control extremes and this may be utilized, with or without additional modification as outlined above, for the most suitable tone control range and response shape.


Other Advantages of DC Controls

The DC controls make the addition of other features easy to arrange. For example, the negative-going peaks of the output amplifiers may be detected below a certain level, and used to bias back the bass control from a high boost condition, to prevent overloading the speaker with low frequency components.

LOUDNESS CONTROL


The loudness control is achieved through control of the tone sections by the voltage applied to pin 7; therefore, the tone and loudness functions are not independent. There is normally 1 dB more bass than treble boost (40 Hz–16 kHz) with loudness control in the standard circuit. If a greater difference is desired, it is necessary to introduce an offset by means of C_t or C_b or by changing the nominal control voltage ranges.

Figure 7 shows the typical loudness curves obtained in the standard application circuit at various volume levels (C_b =0.39 μ F).












Applications Information (Continued)


Figures 8 and 9 illustrate the loudness characteristics obtained with C_b changed to C_b/2 and C_b/4 respectively, C_t being kept at the nominal 0.01 µF. These values naturally modify the bass tone response as in Figures 2 and 3.

With pins 7 (loudness) and 12 (volume) directly connected, loudness control starts at typically -8 dB volume, with most of the control action complete by -30 dB.

Figures 10 and 11 show the effect of resistively offsetting the voltage applied to pin 7 towards the control reference voltage (pin 17). Because the control inputs are high imped-







TL/H/5142-13

FIGURE 10. Loudness Compensated Volume Characteristic





FIGURE 12. Loudness Compensated Volume Characteristic

ance, this is easily done and high value resistors may be used for minimal additional loading. It is possible to reduce the rate of onset of control to extend the active range to -50 dB volume control and below.

The control on pin 7 may also be divided down towards ground bringing the control action on earlier. This is illustrated in Figure 12, With a suitable level shifting network between pins 12 and 7, the onset of loudness control and its rate of change may be readily modified.



Applications Information (Continued)

When adjusted for maximum boost in the usual application circuit, the LM1036 cannot give additional boost from the loudness control with reducing gain. If it is required, some additional boost can be obtained by restricting the tone control range and modifying Ct, Cb, to compensate. A circuit illustrating this for the case of bass boost is shown in Figure 13. The resulting responses are given in Figure 14 showing the continuing loudness control action possible with bass boost previously applied.

USE OF THE LM1036 ABOVE AUDIO FREQUENCIES

The LM1036 has a basic response typically 1 dB down at 250 kHz (tone controls flat) and therefore by scaling Cb and Ct, it is possible to arrange for operation over a wide frequency range for possible use in wide band equalization applications. As an example Figure 15 shows the responses obtained centered on 10 kHz with $C_b = 0.039 \ \mu F$ and $C_t = 0.001 \ \mu F.$






FIGURE 13. Modified Application Circuit for Additional Bass Boost with Loudness Control








TL/H/5142-18

FIGURE 15. Tone Characteristic (Gain vs Frequency)

LM1035/LM1036

Simplified Schematic Diagram (One Channel)



1-96

National Semiconductor

LM1037 Dual Four-Channel Analog Switch

General Description


The LM1037 is a dual, electronically controlled, analog switch with an internal muting facility. Any one of four stereo signal sources may be selected by means of four control inputs.

Its features make it ideal for stereo source selection in audio equipment and for use in a wide range of industrial, automotive, multiplexing or sampling applications.

An additional pin is included to allow parallel connection of two or more integrated circuits.

Features

- Wide supply voltage range, 5V-28V
- Low distortion, 0.04% typical
- Low noise, typically 5 μV
- High input impedance
- Low output impedance
- TTL compatible control inputs
- Very low control current



TL/H/5199~1

Absolute Maximum Ratings

Pin 7 Input Current

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 28V
 Operating Temperature Range
 -20°C

 Storage Temperature Range
 -65°C

 Power Dissipation (Note 1)


 Lead Temp. (Soldering, 10 seconds)

-20°C to +70°C -65°C to +150°C 1.3W 260°C


Parameter	Conditions	Typical	Tested Limit (Note 7)	Design Limit (Note 8)	Units (Limits)	
Supply Voltage			28		V _(max)	
Supply Voltage				5	V _(min)	
Supply Current	V _{SUPPLY} =12V	6.4	8.5		mA _(max)	
	V _{SUPPLY} =28V	10	14		mA _(max)	
Voltage Gain		0	±0.7		dB	
Signal Handling (Notes 2, 6)	V _{SUPPLY} =12V	3.0	2.8		Vrms _(min)	
Small-Signal Bandwidth		300			kHz	
Distortion THD	V _{SIGNAL} =1 Vrms @ 1 kHz	0.04	0.1		%(max)	
Noise Voltage at Output (Note 3)	$CCIR/ARMR_{S}=0\Omega$	5		20	μV _(max)	
Channel Separation (Note 4)	V _{SIGNAL} =1 Vrms @ 1 kHz	-95		-70	dB _(min)	
Relative Output in Muted State	V _{SIGNAL} = 1 Vrms @ 1 kHz	90	-70		dB _(min)	
Output Impedance		10			Ω	
Signal Input Impedance		30			MΩ	
Logic Low Input Level	· ·			0.8	V _(max)	
Logic High Input Level	· · · · · · · · · · · · · · · · · · ·			2.0	V _(min)	
Logic High Input Level				VSUPPLY	V _(max)	


5 mA


Typical Performance Characteristics (V_S=12V, T_A=25°C unless otherwise noted)





SUPPLY VOLTAGE (V)

















Typical Performance Characteristics (Continued) ($V_S = 12V$, $T_A = 25^{\circ}C$ unless otherwise noted)

LM1037





TL/H/5199-4



Note 1: Above $T_A = 25^{\circ}C$ derate based on T_J max = 150°C and $\theta_{JA} = 90^{\circ}C/W$.

2 kHz, and an average-responding meter. Signal to noise ratios are referenced to 1V rms input signal. **Note 4:** The level of output signal of a selected undriven amplifier with respect to the output level of a selected driven amplifier. For test purposes, signal is applied to only one input and all other inputs are decoupled to eliminate stray pick-up through external components. Channel separation is then defined as the ratio of signal levels of the two output pins.


Note 2: The instantaneous maximum voltage difference between any two input pins of one channel is

Note 5: For test purposes, signals are connected to three unselected input pins of one channel group and all other inputs are decoupled to eliminate stray pick-up through external components.

Note 6: Supply voltage 12V; signal handling defined at 1% distortion, 1 kHz.

Note 7: Guaranteed and 100% production tested.

Note 8: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.



1

Truth Tables


LM1037

Channel selection is achieved by the application of DC voltages to the control pins. Unselected control pins should be held low.

DC Control Pin in HIGH State	Input Pair Switched to Output Pins (10, 9)		
16	А	(2,4)	
18	В	(6,8)	
1	C C	(11,13)	
3	D	(17,15)	
None	Mute	(12)	

Low switching level (VL) < 0.8V

High switching level (V_H)>2.0V and up to V_{SUPPLY}



TL/H/5199-6

2 DEVICES CONNECTED IN PARALLEL

To increase the channel switching capacity, two or more devices can be connected together by the direct coupling of the mute inhibit pin 7 and the output pins 9 and 10. Only one output capacitor is required for each common output.

	DC Control Pin in HIGH State	•	r Switched to Pins (10,9)
	16	А	(2,4)
Device	18	В	(6,8)
Number 1	1	С	(11,13)
	3	D	(17,15)
	16	А	(2,4)
	18	В	(6,8)
Device	1	С	(11,13)
Number 2	3	D	(17,15)
	None	Mute	(12)


Pin Function Description

Device Pins	Description
Pin 16—Inputs A Select Pin 18—Inputs B Select Pin 1—Inputs C Select	A high input level selects the corresponding channel. Only one channel should be selected at a time. Unselected channels should have their select inputs at a low level. Open circuit pins represent a high input level.
Pin 3—Inputs D Select Pins 2, 6, 11, 17— Inputs for Output 1 (Pin 10) Pins 4, 8, 13, 15—	Two sets of four high impedance channel inputs for the connection of signals to be switched.
Inputs for Output 2 (Pin 9)	
Pin 12—Mute Bias Level	The DC level at this pin is applied to the outputs when no input is selected and pin 7 is open. The level is internally set by a 25 k Ω and 33 k Ω potential divider at 0.6 V _S . This level may be adjusted by means of external resistors.
	Pin 12 may also be used as an additional common input in which case this signal is present on both outputs when no control input is applied.
Pin 7—Mute Inhibit Input	With this pin unconnected and no channel selection input is present; the mute level at pin 12 is applied to the outputs.
	With pin 7 grounded and no channel selection input present, the device output emitter- followers are disabled allowing parallel connection to other device outputs. This pin is a current input and any current applied should be limited to 5 mA maximum. Pin 7 of several devices may be directly connected for parallel operation.
Pin 9Output 2	These are common output pins for each channel. There are three possible output
Pin 10—Output 1	conditions: 1) Signal selected from 1 of 4 inputs. 2) Mute level output. 3) Device not selected—internal 6 kΩ pull-down resistors to ground.
Pin 5	Positive supply voltage.
Pin 14	Negative or ground supply voltage.

Application Hints


The basic circuit arrangement with minimum external components for use with DC coupled signals is shown in *Figure 1*. This arrangement may be used in a normal signal selection system or in the feedback path of DC coupled amplifiers for example to make a simple dual programmable power supply. By switching feedback connections dual programmable gain or frequency response amplifiers may be obtained.

For switching between signal sources in stereo systems the LM1037 may be connected as shown in the typical application circuit. The input bias is obtainable from pin 12 or an alternative source may be used. If split supply operation is required, pin 12 may be grounded and the signals referenced to ground.



DC coupled signals 1.2V<V_{IN}<V_S-1V FIGURE 1





National Semiconductor

LM1038 Dual Four-Channel Analog Switch

General Description


The LM1038 is a dual, electronically controlled, four-channel analog switch with an internal muting facility.

Its features make it ideal for stereo source selection in audio equipment and for use in a wide range of industrial, automotive, multiplexing or sampling applications.

Channel selection is achieved via two logic data pins with clock enabled latches. Muting is also selectable under clock control.

Features

- Wide supply voltage range, 5V-28V
- Low distortion, 0.04% typical
- High input impedance
- Low output impedance
- TTL compatible control Inputs
- Very low control current
- 2 control pins accept BCD input pulses
- Clock enable input may be strobed from a bus



Block Diagram

LM1038


Absolute Maximum Ratings


If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 28V Operating Temperature Range Storage Temperature Range Power Dissipation (Note 1) Lead Temperature (Soldering, 10 sec.) -20°C to +70°C -65°C to +150°C 1.3W 260°C


$\begin{array}{l} \mbox{Pin 7 Input Current} & 5 \mbox{ mA} \\ \hline \mbox{Electrical Characteristics } v_{S} = 12V, \mbox{ T_{A}} = 25^{\circ}\mbox{C}. \end{array}$


Parameter	Conditions	Тур	Tested Limit (Note 7)	Design Limit (Note 8)	Units (Limits)
Supply Voltage			28		V _(max)
Supply Voltage				5	V _(min)
Supply Current	V _{SUPPLY} =12V	12	17	·	mA _(max)
	V _{SUPPLY} =28V	17	28		mA _(max)
Voltage Gain		0	±0.7		dB
Signal Handling (Notes 2, 6)	V _{SUPPLY} =12V	3.0	2.8		Vrms _(MIN)
Small-Signal Bandwidth		300			kHz
Distortion THD	V _{SIGNAL} =1 Vrms @ 1 kHz	0.04	0.1		%(max)
Noise Voltage at Output (Note 3)	$CCIR/ARM R_S = 0\Omega$	5		20	μV _(max)
Channel Separation (Note 4)	V _{SIGNAL} =1 Vrms @ 1 kHz	-95		-70	dB _(min)
Relative Output in Muted State	V _{SIGNAL} =1 Vrms @ 1 kHz	-90	-70		dB _(min)
Output Impedance		10			Ω
Signal Input Impedance		30			MΩ
Logic Low Input Level				0.8	V _(max)
Logic High Input Level				2.0	V _(min)
Logic High Input Level				VSUPPLY	V _(max)


Typical Performance Characteristics (V_S=12V, T_A=25°C unless otherwise noted)



















Attenuation of Unselected Inputs vs Frequency (Note 5)







vs Frequency

SUPPLY VOLTAGE = 12V





0 2



LM1038

Note 1: Above $T_A = 25^{\circ}C$ derate based on T_J max = 150°C and $\theta_{JA} = 90^{\circ}C/W$.

100 1k


Note 2: The instantaneous maximum voltage difference between any two input pins of one channel is 9.6V. Voltages in excess of this level may cause increased distortion and degraded channel separation. Note 3: Gaussian noise, monitored over a period of 50 ms per channel, with a CCIR filter referenced to 2 kHz, and an average responding meter. Signal-to-noise ratios are referenced to a 1 Vrms input signal. Note 4: The level of output signal of a selected undriven amplifier with respect to the output level of a selected driven amplifier. For test purposes, signal is applied to only one input and all other inputs are decoupled to eliminate stray pick-up through external components. Channel separation is then defined as

the ratio of signal levels of the two output pins. Note 5: For test purposes, signals are connected to three unselected input pins of one channel group and


all other inputs are decoupled to eliminate stray pick-up through external components. Note 6: Supply voltage 12V; signal handling defined at 1% distortion, 1 kHz.

Note 7: Guaranteed and 100% production tested.

Note 8: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.



Typical Application



-M1038

Truth Table

Logic Inputs			Input Pin Selected		
Latch Enable	Mute	Channel Select Data		Output 1	Output 2
Pin 18	Pin 1	Pin 3	Pin 16	Pin 10	Pin 9
1	0	0	0	D Pin 17	D Pin 15
1	0	· 0	1	A Pin 2	A Pin 4
1	0	1	0	B Pin 6	B Pin 8
1	0	1	1	C Pin 11	C Pin 13
1	1	Х	X	Pin 12 Mute Bias	
0	x	Χ	X	Inputs Previously Selected are Retained	

Low (0)<0.8V High (1)>2.0V, up to V_{SUPPLY}


Pin Function Description


Device Pins	Description
Pin 1—Mute	A high level on this input will select the muted condition (outputs = pin 12 voltage) if the latch enable input is low provided pin 7 (mute enable) is open.
Pin 3—Channel Address (MSB) Pin 16—Inputs (LSB)	Binary information on these pins selects the required channel if the mute select input, pin 1, is low.
Pin 18—Latch Enable	With a high level on this pin the data on the channel select pins controls the channel enabled. When the input is low the channel select data is latched. The mute input pin 1 is also controlled by this input. A minimum enable pulse width of typically 3 μ s is required.
Pins 2, 6, 11, 17— Inputs for Output 1 (Pin 10) Pins 4, 8, 13, 15— Inputs for Output 2 (Pin 9)	Two sets of four high impedance channel inputs for the connection of signals to be switched.
Pin 12—Mute Bias Level	The DC level at this pin is applied to the outputs when the mute input, pin 1, is activated. The level is internally set by a 25 k Ω and 33 k Ω potential divider to 0.6 V _S . This level may be adjusted by means of external resistors. Pin 12 may also be used as an additional common signal input.
Pin 7—Mute Inhibit	This is a current input and any control current into this pin must be externally limited to 5 mA maximum. With this pin open the mute input, pin 1, is enabled. With a current into this pin the mute facility is disabled and with no signal channel selected the output emitter-followers are disabled.
Pin 9—Output 2 Pin 10—Output 1	These are common output pins for each channel. There are three possible output conditions:
	1) Signal selected from 1 of 4 inputs. 2) Mute level output. 3) Device not selected—internal 6 k Ω pull-down resistors to ground.
Pin 5	Positive supply voltage.
Pin 14	Negative or ground supply voltage.

Application Hints

The basic circuit arrangement with minimum external components for use with DC coupled signals is shown in *Figure* 1. This arrangement may be used in a normal signal selection system or in the feedback path of DC coupled amplifiers for example to make a simple dual programmable power supply. By switching feedback connections dual programmable gain or frequency response amplifiers may be obtained.

For switching between signal sources in stereo systems the LM1038 may be connected as shown in the typical application circuit. The input bias is obtainable from pin 12 or an alternative source may be used. If split supply operation is required, pin 12 may be grounded and the signals referenced to ground.





LM1040

National Semiconductor

LM1040 Dual DC Operated Tone/Volume/Balance Circuit with Stereo Enhancement Facility

General Description

The LM1040 is a DC controlled tone (bass/treble), volume and balance circuit for stereo applications in car radio, TV and audio systems. A stereo enhancement facility is included whereby the apparent stereo separation of systems requiring closely spaced speakers may be improved. An additional control input allows loudness compensation to be simply effected.


Four control inputs provide control of the bass, treble, balance and volume functions through application of DC voltages from a remote control system or, alternatively, from four potentiometers which may be biased from a zener regulated supply provided on the circuit.

Each tone response is defined by a single capacitor chosen to give the desired characteristic.

Block and Connection Diagrams

Features

- Wide supply voltage range, 9V to 16V
- Large volume control range, 75 dB typical
- Tone control, ±15 dB typical
- Channel separation, 75 dB typical
- Low distortion, 0.06% typical for an input level of 0.3 Vrms
- High signal to noise, 80 dB typical for an input level of 0.3 Vrms
- Few external components required



Order Number LM1040N See NS Package Number N24A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required,

Storage Temperature Range -65°C to +150°C **Power Dissipation** 1.5W Lead Temperature (Soldering, 10 sec.) 260°C

please contact the National Semico Office/Distributors for availability and s	
Supply Voltage	16V
Control Pin Voltage (Pins 6, 9, 11, 14, 16)	V _{CC}
Operating Temperature Range	0°C to +70°C

Electrical Characteristics V_{CC}= 12V, T_A= 25°C (unless otherwise stated)

Parameter	Conditions	Min	Тур	Max	Unite	
Supply Voltage Range	9		16	v		
Supply Current			35	45	mA	
Zener Regulated Output Voltage Current	Pin 19		5.4	5	V mA	
Maximum Output Voltage	Pins 10, 15; f=1 kHz V_{CC} =9V, Maximum Gain V_{CC} =12V	0.8	0.8 1.0		Vrm: Vrm:	
Maximum Input Voltage (Note 1)	Pins 2, 23; f = 1 kHz, V_{CC} = 9V Flat Response, V_{CC} = 12V Gain = -10 dB	1.3	1.1 1.6		Vrm: Vrm:	
Input Resistance	Pins 2, 23; f = 1 kHz	20	30		kΩ	
Output Resistance	Pins 10, 15; f=1 kHz		20		Ω	
Maximum Gain	V(Pin 14) = V(Pin 19); f=1 kHz	-2	0	2	dB	
Volume Control Range	f=1 kHz	70	75		dB	
Gain Tracking Channel 1-Channel 2	f=1 kHz 0 dB through40 dB 40 dB through60 dB		1 2	3	dB dB	
Balance Control Range	Pins 10, 15; f=1 kHz		1 26	-20	dB dB	
Bass Control Range (Note 2)	$\begin{array}{c} f{=}40\text{Hz},C_{b}{=}0.39\mu\text{F}\\ V(\text{Pin}16){=}V(\text{Pin}19)\\ V(\text{Pin}16){=}0V \end{array}$	12 12	15 	18 	dB dB	
Treble Control Range (Note 2)	$f = 16 \text{ kHz}, C_t = 0.01 \mu\text{F}$ V(Pin 6) = V(Pin 19) V(Pin 6) = 0V	12 -12	15 	18 18	dB dB	
Total Harmonic Distortion	f=1 kHz, V _{IN} =0.3 Vrms Gain=0 dB Gain= - 30 dB		0.06 0.03	0.3	%	
Channel Separation	f=1 kHz, Maximum Gain	60	75		dB	
Signal/Noise Ratio	Unweighted 100 Hz-20 kHz Maximum Gain, 0 dB = 0.3 Vrms CCIR/ARM (Note 3) Gain = 0 dB, V_{IN} = 0.3 Vrms Gain = -20 dB, V_{IN} = 1.0 Vrms	75	80 79 72		dB dB dB	
Output Noise Voltage at Minimum Gain	CCIR/ARM (Note 3)		10		μV	
Supply Ripple Rejection	200 mVrms, 1 kHz Ripple	35	-50		dB	
Control Input Currents	Pins 6, 9, 11, 14, 16 (V=0V)		-0.6	2.5	μΑ	
Frequency Response	-1 dB (Flat Response 20 Hz-16 kHz)		250		kHz	


Note 1: The maximum permissible input level is dependent on tone and volume settings. See Application Notes.

Note 2: The tone control range is defined by capacitors C_b and C_t . See Application Notes.

Note 3: Gaussian noise, measured over a period of 50 ms per channel, with a CCIR filter referenced to 2 kHz and an average-responding meter.



Typical Performance Characteristics



Application Notes

TONE RESPONSE

The maximum boost and cut can be optimized for individual applications by selection of the appropriate values of C_t (treble) and C_b (bass).

The tone responses are defined by the relationships:

Bass Response =
$$\frac{1 + \frac{0.00065(1 - a_b)}{j\omega C_b}}{1 + \frac{0.00065a_b}{j\omega C_b}}$$

Treble Response =
$$\frac{1 + j\omega 5500(1 - a_t)C_t}{1 + j\omega 5500a_tC_t}$$

Where $a_b = a_t = 0$ for maximum bass and treble boost respectively and $a_b = a_t = 1$ for maximum cut.


For the values of C_b and C_t of 0.39 μF and 0.01 μF as shown in the Application Circuit, 15 dB of boost or cut is obtained at 40 Hz and 16 kHz.

STEREO ENHANCEMENT

When stereo system speakers need to be closer than optimum because of equipment/cabinet limitations, an improved stereo effect can be obtained using a modest amount of phase—reversed interchannel cross-coupling. In the LM1040 the input stage transistor emitters are brought


Application Circuit

out to facilitate this. The arrangement is shown below in basic form.



TL/H/5147-3

With a monophonic source, the emitters have the same signal and the resistor and capacitor connected between them have no effect. With a stereo signal each transistor works in the grounded base mode for stereo components, generating an in-phase signal from the opposite channel. As the normal signals are inverted at this point, the appropriate phase-reversed cross-coupling is achieved. An effective level of coupling of 60% can be obtained using 4.7k in conjunction with the internal 6.5k emitter resistors. At low frequencies, speakers become less directional and it becomes desirable to reduce the enhancement effect. With a 0.1 μF coupling components may be varied for alternative responses.



Application Notes (Continued)

ZENER VOLTAGE

A zener voltage (pin 19=5.4V) is provided which may be used to bias the control potentiometers. Setting a DC level of one half of the zener voltage on the control inputs, pins 6, 11, and 16, results in the balanced gain and flat response condition. Typical spread on the zener voltage is ± 100 mV and this must be taken into account if control signals are used which are not referenced to the zener voltage. If this is the case, then they will need to be derived with similar accuracy.

LOUDNESS COMPENSATION

A simple loudness compensation may be effected by applying a DC control voltage to pin 9. This operates on the tone control stages to produce an additional boost limited by the maximum boost defined by C_b and C_t . There is no loudness compensation when pin 9 is connected to pin 19. Pin 9 can be connected to pin 14 to give the loudness compensated volume characteristic as illustrated without the addition of further external components. (Tone settings are for flat response, C_b and C_t as given in Application Circuit.) Modification to the loudness characteristic is possible by changing the capacitors C_b and C_t for a different basic response or, by a resistor network between pins 9 and 14 for a different threshold and slope.

SIGNAL HANDLING

The volume control function of the LM1040 is carried out in two stages, controlled by the DC voltage on pin 14, to improve signal handling capability and provide a reduction of output noise level at reduced gain. The first stage is before the tone control processing and provides an initial 15 dB of gain reduction, so ensuring that the tone sections are not overdriven by large input levels when operating with a low volume setting. Any combination of tone and volume settings may be used provided the output level does not exceed 1 Vrms, $V_{CC} = 12V(0.7 \text{ Vrms}, V_{CC} = 9V)$. At reduced gain (<-6 dB) the input stage will overload if the input level exceeds 1.6 Vrms, V_{CC}=12V (1.1 Vrms, V_{CC}=9V). As there is volume control on the input stages, the inputs may be operated with a lower overload margin than would otherwise be acceptable, allowing a possible improvement in signal to noise ratio.

Applications Information

OBTAINING MODIFIED RESPONSE CURVES

The LM1040 is a dual DC controlled bass, treble, balance and volume integrated circuit ideal for stereo audio systems. In the various applications where the LM1040 can be used, there may be requirements for responses different to those of the standard application circuit given in the data sheet. This application section details some of the simple variations possible on the standard responses, to assist the choice of optimum characteristics for particular applications.

TONE CONTROLS

Summarizing the relationship given in the data sheet, basically for an increase in the treble control range $C_{\rm t}$ must be increased, and for increased bass range $C_{\rm b}$ must be reduced.

Figure 1 shows the typical tone response obtained in the standard application circuit. (C_t =0.01 μ F, C_b =0.39 μ F). Response curves are given for various amounts of boost and cut.




FIGURE 1. Tone Characteristic (Gain vs Frequency)

Figures 2 and 3 show the effect of changing the response defining capacitors C_t and C_b to 2Ct, C_b/2 and 4C_t, C_b/4 respectively, giving increased tone control ranges. The values of the bypass capacitors may become significant and affect the lower frequencies in the bass response curves.





Figure 4 shows the effect of changing C_t and C_b in the opposite direction to C_t/2, 2C_b respectively giving reduced control ranges. The various results corresponding to the different C_t and C_b values may be mixed if it is required to give a particular case with C_b/2, C_t is illustrated in *Figure 5*.

RESTRICTION OF TONE CONTROL ACTION AT HIGH OR LOW FREQUENCIES

It may be desired in some applications to level off the tone responses above or below certain frequencies for example to reduce high frequency noise.

This may be achieved for the treble response by including a resistor in series with C_t. The treble boost and cut will be 3 dB less than the standard circuit when $R = X_C$.

A similar effect may be obtained for the bass response by reducing the value of the AC bypass capacitors on pins 7 (channel 1) and 18 (channel 2). The internal resistance at these pins is 1.3 kΩ and the bass boost/cut will be approximately 3 dB less with X_C at this value. An example of such modified response curves is shown in *Figure 6*. The input coupling capacitors may also modify the low frequency response.








FIGURE 6. Tone Characteristic (Gain vs Frequency)

It will be seen from *Figures 2* and 3 that modifying C_t and C_b for greater control range also has the effect of flattening the tone control extremes and this may be utilized, with or without additional modification as outlined above, for the most suitable tone control range and response shape.


OTHER ADVANTAGES OF DC CONTROLS

The DC controls make the addition of other features easy to arrange. For example, the negative-going peaks of the output amplifiers may be detected below a certain level, and used to bias back the bass control from a high boost condition; to prevent overloading the speaker with low frequency components.

LOUDNESS CONTROL

The loudness control is achieved through control of the tone sections by the voltage applied to pin 9; therefore, the tone and loudness functions are not independent. There is normally 1 dB more bass than treble boost (40 Hz – 16 kHz) with loudness control in the standard circuit. If a greater difference is desired, it is necessary to introduce an offset by means of C_t or C_b or by changing the nominal control voltage ranges.

Figure 7 shows the typical loudness curves obtained in the standard application circuit at various volume levels ($C_b = 0.39 \ \mu$ F).









FIGURE 7. Loudness Compensated Volume Characteristic

1


Figures 8 and 9 illustrate the loudness characteristics obtained with C_b changed to C_b/2 and C_b/4 respectively, C_t being kept at the nominal 0.01 μ F. These values naturally modify the bass tone response as in *Figures 2* and 3.

With pins 9 (loudness) and 14 (volume) directly connected, loudness control starts at typically -8 dB volume, with most of the control action complete by -30 dB.

Figures 10 and *11* show the effect of resistively offsetting the voltage applied to pin 9 towards the control reference








TL/H/5147-14



voltage (pin 19). Because the control inputs are high impedance, this is easily done and high value resistors may be used for minimal additional loading. It is possible to reduce the rate of onset of control to extend the active range to -50 dB volume control and below.

The control on pin 9 may also be divided down towards ground bringing the control action on earlier. This is illustrated in *Figure 12*. With a suitable level shifting network between pins 14 and 9, the onset of loudness control and its rate of change may be readily modified.



TL/H/5147-13

FIGURE 9. Loudness Compensated Volume Characteristic




FIGURE 11. Loudness Compensated Volume Characteristic





FIGURE 12. Loudness Compensated Volume Characteristic


When adjusted for maximum boost in the usual application circuit, the LM-1040 cannot give additional boost from the loudness control with reducing gain. If it is required, some additional boost can be obtained by restricting the tone control range and modifying Ct, Cb, to compensate. A circuit illustrating this for the case of bass boost is shown in Figure 13. The resulting responses are given in Figure 14 showing the continuing loudness control action possible with bass boost previously applied.

USE OF THE LM1040 ABOVE AUDIO FREQUENCIES

The LM1040 has a basic response typically 1 dB down at 250 kHz (tone controls flat) and therefore by scaling C_b and Ct, it is possible to arrange for operation over a wide frequency range for possible use in wide band equalization applications. As an example Figure 15 shows the responses obtained centered on 10 kHz with Cb=0.039 µF and $C_t = 0.001 \ \mu F.$







Volume Characteristic






FIGURE 15. Tone Characteristic (Gain vs Frequency)

TL/H/5147-19

DC CONTROL OF STEREO ENHANCEMENT AND LOUDNESS CONTROL

Figure 16 shows a possible circuit if electronic control of these functions is required, the typical DC level at pins 3 and 22 is 7.5V (V_{CC} = 12V), with the input signal superimposed, and this can be used to bias a FET switch as shown to save components. For switching with a 0V-5V signal a low-threshhold FET is required when using a 12V supply. With larger switching levels this is less critical.

The high impedance PNP base input of the loudness control pin 9 is readily switched with a general purpose NPN transistor.





FIGURE 16. Application Circuit with Electronic Switching



1-117

0401MJ

National Semiconductor



LM1112A/LM1112B/LM1112C Dolby® B-Type Noise Reduction Processor

General Description


The LM1112 is a monolithic integrated circuit specifically designed to realize the Dolby B-type noise reduction system.

It is a replacement for the LM1111 and the Signetics NE-645/648 but with improved performance figures.

Features

- Very high signal/noise ratio, 74 dB encode (CCIR/ARM)
- Wide supply voltage range, 6V to 20V
- Very close matching to standard Dolby characteristics
- Audible switch-on transients greatly reduced
- Improved temperature performance
- Reduced number of precision external components
- Improved transient stability
- Input protection diodes

Available only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, from whom licensing and application information must be obtained. Dolby and the double-D symbol are registered trademarks of Dolby Laboratories Licensing Corporation.



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.


Storage Temperature Range Lead Temperature (Soldering, 10 sec.)

260°C


Supply voltage	24V
Operating Temperature Range	-20°C to +70°C

Parameter	Conditions	LM1112A		LM1112B			LM1112C			Units	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Supply Voltage Range		6		20	6		20	6		20	V
Supply Current			15	20		15	20		15	20	mA
Voltage Gain (Pin 5–3)	1 kHz Pins 6 and 12 Connected	24.5	25.5	26.5	24.5	25.5	26.5	24	25.5	27	dB
(Pin 5–6)	1 kHz Pin 6 Open		14.7			14.7			14.7		dB
(Pin 3–7)	1 kHz (Noise Reduction Out)	-0.5	0	0.5	-0.5	0	0.5	-1	0	1	dB
Distortion	1 kHz, 0 dB		0.03	0.1		0.03	0.1		0.03	0.1	%
	10 kHz, +10 dB		0.2			0.2			0.2	i	%
Signal Handling	1 kHz, 0.3% Distortion										
	$V_{S} = 6V$		8.5			8.5			8.5		dB
	V _S = 12V	13	15.5		13	15.5		13	15.5		dB
	$V_{\rm S} = 18V$		19			19			19		dB
Signal/Noise Ratio at Pin 7 (Note 1)	Pins 6 and 2 Connected						_				
Encode Mode (CCIR/ARM) NR In	R _S = 10k	71.5	74		71	74		70	74		dB
	$R_S = 1k$		77			77			77		dB
NR Out	R _S = 10k		83			83			83		dB
Decode Mode (CCIR/ARM)	R _S = 10k		83			83			83		dB
Encode Characteristics	Input to Pin 5 10 kHz, 0 dB	0	0.5	1.0	-0.2	0.5	1.2	-0.5	0.5	1.5	dB
	1.3 kHz, -20 dB	- 16.2	- 15.7	- 15.2	-16.7	- 15.7	-14.7	-17.2	- 15.7	-14.2	dB
	5 kHz, -20 dB	-17.3	-16.8	- 16.3	-17.8	-16.8	- 15.8	-18.3	-16.8	- 15.3	dB
	3 kHz, -30 dB	-21.7	-21.2	-20.7	-22.2	-21.2	-20.2	-22.7	-21.2	-19.7	dB
	5 kHz, -30 dB	-22.3	-21.8	-21.3	-22.8	-21.8	-20.8	-23.3	-21.8	-20.3	dB
	10 kHz,30 dB	-24.0	-23.5	-23.0	-24.5	-23.5	-22.5	-25.0	-23.5	-22.0	dB
	10 kHz, -40 dB	-30.1	-29.6	-29.1	-30.3	-29.6	-28.9	-30.6	-29.6	-28.6	dB
Input Resistance	Pin 5	45	65	80	45	65	80	45	65	80	kΩ
	Pin 2	4.3	5.6	6.9	4.3	5.6	6.9	4.3	5.6	6.9	kΩ
Output Resistance	Pin 6	1.8	2.4	3.0	1.8	2.4	3.0	1.8	2.4	3.0	kΩ
	Pin 3		30	45		30	45		30	45	Ω
	Pin 7		30	45		30	45		30	45	Ω
PSRR	f = 120 Hz		40			40			40		dB
Load Impedance Pin 3		5			5			5			kΩ
Pin 7		5			5			5			kΩ

Note 1: Gaussian noise, measured over a period of 50 ms with a CCIR filler and an average responding meter.



LM1112A/LM1112B/LM1112C




1

ELECTRICAL NOISE REDUCTION SWITCH


In place of the normal mechanical noise reduction on/off switch, the circuit below is often used to permit electrical NR control. When using this circuit, the following points should be noted:

- Signal boost is reduced by increasing DC voltage on Pin 14 (see curve). A voltage of approximately 3V is adequate to achieve NR OFF.
- Supply current may be significantly increased by high pin 14 forced voltages. Values for V and R should thus be chosen such that pin 14 voltage is 3V-4V.
- 3. When electrical NR switching is used, signal level is slightly affected by the minimum value of the internal variable impedance. (At 10 kHz-10 dB, a residual boost of approximately 0.4 dB remains.) This is not the case for mechanical NR switching.




TL/H/7876-10

Note 1: Where not otherwise specified, component tolerances are $\pm 10\%$.



TL/H/7876-11



National Semiconductor

LM1131A/LM1131B/LM1131C Dual Dolby® B-Type Noise Reduction Processor

General Description

The LM1131 is a monolithic integrated circuit specifically designed to realize the Dolby B-Type noise reduction system.


The circuit includes two completely separate noise reduction processors and will operate in both encode and decode modes. It is ideal for stereo applications in compact equipment or for mono applications in 3-head equipment where two processors with very closely matched internal gains are required.

Features

Stereo Dolby noise reduction with one IC

- Wide supply voltage range, 5V-20V
- Very high signal/noise ratio, 79 dB encode, 90 dB decode (CCIR/ARM)
- Very close gain matching for 3-head recorders
- Close matching to standard Dolby characteristics
- Very low temperature drift of Dolby characteristics
- High signal handling capability, $> +20 \text{ dB} (V_S = 20V)$
- Full-wave rectifier in both channels
- Operates with both single and split supply voltages
- Excellent transient response characteristics
- Minimal input switch-on transients
- Reduced number of external components per channel
- Improved input protection

Available to licensees of Dolby Laboratories Licensing Corporation, San Francisco, from whom licensing and application information must be obtained.



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 24V

Supply vullage	24 V
Operating Temperature Range	-20°C to +70°C
Storage Temperature Range	-65°C to +150°C

Soldering Information Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C


See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

 V_S = 12V, T_A = 25°C unless otherwise specified. 0 dB refers to Dolby level and is 580 mV, measured at TP1 and TP2.

Parameter	Conditions	LM1131A		LM1131B			LM1131C			Units	
Falanetei	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	Onits
Supply Voltage Range		5		20	5		20	5		20	v
Supply Current			20			20		20			mA
Voltage Gain (Pins 7-10 and 14-11) (Pins 10-9 and 11-12)	1 kHz Decode 1 kHz Decode	19.2 0.5	19.7 0	20.2 0.5	18.7 0.5	19.7 0	20.7 0.5	18.2 1.0	19.7 0	21.2 1.0	dB dB
Difference in Voltage	1 kHz Noise	-0.2	0	0.2	-0.5	0	0.5	- 1.0	0	1.0	dB
Gain between Channels	Reduction OFF										
Crosstalk between Channels	1 kHz, 0 dB	-60	-90		-60	-90		-60	-90		dB
Signal/Noise Ratio at Pins 9 and 12 Encode	(Note 1) R _S = 10 kΩ	77	79		75.5	79		74	79		dB
Decode			82 90 92			82 90 92		-	82 90 92		dB dB dB
Encode Characteristics	10 kHz, 0 dB 1.3 kHz, -20 dB 5 kHz, -20 dB 3 kHz, -30 dB 5 kHz, -30 dB 10 kHz, -40 dB	0 -16.2 -17.3 -21.7 -22.3 -30.1	0.5 - 15.7 - 16.8 - 21.2 - 21.8 - 29.6	1.0 - 15.2 - 16.3 - 20.7 - 23.0 - 29.1	0.2 16.7 17.8 22.2 22.8 30.3	0.5 - 15.7 - 16.8 - 21.2 - 21.8 - 29.6	1.2 - 14.7 - 15.8 - 20.2 - 20.8 - 28.9	-0.5 -17.2 -18.3 -22.7 -23.3 -30.6	0.5 - 15.7 - 16.8 - 21.2 - 21.8 - 29.6	1.5 -14.2 -15.3 -19.7 -20.3 -28.6	dB dB dB dB dB dB
Variation in Encode Characteristics Temperature Voltage Distortion	0°C–70°C 5V–20V 1 kHz, 0 dB 10 kHz, 10 dB		<±0.5 <±0.2 0.03 0.2	0.1		<±0.5 <±0.2 0.03 0.2	0.1		<±0.5 <±0.2 0.03 0.2	0.2	dB dB % %
Signal Handling	1 kHz, Dist = 0.3% $V_S = 5V$ $V_S = 7V$ $V_S = 12V$ $V_S = 20V$	14.0	6.5 10.5 16.0 21.0		14.0	6.5 10.5 16.0 21.0		14.0	6.5 10.5 16.0 21.0		dB dB dB dB
Input Resistance	Pins 7 and 14	45	65	80	45	65	80	45	65	80	kΩ
Output Resistance	Pins 9 and 12 Pins 10 and 11		30 30	55 55		30 30	55 55		30 30	55 55	Ω Ω

Note 1: Gaussian noise, measured over a period of 50 ms per channel, with a CCIR filter referenced to 2 kHz and an average-responding meter.



LM1131A/LM1131B/LM1131C

Application Notes

SUPPLY VOLTAGE

LM1131 may operate with either single or split supply voltages.

Single Supply Voltage

Pin 1 is connected to ground, pin 20 to $V_{S}. \label{eq:VS}$

Pins 8 and 13 are internally generated reference voltages set to approximately half-supply. They should be connected together externally.

A 220 μF capacitor must be connected between pins 8 and 13 and ground. Device turn-on time is delayed by the rise time of pins 8 and 13.

Split Supply Voltages

Pin 1 is connected to the negative supply, pin 20 to the positive supply. Pins 8 and 13 are connected to 0V and no capacitor is required. Device turn-on time is delayed only by the rise times of the supply voltages.

SIGNAL GAIN AND FILTERING

It should be noted that LM1131 has only one internal preamplifier, AB, with no provision for interconnection of a low pass filter to remove bias or multiplex tones. In addition, main chain gain has been reduced by 6 dB in comparison with LM1112/LM1011.


If a low pass filter is required it should be connected at the input of the LM1131. Pre-adjustment of Dolby input level may then be performed, at the input of LM1131 if required.

NOISE REDUCTION SWITCH


Noise reduction OFF is normally effected by means of a mechanical switch which open-circuits the sidechain input.

An alternative method which permits the control of NR OFF by means of a DC voltage is shown in *Figure 1*. The DC control voltage forces the internal impedance to a minimum value and heavily attenuates the sidechain input. When using this circuit the following points should be noted:

- a) Signal boost in encode mode (signal cut in decode) is reduced by increasing DC voltages on pins 3 and 18. A voltage of approximately 3V above signal ground is adequate to achieve NR OFF.
- b) Supply current may be increased significantly by high pin 3/18 forcing voltages. Thus, values for V3 and R3 should ideally be chosen such that pin 3/18 forced voltage is only 3V–5V greater than signal ground. Maximum permissible voltage on pin 3/18 is equal to supply voltage.
- c) When electrical NR switching is used in this way, NR OFF signal level is slightly affected by the restriction that the internal variable impedance cannot achieve zero impedance. Thus, at 10 kHz–10 dB, a residual boost in encode (or cut in decode) of approximately 0.4 dB remains. At low frequencies this value reduces to insignificant levels. This is not the case for mechanical NR switching.







National Semiconductor

LM1818 Electronically Switched Audio Tape System


General Description

The LM1818 is a linear integrated circuit containing all of the active electronics necessary for building a tape recorder deck (excluding the bias oscillator). The electronic functions on the chip include: a microphone and playback preamplifier, record and playback amplifiers, a meter driving circuit, and an automatic input level control circuit. The IC features complete internal electronic switching between the record and playback modes of operation. The multipole switch used in previous systems to switch between record and playback modes is replaced by a single pole switch, thereby allowing for more flexibility and reliability in the recorder design.*

*Monaural operation, Figure 9.

Features

- Electronic record/play switching
- 85 dB power supply rejection
- Motional peak level meter circuitry
- Low noise preamplifier circuitry
- 3.5V to 18V supply operation
- Provision for external low noise input transistor



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	18V
Package Dissipation, (Note 1)	1560 mW
Storage Temperature	-65°C to +150°C


Operating Temperature	0°C to +70°C
Junction Temperature	150°C
Minimum Voltage on Any Pin	-0.1 V _{DC}
Maximum Voltage on Pins 2 and 5	0.1 V _{DC}
Maximum Current Out of Pin 14	5 mA _{DC}
Lead Temperature (Soldering, 10 sec.)	260°C

Electrical Characteristics $V_{CC} = 6V$, $T_A = 25^{\circ}C$, See Test Circuits (Figures 2 and 3)

Parameter	Conditions	Min	Тур	Max	Units
Operating Supply Voltage Range		3.5		18	V _{DC}
Supply Current	Test Circuit (Figure 2)		5	12	mA
Turn-ON Time	Externally Programmable	50	400		ms
Playback Signal to Noise	DIN Eq. (3180 and 120 μs), 20–20 kHz, $R_S=$ 0, Unweighted, V_{REF} = 1 mV at 400 Hz		74		dB
Record Signal to Noise	Flat Gain, 20–20 kHz, R _S = 0, ALC OFF, V _{REF} = 1 mV at 1 kHz, Unweighted		69		dB
Fast Turn-ON Charging Current	Pins 16 and 17		200		μΑ
Record and Playback Preamplifier Open Loop Voltage Gain	f = 100 Hz		100		dB
Preamplifier Input Impedance	Pin 16 or Pin 17		50		kΩ
Preamplifier Input Referred PSRR	1 kHz — Flat Gain		85		dB
Bias Voltage on Pin 18 in Play Mode or Pin 15 in Record Mode			0.5		v
Monitor Amplifier Input Bias Current	Pins 11 and 12		0.5		μΑ
Monitor Amplifier Open Loop Voltage Gain	Record or Playback, $f = 100 Hz$		80		dB
Monitor Output Current Capability	Pins 9 and 10, Source Current Available	400	750	_	μA
Monitor Amplifier Output Swing	$R_L = 10k$, AC Load	1.2	1.65		Vrms
THD, All Amplifiers	At 1 kHz, 40 dB Closed Loop Gain		0.05		%
Record-Playback Switching Time	As in Test Circuit		50		ms
Input ALC Range	ΔV_{IN} for $\Delta V_{OUT} = 8 dB$		40		dB
Input Voltage on ALC Pin for Start of ALC Action			25		mVrms
ALC Input Impedance			2		kΩ
ALC Attack Time	C13 = 10 µF		7		ms
ALC Decay Time	R17 = ∞ , C13 = 10 μ F		30		sec
Meter Output Gain	100 mVrms at 1 kHz into Pin 4		800		mV _{DC}
Meter Output Current Capability		2			mA _{DC}

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

Test Circuits



8181MJ

-



Test Circuits (Continued)






FIGURE 3. Noise Test Circuit

TL/H/7894-3



1

Typical Performance Characteristics



Application Hints

PREAMPLIFIERS (Figure 5)

19

17

18

0.5 V DC

R2

16


1.20

501

There are 2 identical preamplifiers with 1 common output pin on the IC. One amplifies low level inputs such as a microphone in the record mode and another amplifies the signal from the playback head in the playback mode. The amplifiers use a common capacitor, C6, to set the low frequency pole of the closed loop responses. On the playback amplifier, the collector of the input device is made available so that an external low noise device can be connected in critical applications. When using an external low noise transistor, pins 17 and 18 of the IC are shorted together to ensure that the internal input transistor is turned OFF and the external transistor's collector is tied to pin 19. The input and feedback connections are now made to the external input

V⁺(QUIESCENT) = 0.5 V_{DC}

500




Quiescent DC Output Voltage

$$V_{DC} = \left(1 + \frac{R9}{R8}\right) (0.5 - 50 \times 10^{-6} R2) V \text{ if } R2 + R3 > 10 R_{E}$$

where
$$R_E = \frac{R8R9}{R8 + R9}$$

AC Voltage Gain



TL/H/7894-7

TL/H/7894-6 FIGURE 5. Preamplifier

Vcc

R٩

≶ №

O REC

Application Hints (Continued)


MONITOR AND RECORD AMPLIFIERS (Figure 6)

The monitor and record amplifiers share common input and feedback connections but have separate outputs. During playback, the input signal is amplified and appears only at the playback monitor output. Because the outputs are separate, different feedback components can be used and, as a result, totally different responses can be set. The amplifiers are stable for all closed loop gains above 3 and have an open loop gain of typically 80 dB. The outputs are capable of supplying a minimum of 400 μ A into a load and swing within 500 mV of either V_{CC} or ground. If more than 400 μ A is needed to drive a load, an external pull-up resistor on the output of these amplifiers can increase the load driving capability.

AUTOMATIC LEVEL CONTROL—ALC (Figure 7)

The automatic level control provides a constant output level for a wide range of record source input levels. The ALC works on the varying impedance characteristic of a saturated transistor. The impedance of the saturated transistor forms a voltage divider with the source impedance of a series resistor (R1 in *Figure 9*). The input signal is decreased as the ALC transistor is increasingly forward biased. The ALC transistor will be forward biased when the preamplifiers's AC output (pin 14), coupled to the combination ALCmeter drive input (pin 4) reaches 40 mV peak (25 mVrms). The gain of the ALC loop is such that a preamp input signal increase of 10 dB will result in a 2 dB increase on the AC output of the preamplifier. If greater than 25 mVrms is desired at the output of the preamp, a series resistor can be added between the preamp output coupling capacitor and the ALC input (pin 4). The input impedance of the ALC circuit is 2 k\Omega; therefore, if a 2 k\Omega series resistor is added, ALC action will begin at 50 mVrms.

The ALC memory capacitor connected to pin 6 has the additional function of amplifier anti-pop control; for this reason, it is necessary that a capacitor be connected to pin 6 even if ALC is not used.



TL/H/7894-8

LM1818

Application Hints (Continued)




FIGURE 7. Auto Level-Meter Circuit

TL/H/7894-9

METER DRIVING—MOTIONAL PEAK LEVEL RESPONSE (Figure 7)

The meter drive output (pin 8) is capable of supplying 1-2 mA at a filtered DC voltage that is typically equal to 10 times the RMS value of the signal applied to the ALC-meter drive input (pin 4). The RC network connected to pin 7 of the IC determines the memory constant of the meter circuit. It is therefore possible to store the peak input signal by giving this RC network a long time constant, or read the instantaneous signal level by giving this RC network a very short time constant (i.e., no capacitor). This memory capacitor is discharged within the integrated circuit at a discharge rate related to the DC level on the meter output pin. When the

meter output pin is between 0 V_{DC} and 0.7 V_{DC} there is a 50 μ A discharge current; when the pin is between 0.7V and 1.1V there is no internal discharge current; and when the voltage on pin 8 is greater than 1.1V there is a discharge equivalent to a 3.3k resistor across the memory capacitor. These different discharge rates allow the meter circuit to display fast, accurate responses on the lower portion of the meter display, slow responses in the higher portion of the meter display, and rapid discharge when the voltage is above the maximum reading the meter can display. The resistor in series with the meter can be adjusted such that the previously mentioned responses coincide with the proper points (0 VU and +3 VU) on the meter scale.

Application Hints (Continued)

Anti-Pop Circuitry (Figure 8)

The capacitor on pin 3 is used in a time delay system in conjunction with C13, the ALC capacitor, to suppress pops when switching between record and playback. Figure 8 illustrates how this is done. The output amplifier, either record or playback, is shut off prior to switching and carefully rebiased after switching takes place. It is therefore required that a proper ratio is selected between the ALC capacitor and the logic input RC time constant. The ALC capacitor must be discharged to 0.7V within the time it takes the logic input capacitor to: 1) charge from $V_{CC}/2$ to 0.7 V_{CC} when switching from record to playback, or 2) discharge from V_{CC}/2 to 0.3 V_{CC} when switching from playback to record. These times would normally be similar; however, the ALC capacitor can be charged to a different initial value depending upon the input to the ALC circuit. The maximum value to which the ALC memory capacitor will normally charge is 3.2V, therefore, the maximum time allowed for discharging C13 is given by:

t1 =
$$\frac{(C13 \times \Delta V)}{I_1}$$
 = C13 $\frac{(3.2V - 0.7V)}{350 \,\mu A}$
= C13 × 7.2 × 104
If C13 = 10 μ F, t1 = 72 ms

It is now necessary to determine the minimum value for the R/P logic capacitor. This is done by computing the time between the 2 voltage switching points using the exponential equations for a single RC network.

$$t2 = R13 C11 \ln \left[\frac{V_{CC}}{0.3 V_{CC}}\right] -$$

$$R13 C11 ln \left[\frac{V_{CC}}{0.5 V_{CC}} \right] = 0.51 R13 C11$$

To be sure that C13 is completely discharged, let t2 > t1.

R13 C11 >
$$\frac{t1}{0.51} = \frac{(72 \text{ ms})}{0.51} = 141 \text{ ms}$$

If C11 = 10 μ F, R13 = 15 k Ω

R13 should be kept to a value less than 50 k Ω to insure that bias current existing from pin 3 does not cause an offset voltage above 200 mV. Typically this bias current is less than 3 $\mu A.$

Record Playback Switch

When the voltage on pin 3 of the IC is greater than 0.5 V_{CC}, the internal record-playback switch switches into the playback mode. During playback the record preamplifier remains partially biased but the input signal to this preamp does not appear at the preamplifier output. In addition, during the playback mode, the record monitor output (pin 9) is disabled and the ALC circuit operates to minimize the signal into the record preamp input. The meter circuit is operational in the playback as well as the record mode. Similarly, during the record mode, the playback preamp input is ignored and the playback monitor output is disabled. In addition, a pin is available to hold one side of the record head at ground potential while sinking up to 500 μ A of AC bias and





FIGURE 8A. Anti-Pop Circuit


1-137




_
2
-
8
-
œ

Component	External Component Function	Normal Range of Value 0–10 μF 0–50 kΩ	
C11 R13	Exponentially falling or rising signal on pin 3 determines sequencing, time delay, and operational mode of the record/play anti-pop circuitry. See anti- pop diagram.		
R14 R15 R16 C12	R16, R14 and C12 determine monitor amplifier response in the play mode. R15, R14 and C12 determine monitor amplifier response in the record mode.	1k–100k 30 kΩ–3 MΩ 30 kΩ–3 MΩ 0.1 μF–20 μF	
C13 R17	Determines decay response on ALC characteristic and reduces amplifier pop	5 μF−20μF 100k−∞	
C14 R18	Determines time constant of meter driving circuitry	0.1 μF−10 μF 100k−∞	
R19	Meter sensitivity adjust	10 kΩ−100 kΩ	
C15	Record output DC blocking capacitor	1 μF–10 μF	
C16	Play output DC blocking capacitor	0.1 μF–10 μF	
C17 R21 R22	Changes record output response to approximate a constant current output in conjunction with record head impedance resulting in proper recording equalization	500 pF–0.1μF 5 kΩ–100 kΩ 5 kΩ–100 kΩ	
C18	Preamplifier supply decoupling capacitor. Note that large value capacitor will increase turn-ON time	0.1 μF–500 μF	
C19	Supply decoupling capacitor	100 μF-1000 μF	
C20	Decouples bias oscillator supply	10 μF-500μF	
R23	Allows bias level adjustment	0–1 kΩ	
R24	Adjusts DC erase current in DC erase machines (for AC erase, see "Stereo Application Circuit," <i>Figure 1</i>)		
L1 C21	Optional bias trap	1 mH-30 mH 100 pF-2000 pF	
C22	Bias Roll-Off	0.001 μF–0.01 μF	
H1	Record/play head	100Ω–500Ω; 70 mH–300 mH	
H2	Erase head (DC type, AC optional)	10Ω-300Ω	

1





National Semiconductor

LM1837 Low Noise Preamplifier for Autoreversing Tape Playback Systems

General Description


The LM1837 is a dual autoreversing high gain tape preamplifier for applications requiring optimum noise performance. It has forward (left, right) and reverse (left, right) inputs which are selectable through a high impedance logic pin. It is an ideal choice for a tape playback amplifier when a combination of low noise, autoreversing, good power supply rejection, and no power-up transients are desired. The application also provides transient-free muting with a single pole grounding switch.

Features

LM1837

- Programmable turn-on delay
- Transient-free power-up-no pops
- Transient-free muting

- Low noise—0.6 µV CCIR/ARM in a DIN circuit referenced to 1 kHz
- Low voltage battery operation -4V
- Wide gain bandwidth due to broadband two-amplifier approach—76 dB @ 20 kHz
- High power supply rejection-95 dB
- Low distortion-0.03%
- Fast slew rate—6V/µs
- Short circuit protection
- Internal diodes for diode switching applications
- Low cost external parts
- Excellent low frequency response
- Prevents "click" from being recorded onto the tape during power supply cycling in tape playback applications
- High impedance logic pin for forward/reverse switching



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	18V
Voltage on Pins 1 and 18	18V
Package Dissipation (Note 1)	1390 mW
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Minimum Voltage on Any Pin	-0.1 V _{DC}

Soldering Information Dual-In-Line Package Soldering (10 seconds) 260°C Small Outline Package Vapor Phase (60 seconds) 215°C Infrared (15 seconds) 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = 12V$, see Test Circuit, Figure 2)

Parameter	Conditions	Min	Тур	Max	Units
Operating Supply Voltage Range	R5 Removed from Circuit for Low Voltage Operation	4		18	v
Supply Current	$V_{CC} = 12V$		9	15	mA
Total Harmonic Distortion	$f = 1 \text{ kHz}$, $V_{IN} = 0.3 \text{ mV}$, Pins 2 and 17, <i>Figure 2</i>		0.03		%
THD + Noise (Note 2)	f = 1 kHz, V _{OUT} = 1V, Pins 2 and 17, <i>Figure 2</i>		0.10	0.25	%
Power Supply Rejection	Input Ref. f = 1 kHz, 1 Vrms	80	95		dB
Channel Separation (Note 3) Left to Right Forward to Reverse	f = 1 kHz, Output = 1 Vrms, Output to Output	40 40	60 60		dB dB dB
Signal-to-Noise (Note 4)	Unweighted 32 Hz-12.74 kHz (Note 2) CCIR/ARM (Note 5) A Weighted CCIR, Peak (Note 6)		58 62 64 52		dB dB dB dB
Noise	Output Voltage CCIR/ARM (Note 5)		120	200	μV
Input Amplifers Input Bias Current Input Impedance AC Gain AC Gain Imbalance DC Output Voltage DC Output Voltage Mismatch Output Source Current Output Sink Current	f = 1 kHz Pins 5 and 14 Pins 5 and 14 Pins 5 and 14 Pins 5 and 14	150 27 2.1 -200 2 300	0.5 28 ±0.15 2.5 ±30 10 600	2.0 29 ±0.5 2.9 200	μA kΩ dB dB V mV mA μA
Logic Level Forward Reverse		2.2		0.5	v v
Logic Pin Current			2	6	μA
DC Voltage Change at Pins 5 and 14	Change Logic State	-100	±20	100	m∨



LM1837

Electrical Characteristics (T _A = 25°C, V _{CC} = 12V, see Test Circuit, Figure 2) (Continued)	
-------------------------------------------------------------------------------------------------------------------	--


Parameter	Conditions	Min	Тур	Max	Units	
Output Amplifiers						
Closed Loop Gain	Stable Operation	5			V/V	
Open Loop Voltage Gain	DC	1	100		dB	
Gain Bandwidth Product			5		MHz	
Slew Rate		1	6		V/µs	
Input Offset Voltage			2	5	mV	
Input Offset Current			20	100	nA	
Input Bias Current			250	500	nA	
Output Source Current	Pin 2 or 17	2	10		mA	
Output Sink Current	Pin 2 or 17	400	900		μΑ	
Outut Voltage Swing	Pin 2 or 17		11		Vp-p	
Output Diode Leakage	Voltage on Pins 1 and 18 = 18V		0	10	μA	

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 90°C/W junction to ambient (Dual-In-Line). Small Outline Thermal Resistance is 100°C/W.


Note 2: Measured with an average responding voltmeter using the filter circuit in *Figure 4*. This simple filter is approximately equivalent to a "brick wall" filter with a passband of 20 Hz to 20 kHz (see Application Hints). For 1 kHz THD the 400 Hz high pass filter on the distortion analyzer is used.

Note 3: Channel separation can be measured by applying the input signal through transformers to simulate a floating source (see Application Hints). Care must be taken to shield the coils from extraneous signals. Actual production test techniques at National simulate this floating source with a more complex op amp circuit. Note 4: The numbers are referred to an output level of 160 mV at pins 2 and 17 using the circuit of *Figure 2*. This corresponds to an input level of 0.3 mVrms at 333 Hz.

Note 5: Measured with an average responding voltmeter using the Dolby lab's standard CCIR filter having a unity gain reference at 2 kHz. Note 6: Measured using the Rhode-Schwarz psophometer, model UPGR.



1



1-146

External Components (Figure 1)

Component Normal Range of Value and Function

- R1, C2 2 kΩ-40 kΩ, 0.1 μF-10 μF (low leakage)
 Set turn-on delay and second amplifier's low frequency pole. Leakage current in C2 results in DC offset between the amplifier's inputs and therefore this current should be kept low.
 R1 is set equal to R2 such that any input offset voltage due to bias current is effectively cancelled. An input offset voltage is generated by the input offset current multiplied by the value of these resistors.
- R2, R3 2 kΩ-40 kΩ, 500 kΩ-10 MΩ

Sets the DC and low frequency gain of the output amplifier. The total input offset voltage will also be multiplied by the DC gain of this amplifier. It is therefore essential to keep the input offset voltage specification in mind when employing high DC gain in the output amplifier; i.e., 5 mV \times 400 = 2V offset at the output.

R4, C1 10 kΩ-200 kΩ, 0.00047 μF-0.01 μF Set tape playback equalization characteristics in conjunction with R3 (calculations for the component values are included in the Application Hints section).

Simplified Schematic

Component Normal Range of Value and Function


R6 2 kΩ-47 kΩ
 Biases the output diode when it is used in DC switching applications. This resistor can be excluded if diode switching is not desired.
 C3 100 pF-1000 pF

Often used to resonate with tape head in order to compensate for tape play-back losses including tape head gap and eddy current. For a typical cassette tape head, the resonant frequency selected is usually between 13 kHz and 17 kHz.

R5 100 kΩ-10 MΩ

Increases the output DC bias voltage from the nominal 2.5V value (see Application Hints).

R7 Optionally used for tape muting. The use of this resistor can also provide "no-pop" turnoff if desired (see Application Hints).



Application Hints R2 10k m 54.91 820 Vcc 12\ C1 0.0022 μF 2% R1 10k 10 "F R3 1.4 MΩ, 1% 4 h X25 ሐ 170 pF n LM1837 OUTPUT Č OUTPUT SELECT Θ ¥25 170 c m 18 ¥2 0 h INPUT Select RFI m 10 13 14 16 10 µF 15 1.4 MΩ 17 10k LDGIC FORWARD≤0.5V REVERSE≥2.2V Ъ 10k 54.9k 0.0022 µ 2% **3**820k m TL/H/7902-10 **FIGURE 2. General Test Circuit** 80 CIRCUIT OF FIGURE 2 INPUT FROM LM1837 O PINS 2 OR 17 12.5k 1% 70 1000 pF 0.47 μF 2% 10.5k ο GAIN (dB) 60 1% 0 HP334A DISTORTION ANALYZER/ VOLTMETER 50 TL/H/7902-12 40 FIGURE 4. Simple 32 Hz-12740 Hz Filter and Meter 30 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) TL/H/7902-11 **FIGURE 3. Frequency Response of** Test Circuit

LM1837

Application Hints (Continued)

DISTORTION MEASUREMENT METHOD

In order to clearly interpret and compare specifications and measurements for low noise preamplifiers, it is necessary to understand several basic concepts of noise. An obvious example is the measurement of total harmonic distortion at very low input signal levels. Distortion analyzers provide outputs which allow viewing of the distortion products on an oscilloscope. The oscilloscope often reveals that the "distortion" being measured contains 1) distortion, 2) noise, and 3) 50 or 60 cycle AC line hum.

Line hum can be detected by using the "line sync" on the oscilloscope (horizontal sync selector). The triggering of a constant waveform indicates that AC line pick-up is present. This is usually the result of electro-magnetic coupling into the preamplifiers input or improper test equipment grounding, which simply must be eliminated before making further measurements!

Input coupling problems can usually be corrected by any one of the following solutions: 1) shielding the source of the magnetic field (using mu metal or steel), 2) magnetically shielding the preamplifier, 3) physically moving the preamplifier far enough away from the magnetic field, or 4) using a high pass filter ($f_o = 200 \text{ Hz}-1 \text{ kHz}$) at the output of the preamplifier to prevent any line signal from entering the distortion analyzer. Ground loop problems can be solved by rearranging ground connections of the circuit and test equipment.

Separating noise from distortion products is necessary when it is desired to find the actual distortion and not the signal-to-noise ratio of an amplifier. The distortion produced by the LM1837 is predominantly a second harmonic. It is for this reason that the third and higher order harmonics can be filtered without resulting in any appreciable error in the measurement. The filter also reduces the amount of noise in the measured data. Another more tedious technique for measuring THD is to use a wave analyzer. Each harmonic is measured and then summed in an rms calculation. A typical curve is plotted for distortion vs frequency using this method. A typical curve is also included using a 20 Hz to 20 kHz 4th order filter.

To specify the distortion of the LM1837 accurately and also not require unusual or tedious measurements the following method is used. The output level is set to 1 Vrms at 1 kHz (approximately 5 mV at the input). The output is filtered with the circuit of *Figure 4* to limit the bandwidth of the noise and measured with a standard distortion analyzer. The analyzer has a filter that is switched in to remove line hum and ground loop pick-up as well as unrelated low frequency noise. The resulting measurement is fast and accurate.

SIGNAL-TO-NOISE RATIO

In the measurement of the signal-to-noise ratio, misinterpretations of the numbers actually measured are common. One amplifier may sound much quieter than another, but due to improper testing techniques, they appear equal in measurements. This is often the case when comparing integrated circuit to discrete preamplifier designs. Discrete transistor preamps often "run out of gain" at high frequencies and therefore have small bandwidths to noise as indicated in *Figure 5*.




FIGURE 5


Integrated circuits have additional open loop gain allowing additional feedback loop gain in order to lower harmonic distortion and improve frequency response. It is this additional bandwidth that can lead to erroneous signal-to-noise measurements if not considered during the measurement process. In the typical example above, the difference in bandwidth (200 kHz to 2 MHz) can result in a 10 dB theoretical difference in the signal-to-noise ratio (white noise is proportional to the square root of the bandwidth in a system).

In comparing audio amplifiers it is necessary to measure the magnitude of noise in the audible bandwidth by using a "weighting" filter.¹ A "weighting" filter alters the frequency response in order to compensate for the average human ear's sensitivity to certain undesirable frequency spectra. The weighting filters at the same time provide the bandwidth limiting as discussed in the previous paragraph.

The 32 Hz to 12740 Hz filter shown in *Figure 4* is a simple two pole, one zero filter, approximately equivalent to a "brick wall" filter of 20 Hz to 20 kHz. This approximation is absolutely valid if the noise has a flat energy spectrum over the frequencies involved. In other words a measurement of a noise source with constant spectral density through either of the two filters would result in the same reading. The output frequency response of the two filters is shown in *Figure 6*.

_M1837

Application Hints (Continued)



TL/H/7902-15

FIGURE 6

Typical signal-to-noise figures are listed for several weighting filters which are commonly used in the measurement of noise. The shape of all weighting filters is similar with the peak of the curve usually occurring in the 3 kHz-7 kHz region as shown in *Figure 7*.




FIGURE 7

In addition to noise filtering, differing meter types give different noise readings. Meter responses include: 1) rms reading, 2) average responding, 3) peak reading, and 4) quasi peak reading. Although theoretical noise analysis is derived using true rms (root mean square) based calculations, most actual measurement is taken with ARM (Average Responding Meter) test equipment.

Unless otherwise noted an average responding meter is used for all AC measurements in this data sheet.

BASIC CIRCUIT APPROACH

The LM1837 IC incorporates a two stage broadband design which minimizes noise, attains overall DC stability and prevents audible transients during turn-on.

The first stage consists of four direct coupled preamplifiers with internal gain of 25V/V (28 dB). Direct coupling to the tape head reduces input source impedance and external component cost by removing the input coupling capacitor. A typical input coupling capacitor of 1 µF has a reactance of 1.5 k Ω at 100 Hz. The resulting noise due to the amplifier's input noise current can dominate the noise voltage at the output of the playback system. The inputs of the amplifiers are biased from a common reference voltage that is temperature compensated to produce a quiescent DC voltage of 2.5V at the output of the first stage. The input stage bias current that flows through the tape head is kept below 2 µA in order to prevent any erasure of tape moving past the head. An added advantage of DC biasing is the prevention of large current transients during the charging of coupling capacitors at turn-on and turn-off. The outputs of the forward and reverse preamplifier are fed to the common output op amp through a logic controlled switch.

The second stage provides additional gain and proper equalization while preventing audible turn-on transients or "pops". The output (pin 2) is kept low until C2 charges through R1. When the voltage on C2 gets close to the DC voltage on pin 5, the output rises exponentially to its final DC value. The result is a transient-free turn-on characteristic.

Internal diodes are provided to facilitate electronic diode switching, popular in automotive applications.

The General Test Circuit illustrates the topography of the system. The components determining the overall frequency response are external due to the extreme sensitivity when matching a DIN equalization curve.

MUTE CIRCUIT AND LOGIC

The LM1837 can be muted with the addition of two resistors and a grounding switch, as shown in *Figure 1*. When the circuit is not muted the additional resistors have no effect on the AC performance. They *do* have an effect on the DC Q point however.

The difference in the DC output voltages of the input amplifiers is applied across the mute resistors (R7) and the positive input resistors (R1). This results in an additional offset at the input of the output amplifiers. To keep this offset to a minimum R7 should be as large as possible to achieve effective muting. Unmute voltage is the peak signal the preamplifier can swing without turning on the output amplifier under mute conditions:

$$\frac{\text{Jnmute}}{\text{voltage}} = V_{\text{PIN 5, 14}} \left[\frac{\text{R5}//\text{R3}}{\text{R2} + \text{R5}//\text{R3}} - \frac{\text{R7}}{\text{R1} + \text{R7}} \right]$$

Application Hints (Continued)

For example: The circuit in Figure 1 has 2.5V DC at pins 5 and 14, so:

Unmute voltage =

$$2.5V \left[\frac{1.2M//1.5M}{10k + 1.2M//1.5M} - \frac{270k}{10k + 270K} \right] = 52.3 \text{ mV}$$

It may be necessary to slow the transition of the logic pin if the mute circuit is not used. The forward and reverse preamplifier output DC voltages can differ by ±100 mV. This rapid DC charge is gained up by the output amplifier and appears as a pop. The circuit of Figure 8 will slow the DC transition.




FIGURE 8. Circuit to Slow Logic

DESIGN EQUATIONS

The overall gain of the circuit is given by:

$$A_{v} = 25 \left[\frac{-R4R3}{R2(R3 + R4)} \right] \frac{\left(s + \frac{1}{R4C1}\right)}{\left(s + \frac{1}{(R3 + R4)C1}\right)}$$
(1)

Standard cassette tapes require equalization of 3180 µs (50 Hz) and 120 μ s (1.3 kHz). These time constants result in an AC gain at 1 kHz given by:

$$A_{v} (1 \text{ kHz}) = 25 \left(\frac{-\text{R4R3}}{\text{R2(R3 + R4)}} \right) 1.663$$

$$\begin{cases} 3180 \ \mu \text{s or } 50 \ \text{Hz} \\ and \\ 120 \ \mu \text{s or } 1326 \ \text{Hz} \end{cases}$$
(2)

Using the pole and zero locations of the transfer function, the two other equations needed to solve for the component values are:

$$R4 = \frac{1}{2\pi C1(1326 \text{ Hz})}$$
(3)

$$R3 = \frac{1}{2\pi C1(50 \text{ Hz})} - \frac{1}{2\pi C1(1326 \text{ Hz})} = \frac{1}{2\pi C1(51.96)} (4)$$

We can now solve for C1 as a function of R2, or: - -

$$A_{v}(1 \text{ kHz}) = -25 \left\{ \frac{\left| \frac{1}{2\pi C1(1326)} \right| \left| \frac{1}{2\pi C1(51.96)} \right|}{\left[R^{2} \frac{1}{2\pi C1(50)} \right]} \right\} (1.663)$$
(5)

$$C1 = \frac{-4.80 \times 10^{-3}}{R2 \left[A_{v} \left(1 \text{ kHz}\right)\right]}$$
(6)

M1837

When chromium dioxide is used, the defined time constants are 3180 µs and 70 µs. This changes equation (3) to:

$$R4 = \frac{1}{2\pi C1(2274 \text{ Hz})}$$
(7)

The value of R3 is normally not changed. This results in an error of less than 0.2 dB in the low frequency response.

The output voltage of the LM1837 is set by the input amplifier DC voltage at pin 5 or 14, and by R3 and R5.

Nominal V_{OUT} (pin 2 or 17) =
$$2.5 \left(1 + \frac{R3}{R5} \right)$$
 (8)

Pins 1 and 18 are biased 0.7V less than VOUT(pin 2 or 17). When these diodes are used the output (pin 2 or 17) should be biased at one half the minimum operating supply voltage. Equation (8) can be rewritten to solve for R5.

$$R5 = \frac{2.5 R3}{V_{\rm O} - 2.5}$$
(9)

The output voltage of the LM1837 will vary from that given in equation (8) due to variations in the input amplifier DC voltage as well as the output amplifier input bias current, input offset current and input offset voltage. The following equation gives the worst-case variation in the output voltage in either forward or reverse state.

$$\Delta V_{OUT} = \pm \left[\Delta V_{PIN3} \left(1 + \frac{R3}{R5} \right) + \frac{R3}{R2} \left(\Delta I_{BIAS} \left(R1 - R2 \right) + \frac{l_{OS}}{2} \left(R1 + R2 \right) + V_{OS} \right) \right]^{(10)}$$

Using the worst-case values in the electrical characteristics reduces this to

$$\Delta V_{OUT} = \pm \left[0.4 \left(1 + \frac{R3}{R5} \right) + \frac{R3}{R2} \left(200 \text{ nA } (R1 - R2) + 50 \text{ nA } (R1 + R2) + 5 \text{ mV} \right) \right]$$
(11)

Equation (10) does not incorporate the effect of mute resistors on the output voltage. The presence of mute resistors causes an additional offset

$$\Delta V_{OUT}(mute) = \pm \frac{\Delta V(pins 5-14)}{2(R1 + R7)} \times R1$$
(12)

For the circuit in Figure 1 worst-case:

$$\Delta V_{OUT}(mute) = \frac{400 \text{ mV}}{2(20k + 270k)} \times 1.5M = 1V$$

This means that the output pins 2 and 17 would differ by 1V. The trade off here is the amount of unmute voltage versus the DC accuracy of pins 2 and 17.

R3

Application Hints (Continued)

The turn-on delay is set by R1 and C2; delay can be approximated by:

Delay time t = R1C2 Ln
$$\left(\frac{2.5}{V_{ODC}}\right) \left(\frac{R3}{R2}\right)$$
 (13)

EXAMPLE

If we desire a tape preamp with 100 mV output signal from a tape head with a nominal output of 0.5 mV at 1 kHz for standard ferric cassette tape, the external components are determined as follows. The value of R2 is arbitrarily set to 10 k Ω .

$$R1 = R2 = 10k$$

This minimizes errors due to the output amplifier bias currents.

$$C1 = \frac{-4.80 \times 10^{-3}}{10 \text{ k}\Omega \left[\frac{-100 \text{ mV}}{0.5 \text{ mV}}\right]} = 2400 \text{ pF} \rightarrow 0.0022 \text{ }\mu\text{F}$$

Use 0.0022 µF and determine:

R4 =
$$\frac{1}{2\pi$$
C1(1326)} = 54.6 kΩ → 54.9 kΩ 1%
R3 = $\frac{1}{2\pi$ C1(51.96)} = 1.39 MΩ → 1.4 MΩ 1%

To bias the output amplifier output voltage at 6V (half supply):

$$R5 = \frac{2.5(1.4 M\Omega)}{6 - 2.5} = 1 M\Omega$$

The maximum variation in the output is found using equation (11):

$$\Delta V_{OUT} = \pm 1.9V$$


The low frequency response and turn-on delay determine the value of C2. For R1 = 10k and C2 = 10 μ F the low frequency 3 dB point is 1.6 Hz and the turn-on delay is 0.4 seconds, from equation (12).

The complete circuit is shown in *Figure 2*. A circuit with 5% components and biased for a minimum supply of 10V is shown in *Figure 1*. If additional gain is needed R1 and R2 can be reduced without changing the frequency response of the circuit.

DIODE SWITCHING

The LM1837 has a diode in series with each output for source switching applications. The outputs of several functional blocks can be diode OR-connected as shown in *Figure 9*.

By removing the power supply from the FM demodulator, its output diode will be cut off by the LM1837 output DC voltage. R6 is used to bias ON the diode of the LM1837 when power is applied to it. When the output is taken from pin 1 or pin 18, the THD will be higher because of the current modulation in the diode.



CROSSTALK AND CHANNEL SEPARATION

When two signal sources share a common reference point which is separated from ground by a resistance, there will always be some amount of interchannel crosstalk (the reciprocal of channel separation) induced. The coupling method of *Figure 1* is examined to determine whether the induced crosstalk is acceptably low.

Figure 10 is the equivalent AC circuit for the connection scheme of *Figure 1*. R_B is the Thevenin resistance of the common bias point, R_{IN} is the preamplifier input resistance, Z_S is the impedance of the playback head, and V_{S7}, V_{S8}, V_{S11}, and V_{S12} are the open-circuit output voltages of the sources. If we set V_{S8}, V_{S11}, and V_{S12} equal to zero, we can define crosstalk for this circuit as V12/V7, where V7 and V12 are the AC signal voltages appearing at the two preamplifier inputs, assuming R_B < R_{IN}/3.

The crosstalk can be shown to be:


$$\frac{V12}{V7} = \frac{R_B}{R_B + Z_S + R_{IN}/3}$$

Since Z_S is dependent on the measurement frequency and the particular head used, we choose the worst-case condition and set $Z_S=0$. The minimum value of R_{IN} is 150 kΩ, and $\mathsf{R}_B\cong$ 100Ω. This yields a crosstalk figure of:

$$\frac{V12}{V7} = \frac{100}{50100} = -54 \text{ dB}$$

This is 14 dB better than the minimum guaranteed channel separation, so the connection method of *Figure 1* will provide acceptable crosstalk levels.

Reference 1: CCIR/ARM: A *Practical Noise Measurement Method;* by Ray Dolby, David Robinson and Kenneth Gundry, AES Preprint No. 1353 (F-3).



National Semiconductor

LM1875 20 Watt Power Audio Amplifier

General Description

The LM1875 is a monolithic power amplifier offering very low distortion and high quality performance for consumer audio applications.

The LM1875 delivers 20 watts into a 4 Ω or 8 Ω load on \pm 25V supplies. Using an 8 Ω load and \pm 30V supplies, over 30 watts of power may be delivered. The amplifier is designed to operate with a minimum of external components. Device overload protection consists of both internal current limit and thermal shutdown.


The LM1875 design takes advantage of advanced circuit techniques and processing to achieve extremely low distortion levels even at high output power levels. Other outstanding features include high gain, fast slew rate and a wide power bandwidth, large output voltage swing, high current capability, and a very wide supply range. The amplifier is internally compensated and stable for gains of 10 or greater.

Features

- Up to 30 watts output power
- Avo typically 90 dB
- Low distortion: 0.015%, 1 kHz, 20 W
- Wide power bandwidth: 70 kHz
- Protection for AC and DC short circuits to ground
- Thermal protection with parole circuit
- High current capability: 4A
- Wide supply range 16V-60V
- Internal output protection diodes
- 94 dB ripple rejection
- Plastic power package TO-220

Applications

- High performance audio systems
- Bridge amplifiers
- Stereo phonographs
- Servo amplifiers
- Instrument systems



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 60V Storage Temperature-65°C to +150°CJunction Temperature150°CLead Temperature (Soldering, 10 seconds)260°C

Input Voltage

-VEE to VCC

Electrical Characteristics


 V_{CC} = +25V, $-V_{EE}$ = -25V, $T_{AMBIENT}$ = 25°C, R_L = 8 Ω , A_V = 20 (26 dB), f_0 = 1 kHz, unless otherwise specified.

Parameter	Conditions	Typical	Tested Limits	Units
Supply Current	P _{OUT} =0W	70	100	mA
Output Power (Note 1)	THD=1%	25		w
THD (Note 1)	$\begin{array}{l} {P_{OUT}}{=}20W,{f_0}{=}1kHz\\ {P_{OUT}}{=}20W,{f_0}{=}20kHz\\ {P_{OUT}}{=}20W,{R_L}{=}4\Omega,{f_0}{=}1kHz\\ {P_{OUT}}{=}20W,{R_L}{=}4\Omega,{f_0}{=}20kHz \end{array}$	0.015 0.05 0.022 0.07	0.4	% % %
Offset Voltage		±1	±15	mV
Input Bias Current		±0.2	±2	μA
Input Offset Current		0	±0.5	μΑ
Gain-Bandwidth Product	f _o =20 kHz	5.5		MHz
Open Loop Gain	DC	90		dB
PSRR	V _{CC} , 1 kHz, 1 Vrms V _{EE} , 1 kHz, 1 Vrms	95 83	52 52	dB dB
Max Slew Rate	20W, 8Ω, 70 kHz BW	8		V/µs
Current Limit	$V_{OUT} = V_{SUPPLY} - 10V$	4	3	A
Equivalent Input Noise Voltage	$R_{S} = 600 \Omega$, CCIR	3		μVrms

Note 1: Assumes the use of a heat sink having a thermal resistance of 1°C/W and no insulator with an ambient temperature of 25°C. Because the output limiting circuitry has a negative temperature coefficient, the maximum output power delivered to a 4Ω load may be slightly reduced when the tab temperature exceeds 55°C.

Typical Applications (Continued)

Typical Single Supply Operation





1

TL/H/5030-3

LM1875







TL/H/5030-5

9281 MJ

Application Hints

STABILITY

The LM1875 is designed to be stable when operated at a closed-loop gain of 10 or greater, but, as with any other high-current amplifier, the LM1875 can be made to oscillate under certain conditions. These usually involve printed circuit board layout or output/input coupling.

Proper layout of the printed circuit board is very important. While the LM1875 will be stable when installed in a board similar to the ones shown in this data sheet, it is sometimes necessary to modify the layout somewhat to suit the physical requirements of a particular application. When designing a different layout, it is important to return the load ground, the output compensation ground, and the low level (feedback and input) grounds to the circuit board ground point through separate paths. Otherwise, large currents flowing along a ground conductor will generate voltages on the conductor which can effectively act as signals at the input, resulting in high frequency oscillation or excessive distortion. It is advisable to keep the output compensation components and the 0.1 µF supply decoupling capacitors as close as possible to the LM1875 to reduce the effects of PCB trace resistance and inductance. For the same reason, the ground return paths for these components should be as short as possible.

Occasionally, current in the output leads (which function as antennas) can be coupled through the air to the amplifier input, resulting in high-frequency oscillation. This normally happens when the source impedance is high or the input leads are long. The problem can be eliminated by placing a small capacitor (on the order of 50 pF to 500 pF) across the circuit input.

Most power amplifiers do not drive highly capacitive loads well, and the LM1875 is no exception. If the output of the LM1875 is connected directly to a capacitor with no series resistance, the square wave response will exhibit ringing if the capacitance is greater than about 0.1 μ F. The amplifier can typically drive load capacitances up to 2 μ F or so without oscillating, but this is not recommended. If highly capacitive loads are expected, a resistor (at least 1 Ω) should be placed in series with the output of the LM1875. A method commonly employed to protect amplifiers from low impedances at high frequencies is to couple to the load through a 10 Ω resistor in parallel with a 5 μ H inductor.

DISTORTION

The preceding suggestions regarding circuit board grounding techniques will also help to prevent excessive distortion levels in audio applications. For low THD, it is also necessary to keep the power supply traces and wires separated from the traces and wires connected to the inputs of the LM1875. This prevents the power supply currents, which are large and nonlinear, from inductively coupling to the LM1875 inputs. Power supply wires should be twisted together and separated from the circuit board. Where these wires are soldered to the board, they should be perpendicular to the plane of the board at least to a distance of a couple of inches. With a proper physical layout, THD levels at 20 kHz with 10W output to an 8 Ω load should be less than 0.05%, and less than 0.02% at 1 kHz.

CURRENT LIMIT AND SAFE OPERATING AREA (SOA) PROTECTION

A power amplifier's output transistors can be damaged by excessive applied voltage, current flow, or power dissipation. The voltage applied to the amplifier is limited by the design of the external power supply, while the maximum current passed by the output devices is usually limited by internal circuitry to some fixed value. Short-term power dissipation is usually not limited in monolithic audio power amplifiers, and this can be a problem when driving reactive loads, which may draw large currents while high voltages appear on the output transistors. The LM1875 not only limits current to around 4A, but also reduces the value of the limit current when an output transistor has a high voltage across it.

When driving nonlinear reactive loads such as motors or loudspeakers with built-in protection relays, there is a possibility that an amplifier output will be connected to a load whose terminal voltage may attempt to swing beyond the power supply voltages applied to the amplifier. This can cause degradation of the output transistors or catastrophic failure of the whole circuit. The standard protection for this type of failure mechanism is a pair of diodes connected between the output of the amplifier and the supply rails. These are part of the internal circuitry of the LM1875, and needn't be added externally when standard reactive loads are driven.

THERMAL PROTECTION

The LM1875 has a sophisticated thermal protection scheme to prevent long-term thermal stress to the device. When the temperature on the die reaches 170°C, the LM1875 shuts down. It starts operating again when the die temperature drops to about 145°C, but if the temperature again begins to rise, shutdown will occur at only 150°C. Therefore, the device is allowed to heat up to a relatively high temperature if the fault condition is temporary, but a sustained fault will limit the maximum die temperature to a lower value. This greatly reduces the stresses imposed on the IC by thermal cycling, which in turn improves its reliability under sustained fault conditions.

Since the die temperature is directly dependent upon the heat sink, the heat sink should be chosen for thermal resistance low enough that thermal shutdown will not be reached during normal operation. Using the best heat sink possible within the cost and space constraints of the system will improve the long-term reliability of any power semiconductor device.

POWER DISSIPATION AND HEAT SINKING

The LM1875 must always be operated with a heat sink, even when it is not required to drive a load. The maximum idling current of the device is 100 mA, so that on a 60V power supply an unloaded LM1875 must dissipate 6W of power. The 54°C/W junction-to-ambient thermal resistance of a TO-220 package would cause the die temperature to rise 324°C above ambient, so the thermal protection circuitry will shut the amplifier down if operation without a heat sink is attempted.

Application Hints (Continued)

In order to determine the appropriate heat sink for a given application, the power dissipation of the LM1875 in that application must be known. When the load is resistive, the maximum average power that the IC will be required to dissipate is approximately:

$$P_{D(MAX)} \approx \frac{V_S^2}{2\pi^2 R_L} + P_Q$$

where V_S is the total power supply voltage across the LM1875, R_L is the load resistance, and P_Q is the quiescent power dissipation of the amplifier. The above equation is only an approximation which assumes an "ideal" class B output stage and constant power dissipation in all other parts of the circuit. The curves of "Power Dissipation vs Power Output" give a better representation of the behavior of the LM1875 with various power supply voltages and resistive loads. As an example, if the LM1875 is operated on a 50V power supply with a resistive load of 8 Ω , it can develop up to 19W of internal power dissipation. If the die temperature is to remain below 150°C for ambient temperatures up to 70°C, the total junction-to-ambient thermal resistance must be less than

Component Layouts

Using $\theta_{\rm JC} = 2^{\circ}$ C/W, the sum of the case-to-heat-sink interface thermal resistance and the heat-sink-to-ambient thermal resistance must be less than 2.2°C/W. The case-to-heat-sink thermal resistance of the TO-220 package varies with the mounting method used. A metal-to-metal interface will be about 1°C/W if lubricated, and about 1.2°C/W if dry.


If a mica insulator is used, the thermal resistance will be about 1.6°C/W lubricated and 3.4°C/W dry. For this example, we assume a lubricated mica insulator between the LM1875 and the heat sink. The heat sink thermal resistance must then be less than

 $4.2^{\circ}C/W - 2^{\circ}C/W - 1.6^{\circ}C/W = 0.6^{\circ}C/W.$

This is a rather large heat sink and may not be practical in some applications. If a smaller heat sink is required for reasons of size or cost, there are two alternatives. The maximum ambient operating temperature can be reduced to $50^{\circ}C$ (122°F), resulting in a 1.6°C/W heat sink, or the heat sink can be isolated from the chassis so the mica washer is not needed. This will change the required heat sink to a 1.2°C/W unit if the case-to-heat-sink interface is lubricated.

Note: When using a single supply, maximum transfer of heat away from the LM1875 can be achieved by mounting the device directly to the heat sink (tab is at ground potential); this avoids the use of a mica or other type insulator.

The thermal requirements can become more difficult when an amplifier is driving a reactive load. For a given magnitude of load impedance, a higher degree of reactance will cause a higher level of power dissipation within the amplifier. As a general rule, the power dissipation of an amplifier driving a 60° reactive load (usually considered to be a worst-case loudspeaker load) will be roughly that of the same amplifier driving the resistive part of that load. For example, a loudspeaker may at some frequency have an impedance with a magnitude of 8 Ω and a phase angle of 60°. The real part of this load will then be 4Ω , and the amplifier power dissipation will roughly follow the curve of power dissipation with a 4Ω load.



National Semiconductor

LM1877 Dual Power Audio Amplifier

General Description


The LM1877 is a monolithic dual power amplifier designed to deliver 2W/channel continuous into 8Ω loads. The LM1877 is designed to operate with a low number of external components, and still provide flexibility for use in stereo phonographs, tape recorders and AM-FM stereo receivers, etc. Each power amplifier is biased from a common internal regulator to provide high power supply rejection, and output Q point centering. The LM1877 is internally compensated for all gains greater than 10.

Features

LM1877

- 2W/channel
- -65 dB ripple rejection, output referred
- -65 dB channel separation, output referred


Connection Diagram



- Very low cross-over distortion
- Low audio band noise
- AC short circuit protected
- Internal thermal shutdown


Applications

- Multi-channel audio systems
- Stereo phonographs
- Tape recorders and players
- AM-FM radio receivers
- Servo amplifiers
- Intercom systems
- Automotive products



Order Number LM1877N-9 See NS Package Number N14A

Equivalent Schematic Diagram



Absolute Maximum Ratings

If Military/Aerospace specified devices are required,					
please contact the National Semiconductor Sales					
Office/Distributors for availability and specifications.					
Supply Voltage 26V					
Input Voltage	±0.7V				

Operating Temperature 0°C to +70°C -65°C to +150°C Storage Temperature Junction Temperature Lead Temperature (Soldering, 10 sec.)

LM1877

150°C


260°C

Electrical Characteristics

 V_S = 20V, T_A = 25°C, (See Note 1) R_L = 8 Ω , A_V = 50 (34 dB) unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Total Supply Current	$P_0 = 0W$		25	50	mA
Output Power LM1877	$THD = 10\%$ $V_{S} = 20V, R_{L} = 8\Omega$	2.0			W/Ch
Total Harmonic Distortion LM1877	f = 1 kHz, V _S = 14V				
	P _O = 50 mW/Channel		0.075		%
	P _O = 500 mW/Channel		0.045		%
	P _O = 1 W/Channel		0.055		%
Output Swing	$R_{L} = 8\Omega$		V _S -6		Vp-р
Channel Separation	$C_F = 50 \ \mu$ F, $C_{IN} = 0.1 \ \mu$ F, f = 1 kHz, Output Referred				
	$V_{S} = 20V, V_{O} = 4$ Vrms	-50	-70		dB
	$V_{\rm S} = 7V, V_{\rm O} = 0.5 \rm Vrms$		-60		dB
PSRR Power Supply Rejection Ratio	$C_F = 50 \ \mu$ F, $C_{IN} = 0.1 \ \mu$ F, f = 120 Hz, Output Referred				
	V _S = 20V, V _{RIPPLE} = 1 Vrms	-50	-65		dB
	V _S = 7V, V _{RIPPLE} = 0.5 Vrms		-40		dB
Noise	Equivalent Input Noise				
	$R_{S} = 0, C_{IN} = 0.1 \ \mu F,$ BW = 20 Hz-20 kHz, Output Noise Wideband		2.5		μ٧
	$R_{S} = 0, C_{N} = 0.1 \ \mu$ F, A _V 200		0.80		mV
Open Loop Gain	$R_{S} = 0$, f = 100 kHz, $R_{L} = 8\Omega$		70		dB
Input Offset Voltage			15		mV
Input Bias Current			50		nA
Input Impedance	Open Loop		4		MΩ
DC Output Level	V _S = 20V	9	10	11	v
Slew Rate			2.0		٧/μ
Power Bandwidth			65		kHz
Current Limit			1.0		A

Note 1: For operation at ambient temperature greater than 25°C, the LM1877 must be derated based on a maximum 150°C junction temperature using a thermal resistance which depends upon device mounting techniques.



FREQUENCY (Hz)


SUPPLY VOLTAGE (V)

TL/H/7913-3

LM1877


Typical Performance Characteristics

POWER DUTPUT (W/CHANNEL)





L

LM1877



Non-Inverting Amplifier Using Split Supply





TL/H/7913-8

National Semiconductor



M189

LM1894 Dynamic Noise Reduction System DNR®

General Description

The LM1894 is a stereo noise reduction circuit for use with audio playback systems. The DNR system is non-complementary, meaning it does not require encoded source material. The system is compatible with virtually all prerecorded tapes and FM broadcasts. Psychoacoustic masking, and an adaptive bandwidth scheme allow the DNR to achieve 10 dB of noise reduction. DNR can save circuit board space and cost because of the few additional components required.


Features

- Non-complementary noise reduction, "single ended"
- Low cost external components, no critical matching

- Compatible with all prerecorded tapes and FM
- 10 dB effective tape noise reduction CCIR/ARM weighted
- Wide supply range, 4.5V to 18V
- 1 Vrms input overload

Applications

- Automotive radio/tape players
- Compact portable tape players
- Quality HI-FI tape systems
- VCR playback noise reduction
- Video disc playback noise reduction



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	20V
Input Voltage Range, V _{pk}	V _S /2
Operating Temperature (Note 1)	0°C to +70°C
Storage Temperature	-65°C to +150°C

Soldering Information Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN 450 "Surface Mounting	Motheda and Their Effect

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

 $V_S = 8V$, $T_A = 25^{\circ}$ C, $V_{IN} = 300$ mV at 1 kHz, circuit shown in *Figure 1* unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
Operating Supply Range		4.5	8	18	v
Supply Current	$V_{S} = 8V$		17	30	mA
MAIN SIGNAL PATH					
Voltage Gain	DC Ground Pin 9, Note 2	-0.9	-1	-1.1	V/V
DC Output Voltage		3.7	4.0	4.3	V
Channel Balance	DC Ground Pin 9	-1.0	4	1.0	dB
Minimum Balance	AC Ground Pin 9 with 0.1 μ F Capacitor, Note 2	675	965	1400	Hz
Maximum Bandwidth	DC Ground Pin 9, Note 2	27	34	46	kHz
Effective Noise Reduction	CCIR/ARM Weighted, Note 3		-10	-14	dB
Total Harmonic Distortion	DC Ground Pin 9		0.05	0.1	%
Input Headroom	Maximum V _{IN} for 3% THD AC Ground Pin 9		1.0		Vrms
Output Headroom	Maximum V _{OUT} for 3% THD DC Ground Pin 9		V _S — 1.5		Vp-p
Signal to Noise	BW = 20 Hz-20 kHz, re 300 mV AC Ground Pin 9 DC Ground Pin 9 CCIR/ARM Weighted re 300 mV		79 77		dB dB
	Note 4 AC Ground Pin 9 DC Ground Pin 9 CCIR Peak, re 300 mV, Note 5 AC Ground Pin 9 DC Ground Pin 9	82 70	88 76 77 64		dB dB dB dB
Input Impedance	Pin 2 and Pin 13	14	20	26	kΩ
Channel Separation	DC Ground Pin 9	-50	70		dB
Power Supply Rejection	$\begin{array}{l} \text{C14} = 100 \; \mu\text{F}, \\ \text{V}_{\text{RIPPLE}} = 500 \; \text{mVrms}, \\ \text{f} = 1 \; \text{kHz} \end{array}$	-40	-56		dB
Output DC Shift	Reference DVM to Pin 14 and Measuree Output DC Shift from Minimum to Maximum Band- width, Note 6.		4.0	20	mV

Ele	ctrical	Charac	cteristi	cs		

 $V_S = 8V$, $T_A = 25^{\circ}$ C, $V_{IN} = 300$ mV at 1 kHz, circuit shown in *Figure 1* unless otherwise specified (Continued)

Parameter	Conditions	Min	Тур	Max	Units
CONTROL SIGNAL PATH					
Summing Amplifier Voltage Gain	Both Channels Driven	0.9	1	1.1	V/V
Gain Amplifier Input Impedance Voltage Gain	Pin 6 Pin 6 to Pin 8	24 21.5	30 24	39 26.5	kΩ V/V
Peak Detector Input Impedance	Pin 9	560	700	840	Ω
Voltage Gain	Pin 9 to Pin 10	30	33	36	V/V
Attack Time	Measured to 90% of Final Value with 10 kHz Tone Burst	300	500	700	μs
Decay Time	Measured to 90% of Final Value with 10 kHz Tone Burst	45	60	75	ms
DC Voltage Range	Minimum Bandwidth to Maximum Bandwidth	1.1		3.8	v

Note 1: For operation in ambient temperature above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 1) 80°C/W junction to ambient for the dual-in-line package, and 2) 105°C/W junction to ambient for the small outline package.


Note 2: To force the DNR system into maximum bandwidth, DC ground the input to the peak detector, pin 9. A negative temperature coefficient of -0.5%/°C on the bandwidth, reduces the maximum bandwidth at increased ambient temperature or higher package dissipation. AC ground pin 9 or pin 6 to select minimum bandwidth. To change minimum and maximum bandwidth, see Application Hints.

Note 3: The maximum noise reduction CCIR/ARM weighted is about 14 dB. This is accomplished by changing the bandwidth from maximum to minimum. In actual operation, minimum bandwidth is not selected, a nominal minimum bandwidth of about 2 kHz gives -10 dB of noise reduction. See Application Hints.


Note 4: The CCIR/ARM weighted noise is measured with a 40 dB gain amplifier between the DNR system and the CCIR weighting filter; it is then input referred. Note 5: Measured using the Rhode-Schwartz psophometer.

Note 6: Pin 10 is DC forced half way between the maximum bandwidth DC level and minimum bandwidth DC level. An AC 1 kHz signal is then applied to pin 10. Its peak-to-peak amplitude is V_{DC} (max BW) - V_{DC} (min BW).

Typical Performance Characteristics



LM1894



1-168

-M1894

External Component Guide (Figure 1)

(containada)		
Component L8, CL	Value 4.7 mH, 0.015 μF	Purpose Forms 19 kHz filter for FM pi- lot. L8 is Toko coil CAN- 1A185HM* (Note 1).
C9	0.047 μF	Works with input resistance of pin 9 to form part of control path frequency weighting. $f_9 = \frac{1}{2\pi C9 R_{PIN 9}} = 4.8 \text{ kHz}$
C10	1 μF	Set attack and decay time of peak detector.
R1, R2	1 kΩ	Sensitivity resistors set the noise threshold. Reducing attentuation causes larger signals to be peak detected and larger bandwidth in main signal path. Total value of R1 + R2 should equal 1 k Ω .
R8	100Ω	Forms RC roll-off with C8. This is only required in FM applications.

 Toko America Inc., 1250 Feehanville Drive, Mt. Prospect IL 60056
 Note 1: When FM applications are not required, pin 8 and pin 9 hook-up as follows:



TL/H/7918-6

Circuit Operation

The LM1894 has two signal paths, a main signal path and a bandwidth control path. The main path is an audio low pass filter comprised of a gm block with a variable current, and an op amp configured as an integrator. As seen in *Figure 2*, DC feedback constrains the low frequency gain to $A_V = -1$. Above the cutoff frequency of the filter, the output decreases at -6 dB/oct due to the action of the 0.0033 μ F capacitor.

The purpose of the control paths is to generate a bandwidth control signal which replicates the ear's sensitivity to noise in the presence of a tone. A single control path is used for both channels to keep the stereo image from wandering. This is done by adding the right and left channels together in the summing amplifier of *Figure 2*. The R1, R2 resistor divider adjusts the incoming noise level to open slightly the bandwidth of the low pass filter. Control path gain is about 60 dB and is set by the gain amplifier and peak detector gain. This large gain is needed to ensure the low pass filter bandwidth can be opened by very low noise floors. The can be pacitors between the summing amplifier output and the

peak detector input determine the frequency weighting as shown in the typical performance curves. The 1 μ F capacitor at pin 10, in conjunction with internal resistors, sets the attack and decay times. The voltage is converted into a proportional current which is fed into the gm blocks. The bandwidth sensitivity to gm current is 33 Hz/ μ A. In FM stereo applications at 19 kHz pilot filter is inserted between pin 8 and pin 9 as shown in *Figure 1*.

Figure 3 is an interesting curve and deserves some discussion. Although the output of the DNR system is a linear function of input signal, the -3 dB bandwidth is not. This is due to the non-linear nature of the control path. The DNR system has a uniform frequency response, but looking at the -3 dB bandwidth on a steady state basis with a single frequency input can be misleading. It must be remembered that a single input frequency can only give a single -3 dB bandwidth and the roll-off from this point must be a smooth -6 dB/oct.

A more accurate evaluation of the frequency response can be seen in *Figure 4*. In this case the main signal path is frequency swept, while the control path has a constant frequency applied. It can be seen that different control path frequencies each give a distinctive gain roll-off.


Psychoacoustic Basics

The dynamic noise reduction system is a low pass filter that has a variable bandwidth of 1 kHz to 30 kHz, dependent on music spectrum. The DNR system operates on three principles of psychoacoustics.

1. White noise can mask pure tones. The total noise energy required to mask a pure tone must equal the energy of the tone itself. Within certain limits, the wider the band of masking noise about the tone, the lower the noise amplitude need be. As long as the total energy of the noise is equal to or greater than the energy of the tone, the tone will be inaudible. This principle may be turned around; when music is present, it is capable of masking noise in the same bandwidth.

2. The ear cannot detect distortion for less than 1 ms. On a transient basis, if distortion occurs in less than 1 ms, the ear acts as an integrator and is unable to detect it. Because of this, signals of sufficient energy to mask noise open bandwidth to 90% of the maximum value in less than 1 ms. Reducing the bandwidth to within 10% of its minimum value is done in about 60 ms: long enough to allow the ambience of the music to pass through, but not so long as to allow the noise floor to become audible.

3. Reducing the audio bandwidth reduces the audibility of noise. Audibility of noise is dependent on noise spectrum, or how the noise energy is distributed with frequency. Depending on the tape and the recorder equalization, tape noise spectrum may be slightly rolled off with frequency on a per octave basis. The ear sensitivity on the other hand greatly increases between 2 kHz and 10 kHz. Noise in this region is extremely audible. The DNR system low pass filters this noise. Low frequency music will not appreciably open the DNR bandwidth, thus 2 kHz to 20 kHz noise is not heard.



Application Hints

-M1894

The DNR system should always be placed before tone and volume controls as shown in Figure 1. This is because any adjustment of these controls would alter the noise floor seen by the DNR control path. The sensitivity resistors R1 and R2 may need to be switched with the input selector, depending on the noise floors of different sources, i.e., tape, FM, phono. To determine the value of R1 and R2 in a tape system for instance; apply tape noise (no program material) and adjust the ratio of R1 and R2 to open slightly the bandwidth of the main signal path. This can easily be done by viewing the capacitor voltage of pin 10 with an oscilloscope, or by using the circuit of Figure 5. This circuit gives an LED display of the voltage on the peak detector capacitor. Adjust the values of R1 and R2 (their sum is always 1 k Ω) to light the LEDs of pin 1 and pin 18. The LED bar graph does not indicate signal level, but rather instantaneous bandwidth of the two filters; it should not be used as a signal-level indicator. For greater flexibility in setting the bandwidth sensitivity, R1 and R2 could be replaced by a 1 k Ω potentiometer.


To change the minimum and maximum value of bandwidth, the integrating capacitors, C3 and C12, can be scaled up or down. Since the bandwidth is inversely proportional to the capacitance, changing this 0.0039 μF capacitor to 0.0033 μF will change the typical bandwidth from 965 Hz–34 kHz to 1.1 kHz–40 kHz. With C3 and C12 set at 0.0033 μF , the maximum bandwidth is typically 34 kHz. A double pole double throw switch can be used to completely bypass DNR.

The capacitor on pin 10 in conjunction with internal resistors sets the attack and decay times. The attack time can be altered by changing the size of C10. Decay times can be decreased by paralleling a resistor with C10, and increased by increasing the value of C10.

Application Hints (Continued)

When measuring the amount of noise reduction of the DNR system, the frequency response of the cassette should be flat to 10 kHz. The CCIR weighting network has substantial gain to 8 kHz and any additional roll-off in the cassette player will reduce the benefits of DNR noise reduction. A typical

signal-to-noise measurement circuit is shown in *Figure 6*. The DNR system should be switched from maximum bandwidth to nominal bandwidth with tape noise as a signal source. The reduction in measured noise is the signal-to-noise ratio improvement.



Application Hints (Continued)

FOR FURTHER READING

Tape Noise Levels

1. "A Wide Range Dynamic Noise Reduction System", Blackmer, '*dB' Magazine*, August-September 1972, Volume 6, #8.

2. "Dolby B-Type Noise Reduction System", Berkowitz and Gundry, *Sert Journal,* May-June 1974, Volume 8.

3. "Cassette vs Elcaset vs Open Reel", Toole, *Audioscene Canada,* April 1978.

4. "CCIR/ARM: A Practical Noise Measurement Method", Dolby, Robinson, Gundry, *JAES*, 1978.

Printed Circuit Layout


Noise Masking

1. "Masking and Discrimination", Bos and De Boer, *JAES*, Volume 39, #4, 1966.

 "The Masking of Pure Tones and Speech by White Noise", Hawkins and Stevens, *JAES*, Volume 22, #1, 1950.
 "Sound System Engineering", Davis Howard W. Sams and Co.

4. "High Quality Sound Reproduction", Moir, Chapman Hall, 1960.

5. "Speech and Hearing in Communication", Fletcher, Van Nostrand, 1953.



National Semiconductor

LM1895/LM2895 Audio Power Amplifier

General Description

The LM1895 is a 6V audio power amplifier designed to deliver 1W into 4 Ω . Utilizing a unique patented compensation scheme, the LM1895 is ideal for sensitive AM radio applications. This new circuit technique exhibits lower noise, lower distortion, and less AM radiation than conventional designs. The amplifier's supply range (3V-9V) is ideal for battery operation. The LM1895 is packaged in an 8-pin miniDIP for minimum PC board space. For higher supplies (V_S > 9V) the LM2895 is available in an 11-lead single-in-line package. The 11-lead package has been redesigned, resulting in a slightly degraded thermal characteristic shown in the figure Device Dissipation vs Ambient Temperature.


- Features
- Guaranteed low crossover distortion
- Low AM radiation

Typical Applications

- Low noise
- 3V, 4Ω , $P_{\Omega} = 250 \text{ mW}$
- Wide supply operation 3V-15V (LM2895)
- Low distortion
- No turn on "pop"
- Smooth waveform clipping
- 8-pin miniDIP (LM1895)
- 12V, 4Ω, P_O = 4W (LM2895)
- Tested for low crossover distortion

Applications

- Compact AM-FM radios
- Battery operated tape player amplifiers
- Line driver



TL/H/7919-1

FIGURE 1. LM1895 with $A_V = 500$, BW = 5 kHz, AM Radio Application ($V_{IN} = 4.2$ mV for Full Power Output)

> Order Number LM1895N or LM2895P See NS Package Number N08E or P11A

LM1895/LM2895

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
 Operating Temperature (Note 1)
 0°C to +70°C

 Storage Temperature
 -65°C to +150°C

 Junction Temperature
 150°C

 Lead Temperature (Soldering, 10 sec.)
 260°C

Supply Voltage LM1895 LM2895

$V_{S} =$	12V '
Vs =	18V


Electrical Characteristics


Unless otherwise specified, $T_A = 25^{\circ}$ C, $A_V = 200$ (46 dB). For the LM1895, $V_S = 6V$ and $R_L = 4\Omega$. For the LM2895, $T_{TAB} = 25^{\circ}$ C, $V_S = 12V$ and $R_L = 4\Omega$. Test circuit shown in *Figure 2*.


Parameter	Conditions	LM1895			LM2895			Units	
Falameter	Conditions		Min	Тур	Max	Min	Тур	Max	Units
Supply Current	$P_{O} = W$			8	14		12	20	mA
Operating Supply Voltage	a de la companya de l		3		10	3		15	v
Output Power LM1895N LM2895P	$ \begin{array}{l} THD = 10\%, f = 1 \text{ kHz} \\ V_S = 6V, R_L = 4\Omega \\ V_S = 9V, R_L = 8\Omega \end{array} \\ V_S = 12V, R_L = 4\Omega \\ V_S = 12V, R_L = 8\Omega \end{array} $	$T_A = 25^{\circ}C$ $T_{TAB} = 25^{\circ}C$	0.9	1.1 1.1		3.6	4.3 2.5		W W W
Distortion	$ f = 1 \text{ kHz} \\ P_O = 50 \text{ mW} \\ P_O = 0.5W \\ P_O = 1.0W \\ f = 20 \text{ kHz}, P_O = 100 \text{ mW}, V_S = 3.6V $			0.27 0.20	3.0		0.27 0.20 0.15	3.0	%
Crossover Distortion	$f = 20 \text{ kHz}, \text{R}_{\text{L}} = 4\Omega, \text{P}_{\text{O}} = 100 \text{ mW}, \\ \text{V}_{\text{CC}} = 3.6\text{V}$				3			3	%
Power Supply Rejection Ratio (PSRR)	$C_{BY} = 100 \ \mu$ F, f = 1 kHz, $C_{IN} = 0.1 \ \mu$ F Output Referred, $V_{RIPPLE} = 250 \ mV$. '	40	52		40	52	_	dB
Noise	Equivalent Input Noise $R_S = 0$, $C_{IN} = 0.1 \ \mu F$, $BW = 20 - 20 \ kHz$ CCIR/ARM Wideband	· · ·		1.4 1.4 2.0			1.4 1.4 2.0		μV μV μV
DC Output Level			2.8	3.0	3.2	5.6	6.0	6.4	v
Input Impedance			50	150	350	50	150	350	kΩ
Input Offset Voltage				5			5		mV
Input Bias Current		· · · · · · · · · · · · · · · · · · ·		120			120		nA


Note 1: For operation at ambient temperature greater than 25°C, the LM1895/LM2895 must be derated based on a maximum junction temperature using a thermal resistance which depends upon mounting techniques.

Typical Performance Characteristics










-3 d8 BANDWIDTH (kHz)

Typical Performance Characteristics (Continued) AM Recovered Audio and Noise vs Field Strength for Different THD and Gain vs Frequency THD and Gain vs Frequency $A_V = 54 \text{ dB}, \text{BW} = 30 \text{ kHz}$ Speaker Lead Placement $A_V = 54 \, dB, BW = 5 \, kHz$ RECOVERED AUDIO AND NOISE REF 50 mW. R_L = 4Ω (dB) 60 60 GAIN (dB) 11110 GAIN (dB) 50 50 ٥ M3820 RECOVERED 40 40 -10 30 SPEAKE 1.4 -20 1.2 1.2 ٧ -30 1.0 1.0 ŝ = 0.5W 4Ω ŝ 0.8 -40 0.8 Ē = 4Ω THD 0.6 0.6 -50 0.4 0.4 NOISE WITH SPEAKER LEADS 1/8" FROM LOOPSTICK NOISE WITH SPEAKER LEADS -60 0.2 0.2 WR ۵ n 0.01 0.1 50 100 200 500 1k 2k 5k 10k 20k 1 10 50 100 200 500 1k 2k 5k 10k 20k 20 20 FIELD STRENGTH (mV/M) FREQUENCY (Hz) FREQUENCY (Hz) **THD and Gain vs Frequency** THD and Gain vs Frequency **THD and Gain vs Frequency** $A_V = 46 \text{ dB}, BW = 30 \text{ kHz}$ $A_V = 34 \, dB$, $BW = 50 \, kHz$ $A_V = 40 \text{ dB}, BW = 20 \text{ kHz}$ 60 61 60 (9P) 50 50 GAIN (dB) 50 GAIN (dB) GAIN 40 40 40 30 30 30 1.2 1.Z 1.2 ٧s Vs = 6V 0.5% 0.5W Po RL 1.0 1.0 1.0 ٥ Po Ri 4Ω 4Ω THD (%) THD (%) 0.8 0.8 0.8 THD (%) 0.6 0.6 0.6 0.4 0.4 0.4 0.2 0.2 0.2 0 0 ۵ 20 50 100 200 500 1k 2k 5k 10k 20k 20 50 100 200 500 1k 2k 5k 10k 20k 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) **Power Supply Rejection** Ratio (Referred to the **Power Output vs Supply Total Harmonic Distortion** Voltage **Output) vs Frequency** vs Output Power 10 60 LM1895 BW = 30 kH LM2895 TOTAL HARMONIC DISTORTION (%) ź POWER SUPPLY REJECTION (48) 50 = 6V 4Ω POWER OUTPUT (W) 3 = 200 40 30 1.0 2 20 10 RIPP = 200 n 0.1 ٥ 2 4 6 8 10 12 0.01 0.1 0 1.0 10 100 1k 10k SUPPLY VOLTAGE (V) OUTPUT POWER (W) FREQUENCY (Hz) **Power Dissipation vs** Power Dissipation vs **Output Power, RL = 8**Ω Output Power, RL $= 4\Omega$ 2.25 1.4 I M2895 3% TH I LM289 ŤНП 121 2.0 1.2 DISSIPATION (W) 1.75 **DEVICE DISSIPATION (W)** 1.0 1.5 9V 0.8 1.25 0.6 1.0 DEVICE 0.75 0.4 0.5 0.2 0.25 9 0 8 0.5 1.0 1.5 2.0 Z.5 3.0 n 1.0 Z.0 3.0 4.0 5.0 OUTPUT POWER (W) OUTPUT POWER (W) TL/H/7919-3 LM1895/LM2895

1


LM1895/LM2895

Equivalent Schematic



Pin 7 no connection on LM1895 Pins 4, 7, 10, 11 no connection on LM2895 () indicates pin number for LM2895

Typical Applications (Continued)



TL/H/7919-5


TL/H/7919-4

FIGURE 2. Amplifier with $A_V=$ 200, BW = 30 kHz

LM1895/LM2895

External Components	(Fiaure 2)
Components	Comments
1. R1, R5	Sets voltage gain, $A_V = 1 + R1/R5$
2. R2	Bootstrap resistor sets drive current for output stage and allows pin 2 to go above \ensuremath{V}_S
3. R _O	Works with C _O to stabilize output stage
4. C4	Input coupling capacitor. Pin 4 is at a DC potential of V _S /2. Low frequency pole set by: $f_L = \frac{1}{2\pi R_{IN}C4}$
5. C5	Feedback capacitor. Ensure unity gain at DC. Also a low frequency pole at: $f_{L} = \frac{1}{2\pi \text{ R5C5}}$
6. C2	Bootstrap capacitor, used to increase drive to output stage. A low frequency pole is set by: $f_{L} = \frac{1}{2\pi R2C2}$
7. C1	Compensation capacitor. This stabilizes the amplifier and adjusts the bandwidth. See curve of bandwidth vs allowable gain
8. C3	Improves power supply rejection. (See Typical Performance Curves). Increasing C3 increases turn-on delay
9. C _C	Output coupling capacitor. Isolates pin 1 from the load. Low frequency pole set by: $f_L = \frac{1}{2\pi C_C R_L}$
10. C _O	Works with R _O to stabilize output stage
11. C _S	Provides power supply filtering
Connection Diagrams	

С




Application Hints

AM Radios

The LM1895/LM2895 have been designed to fill a wide range of audio power applications. A common problem with IC audio power amplifiers has been poor signal-to-noise performance when used in AM radio applications. In a typical radio application, the loopstick antenna is in close proximity to the audio amplifier. Current flowing in the speaker and power supply leads can cause electromagnetic coupling to the loopstick, resulting in system oscillation. In addition, most audio power amplifiers are not optimized for lowest noise because of compensation requirements. If noise from the audio amplifier radiates into the AM section, the sensitivity and signal-to-noise ratio will be degraded.

The LM1895 exhibits extremely low wideband noise due in part to an external capacitor C1 which is used to tailor the bandwidth. The circuit shown in *Figure 2* is capable of a signal-to-noise ratio in excess of 60 dB referred to 50 mW. Capacitor C1 not only limits the closed loop bandwidth, it also provides overall loop compensation. Neglecting C5 in *Figure 2*, the gain is:



TL/H/7919-8

FIGURE 3. Improved AM Sensitivity Over Conventional Design

$$A_V(S) = \frac{S + A_V \omega_0}{S + \omega_0}$$

where $A_V = \frac{R1 + R5}{R5}$, $\omega_0 = \frac{1}{R1C1}$

A curve of -3 dB BW ($\omega_{0})$ vs A_{V} is shown in the Typical Performance Curves.

Figure 3 shows a plot of recovered audio as a function of field strength in μ V/M. The receiver section in this example is an LM3820. The power amplifier is located about two inches from the loopstick antenna. Speaker leads run parallel to the loopstick and are 1/8 inch from it. Referenced to a 20 dB S/N ratio, the improvement in noise performance over conventional designs is about 10 dB. This corresponds to an increase in usable sensitivity of about 8.5 dB.




FIGURE 4. Printed Circuit Board Layout for LM1895

National Semiconductor

LM1896/LM2896 Dual Power Audio Amplifier

General Description

The LM1896 is a high performance 6V stereo power amplifier designed to deliver 1 watt/channel into 4 Ω or 2 watts bridged monaural into 8 Ω . Utilizing a unique patented compensation scheme, the LM1896 is ideal for sensitive AM radio applications. This new circuit technique exhibits lower wideband noise, lower distortion, and less AM radiation than conventional designs. The amplifier's wide supply range (3V–9V) is ideal for battery operation. For higher supplies (V_S > 9V) the LM2896 is available in an 11-lead single-inline package. The LM2896 package has been redesigned, resulting in the slightly degraded thermal characteristics shown in the figure Device Dissipation vs Ambient Temperature.


Features

- Low AM radiation
- Low noise
- 3V, 4Ω, stereo Po = 250 mW
- Wide supply operation 3V-15V (LM2896)
- Low distortion
- No turn on "pop"
- Adjustable voltage gain and bandwidth
- Smooth waveform clipping
- Po = 9W bridged, LM2896

Applications

- Compact AM-FM radios
- Stereo tape recorders and players
- High power portable stereos

Typical Applications



1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage

		•	
Supply Voltage			
LM1896			V _S = 12V
LM2896			$V_{S} = 18V$

Electrical Characteristics

Operating Temperature (Note 1)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C

Unless otherwise specified, $T_A = 25^{\circ}$ C, $A_V = 200$ (46 dB). For the LM1896; $V_S = 6V$ and $R_L = 4\Omega$. For LM2896, $T_{TAB} = 25^{\circ}$ C, $V_S = 12V$ and $R_L = 8\Omega$. Test circuit shown in *Figure 2*.

Parameter	Conditions	LM1896			LM2896			Units
	Conditions		Тур	Max	Min	Тур	Max	
Supply Current	P _o = 0W, Dual Mode		15	25		25	40	mA
Operating Supply Voltage		3		10	3		15	v
Output Power LM1896N-1 LM1896N-2 LM2896P-1 LM2896P-2	$ \begin{array}{l} \text{THD} = 10\%, \text{f} = 1 \text{ kHz} \\ \text{V}_S = 6\text{V}, \text{R}_L = 4\Omega \text{ Dual Mode} \\ \text{V}_S = 6\text{V}, \text{R}_L = 8\Omega \text{ Bridge Mode} \\ \text{V}_S = 9\text{V}, \text{R}_L = 8\Omega \text{ Dual Mode} \\ \text{V}_S = 12\text{V}, \text{R}_L = 8\Omega \text{ Dual Mode} \\ \text{V}_S = 12\text{V}, \text{R}_L = 8\Omega \text{ Bridge Mode} \\ \text{V}_S = 9\text{V}, \text{R}_L = 4\Omega \text{ Bridge Mode} \\ \text{V}_S = 9\text{V}, \text{R}_L = 4\Omega \text{ Dual Mode} \\ \end{array} \right\} \\ \begin{array}{l} \text{T}_{\text{TAB}} = 25^{\circ}\text{C} \\ \text{T}_{\text{TAB}} = 25^{\circ}\text{C} \\ \end{array} $	0.9	1.1 1.8 1.3	2.1	2.0 7.2	2.5 9.0 7.8 2.5		W/ch W W/ch W/ch W W
Distortion	$ f = 1 \text{ kHz} $ $ P_o = 50 \text{ mW} $ $ P_o = 0.5W $ $ P_o = 1W $		0.09 0.11			0.09 0.11 0.14		% % %
Power Supply Rejection Ratio (PSRR)	$C_{BY} = 100 \ \mu\text{F}, \text{f} = 1 \ \text{kHz}, C_{IN} = 0.1 \ \mu\text{F}$ Output Referred, $V_{RIPPLE} = 250 \ \text{mV}$	-40	-54		-40	-54		dB
Channel Separation	$C_{BY} = 100 \ \mu\text{F}, f = 1 \ \text{kHz}, C_{IN} = 0.1 \ \mu\text{F}$ Output Referred	-50	-64		-50	-64		dB
Noise	Equivalent Input Noise $R_S = 0$, $C_{IN} = 0.1 \ \mu$ F, BW = 20 $-$ 20 kHz CCIR/ARM Wideband		1.4 1.4 2.0			1.4 1.4 2.0		μV μV μV
DC Output Level		2.8	3	3.2	5.6	6	6.4	v
Input Impedance		50	100	350	50	100	350	kΩ
Input Offset Voltage			5			5		mV
Voltage Difference between Outputs	LM1896N-2, LM2896P-2		10	20		10	20	mV
Input Bias Current			120			120		nA

Note 1: For operation at ambient temperature greater than 25°C, the LM1896/LM2896 must be derated based on a maximum 150°C junction temperature using a thermal resistance which depends upon mounting techniques.

Typical Performance Curves

10

Q

8

7

6

5

4

3

2

۵

60

50

40

30

1.0

8.0

84

0.2

0

60

40

30

1.0

0.8

0.4

0.2 ٥

60

60

40

30

20

10

٥

10

ġ

OWER SUPPLY REJECTION

20

GAIN (4B) 50

THD (%) D.6

zo


GAIN (dB)

THD (%) 0.6 ۵

2

€

DEVICE DISSIPATION



LM1896/LM2896

RS

∞

2π BW

300 400 500 600

A_V (V/V)

LM1896

Vs = 6V Po = 0.5W

0.1

 4Ω DUAL MODE

5k 10k 20k

10

TL/H/7920-2

BRIDG


- 8Ω

ואעס"


6 8 10 12

UNSTABL

RECION



LM1896/LM2896



51Ω • C3 • 150 µ F 1/2 LM1896 (10) С<u>с</u> 2200 µF Vout 50 p F TL/H/7920-8

R3

TL/H/7920-7

6, 9 No connection on LM1896

() Indicates pin number for LM2896

FIGURE 2. Stereo Amplifier with $A_V = 200$, BW = 30 kHz

External Components (Figure 2)

Components	Comments
1. R2, R5, R10, R13	Sets voltage gain, $A_V = 1 + R5/R2$ for one channel and $A_V = 1 + R10/R13$ for the other channel.
2. R3, R12	Bootstrap resistor sets drive current for output stage and allows pins 3 and 12 to go above $V_{S}. \label{eq:setup_star}$
3. R _o	Works with Co to stabilize output stage.
4. C1, C14	Input coupling capacitor. Pins 1 and 14 are at a DC potential of V _S /2. Low frequency pole set by: $f_{L} = \frac{1}{2\pi \text{ Bin C1}}$
5. C2, C13	Feedback capacitors. Ensure unity gain at DC. Also a low frequency pole at: $f_{L} = \frac{1}{2\pi R^{2}C^{2}}$
6. C3, C12	Bootstrap capacitors, used to increase drive to output stage. A low frequency pole is set by: $f_{L} = \frac{1}{2\pi R3C3}$
7. C5, C10	Compensation capacitor. These stabilize the amplifiers and adjust their bandwidth. See curve of bandwidth vs allowable gain.
8. C7	Improves power supply rejection (See Typical Performance Curves). Increasing C7 increases turn-on delay.
9. C _c	Output coupling capacitor. Isolates pins 5 and 10 from the load. Low frequency pole set by: $f_{L} = \frac{1}{2\pi C_{c}R_{L}}$
10. C _o	Works with Ro to stabilize output stage.
11. C _S	Provides power supply filtering.

Application Hints

AM Radios

The LM1896/LM2896 has been designed fo fill a wide range of audio power applications. A common problem with IC audio power amplifiers has been poor signal-to-noise performance when used in AM radio applications. In a typical radio application, the loopstick antenna is in close proximity to the audio amplifer. Current flowing in the speaker and power supply leads can cause electromagnetic coupling to the loopstick, resulting in system oscillation. In addition, most audio power amplifiers are not optimized for lowest noise because of compensation requirements. If noise from the audio amplifier radiates into the AM section, the sensitivity and signal-to-noise ratio will be degraded.

The LM1896 exhibits extremely low wideband noise due in part to an external capacitor C5 which is used to tailor the bandwidth. The circuit shown in *Figure 2* is capable of a signal-to-noise ratio in excess of 60 dB referred to 50 mW. Capacitor C5 not only limits the closed loop bandwidth, it also provides overall loop compensation. Neglecting C2 in *Figure 2*, the gain is:

$$A_V(S)=\frac{S+A_V\,\omega_o}{S+\omega_o}$$
 where $A_V=\frac{R2+R5}{R2},\ \ \omega_o=\frac{1}{R5C5}$

A curve of -3 dB BW ($\omega_o)$ vs A_V is shown in the Typical Performance Curves.

Figure 3 shows a plot of recovered audio as a function of field strength in μ V/M. The receiver section in this example is an LM3820. The power amplifier is located about two inches from the loopstick antenna. Speaker leads run parallel to the loopstick and are 1/8 inch from it. Referenced to a 20 dB S/N ratio, the improvement in noise performance over conventional designs is about 10 dB. This corresponds to an increase in usable sensitivity of about 8.5 dB.

Bridge Amplifiers

The LM1896/LM2896 can be used in the bridge mode as a monaural power amplifier. In addition to much higher power output, the bridge configuration does not require output coupling capacitors. The load is connected directly between the amplifier outputs as shown in *Figure 4*.

Amp 1 has a voltage gain set by 1 + B5/B2. The output of amp 1 drives amp 2 which is configured as an inverting amplifier with unity gain. Because of this phase inversion in amp 2, there is a 6 dB increase in voltage gain referenced to V₁. The voltage gain in bridge is:

$$\frac{V_{0}}{V_{i}}=2\left(1+\frac{R5}{R2}\right)$$

 C_{B} is used to prevent DC voltage on the output of amp 1 from causing offset in amp 2. Low frequency response is influenced by:

$$f_{L} = \frac{1}{2\pi R_{B}C_{B}}$$

Several precautions should be observed when using the LM1896/LM2896 in bridge configuration. Because the amplifiers are driving the load out of phase, an 8Ω speaker will appear as a 4Ω load, and a 4Ω speaker will appear as a 2Ω load. Power dissipation is twice as severe in this situation. For example, if $V_S=6V$ and $R_L=8\Omega$ bridged, then the maximum dissipation is:

$$P_{D} = \frac{V_{S}^{2}}{20 R_{L}} \times 2 = \frac{6^{2}}{20 \times 4} \times 2$$
$$P_{D} = 0.9 \text{ Watts}$$

This amount of dissipation is equivalent to driving two 4Ω loads in the stereo configuration.

When adjusting the frequency response in the bridge configuration, R5C5 and R10C10 form a 2 pole cascade and the -3 dB bandwidth is actually shifted to a lower frequency:

$$\mathsf{BW} = \frac{0.707}{2\pi\mathsf{RC}}$$

where R = feedback resistor

C = feedback capacitor

To measure the output voltage, a floating or differential meter should be used because a prolonged output short will over dissipate the package. *Figure 1* shows the complete bridge amplifier.

TL/H/7920-9





FIGURE 3. Improved AM Sensitivity over Conventional Design




Printed Circuit Layout

Printed Circuit Board Layout

Figure 5 and Figure 6 show printed circuit board layouts for the LM1896 and LM2896. The circuits are wired as stereo amplifiers. The signal source ground should return to the input ground shown on the boards. Returning the loads to power supply ground through a separate wire will keep the THD at its lowest value. The inputs should be terminated in less than 50 k Ω to prevent an input-output oscillation. This oscillation is dependent on the gain and the proximity of the bridge elements R_B and C_B to the (+) input. If the bridge mode is not used, do not insert R_B, C_B into the PCB.

To wire the amplifer into the bridge configuration, short the capacitor on pin 7 (pin 1 of the LM1896) to ground. Connect together the nodes labeled BRIDGE and drive the capacitor connected to pin 5 (pin 14 of the LM1896).



Printed Circuit Layout (Continued)




FIGURE 6. Printed Circuit Board Layout for the LM2896

TL/H/7920-12




LM1897 Low Noise Preamplifier

The LM1897 is a dual high gain preamplifier for applications requiring optimum noise performance. It is an ideal choice for a tape playback amplifier when a combination of low noise, high gain, good power supply rejection, and no power up transients are desired. The application also provides transient-free muting with a single pole grounding switch.


National Semiconductor

Features

- Programmable turn-on delay
- Transient-free power up-no pops
- Transient-free muting
- Low noise—0.6 µV CCIR/ARM in a DIN circuit referenced to gain at 1 kHz



- Short circuit protection
- Internal diodes for diode switching applications
- Low cost external parts
- Excellent low frequency response
- Prevents "click" from being recorded onto the tape during power supply cycling in tape playback applications



LM1897

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	- 18V
Voltage on Pins 8 and 9	18V
Package Dissipation (Note 1)	715 mW

Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Minimum Voltage On Any Pin	-0.1 V _{DC}
Lead Temperature (soldering, 10 sec.)	260°C

Electrical Characteristics (T_A = 25°C, V_{CC} = 12V, See Circuit—Figure 2)


Parameter	Conditions	Min	Тур	Max	Units
Operating Supply Voltage Range	R ₅ removed from circuit	4		18	v
Supply Current	$V_{CC} = 12V$		6	12	mA
Total Harmonic Distortion	f = 1 kHz, V _{IN} = 0.3 mV, Pins 7 & 10, <i>Figure 2</i>		0.03		%
THD + Noise (Note 2)	f = 1 kHz, V _{OUT} = 1V, Pins 7 & 10, <i>Figure 2</i>		0.10	0.25	%
Power Supply Rejection	Input Ref. f = 1 kHz, 1 V _{RMS}	85	105		dB
Channel Separation	f = 1 kHz, Output = 1 V _{RMS} , Output to Output	40	60		dB
Signal to Noise (Note 3)	Unweighted 32 Hz-12.74 kHz (Note 2) CCIR/ARM (Note 4) A Weighted CCIR, Peak (Note 5)		58 62 64 52		dB dB dB dB
Noise	Output Voltage CCIR/ARM (Note 4)		120	200	μV
Input Amplifiers Input Bias Current Input Impedance A.C. Gain A.C. Gain Imbalance D.C. Output Voltage D.C. Output Voltage Mismatch Output Source Current Output Sink Current	f = 1 kHz Pins 3 and 14 Pins 3 and 14 Pins 3 and 14 Pins 3 and 14	50 27 1.8 200 2 300	0.5 28 ±0.15 2.2 ±30 10 600	2.0 29 ±0.5 2.6 +200	μΑ kΩ dB dB V mV mA μΑ
Output Amplifiers Closed Loop Gain Open Loop Voltage Gain Gain Bandwidth Product Slew Rate Input Offset Voltage Input Offset Current Input Bias Current Output Source Current Output Sink Current Output Voltage Swing	Stable Operation D.C. Pin 7 or 10 Pin 7 or 10 Pin 7 or 10 Pin 7 or 10	5 2 400	110 5 6 2 20 250 10 900 11	5 100 500	V/V dB MHz V/μs mV nA nA mA μA VPP
Output Diode Leakage	Voltage on Pins 8 and 9 = 18V		0	10	μΑ

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 175°C/Watt junction to ambient.


Note 2: Measured with an average responding voltmeter using the filter circuit in Figure 4. This simple filter is approximately equivalent to a "brick wall" filter with a passband of 20 Hz to 20 kHz (see "Application Hints" section). For 1 kHz THD the 400 Hz high pass filter on the distortion analyzer is used.

Note 3: The numbers are referred to an output level of 160 mV at Pins 7 and 10 using the circuit of Figure 2. This corresponds to an input level of 0.3 mV RMS at 333 Hz.

Note 4: Measured with an average responding voltmeter using the Dolby lab's standard CCIR filter having a unity gain reference at 2 kHz. Note 5: Measured using the Rhode-Schwarz psophometer, model UPGR.



L



tortion" being measured contains 1) distortion, 2) noise, and

3) 50 or 60 cycle AC line hum.

Application Hints (Continued)

Line hum can be detected by using the "line sync" on the oscilloscope (horizontal sync selector). The triggering of a constant wave form indicates that AC line pickup is present. This is usually the result of electro-magnetic coupling into the preamplifier's input or improper test equipment grounding, which simply must be eliminated before making further measurements!


Input coupling problems can usually be corrected by any one of the following solutions: 1) shielding the source of the magnetic field (using mu metal or steel), 2) magnetically shielding the preamplifier, 3) physically moving the preamplifier far enough away from the magnetic field, or 4) using a high pass filter ($f_0 = 200 \text{ Hz}-1 \text{ kHz}$) at the output of the preamplifier to prevent any line signal from entering the distortion analyzer. Ground loop problems can be solved by rearranging ground connections of the circuit and test equipment.

Separating noise from distortion products is necessary when it is desired to find the actual distortion and not the signal-to-noise ratio of an amplifier. The distortion produced by the LM1897 is predominately a second harmonic. It is for this reason that the third and higher order harmonics can be filtered without resulting in any appreciable error in the measurement. The filter also reduces the amount of noise in the measured data. Another more tedious technique for measuring THD is to use a wave analyzer. Each harmonic is measured and then summed in an RMS calculation. A typical curve is plotted for distortion vs. frequency using this method. A typical curve is also included using a 20 Hz to 20 kHz 4th order filter.

To specify the distortion of the LM1897 accurately and also not require unusual or tedious measurements the following method is used. The output level is set to one volt RMS at 1 kHz (approximately 5 millivolts at the input). The output is filtered with the circuit of *Figure 4* to limit the bandwidth of the noise and measured with a standard distortion analyzer. The analyzer has a filter that is switched in to remove line hum and ground loop pick-up as well as unrelated low frequency noise. The resulting measurement is fast and accurate.

SIGNAL-TO-NOISE RATIO


In the measurement of the signal-to-noise ratio, misinterpretations of the numbers actually measured are common. One amplifier may sound much quieter than another, but due to improper testing techniques, they appear equal in measurements. This is often the case when comparing integrated circuit to discrete preamplifier designs. Discrete transistor preamps often "run out of gain" at high frequencies and therefore have small bandwidths to noise as indicated below.



Integrated circuits have additional open loop gain allowing aditional feedback loop gain in order to lower harmonic distortion and improve frequency response. It is this additional bandwidth that can lead to erroneous signal to noise measurements if not considered during the measurement process. In the typical example above, the difference in bandwidth appears small on a log scale but the factor of 10 in bandwidth, (200 kHz to 2 MHz) can result in a 10 dB theoretical difference in the signal-to-noise ratio (white noise is proportional to the square root of the bandwidth in a system).


In comparing audio amplifiers it is necessary to measure the magnitude of noise in the audible bandwidth by using a "weighting" filter.¹ A "weighting" filter alters the frequency response in order to compensate for the average human ear's sensitivity to certain undesirable frequency spectra. The weighting filters at the same time provide the bandwidth limiting as discussed in the previous paragraph.

The 32 Hz to 12740 Hz filter shown in *Figure 4* is a simple two pole, one zero filter, approximately equivalent to a "brick wall" filter of 20 Hz to 20 kHz. This approximation is absolutely valid if the noise has a flat energy spectrum over the frequencies involved. In other words a measurement of a noise source with constant spectral density through either of the two filters would result in the same reading. The output frequency response of the two filters is shown is *Figure 7*.



1

Typical signal-to-noise figures are listed for several weighting filters which are commonly used in the measurement of noise. The shape of all weighting filters is similar, with the peak of the curve usually occurring in the 3 kHz-7 kHz region as shown below.



.M1897

Application Hints (Continued)

In addition to noise filtering, differing meter types give different noise readings. Meter responses include: 1) RMS reading, 2) average responding, 3) peak reading, and 4) quasi peak reading. Although theoretical noise analysis is derived using true RMS (root mean square) based calculations, most actual measurement is taken with ARM (Average Responding Meter) test equipment. Unless otherwise noted an average responding meter is used for all AC measurements in this data sheet.

BASIC CIRCUIT APPROACH

The LM1897 IC incorporates a two stage broadband design which minimizes noise, attains overall DC stability and prevents audible transients during turn-on.

The first stage is a direct coupled amplifier with an internal gain of 25 V/V (28 dB). Direct coupling to the tape head reduces input source impedance and external component cost by removing the input coupling capacitor. A typical input coupling capacitor of 1 μ F has a reactance of 1.5 k Ω at 100 Hz. The resulting noise due to the amplifier's input noise current can dominate the noise voltage at the output of the playback system. The input of the amplifier is biased from a reference voltage that is temperature compensated to produce a quiescent DC voltage of 2.2V at the output of the first stage. The input stage bias current that flows through the tape head is kept below 2 µA in order to prevent any erasure of tape moving past the head. An added advantage of DC biasing is the prevention of large current transients during the charging of coupling capacitors at turnon and turn-off.

The second stage provides additional gain and proper equalization while preventing audible turn-on transients or "pops". The output (Pin 10) is kept low until C2 charges through R1. When the voltage on C2 gets close to the DC voltage on Pin 14, the output rises exponentially to its final DC value. The result is a transient-free turn-on characteristic.

Internal diodes are provided to facilitate electronic diode switching popular in automotive applications.

The general test circuit illustrates the topography of the system. The components determining the overall frequency response are external due to the extreme sensitivity when matching a DIN equalization curve.

MUTE CIRCUIT

The LM1897 can be muted with the addition of two resistors and a grounding switch, as shown in *Figure 1*. When the circuit is not muted the additional resistors have no effect on the AC performance. They *do* have an effect on the DC Q point however.

The difference in the DC output voltages of the input amplifiers is applied across the mute resistors (R7) and the positive input resistors (R1). This results in an additional offset at the input of the output amplifiers. To keep this offset to a minimum R7 should be as large as possible to achieve effective muting. In all cases R7 should be at least ten times R1. A typical value of R7 is 25 to 50 times R1.

CAPACITOR-COUPLED INPUT

The LM1897 is intended to be coupled directly to the signal source. Direct coupling permits faster turn-on and less low-frequency noise than would be possible with a capacitor-coupled input. However, there are some applications which require that the signal source be referred to ground and coupled to the input through a capacitor. *Figure 9* is an example of an LM1897 with a capacitor-coupled input. As shown, the circuit has a flat frequency response and is suitable for use as a microphone preamp.

 ${\sf R}_8$ provides a DC path for input bias current. The value of ${\sf R}_8$ should be as low as possible without loading the source. A very large value of ${\sf R}_8$ can cause excessive DC offset at the amplifier output. In order to avoid turn-on pops, the inverting input of the second amplifier must be at a higher voltage than the non-inverting input when V_{CC} is applied. ${\sf R}_{10}, {\sf R}_{11}, {\sf R}_{12},$ and D₁ ensure that this condition will be met. If later stages in the playback system employ turn-on muting circuitry, these extra components may not be needed. The value of ${\sf R}_{10}$ depends on V_{CC} as defined by the following relationship:

$$\mathsf{R}_{10} = (\mathsf{V}_{\mathsf{CC}} - 1) \times 1\mathsf{k}$$

TL/H/7094-9




FIGURE 9. Microphone Preamplifier with Capacitor Coupled Input

Application Hints (Continued)

Design Equation

The overall gain of the circuit is given by:

$$A_V = 25 \left[\frac{-R_4 R_3}{R_2 (R_3 + R_4)} \right] \left(s + \frac{1}{R_4 C_1} \right) \left(s + \frac{1}{(R_3 + R_4)C_1} \right) \ (1)$$

Standard cassette tapes require equalization of 3180 μ s (50 Hz) and 120 μ s (1.3kHz). These time constants result in an AC gain at 1 kHz given by:

$$A_{V}(1 \text{ kHz}) = 25 \left(\frac{-R_{4}R_{3}}{R_{2}(R_{3} + R_{4})} \right) 1.663 \begin{cases} 3180 \ \mu s \text{ or } 50 \text{ Hz} \\ and \\ 120 \ \mu s \text{ or } 1326 \text{ Hz} \end{cases}$$
(2)

Using the pole and zero locations of the transfer function, the two other equations needed to solve for the component values are:

$$R_4 = \frac{1}{2\pi C_1 (1326 \text{ Hz})}$$
(3)

$$\mathsf{R}_3 = \frac{1}{2\pi \mathsf{C}_1(50\,\mathsf{Hz})} - \frac{1}{2\pi \mathsf{C}_1(1326\,\mathsf{Hz})} = \frac{1}{2\pi \mathsf{C}_1(51.96)} \tag{4}$$

We can now solve for C_1 as a function of R_2 , or:

$$A_{V}(1 \text{ kHz}) = -25 \left\{ \frac{\left[\frac{1}{2\pi C_{1}(1326)}\right] \left[\frac{1}{2\pi C_{1}(51.96)}\right]}{\left[R_{2}\frac{1}{2\pi C_{1}(50)}\right]} \right\} (1.663)$$

$$C_{1} = \frac{-4.80 \times 10^{-3}}{R_{2} \left[A_{V}(1 \text{ kHz})\right]} (6)$$

When chromium dioxide tape is used, the defined time constants are 3180 μs and 70 $\mu s.$ This changes equation (3) to:

$$R_4 = \frac{1}{2\pi C_1 (2274 \text{ Hz})}$$
(7)

The value of R_3 is normally not changed. This results in an error of less than 0.2 dB in the low frequency response.

The output voltage of the LM1897 is set by the input amplifier DC voltage at pin 3 or 14, and by R_3 and R_5 .

Nominal V_{OUT} (pin 7 or 10) = 2.2
$$\left(1 + \frac{R_3}{R_5}\right)$$
 (8)

Pins 8 and 9 are biased 0.7 volts less than V_{OUT} (pin 7 or 10). When these diodes are used the output (pin 7 or 10) should be biased at one half the minimum operating supply voltage. Equation (8) can be rewritten to solve for R₅.

$$\mathsf{R}_5 = \frac{2.2\mathsf{R}_3}{\mathsf{V}_0 - 2.2} \tag{9}$$

The output voltage of the LM1897 will vary from that given in equation (8) due to variations in the input amplifier DC voltage as well as the output amplifier input bias current, input offset current and input offset voltage. The following equation gives the worst case variation in the output voltage.

$$\Delta V_{OUT} = \pm \left[\Delta V_{PIN 3} \left(1 + \frac{R_3}{R_5} \right) + \frac{R_3}{R_5} \left(\Delta I_{BIAS} (R_1 - R_2) \right) + \frac{I_{OS}}{2} (R_1 + R_2) + V_{OS} \right) \right]$$
(10)

Using the worst case values in the electrical characteristics reduces this to

$$\Delta V_{OUT} = \pm \left[0.4 \left(1 + \frac{R_3}{R_5} \right) + \frac{R_3}{R_2} \left(200 \text{ nA} \left(R_1 - R_2 \right) + 50 \text{ nA} \left(R_1 + R_2 \right) + 5 \text{ mV} \right) \right]$$
(11)

The turn-on delay is set by R_1 and C_2 ; delay can be approximated by:

Delay Time t =
$$R_1 C_2 ln \left(\frac{2.2}{V_{ODC}}\right) \left(\frac{R_3}{R_2}\right)$$
 (12)

Example

If we desire a tape preamp with 100 mV output signal from a tape head with a nominal output of 0.5 mV at 1 kHz for standard ferric cassette tape, the external components are determined as follows. The value of ${\sf R}_2$ is arbitrarily set to 10 kΩ.

$$R_1 = R_2 = 10k$$

This minimizes errors due to the output amplifier bias currents.

$$C_{1} = \frac{-4.80 \times 10^{-3}}{10 \text{ k}\Omega \left[\frac{-100 \text{ mV}}{0.5 \text{ mV}}\right]} = 2400 \text{ pF} \rightarrow 0.0022 \text{ }\mu\text{F}$$

Use 0.0022 µF and determine:

R₄ =
$$\frac{1}{2\pi C_1(1326)}$$
 = 54.6 kΩ → 54.9 kΩ 1%
R₃ = $\frac{1}{2\pi C_1(51.96)}$ = 1.39 MΩ → 1.4 MΩ 1%

To bias the output amplifier output voltage at 6 volts (half supply):

$$\mathsf{R}_5 = \frac{2.2(1.4 \text{ M}\Omega)}{6 - 2.2} = 811 \text{ k}\Omega \longrightarrow 820 \text{ k}\Omega$$

The maximum variation in the output voltage is found using equation (11):

$$\Delta V_{OUT} = \pm 1.9V$$

The low frequency response and turn-on delay determine the value of C₂. For R₁ = 10k and C₂ = 10μ F the low frequency 3 dB point is 1.6 Hz and the turn-on delay is 0.4 seconds, from equation (12).

The complete circuit is shown in Figure 2. A circuit with 5% components and biased for a minimum supply of 10 volts is shown in Figure 1. If additional gain is needed R_1 and R_2 can be reduced without changing the frequency response of the circuit.


Reference 1: CCIR/ARM: A Practical Noise Measurement Method; by Ray Dolby, David Robinson and Kenneth Gundry, AES Preprint No. 1353 (F-3).



LM1897



Typical Performance Characteristics



National Semiconductor

LM2002/LM2002A 8 Watt Audio Power Amplifier


General Description

The LM2002 is a cost effective, high power amplifier suited for automotive applications. High current capability (3.5A) enables the device to drive low impedance loads with low distortion. The LM2002 is current limited and thermally protected. High voltage protection is available (LM2002A) which enables the amplifier to withstand 40V transients on its supply. The LM2002 comes in a 5-pin TO-220 package.

Features

- High peak current capability (3.5A)
- Large output voltage swing

- Externally programmable gain
- Wide supply voltage range (5V-20V)
- Few external parts required
- Low distortion
- High input impedance
- No turn-on transients
- High voltage protection available (LM2002A)
- Low noise
- AC short circuit protected
- Pin for pin compatible with TDA2002



1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Peak Supply Voltage (50 ms)			Non-repetitive
LM2002A (Note 2)		40V	Input Voltage
LM2002	1.+	25V	Power Dissipation
Operating Supply Voltage		20V	Operating Tempe

Output Current	
Repetitive	3.5A
Non-repetitive	4.5A
Input Voltage	±0.5V
Power Dissipation (Note 3)	15W
Operating Temperature	0°C to +70°C
Storage Temperature	-60°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C

Electrical Characteristics


 $V_S = 14.4V$, $T_{TAB} = 25^{\circ}C$, $A_V = 100$ (40 dB), $R_L = 4\Omega$, unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
DC Output Level		6.4	7.2	8	v
Quiescent Supply Current	Excludes Current in Feedback Resistors		45	80	mA
Supply Voltage Range		5		20	v
Input Resistance			150		kΩ
Bandwidth	Gain = 40 dB		100		kHz
Output Power	$\begin{split} V_S &= 13.2V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ V_S &= 13.8V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ V_S &= 14.4V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 1.6\Omega, \text{ THD} = 10\% \\ V_S &= 16V, f = 1 \text{ kHz} \\ R_L &= 4\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 2\Omega, \text{ THD} = 10\% \\ R_L &= 1.6\Omega, \text{ THD} = 10\% \end{split}$	4.8 7	4.3 6.5 4.8 7.4 5.2 8 9 6.5 10 10.5		* * * * * * * * * * *
THD	$P_{O} = 2W, R_{L} = 4\Omega, f = 1 \text{ kHz}$ $P_{O} = 4W, R_{L} = 2 \Omega, f = 1 \text{ kHz}$		0.1 0.1		% %
Ripple Rejection		30	40 44		dB dB
Input Noise Voltage	R _S = 0, 15 kHz Bandwidth		2		μV
Input Noise Current	$R_S = 100 k\Omega$, 15 kHz Bandwidth		40		pА

Note 1: A 1.0 resistor and 0.1 µF capacitor should be placed as close as possible to pins 3 and 4 for stability.

Note 2: The LM2002 shuts down above 25V.

Note 3: For operating at elevated temperatures, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 4°C/W junction to case.



LM2002/LM2002A


Typical Applications (Continued) **16W Bridge Amplifier** VS 14.4V VS 14.4V o 0.2 µF 0.1 0.2 µ 10 µF SIGNAL INPUT RL 4 Ŀ ≩™ 0 10 // ₹ 220 220 100k 470 µF <u>ک</u>222 470 µF 0.1 µF ₹ 2.2 220

TL/H/7929-5

Component Layout

Single Amplifier $V_S = 20V$ $R_L = 4\Omega$

LM2002/LM2002A



*Staver V-5 Heatsink Staver Company 41 Saxon Ave P.O. Drawer H Bayshore, NY 11706 TEL: (516) 666-8000 TL/H/7929-6

National Semiconductor

Typical Application

General Description

The LM2005 is a dual high power amplifier, designed to deliver optimum performance and reliability for automotive applications. High current capability (3.5A) enables the device to deliver 10W/channel into 2 Ω (LM2005T-S), or 20W bridged monaural (LM2005T-M) into 4 Ω , with low distortion.

Features

■ Wide supply range (8V-18V)


Connection Diagram

- Externally programmable gain
- With or without bootstrap
- Low distortion
- Low noise


- High peak current capability
- Po=20W bridge
- High voltage protection
- AC and DC output short circuit protection to ground or across load
- Thermal protection

R3

- Inductive load protection
- Accidental open ground protection
- Immunity to 40V power supply transients
- 3°C/W device dissipation
- Pin for pin compatible with TDA2005



or LM20051-S or LM2005T-M See NS Package Number TA11A



TL/H/5129-2

FIGURE 1. 20W Bridge Amplifier Application and Test Circuit

LM2005T-M and LM2005T-S Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Operating Supply Voltage 18V

DC Supply Voltage (Note 1)	28V
Peak Supply Voltage (50 ms)	40V

Output Current	
Repetitive (Note 2)	3.5A
Non-Repetitive	4.5A
Power Dissipation	30W
Operating Temperature	-40°C to +85°C
Storage Temperature	-60°C to +150°C
Lead Temp. (Soldering, 10 seconds)	260°C

LM2005T-M

Electrical Characteristics Refer to the **bridge** application circuit, *Figure 1*, $T_{amb} = 25^{\circ}C$, $A_{V} = 50 \text{ dB}$, R_{th} (heatsink) = 4°C/W, unless otherwise specified

Parameter	Test Co	onditions	Min	Тур	Max	Units
Supply Voltage			8		18	v
Output Offset Voltage (Note 3) (between Pin 8 and 10)	$V_{S} = 14.4V$ $V_{S} = 13.2V$			±20	±150 ±150	mV mV
Total Quiescent Drain Current Includes Current in Feedback Resistors	$V_{S} = 14.4V$ $V_{S} = 13.2V$	-		75 70	150 160	mA mA
Output Power	d = 10% V _S = 14.4V V _S = 13.2V	$R_L = 3.2\Omega$	18 20 17	20 22 19		w w w
THD	$f = 1 \text{ kHz}$ $V_S = 14.4V$ $P_O = 50 \text{ mW to}$ $V_S = 13.2V$ $P_O = 50 \text{ mW to}$	15W R _L = 3.2Ω			1	%
Input Sensitivity	f = 1 kHz $P_0 = 2W$ $P_0 = 2W$			9 8		mV mV
Input Resistance	f = 1 kHz		70			kΩ
Low Frequency Roll Off (-3 dB)	$R_L = 3.2\Omega$				40	Hz
High Frequency Roll Off (-3 dB)	$R_L = 3.2\Omega$		20			kHz
Closed Loop Voltage Gain	f = 1 kHz		45	50		dB
Total Input Noise Voltage	$R_g = 10 k\Omega$ (No	te 4)		3	10	μV
Supply Voltage Rejection	$\begin{array}{l} R_{g}=10k\Omega\\ C_{4}=10\muF \end{array}$	f _{ripple} = 100 Hz V _{ripple} = 0.5V	45	55		dB
Efficiency	$V_{S} = 14.4V$ $P_{O} = 20W$ $P_{O} = 22W$ $V_{S} = 13.2V$ $P_{O} = 19W$	$R_1 = 3.2\Omega$		60 60 58		% %
Output Voltage with One Side of the Speaker Shorted to Ground	$V_{S} = 14.4V$ $V_{S} = 13.2V$	-			2	v

Note 1: Internal voltage limit. Shuts down above 20V.

Note 2: Internal current limit.

Note 3: For LM2005T-M only.

Note 4: Bandwidth filter: 22 Hz to 22 kHz.

LM2005


1

LM2005T-S

Electrical Characteristics Refer to the **stereo** application circuit, *Figure 2*, $T_{amb} = 25^{\circ}C$, $G_v = 50 \text{ dB}$, R_{th} (heatsink) = 4°C/W, unless otherwise specified

Parameter	Test	Conditions	Min	Тур	Max	Units
Supply Voltage			8		18	v
Quiescent Output Voltage	V _S = 14.4V		6.6	7.2	7.8	V V
	V _S = 13.2V		6	6.6	7.2	<u>v</u>
Total Quiescent Drain Current	V _S = 14.4V		1	65	120	mA
Includes Current in Feedback Resistors	V _S = 13.2V			62	120	mA
Output Power	f = 1 kHz	d = 10%				
(Each Channel)	$V_{\rm S} = 14.4V$	$R_L = 4\Omega$	6	6.5		W
		$R_{L} = 3.2\Omega$ $R_{L} = 2\Omega$	9	8 10		l w w
		$R_L = 1.6\Omega$	10	11		Ŵ
	V _S = 13.2V	$R_L = 3.2\Omega$	6	6.5		Ŵ
	-	$R_L = 1.6\Omega$	9	10		w
·	$V_{\rm S} = 16V$	$R_L = 2\Omega$		12		w
THD	f = 1 kHz		1			
(Each Channel)	$V_{\rm S} = 14.4V$	$R_{L} = 4\Omega$				
	$P_0 = 50 \text{ mW to}$ $V_S = 14.4 \text{V}$	$R_{\rm L} = 2\Omega$		0.2	1	%
	$P_0 = 50 \text{ mW to}$	-	(0.3	1	%
	$V_{\rm S} = 13.2V$	$R_L = 3.2\Omega$]	0.0		
	$P_0 = 50 \text{ mW to}$	้รพี		0.2	1	%
	V _S = 13.2V	$R_L = 1.6\Omega$	}			
	$P_0 = 40 \text{ mW to}$	6W		0.3	1	%
Cross Talk	$V_{\rm S} = 14.4V$	f = 1 kHz	40	60		dB
(Note 5)	$R_L = 4\Omega$					
	$V_{O} = 4 V_{rms}$ $R_{g} = 5 k\Omega$	f = 10 kHz		40		dB
Input Saturation Voltage	9	l	300		,	mV
Input Sensitivity	f = 1 kHz	$P_0 = 1W$				
input Containty		$R_L = 4\Omega$		6		
		$R_L = 3.2\Omega$		5.5		mV
Input Resistance	f = 1 kHz	Non-Inverting Input	70	200		kΩ
* 		Inverting Input		10		kΩ
Low Frequency Roll Off (-3 dB)	$R_L = 2\Omega$		· · · ·		50	Hz
High Frequency Roll Off (-3 dB)	$R_L = 2\Omega$		15			kHz
Voltage Gain (Open Loop)	f = 1 kHz			90		dB
Voltage Gain (Closed Loop)	f = 1 kHz		48	50	51	dB
Closed Loop Gain Matching				0.5		dB
Total Input Noise Voltage	$R_g = 10 k\Omega$ (No	ote 6)		1.5	5	μV
Supply Voltage Rejection	$R_g = 10 k\Omega$	f _{ripple} =100 Hz				<u> </u>
		V _{ripple} =0.5V	35	45		dB
Efficiency	$V_{S} = 14.4V$	f = 1 kHz				
-	$R_L = 4\Omega$	$P_0 = 6.5W$		70		%
	$R_L = 2\Omega$	$P_0 = 10W$		60		%
	V _S = 13.2V	f = 1 kHz	1	1		ł
	$R_L = 3.2\Omega$	$P_0 = 6.5W$		70		%
	$R_L = 1.6\Omega$	$P_0 = 10W$	1	60	[%

Note 6: Bandwidth filter: 22 Hz to 22 kHz.



External Components (Figure 2) Components Comments Components Comments 1. R1, R2 Sets voltage gain, 5. C4, C5 Bootstrap capacitors, used to increase R5, R4 drive to output stage. 6. C3 Improves power supply rejection. $A_V \approx 1 + \frac{R'}{R_1}$ for one channel, Increasing C3 increases turn-on delay (approximately 2 ms per μF). $A_V = 1 + \frac{R'}{R_5}$ for the other. Inverting input DC decouple. Low 7. C2, C6 frequency pole: Where R' is the equivalent resistance of R2 in parallel with an internal 10k 1 $F_L 2 = \frac{1}{2\pi Z (inverting) C2}$ resistor: $\mathbf{R'} = \frac{10\mathbf{k} \bullet \mathbf{R2}}{\mathbf{R2} + 10\mathbf{k}}$ Z (inverting) \approx 10 k Ω . Output coupling capacitor. Isolates 8. C_C If R2 < 10k, then pins 10 and 8 from load. Low $A_V \cong 1 + \frac{R2}{R1}$ frequency pole; $F_L3 = \frac{1}{2\pi R_L C_C}$ 2. R3 Adjusts output symmetry for maximum power output. 9. CS Power supply filtering. Works to stabilize internal output 3. Ro, Co stage. Necessary for stability. Co should be ceramic disc or equivalently good high frequency capacitor. 4. C1, C9 Input coupling capacitor. Low frequency pole set by $F_L 1 =$ 2πZ (non-inverting) C1 Decreasing capacitor value will also increase noise.

Typical Applications (Continued)





FIGURE 2. 10W/Channel Stereo Amplifier Application and Test Circuit

LM2005

TL/H/5129-4



-M2005


Application Hints

The high current capability of the LM2005 allows it to continuously endure either AC or DC short circuit of the output with a maximum supply voltage of 16V. This will protect the loudspeaker in a bridge mode, when a DC short of the output occurs on one side of the speaker. The device will prevent the speaker from destruction by reducing the DC across the load (bridge mode) to typically less than 2 V_{DC}(V_S=14.4V, R_L=4\Omega), by an internal current pullback method.

The LM2005 can withstand a constant 28 V_{DC} on the supply with no damage (maximum operating voltage is 18V). The device is also protected from load dump or dangerous transients up to 40V for 50 ms (every 1000 ms) on the supply with no damage.

Protection diodes protect the device driving inductive loads, during which the load can generate voltages greater than supply or less than ground levels. The protection diodes will clamp these transients to a safe $V_{B\bar{E}}$ above and below the rails.

The bridge configuration in *Figure 3* is designed for applications requiring minimal printed circuit board area and maximum cost effectiveness. The circuit will function with the elimination of bootstrap components R3, C4 and C5 (refer to *Figure 1*). This will result in less output power by decreasing output voltage swing to the load. By using internal feedback resistors (typically 10 k Ω), feedback components R2, R3 and C2 (*Figure 1*) may be omitted where closed loop voltage gain accuracy is not critical. The net result is a stable, cost effective circuit that will satisfy many application needs.



National Semiconductor

LM2877 Dual 4-Watt Power Audio Amplifier

General Description

The LM2877 is a monolithic dual power amplifier designed to deliver 4W/channel continuous into 8Ω loads. The LM2877 is designed to operate with a low number of external components, and still provide flexibility for use in stereo phonographs, tape recorders and AM-FM stereo receivers, etc. Each power amplifier is blased from a common internal regulator to provide high power supply rejection and output Q point centering. The LM2877 is internally compensated for all gains greater than 10, and comes in an 11-lead single-in-line package.

Features


- 4W/channel
- -68 dB ripple rejection, output referred
- -70 dB channel separation, output referred

Connection Diagram

- Wide supply range, 6-24V
- Very low cross-over distortion
- Low audio band noise
- AC short circuit protected
- Internal thermal shutdown

Applications

- Multi-channel audio systems
- Stereo phonographs
- Tape recorders and players
 - AM-FM radio receivers
 - Servo amplifiers
 - Intercom systems
 - Automotive products



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 26V

Input Voltage

Operating Temperature 0°C to + 70°C Storage Temperature -65°C to +150°C Junction Temperature Lead Temperature (Soldering, 10 sec.)

•
 <i>α</i>
-
-

150°C


260°C


Electrical Characteristics $V_S = 20V$, $T_{TAB} = 25^{\circ}C$, $R_L = 8\Omega$, $A_V = 50$ (34 dB) unless otherwise specified.

±0.7V

Parameter	Conditions	Min	Тур	Max	Units
Total Supply Current	$P_0 = 0W$		25	50	mA
Operating Supply Voltage		6		24	V
Output Power/Channel	$f = 1 \text{ kHz}, \text{THD} = 10\%, \text{T}_{\text{TAB}} = 25^{\circ}\text{C}$ $V_{\text{S}} = 20\text{V}$ $V_{\text{S}} = 18\text{V}$ $V_{\text{S}} = 12\text{V}, \text{R}_{\text{L}} = 4\Omega$	4.0 1.5	4.5 3.6 1.9		w w w
Distortion, THD	$ f = 1 \ \text{kHz}, \text{V}_{\text{S}} = 20\text{V} \\ P_{\text{O}} = 50 \ \text{mW/Channel} \\ P_{\text{O}} = 1\text{W/Channel} \\ P_{\text{O}} = 2\text{W/Channel} \\ f = 1 \ \text{kHz}, \text{V}_{\text{S}} = 12\text{V}, \text{R}_{\text{L}} = 4\Omega \\ P_{\text{O}} = 50 \ \text{mW/Channel} \\ P_{\text{O}} = 500 \ \text{mW/Channel} \\ P_{\text{O}} = 1\text{W/Channel} \\ P_{\text{O}} = 1\text{W/Channel} $		0.1 0.07 0.07 0.25 0.20 0.15	1	% % % % %
Output Swing	$R_L = 8\Omega$		V _S -4		V _{p-p}
Channel Separation	$\begin{array}{l} C_F=50 \ \mu\text{F}, C_{\text{IN}}=0.1 \ \mu\text{F}, f=1 \ \text{kHz},\\ \text{Output Referred}\\ V_S=20V, V_O=4 \ \text{Vrms}\\ V_S=7V, V_O=0.5 \ \text{Vrms} \end{array}$	-50	-70 -60		dB dB
PSRR Power Supply	$C_F = 50 \ \mu F, C_{IN} = 0.1 \ \mu F, f = 120 \ Hz$				
Rejection Ratio	Output Referred $V_S = 20V, V_{RIPPLE} = 1 Vrms$ $V_S = 7V, V_{RIPPLE} = 0.5 Vrms$	-50	-68 -40		dB dB
Noise	Equivalent Input Noise $R_S = 0$, $C_{IN} = 0.1 \ \mu$ F, BW = 20 Hz–20 kHz Output Noise Wideband $R_S = 0$, $C_{IN} = 0.1 \ \mu$ F, $A_V = 200$		2.5 0.80		μV mV
Open Loop Gain	$R_{S} = 0, f = 1 \text{ kHz}, R_{I} = 8\Omega$		70		dB
Input Offset Voltage		<u> </u>	15		mV
Input Bias Current		<u> </u>	50	<u> </u>	nA
Input Impedance	Open Loop		4		MΩ
DC Output Level	$V_{S} = 20V$	9	10	11	V
Slew Rate			2.0		V/µs
Power Bandwidth			65		kHz
Current Limit			1.0		A

Note 1: For operation at ambient temperature greater than 25°C, the LM2877 must be derated based on a maximum 150°C junction temperature using a thermal resistance which depends upon device mounting techniques.






1-209


1

Typical Applications






TL/H/7933-5



Typical Applications (Continued)



Window Comparator Driving High, Low Lamps

TL/H/7933-8

Truth Table


V _{IN}	High	Low
<1⁄4 V+	Off	On
1/4 V+ to 3/4 V+	Off	Off
>3⁄4 V +	On	Off

Application Hints

The LM2877 is an improved LM377 in typical audio applications. In the LM2877, the internal voltage regulator for the input stage is generated from the voltage on pin 1. Normally, the input common-mode range is within $\pm 0.7V$ of this pin 1 voltage. Nevertheless, the common-mode range can be increased by externally forcing the voltage on pin 1. One way to do this is to short pin 1 to the positive supply, pin 11.

The only special care required with the LM2877 is to limit the maximum input differential voltage to \pm 7V. If this differential voltage is exceeded, the input characteristics may change.

Figure 1 shows a power op amp application with Ay = 1. The 100k and 10k resistors set a noise gain of 10 and are dictated by amplifier stability. The 10k resistor is bootstrapped by the feedback so the input resistance is dominated by the 1 M Ω resistor.



LM2877

National Semiconductor

LM2878 Dual 5 Watt Power Audio Amplifier

General Description


The LM2878 is a high voltage stereo power amplifier designed to deliver 5W/channel continuous into 8 Ω loads. The amplifier is ideal for use with low regulation power supplies due to the absolute maximum rating of 35V and its superior power supply rejection. The LM2878 is designed to operate with a low number of external components, and still provide flexibility for use in stereo phonographs, tape recorders, and AM-FM stereo receivers. The flexibility of the LM2878 allows it to be used as a power operational amplifier, power comparator or servo amplifier. The LM2878 is internally compensated for all gains greater than 10, and comes in an 11-lead single-in-line package (SIP). The package has been redesigned, resulting in the slightly degraded thermal characteristics shown in the figure Device Dissipation vs Ambient Temperature.

Features


- Wide operating range 6V-32V
- 5W/channel output
- 60 dB ripple rejection, output referred
- 70 dB channel separation, output referred
- Low crossover distortion
- AC short circuit protected
- Internal thermal shutdown

Applications

- Stereo phonographs
- AM-FM radio receivers
- Power op amp, power comparator
- Servo amplifiers



Frequency Response of Bass Tone Control



1

LM2878

Absolute Maximum Ratings If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 35V
 Operating Temperature (Note 2)
 0°C to +70°C

 Storage Temperature
 -65°C to +150°C

 Junction Temperature
 +150°C

 Lead Temperature (Soldering, 10 sec.)
 +260°C

Input Voltage (Note 1)


Electrical Characteristics $V_S = 22V$, $T_{TAB} = 25^{\circ}C$, $R_L = 8\Omega$, $A_V = 50$ (34 dB) unless otherwise specified.

±0.7V

Parameter	Conditions	Min	Тур	Max	Units
Total Supply Current	$P_0 = 0W$		10	50	mA
Operating Supply Voltage		6	·	32	v
Output Power/Channel	f = 1 kHz, THD = 10%, T _{TAB} = 25°C	5	5.5		w
Distortion	$f = 1 \text{ kHz}, R_L = 8\Omega$ $P_O = 50 \text{ mW}$		0.20		. %
	$P_{O} = 0.5W$		0.15		%
	P _O == 2W		0.14		%
Output Swing	$R_L = 8\Omega$		V _S – 6V		Vp-p
Channel Separation	$\begin{array}{l} C_{BYPASS} = 50 \ \mu\text{F}, C_{IN} = 0.1 \ \mu\text{F} \\ f = 1 \ \text{kHz}, Output \ \text{Referred} \\ V_O = 4 \ \text{Vrms} \end{array}$	-50	-70		dB
PSRR Power Supply Rejection Ratio	$\begin{array}{l} C_{BYPASS} = 50 \; \mu F, C_{IN} = 0.1 \; \mu F \\ f = 120 \; Hz, \; Output \; Referred \\ V_{ripple} = 1 \; Vrms \end{array}$	-50	-60		dB
PSRR Negative Supply	Measured at DC, Input Referred		-60		dB
Common-Mode Range	Split Supplies \pm 15V, Pin 1 Tied to Pin 11		±13.5		v
Input Offset Voltage			10		mV
Noise	Equivalent Input Noise $R_S = 0, C_{IN} = 0.1 \ \mu F$ $BW = 20 - 20 \ kHz$		2.5		μV
	CCIR•ARM		3.0		μV
	Output Noise Wideband $R_S = 0, C_{IN} = 0.1 \ \mu\text{F}, A_V = 200$		0.8		mV
Open Loop Gain	$R_{S} = 51\Omega$, f = 1 kHz, $R_{L} = 8\Omega$		70		dB
Input Bias Current			100		nA
Input Impedance	Open Loop		4		MΩ
DC Output Voltage	$V_{S} = 22V$	10	11	12	v
Slew Rate			2		V/µS
Power Bandwidth	3 dB Bandwidth at 2.5W		65		kHz
Current Limit			1.5		A

Note 1: \pm 0.7V applies to audio applications; for extended range, see Application Hints.

Note 2: For operation at ambient temperature greater than 25°C, the LM2878 must be derated based on a maximum 150°C junction temperature using a thermal resistance which depends upon device mounting techniques.




5


LM2878

Equivalent Schematic Diagram










Order Number LM2878P See NS Package Number P11A

Application Hints

The LM2878 is an improved LM378 in typical audio applications. In the LM2878, the internal voltage regulator for the input stage is generated from the voltage on pin 1. Normally, the input common-mode range is within $\pm 0.7V$ of this pin 1 voltage. Nevertheless the common-mode range can be increased by externally forcing the voltage on pin 1. One way to do this is to short pin 1 to the positive supply, pin 11.

The only special care required with the LM2878 is to limit the maximum input differential voltage to \pm 7V. If this differential voltage is exceeded, the input characteristics may change.

Figure 2 shows a power op amp application with A_V = 1. The 100k and 10k resistors set a noise gain of 10 and are dictated by amplifier stability. The 10k resistor is bootstrapped by the feedback so the input resistance is dominated by the 1 M Ω resistor.



TL/H/7934-6 FIGURE 2. Operational Power Amplifier, $A_V = 1$

External Components (Figure 3)

LM2878

1. R2, R5, R7, R1	0 Sets voltage gain $A_V = 1 + R2/R5$ for one channel and $A_V = 1 + R10/R7$ for the other channel.
2. R4, R8	Resistors set input impedance and sup- ply bias current for the positive input.
3. R _O	Works with C _O to stabilize output stage.
4. C1	Improves power supply rejection (see Typical Performance Characteristics).
5. C11	Stabilizes amplifier, may need to be larg-

er depending on power supply filtering.

6. C4, C8

7. C5, C7

Input coupling capacitor. Pins 4 and 8 are at a DC potential of VS/2. Low frequency pole set by:

$$f_{L} = \frac{1}{2\pi R4C4}$$


Feedback capacitors. Ensure unity gain at DC. Also low frequency pole at:

$$f_{L} = \frac{1}{2\pi R5C5}$$

8. CO 9. C2, C10

Works with R_O to stabilize output stage. Output coupling capacitor. Low frequency pole given by:

$$f_L = \frac{1}{R\pi RLC2}$$









FIGURE 4. LM2878 Servo Amplifier In **Bridge Configuration**

Typical Applications (Continued)



Tri	uth	Та	ble

V _{IN}	High	Low	
<1/4V+	Off	On	
$\frac{1}{4}V^{+}$ to $\frac{3}{4}V^{+}$	Off	Off	
> 3/4V +	On	Off	

TL/H/7934-9 FIGURE 5. Window Comparator Driving High, Low Lamps

LM2879

National Semiconductor

LM2879 Dual 8-Watt Audio Amplifier

General Description

The LM2879 is a monolithic dual power amplifier which offers high quality performance for stereo phonographs, tape players, recorders, AM-FM stereo receivers, etc.

The LM2879 will deliver 8W/channel to an 8 Ω load. The amplifier is designed to operate with a minimum of external components and contains an internal bias regulator to bias each amplifier. Device overload protection consists of both internal current limit and thermal shutdown.

Features


- AVO typical 90 dB
- 9W per channel (typical)
- 60 dB ripple rejection
- 70 dB channel separation

- Self-centering biasing
- 4 MΩ input impedance
- Internal current limiting
- Internal thermal protection


Applications

- Multi-channel audio systems
- Tape recorders and players
- Movie projectors
- Automotive systems
- Stereo phonographs
- Bridge output stages
- AM-FM radio receivers
- Intercoms
- Servo amplifiers
- Instrument systems

Connection Diagram and Typical Application



Order Number LM2879T See NS Package Number TA11B



Absolute Maximum Ratings

Input Voltage (Note 1)

Operating Temperature (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 35V

Storage Temperature	-65°C to +150°C
Junction Temperature	150°C
Lead Temp. (Soldering, 10 seconds)	260°C
ESD rating to be determined.	

Electrical Characteristics V_S = 28V, T_{TAB} = 25°C, R_L = 8 Ω , A_V = 50 (34 dB), unless otherwise specified.


±0.7V


0°C to + 70°C


Parameter	Conditions	Min	Тур	Max	Units	
Total Supply Current PO=0W			12	65	mA	
Operating Supply Voltage		6		32	V	
Output Power/Channel	f=1 kHz, THD=10%, T _{TAB} =25°C	6	8		W	
Distortion	$f=1 \text{ kHz}, R_L=8\Omega$ $P_O=1 \text{ W/Channel}$		0.05	1	%	
Output Swing	$R_L = 8\Omega$		V _S -6V		Vp-p	
Channel Separation $C_{BYPASS} = 50 \ \mu\text{F}, C_{IN} = 0.1 \ \mu\text{F}$ f = 1 kHz, Output Referred $V_{O} = 4 \ Vrms$		-50	-70		dB	
PSRR Positive Supply C _{BYPASS} =50 μF, C _{IN} =0.1 μF f=120 Hz, Output Referred V _{ripple} =1 Vrms		-50	-60		dB	
PSRR Negative Supply	Measured at DC, Input Referred		-60		dB	
Common-Mode Range Split Supplies ± 15V, Pin 1 Tied to Pin 11			±13.5		v	
Input Offset Voltage			10		mV	
Noise Equivalent Input Noise $R_S = 0, C_{IN} = 0.1 \ \mu F$ BW = 20 - 20 kHz CCIR•ARM Output Noise Wideband $R_S = 0, C_{IN} = 0.1 \ \mu F, A_V = 200$			2.5 3.0 0.8		μV μV mV	
Open Loop Gain	$R_{S}=51\Omega$, f=1 kHz, $R_{L}=8\Omega$		70		dB	
Input Bias Current			100		nA	
Input Impedance	Open Loop		4		MΩ	
DC Output Voltage	V _S =28V		14		V	
Slew Rate			2		V/µs	
Power Bandwidth	3 dB Bandwidth at 2.5W		65		kHz	
Current Limit			1.5		A	

Note 1: The input voltage range is normally limited to $\pm 0.7V$ with respect to pin 1. This range may be extended by shorting pin 1 to the positive supply. Note 2: For operation at ambient temperature greater than 25°C, the LM2879 must be derated based on a maximum 150°C junction temperature. Thermal resistance, junction to case, is 3°C/W. Thermal resistance, case to ambient, is 40°C/W.

Typical Performance Characteristics










LM2879

Typical Performance Characteristics (Continued) **Channel Separation** Supply Current vs Output **Supply Rejection vs** (Referred to the Output) Power Frequency Frequency 800 80 80 AVERAGE SUPPLY CURRENT (ma) Both channels operating POWER SUPPLY REJECTION (dB) Referred to input 70 700 CHANNEL SEPARATION (dB) 60 600 70 50 500 400 40 60 30 300 CBYPASS Vcc = 28V 20 50 200 Ay = 50 10 100 207 Vout = 4 Vrms = <u>50,</u> $V_{S} = 28V, R_{L} = 8\Omega, f = 1 \text{ kHz}$ C VALUES ARE RIPP $R_L = 8\Omega$ 0 0 40 0 2 3 4 5 6 100k 1 7 10 10k 100 100 1k 10 1k 10k **OUTPUT POWER (W/CHANNEL)** FREQUENCY (Hz) FREQUENCY (Hz)





0.01 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz)






100k





TL/H/5291-4




Typical Applications


Two-Phase Motor Drive

•

TL/H/5291-7




12W Bridge Amplifier



LM2879

Typical Applications (Continued)







TL/H/5291-8

TL/H/5291-9





Typical Applications (Continued)



LM2879

National Semiconductor

LMC835 Digital Controlled Graphic Equalizer

General Description

The LMC835 is a monolithic, digitally-controlled graphic equalizer CMOS LSI for Hi-Fi audio. The LMC835 consists of a Logic section and a Signal Path section made of analog switches and thin-film silicon-chromium resistor networks. The LMC835 is used with external resonator circuits to make a stereo equalizer with seven bands, \pm 12 dB or \pm 6 dB gain range and 25 steps each. Only three digital inputs are needed to control the equalization. The LMC835 makes it easy to build a μP -controlled equalizer.

The signal path is designed for very low noise and distortion, resulting in very high performance, compatible with PCM audio.


Features

- No volume controls required
- Three-wire interface
- 14 bands, 25 steps each
- ±12 dB or ±6 dB gain ranges
- Low noise and distortion
- TTL, CMOS logic compatible

Applications


- Hi-Fi equalizer
- Receiver
- Car stereo
- Musical instrument
- Tape equalization
- Mixer
- Volume controller

Connection Diagram



Dual-In-Line Package

LMC835



1-228

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _{DD} -V _{SS}	18V
Allowable Input Voltage (Note 1)	V _{SS} -0.3V
	to V _{DD} +0.3V
Storage Temperature, T _{stg}	~60°C to +150°C
Lead Temperature (Soldering, 10 sec), TL	+ 260°C

Operating Ratings

Supply Voltage, V _{DD} -V _{SS}	5V to 16V
Digital Ground (Pin 13)	V_{SS} to V_{DD}
Digital Input (Pins 14, 15, 16)	V _{SS} to V _{DD}
Analog Input (Pins 1, 2, 3, 4, 25, 26, 27)	
(Note 1)	V_{SS} to V_{DD}
Operating Temperature, T _{opr}	-40°C to +85°C

Electrical Characteristics (Note 2) V_{DD} = 7.5V, V_{SS} = -7.5V, A.GND = 0V LOGIC SECTION

Symbol	Parameter	Test Conditions	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Unit (Limit)
IDDL	Supply Current	Pins 14, 15, 16 are 0V	0.01	0.5	0.5	mA (Max)
ISSL		Pins 14, 15, 16 are 0V	0.01	0.5	0.5	mA (Max)
IDDH		Pins 14, 15, 16 are 5V	1.3	5	5	mA (Max)
ISSH		Pins 14, 15, 16 are 5V	0.9	5	5	mA (Max)
VIH	High-Level Input Voltage	@Pins 14, 15, 16	1.8	2.3	2.5	V (Min)
VIL	Low-Levei Input Voltage	@Pins 14, 15, 16	0.9	0.6	0.4	V (Max)
fo	Clock Frequency	@Pin 14	2000	500	500	kHz (Max)
tw(STB)	Width of STB Input	See Figure 1	0.25	1	1	μs (Min)
t _{setup}	Data Setup Time	See Figure 1	0.25	1	1	μs (Min)
thold	Data Hold Time	See Figure 1	0.25	1	1	μs (Min)
t _{cs}	Delay from Rising Edge of CLOCK to STB	See Figure 1	0.25	1	1	μs (Min)
IIN	Input Current	@Pins 14, 15, 16 0V <v<sub>IN<5V</v<sub>	±0.01	±1		μA (Max)
CIN	Input Capacitance	@Pins 14, 15, 16 f = 1 MHz	5			pF


Note 1: Pins 2, 3 and 26 have a maximum input voltage range of ±22V for the typical application shown in Figure 7.

Note 2: Bold numbers apply at temperature extremes. All other numbers apply at T_A = 25°C, V_{DD} = 7.5V, V_{SS} = -7.5V, D.GND = A.GND = 0V as shown in the test circuit, *Figures 3* and *4*.

Note 3: Guaranteed and 100% production tested.

Note 4: Guaranteed (but not 100% production tested) over the operating temperature range. These limits are not used to calculate outgoing quality levels.

Timing Diagram



TL/H/6753-3

Note: To change the gain of the presently selected band, it is not necessary to send DATA 1 (Band Selection) each time.

FIGURE 1

.MC835

Electrical Characteristics (Note 2) VDD=7.5V, VSS=-7.5V, D.GND=A.GND=0V


Symbol	Parameter	Test Conditions	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Unit (Limit)
EA	Gain Error	Av=0 dB @ ± 12 dB Range	0.1	0.5	0.5	dB (Max)
		Av=0 dB @ ± 6 dB Range	0.1	1	1	dB (Max)
		$A_V = \pm 1 \text{ dB } @ \pm \text{ dB Range}$ (R _{5b} or R _{5c} is ON)	0.1	0.5	0.6	dB (Max)
		$A_V = \pm 2 dB @ \pm 12 dB Range$ (R _{4b} or R _{4c} is ON)	0.1	0.5	0.6	dB (Max)
		$A_V = \pm 3 \text{ dB } @ \pm 12 \text{ dB Range}$ (R _{3b} or R _{3c} is ON)	0.1	0.5	0.6	dB (Max)
		$A_V = \pm 4 \text{ dB } @ \pm 12 \text{ dB Range}$ (R _{2b} or R _{2c} is ON)	0.1	0.5	0.7	dB (Max)
		$A_V = \pm 5 \text{ dB } @ \pm 12 \text{ dB Range}$ (R _{1b} or R _{1c} is ON)	0.1	0.5	0.7	dB (Max)
		$A_V = \pm 9 \text{ dB } @ \pm 12 \text{ dB Range}$ (R _{0b} or R _{0c} is ON)	0.2	1	1.3	dB (Max)
THD	Total Harmonic Distortion	$A_V = 0 \text{ dB} \oplus \pm 12 \text{ dB} \text{ Range}$ $V_{IN} = 4V_{rms}, f = 1 \text{ kHz}$ $A_V = 12 \text{ dB} \oplus \pm 12 \text{ dB} \text{ Range}$	0.0015			%
		$V_{IN} = 1V_{rms}$, f = 1 kHz	0.01	0.1	1	% (Max)
		$V_{IN} = 1V_{rms}$, f = 20 kHz Av = -12 dB @ ±12 dB Range	0.1	0.5		% (Max)
		$V_{IN} = 4V_{rms}$, f = 1 kHz	0.01	0.1		% (Max)
		$V_{IN} = 4V_{rms}$, f = 20 kHz	0.1	0.5		% (Max)
V _{O Max}	Maximum Output Voltage	A _V =0 dB @ ±12 dB Range THD <1%, f=1 kHz	5.5	5.1	5	V _{rms} (Min
S/N	Signal to Noise Ratio	A _V =0 dB @ ±12 dB Range V _{ref} =1 V _{rms}	114			dB
		$A_V = 12 \text{ dB } @ \pm 12 \text{ dB Range}$ $V_{ref} = 1V_{rms}$	106			dB
		$A_V = -12 \text{ dB } @ \pm 12 \text{ dB Range}$ $V_{ref} = 1V_{rms}$	116			dB
LEAK	Leakage Current	$A_V = 0 \text{ dB } @ \pm 12 \text{ dB Range}$ (All internal switches are OFF)		500		
		Pin 2 + 3, Pin 26 Pin 5 ~ Pin 11, Pin 18 ~ Pin 24		500 50		nA (Max nA (Max

Note 2; Boldface numbers apply at temperature extremes. All other numbers apply at TA=25°C, VDD=7.5V, VSS=-7.5V, D.GND=A.GND=0V as shown in the test circuit, Figures 3 and 4.

Note 3: Guaranteed and 100% production tested.

Note 4: Guaranteed (but not 100% production tested) over the operating temperature range. These limits are not used to calculate outgoing quality levels.

Timing Diagrams



Truth Tables

DATA I (Band Selection)

D7	D6	D5	D4	D3	D2	D1	D0
н	х	L	L	L	L	L	L
н	х	L	L	L	L	L	н
н	х	L	L	L	L	н	L
н	Х	L	L	L	L	н	н
Н	х	L	L	L	н	L	L
[Н	Х	L	L	L .	н	L	н
н	х	L	L) L	н	н	L
н	х	· L	L	L	н	н	н
ιн	х	L	L	н	L	L	L
ЫН	Х	L	L	н	L	L	н
н	Х	L	L	н	L	н	L
ιн	Х	L .	L	н	L	н	н
н	х	L	L	н	н	L	_ L
н	х	L	L	н	н	L	н
Н	Х	L	L	н	н	н	L
н	Х	L	L	н	н	н	н
) н	х	L	н	Valid Binary Input			ut
н	х	н	L	V	alid Bin	ary Inp	ut
н	x	н	н	V	alid Bin	ary Inp	ut
↑ ©	↑ ©	↑ ③	↑ ⊛	←	Band	Code	\rightarrow

(Ch A: Band 1~7, Ch B: Band 8~14)
(Ch A: Band 1~7, Ch B: Band 8~14) Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, No Band Selection Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 1 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 2 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 3 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 4 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 5 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 6 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 7 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 8 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 8 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 9 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 9
Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 11 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 12 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 12 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 13 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, Band 14 Ch A \pm 12 dB Range, Ch B \pm 12 dB Range, No Band Selection Ch A \pm 12 dB Range, Ch B \pm 6 dB Range, Band 1~14 Ch A \pm 6 dB Range, Ch B \pm 12 dB Range, Band 1~14 Ch A \pm 6 dB Range, Ch B \pm 6 dB Range, Band 1~14

0 DATA 1

② Don't Care

③ Ch A ± 6 dB/ ± 12 dB Range

 \circledast Ch B ± 6 dB/ ± 12 dB Range

This is the gain if the ± 12 dB range is selected by DATA I. If the ± 6 dB range is selected, then the values shown must be approximately halved. See the characteristics curves for more exact data.


F	lat
	(1 dB Boost
	2 dB Boost
	3 dB Boost
	4 dB Boost
	5 dB Boost
	6 dB Boost
4	7 dB Boost
	8 dB Boost
	9 dB Boost
	10 dB Boost
	11 dB Boost
	12 dB Boost
	$C 1 dB \sim 12 dB Cut$

DATA II (Gain Selection)


	DATA II (Gain Selection)										
	D7	D6	D5	D4	D3	D2	D1	D0			
	L	х	L	L	Ļ	Ļ	L	L			
	L	н	н	L	L	L	L	L			
	L	н	L	н	L	L	L	L			
	L	н	L	L	н	L	L	L			
	L	н	L	L	L	н	L	L			
	L	н	L	L	L	Ł	н	L			
	L	н	L	н	L	L	н	L			
	L	н	н	L	н	L	н	L			
	L	н	L	н	L	н	н	L			
	L	н	L	L	L	L	L	н			
	L	н	н	L	н	L	L	н			
	L	н	н	L	н	н	L	н			
	L	н	н	L	н	H j	н	н			
ut	L	L	Valid Above Input								
	1	1		←	Gain	Code	\rightarrow				
	\$	۲									

⑤ DATA II


Boost/Cut



1-232



1



TL/H/6753-10

_MC835




TABLE I: Tuned Circuit Elements

_	$Q_0 = 3.5, Q_{12dB} = 1.05$											
Z1	f _o (Hz)	C _O (F)	C _L (F)	R _L (Ω)	R ₀ (Ω)							
Z1	63	1μ	0.1µ	100k	680							
Z2	160	0.47µ	0.033µ	100k	680							
Z3	400	0.15µ	0.015µ	100k	680							
Z4	l 1k	0.068µ	0.0068µ	82k	680							
Z5	2.5k	0.022µ	0.0033µ	82k	680							
Z6	6.3k	0.01µ	0.0015µ	62k	680							
Z7	16k	0.0047µ	680p	47k	680							





FIGURE 8. Tuned Circuit for Stereo 7-Band Equalizer (*Figure 7*)



Typical Applications (Continued)

TABLE II. Tuned Circuit Elements

	Q ₀ = 4.7, Q _{12 dB} = 1.4												
	f _o (Hz)	C _o (F)	C _L (F)	R _L (Ω)	$\mathbf{R}_{0}(\Omega)$								
Z1	16	3.3µ	0.47µ	100k	680								
Z2	31.5	15µ	0.22µ	110k	680								
Z3	63	1μ	0.1µ	100k	680								
Z4	125	0.39µ	0.068µ	91k	680								
Z5	250	0.22µ	0.033µ	82k	680								
Z6	500	0.1µ	0.015µ	100k	680								
Z7	1k	0.047µ	0.01µ	82k	680								
Z8	2k	0.022µ	0.0047µ	91k	680								
Z9	4k	0.01µ	0.0022µ	110k	680								
Z10	8k	0.0068µ	0.001µ	82k	680								
Z11	16k	0.0033µ	680p	62k	680								
Z12	32k	0.0015µ	470p	68k	510								








FIGURE 10. Tuned Circuit for 12-Band Equalizer (*Figure 9*)

Performance Characteristics (Circuit of Figure 9)











FREQUENCY (Hz)

TL/H/6753-16





Typical Applications (Continued)

Sample Subroutine Program for Figure 14, LMC835-COP404L CPU Interface

HEX				
CODE	LABEL	MNEMONI	CS	COMMENTS
3F	LMC835:	LBI	3F	;POINT TO RAMADDRESS 3F
05	SEND	LD		;RAMDATA TO A
22		SC		; SET CARRY
335F		OGI		;SET PORT G= 1111, OPEN THE AND GATES
4F		XAS		;SWAP A AND SIO, CLOCK START
05		LD		;RAMDATA TO A, MAKE SURE A = DATA
07		XDS		;SWAP A AND RAMDATA, RAMADDRESS=RAMADDRESS-1
05		LD		;RAMDATA TO A
4F		XAS		;SWAP A AND SIO
05		LD		;RAMDATA TO A, MAKE SURE A=NEWDATA
07		XDS		;SWAP A AND RAMDATA, RAMADDRESS=RAMADDRESS-1
32		RC		;RESET CARRY
4F		XAS		;SWAP A AND SIO, CLOCK STOP
335D		OGJ	13	;SET PORT G=1101, MAKE STROBE LOW
335B		OGI	11	;SET PORT G=1011, MAKE STROBE HIGH, CLOSE THE
				GATES
4E		CBA		;BD TO A
43		AISC	3	;RAMADDRESS < 3C THEN RETURN
48		RET		
80		JP	SEND	
	RAM			
A	DDRESS	COM	MENTS	

	ADDRESS	COMMENTS					
3C	DATA	;GAIN DATA D4-D7					
3D	DATA	;GAIN DATA DO-D3					
3E	DATA	;BAND DATA D4–D7					
3F	DATA	;BAND DATA DO-D3					

Application Hints

SWITCHING NOISE

The LMC835 uses CMOS analog switches that have small leakages (less than 50 nA). When a band is selected for flat gain, all the switches in that band are open and the resonator circuit is not connected to the LMC835 resistor network. It is only in the flat mode that the small leakage currents can cause problems. The input to the resonator circuit is usually a capacitor and the leakage currents will slowly charge up this capacitor to a large voltage if there is no resistive path to limit it. When the band is set to any value other than flat, the charge on the capacitor will be discharged by the resistor network and there will be a transient at the output. To limit the size of this transient, R_{LEAK} is necessary.

HOW TO AVOID SWITCHING NOISE DUE TO LEAKAGE CURRENT (Refer to *Figures 7* and *θ*)

To avoid switching noise due to leakage currents when changing the gain, it is recommended to put R_{LEAK} = 100 k Ω between Pin 3 and Pin 5—11 each, Pin 26 and Pin 12—24 each. The resistor limits the voltage that the capacitor can charge to, with minimal effects on the equalization. The frequency response change due to R_{LEAK} are shown in *Figure 15*. The gain error is only 0.2 dB and Q error is only 5% at 12 dB boost or cut.

SIMPLE WORD GENERATOR (Figure 6)

Circuit operation revolves around an MM74HC165 parallelin/serial-out shift register. Data bits D0 through D7 are applied to the parallel of the MM74HC165 from 8 toggle switches. The bits are shifted out to the DATA input of the LMC835 in sync with the clock. When all data bits have been loaded, CLOCK is inhibited and a STROBE pulse is generated: this sequence is initiated by a START pulse.


LMC835-COP404L CPU INTERFACE (Refer to Figure 14)

The diagram shows AND gates between the COP and the LMC835. These permit G2 to inhibit the CLOCK and DATA lines (SK and SO) during a STROBE (G1) pulse. This function may also be implemented in software. As shown in *Figure 2*, the data groups are shifted in D0 first. Data is loaded on positive clock edges.

POWER SUPPLIES

These applications show LM317/337 regulators for the \pm 7.5V supplies for the LMC835. Since the latter draws only 5 mA max., 1k series dropping resistors from the \pm 15V op amp supply and a pair of 7.5V zeners and bypass caps will also suffice.

-MC835





REDUCING EXTERNAL COMPONENTS

The typical application shown in *Figure 7* is switching noise free. The DC-coupled circuit in *Figure 16* is also switching noise free, except at 12 dB/6 dB switch turn ON/OFF. This switching noise is caused by the I_{bias} and V_{offset} of the op

amps. Selecting a low I_{bias} and V_{offset} op amp can minimize the switching noise due to the 12 dB/6 dB switch. The DC-coupled application can also eliminate the $R_F\!=\!100k$ resistors with only a 0.5 dB gain error at 12 dB boost or cut.




FIGURE 16. Reducing External Components

•

:



Section 2 Radio Circuits



Section 2 Contents

Radio Circuits Definition of Terms	2-3
Radio Circuits Selection Guide	2-4
LM1211 Broadband Demodulator System	2-8
LM1596/LM1496 Balanced Modulator-Demodulators	2-18
LM1800 Phase-Locked Loop FM Stereo Demodulator	2-23
LM1863 AM Radio System for Electronically Tuned Radio	2-26
LM1865/LM1965/LM2065 Advanced FM IF Systems	2-38
LM1866 Low Voltage AM/FM Receiver	2-52
LM1868 AM/FM Radio System	2-59
LM1870 Stereo Demodulator with Blend	2-67
LM1871 RC Encoder/Transmitter	2-73
LM1872 Radio Control Receiver/Decoder	2-89
LM1884 TV Stereo Decoder	2-108
LM3089 FM Receiver IF System	2-111
LM3189 FM IF System	2-117
LM3361A Low Voltage/Power Narrow Band FM IF System	2-124
LM3820 AM Radio System	2-129
LM4500A High Fidelity FM Stereo Demodulator with Blend	2-133

National Semiconductor

Radio Circuits Definition of Terms

AGC dc Output Shift: The shift of the quiescent IC output voltage of the AGC section for a given change in AGC central voltage.

AGC Figure of Merit: The widest possible range of input signal level required to make the output signal drop by a specified amount from the specified maximum output level. Typical F.O.M. numbers are from 40 dB to 50 dB, for domestic radios and about 60 dB for automotive radios (for -10 dB output level change).

AGC Input Current: The current required to bias the central voltage input of the AGC section.

AM Rejection Ratio: The ratio of the recovered audio output produced by a desired FM signal of specified level and deviation to the recovered audio output produced by an unwanted AM signal of specified amplitude and modulating index.

Channel Separation: The level of output signal of an undriven amplifier with respect to the output level of an adjacent driven amplifier.

Detection Bandwidth: That frequency range about the free running frequency of the tone decoder/phase locked loop where a signal above a specified level will cause a detected signal condition at the output.

Detection Bandwidth Skew: The measure of how well the detection bandwidth is centered about the free running frequency. It is equal to the maximum detection bandwidth frequency plus the minimum detection bandwidth frequency minus twice the free running frequency.

Hold in Range: That range of frequencies about the free running frequency for which the phase locked loop will stay in lock if initially starting out in lock.

Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.

Input Sensitivity: The minimum level of input signal at a specified frequency required to produce a specified signal-to-noise ratio at the recovered audio output.

Input Voltage Range: The range of voltages on the input terminals for which the amplifier operates within specifications.

Large-Signal Voltage Gain: The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage. -3 dB Limiting Sensitivity: In FM the input signal level which causes the recovered audio output level to drop 3 dB from the output level with a specified large signal input.

Lock In Range: That range of frequencies about the free running frequency for which the phase locked loop will come into lock if initially starting out of lock.

Maximum Sweep Rate: The maximum rate that the VCO may be made to vary its oscillating frequency over its Sweep Range.

Output Resistance: The ratio of the change in output voltage to the change in output current with the output around zero.

Output Voltage Swing: The peak output voltage swing, referred to zero, that can be obtained without clipping.

Phase Detector Sensitivity: The change in the output voltage of the phase detector for a given change in phase between the two input signals to the phase detector.

Power Bandwidth: The power bandwidth of an audio amplifier is the frequency range over which the amplifier voltage gain does not fall below 0.707 of the flat band voltage gain specified for a given load and output power.

Power bandwidth also can be measured by the frequencies at which a specified level of distortion is obtained while the amplifier delivers a power output 6 dB below the rated output. For example, an amplifier rated a 60W with $\leq 0.25\%$ THD, would make its power bandwidth measured as the difference between the upper and lower frequencies at which 0.25% distortion was obtained while the amplifier was delivering 30W.

Power Supply Rejection: The ratio of the change in input offset voltage to the change in power supply voltages producing it.

Slew Rate: The internally limited rate of change in output voltage with a large amplitude step function applied to the input.

Supply Current: The current required from the power supply to operate the amplifier with no load and the output at zero.

Sweep Range: That ratio of maximum oscillating frequency to minimum operating frequency produced by varying the central voltage of the VCO from its maximum value to its minimum value with fixed values of timing resistance and capacitance.

VCO Sensitivity: The change in operating frequency for a given change in VCO central voltage.

National Semiconductor

Radio Circuits Selection Guide

Device	Portable	Home	Auto	Synthesized	Pin Count (Dip Package)	Supply Range	Max Input Sensitivity for 20 dB S/N Ratio	AM and FM IF	Audio Power Amplifier	Internal Detector	Meter Output
LM1863	•	٠	•	•	20*	7-16V	30 µV			•	•
LM1866	•	•			20	3-15V	25 μV	٠		•	٠
LM1868	•	•			20	4.5-15V	12 μV	٠	•	•	
LM3820	•	•	•		14	4.5-16V	35 μV				

Device	Portable	Home	Auto	Pin Count Dip Package	Supply Range	THD	Separation	Blend	High Cut	Lamp Driver	Output Buffer	ARI Interference Rejection
LM1800		•		16	10-18V	0.4%	45 dB			٠	•	
LM1870	•	•	•	20	7-15V	0.05%	45 dB	•	•	•	•	
LM1884*		•		16	8-16V	0.1%				•	•	
LM4500A	•	•	٠	16	8-16V	0.1%	40 dB			•	•	•

Stereo Decoder

*TV Stereo Decoder

Radio Remote Control									
Device	Function	Pin Count	Supply	Char	inels	Frequency			
	Tunction	(Dip Package)	Range	Analog	Digital	Range			
LM1871	Encoder/Transmitter	18	4.5-15V	up to 6	2	up to 72 MHz			
LM1872	Decoder/Receiver	18	2.5-7V	2	2	up to 72 MHz			

Modulators & Demodulators Selection Guide


	LM1211	LM1496				
Typical Application	Broadband Demodulator	Balanced Modulator-Demodulator				
Key Features	Configurable for AM or FM Based Signals	Wide Frequency Response to 100 MHz				
	 20 MHz-80 MHz Operating Frequency Range 	 Fully Balanced Inputs and Outputs 				
	• 25 MHz Detector Output Bandwidth	 Adjustable Gain and Signal Handling 				
	 Linear Output Phase Response 					


							FM IF/D	etector							
		Portable	Home	Auto	Synthesized	Pin Count Dip	Pin Count S.O.	Supply Range	-3 dB Limiting Sensitivity	THD	Mute	AGC Outputs	AFC	Meter Output	AM/ FM IF
	LM1865		•	•	•	20	20	7.3-16V	60 μV*	0.1%	•	Reverse	•	•	
	LM1965		•	•		20		7.3-16V	60 μV*	0.1%	•	Reverse	•	•	
	LM2065		•	•	•	20		7.3-16V	60 μV*	0.1%	•	Forward	•	•	
N S	LM1866	•	•			20	·	3-15V	20 µV	0.5%	•	•	•	•	•
	LM1868	•	•			20		4.5-15V	15 μV	1.1%					•
	LM3089		•	•		16		8-16V	12 μV	0.5%	•	•	•	•	
	LM3189		•	•		16		8-16V	12 μV	0.5%	•	•	•	•	
	LM3361A**	•		•		16	16	2-9V	2 μV	-		•			

*Exclusive of 22 dB Buffer

**Narrow-Band FM-IF

N





.....

2-7

2

National Semiconductor

LM1211 Broadband Demodulator System

General Description

The LM1211 is a high performance IF amplifier and product detection system for operation in the 20–80 MHz frequency range. It is suitable for data or video recovery from broad-band local area networks and other communications systems.


The high gain IF amplifier has a SAW filter compatible input and can be gain-controlled in excess of 40 dB. A flexible product detector is used in which the input signal is multiplied by a reference derived from limiting and phase-shifting the input. The signal input is separate from the reference path, which has a port for external connections. A DC-operated phase control is provided for detection phase adjustment.

The detector is followed by a 25 MHz bandwidth amplifier which has a symmetric output swing capability around 0V. A fast attack, peak-following AGC detector is also provided for use in AM systems.

Connection Diagram

Features

- Configurable for AM or FM based signals
- 20-80 MHz operating frequency range
- IF input SAW filter compatible
- >40 dB IF gain control range
- 25 MHz detector output bandwidth
- Linear output phase response
- Output swings ±3.5V referenced to ground
- Gateable peak-following AGC detector
- DC-adjustable detection phase
- DC-adjustable 0 carrier output level



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage, V12	15V
IF Supply Current, I13	40 mA
Detector Output Current, 13	15 mA
Detector Input Signal, V9	1 Vrms
Ref. Limiter Input Signal, V10	1 Vrms
AGC Bias/Gate Current, I20	3 mA

Power Dissipation	1.67W
Thermal Resistance	60°C/W
Junction Temperature	125°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 10 sec.)	260°C
ESD Susceptibility (Note 1)	3000V

DC Electrical Characteristics

 $T_A = 25^{\circ}C$, Test Circuit, $V_{IF} = V_{Det} = 0$, $V_{AGC} = 0$, $V_{PH} = 4V$, $V_{OC} = 6V$, all switches open unless noted.

Symbol	Parameter	Test Conditions	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Units (Limit)
IS	Supply Current	SW 3 closed, V _{AGC} = 3V	67	80		mA (max)
V ₁₃	IF Regulator Voltage	SW 3 closed, V _{AGC} = 3V	6.5	5.8 7.0		V (min) V (max)
V _{15/16}	IF Input Voltage	SW 2, 3 closed	3.9	3.4 4.4		V (min) V (max)
V14-V17	IF Decouple V _{OS}	SW 2, 3 closed, measure V14-V17	0	±50		mV (max)
l ₁₁	IF Output Current	SW 2, 3 closed, $V_{AGC} = 6V$, $I_{11} = \frac{12V - V_{11}}{50}$	4.0	2.5 5.0		mA (min) mA (max)
V ₁₀	Limiter Input Bias	SW 1, 2, 3 closed	5.1	4.5 5.5		V (min) V (max)
V9	Detector Input Bias	SW 1, 2, 3 closed	5.1	4.5 5.5		V (min) V (max)
V _{5/6}	Reference DC Voltage	SW 1, 2, 3 closed	4.6	4.0 5.2		V (min) V (max)
V ₃	O Carrier Output Voltage	SW 1, 2, 3 closed	0	±0.5		V (max)
V _{OC}	O Carrier Adjust Voltage	SW 1, 2, 3 closed, adjust V_{OC} for $V_3 = OV$	6.0	1.0 11.0		V (min) V (max)
I _{19(D)}	AGC Discharge Current	SW 1, 3 closed, V _{AGC} = 2V	-11	7 16		μA (min) μA (max)
I _{19(C)}	AGC Charge Current	SW 1, 4 closed, V _{AGC} = 6V	1.0	0.7 1.3		mA (min) mA (max)
I _{19(L)}	AGC Leakage Current	SW 1, 2, 4 closed, V _{AGC} = 4V	-25	±200	[nA (max)

Note 1: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.

Note 2: Tested limits are guaranteed and 100% production tested.

Note 3: Design limits are guaranteed, but not 100% production tested. These limits are not used to determine outgoing quality levels.

LM1211

2-9

Detector AC Set-up Procedure T_A = 25°C, Test Circuit, Sw 1, 2, 3 closed, V_{AGC} = 0, V_{PH} = 4V.

1. With no input ($V_{Det} = 0$), adjust V_{0C} for V3 = 0V.

2. Apply $V_{Det} = 100 \text{ mVrms}$, 60 MHz CW at the input. Tune L2 for maximum DC voltage at output Pin 3.

AC Electrical Characteristics T_A = 25°C, Test Circuit, Follow AC set-up procedure, f = 60 MHz, V_{AGC} = 0,


$V_{PH} = 4V$, $V_{0C}a$	s per set-up, all switch	es open unless noted.
*PH *****00.*	o por oor up, un omiton	co opon anicoo notoa.

Symbol	Parameter	Test Conditions	Тур	Tested Limit (Note 1)	Design Limit (Note 2)	Units (Limit)
Z15/16	IF Input Impedance	Measure Differential Impedance between Pins 15 and 16.	60		40 80	$ \Omega $ (min) Ω (max)
Av(IF)	Maximum IF Gain (Note 3)	$ \begin{array}{l} \text{SW 2 Closed, V}_{\text{IF}} = 0.5 \text{ mVrms, Measure V}_{\text{out}} \\ \text{Av(IF)} = 20 \log \left(\frac{V_{\text{out}}}{5 \times 10^{-4}} \right) \end{array} $	30	20		dB (min)
V _{AGC20}	20 dB Gain Reduction	SW 2 Closed, $V_{IF} = 5$ mVrms, Adjust V_{AGC} for Same V_{out} as in Av(IF) Test.	2.6	2.2 3.0		V (min) V (max)
V _{AGC40}	40 dB Gain Reduction	SW 2 Closed, $V_{IF} = 50$ mVrms, Adjust V_{AGC} for Same V_{out} as in Av(IF) Test.	3.8	3.3 4.3		V (min) V (max)
IM	IF Intermodulation (Note 3)	SW 2 Closed, $f_1 = 60$ MHz, $f_2 = 65$ MHz, V _{IF} = 10 mVrms Ea, Adjust V _{AGC} for V _{out} = 10 mVrms Ea, Measure IM Products Relative to V _{out} .	-40		-30	dB (min)
Z9	Detector Input Impedance	Measure Impedance into Pin 9	3.0		2.0 5.0	KΩ (min) pF (max)
Z10	Reference Limiter Input Impedance	Measure Impedance into Pin 10	2.0		1.3 5.0	KΩ (min) pF (max)
Av(D)	Detector Conversion Gain	SW 1, 2, 3 Closed, $V_{Det} = 100 \text{ mVrms}$, Measure V_{3DC} . Av(D) = 20 log $\left(\frac{V_3}{0.1}\right)$	24	20 30		dB (min) dB (max)
LIN	Detector-6dB Linearity	SW 1, 3 Closed, V _{Det} = 50 mVrms, Measure V ₃ '. LIN = 20 log $\left(\frac{V_3'}{V_3}\right)$	-6	-5 7		dB (min) dB (max)
V _{3(Th)}	AGC Threshold	SW 1, 3 Closed, Increase V_{Det} until 119 = 100 μ A, Measure V_3 .	2.8		2.6 3.0	V (min) V (max)
V _{3(OL)}	Detector Overload Capability	SW 1, 2, 3 Closed, $V_{Det} = 1$ Vrms, Measure V ₃ .	4.1	3.5		V (min)
PHA(+)	DC Phase Adjust (+)	SW 1, 2, 3 Closed, $V_{Det} = 100 \text{ mVrms}$, Measure Ratio of V_3 with $V_{PH} = 6V$ to V_3 with $V_{PH} = 4V$.	0.65	0.95		V/V (max)
PHA()	DC Phase Adjust ()	SW 1, 2, 3 Closed, $V_{Det} = 100 \text{ mVrms}$, Measure Ratio of V_3 with $V_{PH} = 2V$ to V_3 with $V_{PH} = 4V$.	0.30	0.60		V/V (max)
V ₃₍₋₎	Negative Output Swing	SW 1, 2, 3 Closed, f = 70 MHz, V_{Det} = 300 mVrms, V_{PH} = 6V, Measure V ₃ .	-3.7	-3.0		V (min)
DBW	Detector Output Bandwidth	SW 1, 2, 3 Closed, Modulate V _{Det} with 30% AM Modulation. Increase Modulation Frequency Until Pin 3 Signal Drops 3 dB.	25		20	MHz (min)
DHL	Detector Harmonic Levels	SW 1, 2, 3 Closed, $V_{Det} = 100$ mVrms, Measure 60 MHz and 120 MHz Levels Relative to V ₃	-35		-20	dB (min)

Note 1: Tested limits are guaranteed and 100% production tested.

Note 2: Design limits are guaranteed, but not 100% production tested. These limits are not used to determine outgoing quality levels.

Note 3: The IF amplifier output is measured with the IF output connected to a 500 measurement system resulting in a 250 loaded impedance. The gain in an actual application will typically be 20 dB higher.




 $L2 = 4\frac{1}{2}$ T #22 wire on $\frac{3}{16}$ " form with HF core, shielded


2

Typical Performance Characteristics

LM1211

(All characteristics apply to the typical application circuit. Figure numbers are referenced in the applications information.)





Applications Information (Refer to Typical Performance Characteristics and Application Circuit.)

The LM1211 broadband demodulator system provides essentially independent IF amplifier and wideband detector blocks on the same integrated circuit. The IF amplifier consists of 5 differential stages, 3 of which have gain control capability. The detector is a highly flexible product detector with separate signal and reference input pins and a wideband output amplifier. An AGC comparator operating from the detector output is also provided. The operation of each of these blocks will now be described.

IF AMPLIFIER

The IF amplifier is powered from an internal shunt regulator between IF supply Pin 13 and IF ground Pin 18. The regulator has a nominal value of 6.5V and the IF amplifier current is delivered through a dropping resistor from the 12V rail supplying the remainder of the LM1211. The 0.001 μ F ceramic RF decoupling capacitor at Pin 13 should be grounded through very short leads—preferably on the copper side of the PCB. A nominal current level into Pin 13 is 23 mA, set by a 240 Ω resistor. This current should not exceed 40 mA and the minimum current is about 16 mA, below which the IF amplifier will start to lose gain as the Pin 13 voltage drops below the regulated level.

IF Amplifier Input Configuration

Circuit detail for the IF amplifier input Pins 14–17 is shown in *Figure 7*. The input stage is a common-base differential amplifier designed to give good rejection of unwanted IF output and detector reference signals that may be radiated back to the input.

The low differential input impedance of 60Ω ensures that SAW filters are terminated sufficiently to keep the triple transit echo (TTE) more than 40 dB below the signal level, even with low impedance SAW filters. Because it is a common base stage, the input stage gain is inversely proportional to the source impedance Zs presented to the input. A normal range for differential Zs is from 100Ω to $1 \ K\Omega$. As an example, a typical high impedance SAW filter has an output impedance that can be modeled as a $2 \ K\Omega$ resistor in parallel with 6 pF capacitance, yielding Zs = 372Ω at 70 MHz. Alternatively, the IF may be used with a transformer input configuration similar to that shown in the Test Circuit, as long as the required source impedance is maintained.

A balanced input is extremely important since the input leads to Pins 14-17 are the most sensitive points in the system to unwanted IF coupling. For example, if the IF output or detector reference signals couple into these pins it can cause changes in the frequency response and can easily promote oscillation. A spectrum analyzer is invaluable for helping determine the system susceptibility to this phenomenon. With the input terminated by the IF filter (or an equivalent resistor), the IF amplifier output noise spectrum will show if oscillation is likely to occur at maximum gain. A good layout will have symmetrical input leads placed as close together as possible, shielded input coils (where used), and external components mounted as close to the I.C. as possible. The DC feedback decoupling capacitor connected between Pins 14 and 17 should be right against the pins.

Gain Control Stages


The second through fourth differential stages of the IF amplifier are gain controlled by the voltage at the AGC Filter Pin 19. 0V corresponds to maximum IF gain, while increasing the Pin 19 voltage results in the gain reduction curve shown in *Figure 1.*

In most AM applications, the Pin 19 voltage will be under control of the AGC detector (to be described later) in a closed feedback loop. If Pin 20 of the AGC detector is grounded, Pin 19 is tri-stated, allowing it to be externally controlled. In the tri-stated condition the typical input bias current at Pin 19 is only 25 nA, allowing small filter capacitors to be used in gated AGC systems. The *Figure 1* characteristics has a temperature dependence of approximately -0.1 dB/°C. While this has no bearing in a closed loop system, it precludes setting a temperature stable fixed gain via a resistive divider at Pin 19.

For FM applications, the IF amplifier may be locked at maximum gain by grounding Pin 19. Under these conditions none of the 5 stages saturate when overdriven, allowing the amplifier to function as a basic wideband limiter.

IF Amplifier Output

The fifth and final IF amplifier stage has a single-ended output, with no internal connection to the detector block. The output Pin 11 is an open collector NPN transistor which must be returned to Pin 12 via a DC path. Pin 11 is also a point at which any additional signal filtering may be applied. A resistive load connected to Pin 12 can be used, but the maximum value is limited in practice to less than 500 Ω at intermediate frequencies because of stray capacitance and the loading of the detector stage input impedance.





Applications Information (Refer to Typical Performance Characteristics and Application Circuit.)

(Continued)

The frequency response for the IF amplifier with a 200Ω load is shown in *Figure 2*. The high frequency rolloff gives rise to a potential problem called "tilt." This occurs in wide bandwidth signals when the upper frequency components are attenuated relative to the lower frequency components, which can cause amplitude distortion following demodulation. Tilt can be easily compensated at Pin 11 by using an inductive load to provide an increasing impedance with frequency. The impedance of inductive load L1, including the effects of stray capacitance, is given by:

$$|Z_{\rm L}| = \frac{\omega L_1}{1 - \omega^2 L_1 C_{\rm S}}$$

For example, a 0.33 μ H coil with 8 pF stray capacitance at Pin 11 has an impedance of 300 Ω at 70 MHz, and this impedance is on a frequency dependent slope of 0.4 dB/MHz. As the inductance is increased, the slope becomes steeper until resonance with the stray capacitance is reached. By using this technique, a flat IF response can be obtained over the frequency range of interest.

IF Amplifier Gain and Noise Figure

As described earlier, the maximum IF amplifier gain in the LM1211 is externally determined by the input source impedance, Zs, in conjunction with the output load impedance, Z_L . This gain is approximately given by:

$$A_{V} = \frac{(1000)|Z_{L}|}{|Z_{S}| + 60}$$

The IF amplifier noise figure (NF) as a function of gain reduction is shown in *Figure 3*. The contribution of IF NF to the overall system NF depends on the amount of gain ahead of the IF in the mixer and IF filter.

The SAW filter output mistermination, determined by the IF amplifier input impedance, is desirable from the viewpoint of keeping the TTE more than 40 dB below the signal. However, the mismatch at the input to the SAW filter is not so desirable as it simply increases the filter losses. Therefore a preferable solution is to use a low impedance SAW filter which will reduce losses, or to provide a pre-amplifier stage such as shown in *Figure 8* between the mixer and SAW filter. Since this stage can also be used to match the mixer output to the SAW filter input, the filter losses can be reduced.

To illustrate the effectiveness of this approach, a 10 dB gain pre-amp with a 4 dB NF will put the NF after the mixer stage at 23 dB, and the increase in NF with AGC action (by about 4 dB) will not contribute significantly to the system NF. A useful rule of thumb is that the total NF of the stages following the mixer should not exceed the mixer gain.




FIGURE 8. SAW Filter Gain Stage

Detector

The detector section operates from a 12V supply between Pin 12 and ground Pin 8. The LM1211 uses a product detector comprised of a multiplier, reference limiter, detector phase adjuster, and wideband output amplifier (see block diagram). The demodulation process of multiplying the detector input by a limited version of the input is called quasisynchronous detection. This process provides a wider reference bandwidth but reduced efficiency in carrier nulls relative to a true synchronous detector.

While the following description will apply to quasi-synchronous detection, the LM1211 can be made to function as a true synchronous detector if an external phase-locked loop (PLL) is used. In this mode, the reference limiter input Pin 10 is decoupled and the voltage-controlled oscillator (VCO) signal from the PLL is coupled into the reference port at Pins 5 and 6. Differential coupling of any external signal into the reference port is critical to minimize feedback to the IF amplifier inputs.

Multiplier

The heart of the product detector is the 6 transistor balanced multiplier shown in *Figure 9.* The detector input Vs(t) at Pin 9 is coupled to the linear differential pair, while the reference input Vr(t) switches the upper quad devices at the carrier rate.


TL/H/9127-6

If Vs(t) is an amplitude modulated carrier Fm(t)coswt and Vr(t) is a square wave of the same frequency w and relative phase ϕ , then the filtered output is given by:

$$V_{OUT} = \frac{2}{\pi} \frac{RL}{Re} Fm(t) cos\phi$$

The output depends on the amplitude of Vs(t) and relative phase φ between Vs(t) and Vr(t). If φ is made 0 degrees so cos φ is 1, then the multiplier acts as an amplitude detector and can be used to detect the amplitude modulation Fm(t) on the IF carrier. Note that around 0 degrees cos φ changes very little with phase. The multiplier can also be used as a

Detector (Continued)



TL/H/9127--7

FIGURE 9. Balanced Multiplier Circuit

phase or frequency detector if Vs(t) is limited to remove amplitude information and φ is centered at 90 degrees, where $cos\varphi$ produces the largest change in output for a given change in phase.

Thus a vital part of setting up the detector will be to obtain the correct relative phase for the type of demodulation desired.

Reference Limiter

The purpose of the reference limiter is to create the reference signal required for product detection by stripping AM modulation off the input signal. This should not be confused with the limiter required in an FM system, which is in the main signal path. FM limiting would be performed by locking the IF amplifier at maximum gain as previously described, in which case the reference limiter becomes redundant.

A single differential limiter stage is provided between Pin 10 and the reference port at Pins 5 and 6. Pin 10 is internally biased from a 5.1V source through a 3.3 K Ω resistor; the detector input Pin 9 is biased from the same source through 5 K Ω . By sharing a common bias point Pins 9 and 10 can be directly shorted together when fed from the same signal, thus saving a coupling capacitor. Alternatively, Pins 9 and 10 may be fed separately allowing phase and/or amplitude differences to be introduced.

The reference limiter output is a differential signal across the reference port Pins 5 and 6. Pins 5 and 6 are internally biased at 4.6V and have a 1 K Ω differential impedance. Limiting begins with 20 mVrms at Pin 10 and heavy limiting occurs above 100 mVrms input. The maximum limited output voltage is 350 mVrms.

Detector Phasing

As we have seen, the relative phase between the detector and reference inputs of the multiplier determines the LM1211 demodulation characteristic. The detector input phase is known since it connects directly to Pin 9. However, the reference phase depends on several factors: The external components at Pins 10, 5, and 6, the phase shift through the reference limiter, and lastly the setting of the detector phase adjust control at Pin 7. The general approach for phasing the detector is to first select the external components which produce the desired detection phase when the phase adjust control is in the center of its range (V7 = 4V), and then use the control to trim part-to-part and external component variations.

The curves of *Figure 4* give the multiplier detection phase versus frequency for different values of L2 with Pins 9 and 10 shorted together. These curves can be used to select the L2 value and to determine whether additional phase shift between Pins 9 and 10 is required. The detection phase versus temperature is approximately -0.25 degrees/ °C.

A detection phase of $\phi = 0$ degrees corresponds to maximum (+) amplitude detection efficiency, i.e. the detector output voltage increasing with Pin 9 input level. In the simplest case this can be obtained by choosing the L2 for which the *Figure 4* curve passes through 0 degrees at or near the IF frequency. When the proper phasing cannot be obtained by this means, phase lead or lag must be introduced at Pin 10 relative to Pin 9. A simple RC lead-lag network which can provide up to \pm 90 degrees phase shift is shown in *Figure 10*.


When $XC1 = XC2 = 240\Omega$ in the *Figure 10* circuit, approximately 90 degrees of phase difference between Pins 9 and 10 is produced with 3 dB additional attenuation. Pin 10 is shown lagging Pin 9, but the two pins could be reversed to produce phase lead. If C1 is increased or C2 is decreased, the phase difference is reduced.

A wideband FM quadrature detector is implemented in *Figure 11* by configuring the IF Amplifier for maximum gain and replacing L2 with an LC tank tuned to the IF frequency. Since the IF Amplifier performs the limiting function, the reference limiter is not used; rather, the quadrature signal is fed directly to the reference port via an RC phasing network. The DC offset at Pin 10 (13 K Ω to 12V) prevents signal leakage through the reference limiter to Pins 5 and 6.

The FM detector sensitivity depends on the phase slope of the LC tank, which is determined by the Q. For example, the tank in *Figure 11* is resonant around 70 MHz and has a $Q \approx 2$ defined by the internal 1 K Ω resistance across Pins 5 and 6 in parallel with the external resistor. Deviating the input frequency produces an output characteristic given by:

$V3 = V_{pk}[\cos(90 \pm \Delta 0)]$

where V_{pk} is the theoretical peak output level set by the IF Pin 11 load impedance, and $\Delta 0$ is the combined phase swing produced by the tank and detector. For the *Figure 11* circuit, V_{pk} = 6V and $\Delta 0 \cong 5$ degrees/MHz, yielding an output swing of ±0.5 V/MHz.



Detector (Continued)

Phase Adjust Control

Once the external components have been selected for the correct nominal phasing, the detector phase adjust is used to perform the final set-up by monitoring the detector output either for maximum output in the case of AM detection or for OV average level for FM detection. The phase adjust control Pin 7 is externally biased via a potentiometer and resistor from 12V and requires a 2V to 6V minimum range at Pin 7. The amount of phase lead or lag added to the reference path as a function of V₇ is given in *Figure 5*. For example, at 70 MHz a cumulative phase error of \pm 50 degrees could be compensated for by the phase adjust control.

While the previously cited -0.25 degrees/°C detection phase temperature dependence is not noticeable in AM detection applications, it can cause the average DC level of the FM detector output to drift. This can be reduced by using the phase adjust control in a feedback loop as shown in *Figure 11*. Finally, it should be re-emphasized that the Pin 7 adjustment is intended as a trim rather than a substitute for correct detector phasing.

Detector Output

The LM1211 output amplifier has an NPN emitter follower driving Pin 3 through a 50Ω damping resistor as shown

0.001 uF 121 13K 1 uF ເຊີ້ມ 0.01 u 33K 240 RPH 82 5 nl INPUT (C 100 0.01u t5K :0.01uF . 12V 0.001 uF 82 unication Associates T1 : Cor O OUTPUT #000801 18 0.01 ul ╢╌ 11 Šv. TL/H/9127-9

ALIGNMENT SEQUENCE:

1. With no input, adjust R_{OC} for V3 = 0V.

2. Apply $V_{in} \ge 10 \mbox{ mVrms},$ Fo = 70 MHz $\pm 5 \mbox{ MHz}$ Dev, Fm = 100 kHz; Tune Quadrature coil for best output linearity.

3. Adjust RPH for output DC centering.

FIGURE 11.70 MHz FM Detector Application

in Figure 12. The nominal 0 carrier (no input signal) output voltage is 0V, and a negative supply is required as a return point for the external load resistor R3. The output may be biased at up to 5 mA in order to maintain the (-) slew rate into capacitive loads.

The 0 carrier output voltage is adjusted by the control voltage on a potentiometer at Pin 4. The center of the Pin 4 range is $1/_2$ supply with an adjustment sensitivity of approximately 0.1 V/V. Thus on a 12V supply up to \pm 0.6V part-topart output variation can be trimmed out. The Pin 3 output is capable of swinging up to \pm 4V; however, in certain AM detector applications the output will always remain above 0V. In these cases it may be possible to omit the negative supply and return the Pin 3 load resistor directly to ground. This will result in some degradation in linearity at low output voltages which can be minimized by pre-biasing the 0 carrier level high (V4 = 12V).

The output amplifier frequency response is shown in *Figure 6.* The output exhibits a linear phase response of approximately -5.5 degrees/MHz out to 30 MHz. The first 70 MHz carrier harmonic is approximately -46 dB and the second harmonic -40 dB referenced to a 3V peak output.




FIGURE 12. Detector Output Amplifier

Detector (Continued)

AGC Comparator


An AGC comparator is provided for use in AM systems. The (+) input is internally connected to the detector output Pin 3 while the (-) input is biased from an external resistive divider at AGC threshold Pin 1. An output current charges and discharges the AGC filter capacitor at Pin 19 to control the IF amplifier gain. The comparator is biased by a current into bias/gate Pin 20. Internally, Pin 20 has a diode in series with 1 K\Omega to ground so that the current level from an external resistor R20 to 12V is given by:

$$120 = \frac{11.3}{R20 + 1000}$$

Whenever the detector output exceeds the AGC threshold, a current equal to the Pin 20 bias current is delivered to Pin 19 to charge the AGC filter capacitor. When the detector output is below the AGC threshold, approximately 11 μ A discharge current flows into Pin 19. Thus the charge to discharge current ratio at Pin 19 is given by I20/11 μ A, or 90:1 for I20 = 1 mA. This large ratio creates a peak-detecting action in which the AGC loop holds the detector (+) output peaks at the AGC threshold voltage, typically 1-3V. Be-

cause of the large ratio of charge to discharge current, the LM1211 AGC has inherently faster recovery from a step increase in signal than from a decrease. The overall speed is inversely proportional to the AGC filter capacitor, with 0.05 μ F being a practical lower limit for I20 = 1 mA. It is important to use a quality (low Rs) capacitor at Pin 19 to prevent AGC oscillation.

The AGC detector can be used at lower charge/discharge ratios by reducing I20 which has a direct effect on the charge current but only a second order effect on the discharge current. For I20 = 100 μ A a 15:1 ratio is produced and a 0.01 μ F minimum capacitor can be used. As the charge/discharge ratio is reduced, peak detection no longer occurs and gating of Pin 20 may be necessary. This requires an external gate pulse generator to turn on the Pin 20 bias current only during the time the detector output is to be sampled. In between gate pulses the Pin 19 output will be tri-stated and the filter capacitor will hold the previous voltage until the next gate pulse. Permanently grounding Pin 20 signal at Pin 19 to control the IF amplifier gain.



Printed Circuit Layout (component side)

LM1211

National Semiconductor

LM1596/LM1496 Balanced Modulator-Demodulator


General Description

The LM1596/LM1496 are doubled balanced modulator-demodulators which produce an output voltage proportional to the product of an input (signal) voltage and a switching (carrier) signal. Typical applications include suppressed carrier modulation, amplitude modulation, synchronous detection, FM or PM detection, broadband frequency doubling and chopping.

The LM1596 is specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The LM1496 is specified for operation over the 0°C to $+70^{\circ}$ C temperature range.

Features

- Excellent carrier suppression
 65 dB typical at 0.5 MHz
 50 dB typical at 10 MHz
- Adjustable gain and signal handling
- Fully balanced inputs and outputs
 - Low offset and drift
 - Wide frequency response up to 100 MHz



Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Internal Power Dissipation (Note 1)	500 mW
Applied Voltage (Note 2)	30V
Differential Input Signal (V ₇ - V ₈)	±5.0V
Differential Input Signal ($V_4 - V_1$)	$\pm (5 + I_5 R_0) V$
Input Signal ($V_2 - V_1$, $V_3 - V_4$)	5.0V
Bias Current (I5)	12 mA
Operating Temperature Range LM1596	-55°C to +125°C
LM1496	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Soldering Information

•	Dual-In-Line Package	
	Soldering (10 seconds)	260°C
٠	Small Outline Package	
	Vapor Phase (60 seconds)	215°C
	Infrared (15 seconds)	220°C
~		

See AN-450 "Surface Mounting Methods and their effects on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ($T_A = 25^{\circ}C$, unless otherwise specified, see test circuit)

Parameter	Conditions	l	LM159	6	L	.M149	6	Units
Falancici	Conditions	Min	Тур	Max	Min	Тур	Min	Units
Carrier Feedthrough	$V_{C} = 60 \text{ mVrms sine wave}$		40			40		μVrms
	$f_{C} = 1.0 \text{ kHz}$, offset adjusted	ĺ						
	$V_{\rm C} = 60 {\rm mVrms sine wave}$		140			140		μVrms
	$f_{C} = 10$ kHz, offset adjusted V _C = 300 mV _{pp} square wave		0.04	0.2		0.04	0.2	mVrm
	$f_{\rm C} = 1.0$ kHz, offset adjusted			0				
	V _C = 300 mV _{pp} square wave		20	100		20	150	mVrm
	f _C = 1.0 kHz, offset adjusted							[
Carrier Suppression	$f_S = 10 \text{ kHz}$, 300 mVrms	50	65		50	65		dB
	$f_{C} = 500 \text{ kHz}$, 60 mVrms sine wave offset adjusted $f_{S} = 10 \text{ kHz}$, 300 mVrms		50			50		dB
	$f_{\rm C} = 10$ MHz, 60 mVrms sine wave offset adjusted		50					
Transadmittance Bandwidth	$R_L = 50\Omega$		300			300		MHz
	Carrier Input Port, $V_C = 60$ mVrms sine wave							
	$f_S = 1.0 \text{ kHz}$, 300 mVrms sine wave]	
	Signal Input Port, $V_S = 300 \text{ mVrms}$ sine wave $V_7 - V_8 = 0.5 \text{Vdc}$		80			80		MHz
Voltage Gain, Signal Channel	$V_{\rm S} = 100 {\rm mVrms}, f = 1.0 {\rm kHz}$							
Voltage Gain, Signal Onariner	$V_{\rm S} = 100$ mVms, 1 = 1.0 kHz $V_7 - V_8 = 0.5$ Vdc	2.5	3.5		2.5	3.5		V/V
Input Resistance, Signal Port	f = 5.0 MHz		200			200		kΩ
	$V_7 - V_8 = 0.5 \text{Vdc}$		200			200		
Input Capacitance, Signal Port	f = 5.0 MHz		2.0	1		2.0	[pF
	$V_7 - V_8 = 0.5 \text{Vdc}$							· · · ·
Single Ended Output Resistance	f = 10 MHz		40			40	<u> </u>	kΩ
Single Ended Output	f = 10 MHz		5.0			5.0		pF
Capacitance Input Bias Current	$(l_1 + l_4)/2$		12	25		12	30	μA
Input Bias Current	(17 + 18)/2		12	25		12	30	μΑ
Input Offset Current	$(1_1 - 1_4)$		0.7	5.0		0.7	5.0	μΑ
Input Offset Current	$(1_7 - 1_8)$		0.7	5.0		5.0	5.0	μΑ
Average Temperature	$(-55^{\circ}C < T_A < +125^{\circ}C)$		2.0					nA/°C
Coefficient of Input	$(0^{\circ}C < T_A < +70^{\circ}C)$		2.0			2.0		nA/°C
Offset Current								
Output Offset Current	(l ₆ - l ₉)		14	50		14	60	μA
Average Temperature	(55°C < T _A < +125°C)		90					nA/°C
Coefficient of Output Offset Current	(0°C < T _A < +70°C)					90		nA/°C

2

Electrical Characteristics	(T _A =	= 25°C, unless otherw	vise specified, see	test circuit)	(Continued)


Parameter	Conditions		LM1596		LM1496		Units	
Tarameter	Conditions	Min	Тур	Max	Min	Тур	Min	Offica
Signal Port Common Mode Input Voltage Range	f _S = 1.0 kHz		5.0			5.0		V _{p-p}
Signal Port Common Mode Rejection Ratio	$V_7 - V_8 = 0.5 Vdc$		-85			-85		dB
Common Mode Quiescent Output Voltage			8.0			8.0		Vdc
Differential Output Swing Capability			8.0			8.0		V _{p-p}
Positive Supply Current	$(_{6} + _{g})$		2.0	3.0		2.0	3.0	mA
Negative Supply Current	(I ₁₀)		3.0	4.0		3.0	4.0	mA
Power Dissipation			33			33		mW

Note 1: LM1596 rating applies to case temperatures to + 125°C; derate linearly at 6.5 mW/°C for ambient temperature above 75°C. LM1496 rating applies to case temperatures to +70°C.


Note 2: Voltage applied between pins 6-7, 8-1, 9-7, 9-8, 7-4, 7-1, 8-4, 6-8, 2-5, 3-5.


Note 3: Refer to rets1596x drawing for specifications of military LM1596H versions.


Typical Performance Characteristics

















Signal-Port Frequency Response



TL/H/7887-5






LM1596/LM1496

This figure shows the LM1596 used as a single sideband (SSB) suppressed carrier demodulator (product detector). The carrier signal is applied to the carrier input port with sufficient amplitude for switching operation. A carrier input level of 300 mVrms is optimum. The composite SSB signal is applied to the signal input port with an amplitude of 5.0 to 500 mVrms. All output signal components except the desired demodulated audio are filtered out, so that an offset adjustment is not required. This circuit may also be used as an AM detector by applying composite and carrier signals in the same manner as described for product detector operation.

LM1596/LM1496

Typical Applications (Continued)



TL/H/7887-7

The frequency doubler circuit shown will double low-level signals with low distortion. The value of C should be chosen for low reactance at the operating frequency. Signal level at the carrier input must be less than 25 mV peak to maintain operation in the linear region of the switching differential amplifier. Levels to 50 mV peak may be used with some distortion of the output waveform. If a larger input signal is available a resistive divider may be used at the carrier input, with full signal applied to the signal input.


National Semiconductor LM1800 Phase-Locked Loop FM Stereo Demodulator

General Description

The LM1800 is a second generation integrated FM stereo demodulator using phase locked loop techniques to regenerate the 38 kHz subcarrier. The numerous features integrated on the die make possible a system delivering high fidelity sound while still meeting the cost requirements of inexpensive stereo receivers. More information available in AN-81.

Features

- Automatic stereo/monaural switching
- 45 dB power supply rejection
- No coils, all tuning performed with single potentiometer
- Wide operating supply voltage range
- Excellent channel separation
- Emitter follower output buffers



2-23

Absolute Maximum Ratings

Electrical Characteristics (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 18V

Supply Voltage 18V Power Dissipation (Note 3) 1500 mW Operating Temperature Range Operating Supply Voltage Range Storage Temperature Range Lead Temperature (Soldering, 10 sec) 0°C to +70°C +10V to +18V -65°C to +150°C 260°C

Parameter	Conditions	Min	Тур	Max	Units
Supply Current	Lamp "Off"		21	30	mA
Lamp Driver Saturation	100 mA Lamp Current		1.3	1.8	v
Lamp Driver Leakage		· ·	1.0		nA
Pilot Level for Lamp "ON"	Pin 11 Adjusted to 19.00 kHz		15	20	mVrms
Pilot Level for Lamp "OFF"	Pin 11 Adjusted to 19.00 kHz	3.0	7.0		mVrms
Stereo Lamp Hysteresis		3.0	6.0		dB
Stereo Channel Separation	100 Hz (Note 2) 1000 Hz (Note 2) 10000 Hz (Note 2)	30	40 45 45		dB dB dB
Monaural Channel Unbalance	200 mVrms, 1000 Hz Input		0.3	1.5	dB
Monaural Voltage Gain	200 mVrms, 400 Hz Input	140	200	260	mVrms
Total Harmonic Distortion	500 mVrms, 1000 Hz Input		0.4	1.0	%
Total Harmonic Distortion	500 mVrms, 1000 Hz Input, 1800A Only		0.1	0.3	%
Capture Range	25 mVrms of Pilot	±2.0		±6.0	% of f _o
Supply Ripple Rejection	200 mVrms of 200 Hz Ripple	35	45		dB
Dynamic Input Resistance		20	45		kΩ
Dynamic Output Resistance		900	1300	2000	Ω
SCA Rejection	(Note 4)		70		dB
Ultrasonic Freq. Rejection	Combined 19 and 38 kHz, Ref. to Output		33		dB

Note 1: $T_A = 25^{\circ}C$ and $V^+ = 12V$ unless otherwise stated.

Note 2: The stereo input signal is made by summing 123 mVrms LEFT or RIGHT modulated signal with 25 mVrms of 19 kHz pilot tone, measuring all voltages with an average responding meter calibrated in rms. The resulting waveform is about 800 mVp-p.


Note 3: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.


Note 4: Measured with a stereo composite signal consistency of 80% stereo, 10% pilot and 10% SCA as defined in the FCC Rules on Broadcasting. Note 5: VCO "OFF" curve represents the distortion attainable using good 19 kHz and 38 kHz filters.



Typical Performance Characteristics Supply Ripple Rejection 60 RIPPLE = 200 mVrms = 200 Hz f 55 50 REJECTION (dB) 45 40 35 30 6 10 12 16 8 14 SUPPLY VOLTAGE (V) TL/H/7888-3 Monaural Distortion vs Input Amplitude 1 f = 1 kHz LM1800A 0.8 DISTORTION (%) 0.6 0.4 0.2 0 0.2 0.4 0.6 0.8 1 1.2 INPUT SIGNAL LEVEL (Vrms)

TL/H/7888-5





TL/H/7888-6

National Semiconductor

LM1863 AM Radio System for Electronically Tuned Radios

General Description


The LM1863 is a high performance AM radio system intended primarily for electronically tuned radios. Important to this application is an on-chip stop detector circuit which allows for a user adjustable signal level threshold and center frequency stop window. The IC uses a low phase noise, levelcontrolled local oscillator.

Low phase noise is important for AM stereo which detects phase noise as noise in the L-R channel. A buffered output for the local oscillator allows the IC to directly drive a phase locked loop synthesizer. The IC uses a RF AGC detector to gain reduce an external RF stage thereby preventing overload by strong signals. An improved noise floor and lower THD are achieved through gain reduction of the IF stage. Fast AGC settling time, which is important for accurate stop detection, and excellent THD performance are achieved with the use of a two pole AGC system. Low tweet radiation and sufficient gain are provided to allow the IC to also be used in conjunction with a loopstick antenna.

Features

- Low supply current
- Level-controlled, low phase noise local oscillator
- Buffered local oscillator output
- Stop circuitry with adjustable stop threshold and adjustable stop window
- Open collector stop output
- Excellent THD and stop time performance
- Large amount of recovered audio
- RF AGC with open collector output
- Meter output
- Compatible with AM stereo

Block Diagram



Supply Voltage	16V	Operating Temperature Range	0°C to +70°C
Package Dissipation (Note 1)	1.7W	Soldering Information	
Storage Temperature Range	-55°C to +150°C	Small Outline Package Vapor Phase (60 sec) Infrared (15 sec)	215°C 220°C
		See AN-450 "Surface Mounting Meth on Product Reliability" for other meth face mount devices.	

Parameter Conditions Min Max Units Тур STATIC CHARACTERISTICS Supply Current $V_{IN} = 0 \text{ mV}$ 8.3 12.5 mΑ Pin 16, Regulator Voltage 5.6 v **Operating Voltage Range** (See Note 2) 7 16 v Pin 3 Leakage Current $V_{1N} = 0 \text{ mV}$ 0.1 μΑ Pin 9, Low Output Voltage $V_{IN} = 0 \text{ mV}, SW2 = Position 1$ v .15 $V_{lN} = 0 \, mV$ Pin 17, Output Voltage 0 v DYNAMIC CHARACTERISTICS: (f_{MOD} = 1 kHz, f_{IN} = 1 MHz, M = 0.3) Maximum Sensitivity V_{IN} For $V_{AUDIO} = 6$ mVrms 7.5 μV 20 dB Quieting Sensitivity VIN for 20 dB S/N in Audio 15 μV 30 Maximum Signal to Noise Ratio $V_{IN} = 10 \text{ mV}$ 40 54 dB **Total Harmonic Distortion** $V_{IN} = 10 \text{ mV}$.26 % **Total Harmonic Distortion** $V_{IN} = 10 \text{ mV}, M = 0.8$.63 2 % Audio Output Level $V_{IN} = 10 \text{ mV}$ 80 120 160 mVrms **Overload Distortion** $V_{IN} = 50 \text{ mV}, M = 0.8$ 7.5 % Meter Output Voltage $V_{IN} = 100 \,\mu V$ 0.5 v v Meter Output Voltage $V_{IN} = 10 \text{ mV}$ 4.6 Local Oscillator Output Level (See Note 3), SW1 = Position 1 100 147 mVrms on Pin 19 (See Note 3), SW1 = Position 2 Local Oscillator Output Level 125 mVrms on Pin 19 Stop Detector Valid Station $V_{IN} = 10 \text{ mV}$, difference between 2.5 kHz **Frequency Window** the two frequencies at which 4 5.5 Pin 9 < 1V, SW2 = Position 1 Stop Detector Valid Station Find V_{IN} for which Pin 9 > 1V, 8 70 μVrms 16 SW2 = Position 1 Signal Level Threshold **RF AGC Threshold** Find VIN that produces 10 3 6 mVrms 10 µA of current into Pin 3 Pin 3 Low Output Level $V_{IN} = 30 \text{ mV}$ 0.1 V $V_{IN} = 30 \text{ mV}$ Pin 9 Leakage Current 0.1 μA Pin 17 Output Resistance $V_{IN} = 10 \text{ mV}$ 825 Ω

Note 1: Above $T_A = 25^{\circ}C$ derate based on $T_{j (MAX)} = 150^{\circ}C$ and $\theta_{jA} = 85^{\circ}C/W$.

Note 2: All data sheet specifications are for V+ = 12V and may change slightly with supply.

Note 3: The local oscillator level at Pin 19 is identical to the level at Pin 18 since Pin 19 is an emitter follower off of Pin 18.

2

LM1863

LM1863 **Test Circuit** TOKO 7NRES-A5627AAG <u>9</u>1 SW1 200k 02 101 токо 7TRS-A5609A0 0.005 μl ሐ 39k 10 ≥ 30k 100 pl ۶ 1k3 0.1 µF **1**19 nt. 20 17 14 13 111 :18 18 MIXER LO OUT LO METER VREG AUDIO ١F NC IF IF OUT DECOUPLE INPUT IN TANK ₹50 NON-DOMINANT RF AGC STOP STOP Out MIXER AGC RESON NC DEC GND DUT AGC POLE TH v. OUT €820 2 5 0.1 10 MURATA FU 450 C4N 450 kHz 2.2 0.1 m RESONATOR €1.2M§91k Ο.1 μF ł∏i m MURATA 12k CFU450F5 TO PIN 14 **₹**47k токо 7NRES-A5628EK SW2 01 m 'n 10 µF 0.1 µF 100 \$ 4k7 TL/H/5185-2 Typical Performance Characteristics (From Test Circuit) PIN 15, AUDIO OUTPUT (48) (0 db = recovered Audio for 30% modulation) 6 10 RF AGC 1 SUPPLY CURRENT 8 PIN 3 0 5 (mA) AUDIO ۵ 7 M = 0.3 - 10 fmod = 1 kHz 4 fTUNE = 1 MHz TUNE = 1 MHz -20 (VOLTS) 6 NO MODULATION -1 (Per 9 Αυόιο ούτρύτ - 30 2 THD + NOIS -2 (dB) 5 -40 M=0.3 NOISE fmod = 1 kHz METER 1 -3 4 -50 TTUNE = 1 MHz PIN 17

1 µV 10 µV 100 µV 1 mV 10 mV 100 mV

VIN-MIXER INPUT VOLTAGE (Vrms)

n

TL/H/5185-9

-60

1 μV 10 μV 100 μV 1 mV 10 mV 100 mV

VIN-MIXER INPUT VOLTAGE (Vrms)

VIN = 10 mVrms

6 8 10 12

SUPPLY VOLTAGE (V)

-4


0 2 4

TL/H/5185-10


3

TL/H/5185-11

14 16



Performance Characteristics of Applications Circuit




IC External Components (See Application Circuit)

2

Component	Typical Value	Comments
C1	2.2 μF	Sets dominant AGC pole, affects stop time and THD.
C2	1 μF	Sets non-dominant AGC pole, affects stop time and THD.
C3	0.33 μF	Stop level threshold decoupling, affects stop time and sensitivity of stop detector to large modulation peaks.
C4	10 μF	Supply decoupling, low frequency.
C5	0.1 µF	Supply decoupling, high frequency.
C6	1 µF	IF decouple, affects IF gain.
C7	0.005 μF	Audio output filter, removes IF ripple from detector.
C8	10 μF	Regulator decouple, low frequency.
C9	0.1 μF	Regulator decouple, high frequency.
C10	470 pF	Pad capacitor for varactor, affects tracking
C11	2 µF	RF AGC decouple, affects stop time and THD.
C12	0.33 μF	RF AGC high frequency decouple.
C14	0.1 μF	Local oscillator output coupling.
C19	0.001 μF	Sets gain at high end of AM band.
C26	0.005 µF	Sets gain at low end of AM band.
C28	0.01 μF	Couples RF stage output to mixer input, keep small to insure proper stop time performance when RF AGC is active.
R1	300k Pot.	Sets level stop threshold.
R2	12k	Sets size of stop window.
R3	50k	Open collector pull up resistor.
.R4	1k3	IF filter termination, and gain set.
R5	10k	Sets RC time constant on audio outputs, smaller values may cause distortion of high frequencies.
R6	200k	Sets gain of IF stage, affects noise floor ar sensitivity.
R7	Meter Dependent	Sets full-scale deflection of meter.
R8	100k	Sets gain and threshold of RF AGC.
R9	100Ω	Aids mixer output decoupling.
R19	10k	Sets 2'nd pole in RF AGC, affects THD for large input signals.
R21	1.2 ΜΩ	Biases pin 5 to 0.4 volts which permits shorter stop time.
R24	820Ω	Sets system gain.
D1, D2, D3,	TOKO KV1235Z or Equivalent	Varactor diodes.
Resonator	450 kHz \pm 1 kHz Murata*, BFU450C4N	Parallel type resonator.
IF filter	Murata* CFU450F5	Sets selectivity and tone response.

*Murata 2200 Lake Park Drive Smyrna, GA 30080 (404) 436-1300



2-32

Layout Considerations

Although the pinout of the LM1863 has been chosen to minimize layout problems, some care is required to insure proper performance. If the LM1863 is used with a loopstick antenna, care in the placement of C3 must be observed in order to minimize tweet radiation. Orient C3 parallel to the axis of the loopstick and as far away as possible. Keep C3 close to the IC. The ground on C6 should be located near the ground terminal of the 450 kHz ceramic filter. C11 should be located near Q2 and C12 should be located near the IC. Also, the resonator on Pin 7 and resistor R2 should be located near the IC in order to minimize tweet radiation. The mixer output, Pin 10 and the IF input, Pin 11, traces should be as short as possible to prevent stray pick up from the resonator.

LM1863

Applications Information

(See typical application and LM1863 schematic diagram.) STOP DETECTOR

There are two criteria that determine when an electronically tuned radio is tuned to a valid station. The first criterion is that the incoming signal be of sufficient strength to be listenable. The second criterion requires that the radio be tuned

CGNDC C29 1020785 C7. rea CF LM 1863 AM ET-RADIO 2 National Semiconductor

PC Layout (Component Side)

Applications Information (Continued)

to the center frequency of the incoming station. Both the signal strength threshold and the center tune window are externally adjustable.

The signal strength threshold is set by resistor R1. Increasing the value of this resistor will reduce the signal level threshold. There is no difficulty in setting the signal strength threshold, either above or below the AGC threshold.

Resistor R2 sets the center tune window. The incoming station is considered to be center tuned whenever the frequency of the signal at the IF output falls within the center tune window. Increasing the value of R2 will narrow the window, while decreasing R2 will widen the window. Since there is some interaction between R2 and R1, R2 should be chosen before R1. In the United States, stations within the AM band are spaced no closer than 10 kHz apart. Consequently, the controller should be set up to stop every 10 kHz within the AM band when the ETR is in scan mode. A center tune window anywhere less than \pm 10 kHz is therefore adequate in determining the center tune condition, though a narrower stop window is desirable in order to minimize the chance that side bands from a strong adjacent channel will fall within the tag.

Because of asymmetry in the resonator amplitude characteristic, the center tune stop window will not be symmetric about the center frequency of the resonator. This is not a problem as long as the stop window brackets the center frequency of the IF and does not extend into the next channel. However, in order to avoid any problems in this regard it is recommended that the resonator center frequency deviate no more than \pm 1 kHz from the center frequency of the IF.

The stop output, Pin 9, is an open collector NPN transistor. This output must be taken to a positive voltage through a load resistor, R3. A valid stop condition is indicated by a high output level on Pin 9 (i.e., the NPN is turned off). The voltage on this pin should not exceed 16 volts.

STOP DETECTOR STOP TIME

The amount of time required for the LM1863 to output an accurate stop indication on Pin 9 is defined as the stop time. The stop time determines how quickly the ETR can scan across the AM band. There are several factors that influence the stop time. Since the signal level stop function operates in conjunction with the Automatic Gain Control (AGC), the AGC settling time is a critical factor. This settling time is dominated by the low frequency AGC pole which is set by C1 and internal IC resistances. Decreasing C1 will decrease the AGC settling time but increase total harmonic distortion, THD, of the recovered audio. A good compromise between AGC settling time and THD is very difficult to reach with a single pole AGC system. Consequently, the LM1863 has been designed with a second, higher frequency, AGC pole. This non-dominant pole is externally set by capacitor C2. As a result, C1 can be made much smaller than it otherwise could for an equivalent amount of THD. Reducing C1 will reduce the stop time. The combination of C1 and C2 as shown in the applications circuit results in a stop time of less than 50 ms for most input conditions, while at the same time the circuit achieves .9% THD at 80% modulation with 400 Hz modulation frequency at 10 mV input signal strength. Had C2 not been present the stop time would still be 50 ms but the THD for similar input conditions would be 8%. By decreasing both C1 and C2 (keeping the ratio of C1/C2 constant) the stop time can be reduced at the expense of THD, while the converse is also true.

The addition of a second pole to the AGC response does add some ringing to the AGC voltage following signal transients. The frequency, duration and amount of ringing are dependent on where both AGC poles are placed and to some extent the input signal conditions. The amount of ringing should be kept to a minimum in order to insure proper stop indications. The amount of ringing can be reduced by either reducing C2 (this will increase THD) or by increasing C1 (this will improve THD but increase stop time).

If the ratio of C1/C2 is made too small, an increase in low frequency noise may be noticed resulting from the peaking that a closed loop two pole system exhibits near the unity gain frequency. The extent of this peaking can be observed by examining the amount of recovered audio at various low frequency modulations. In general, the values shown reach a good compromise between THD, stop time, ringing and low frequency noise.

The center tuning detector on the LM1863 passes the signal at the IF output through a limiting amplifier which removes most of the modulation from the IF waveform. The output of this limiter is then applied to the resonator on Pin 7. Unfortunately, large modulation peaks are not completely removed by the limiting amplifier. Without C3, these large modulation peaks would cause glitches on the stop output when the LM1863 was tuned to a valid station. C3 acts to reduce these glitches by filtering the output of the center tune circuit. C3, however, also affects the stop time and cannot be made arbitrarily large. A time constant of about 30 ms on Pin 5 gives the best compromise. R21 biases Pin 5 to about .4 volts, which is below the stop threshold at this point. This biasing results in a shorter stop time.

Extra precaution can be taken within the software of the controller IC to further insure accurate stop detector performance over a wide variety of input signal conditions. A typical controller IC stop algorithm is as follows:

The controller waits the first 10 ms after the LM1863 is tuned to the next channel. The controller then samples the LM1863 stop output 10 times within the next 40 ms. If no high output is sensed within that time the controller concludes there is no valid station at the frequency and moves to the next channel. If, however, at least one high output is detected within the first 50 ms the controller waits an additional 200 ms and at the end of that time re-samples the stop output in order to make its final stop determination.

RF AGC

The RF AGC detector is designed to control the gain of an external RF amplifier which is placed between the antenna and the mixer input. The RF AGC operates by detecting when the input signal to the mixer reaches 6 mVrms, the RF AGC threshold. When the mixer input signal reaches this level the RF AGC is activated and will hold the mixer input level relatively constant at the level of the RF AGC threshold. The gain of the RF AGC determines how constant the RF AGC can control the RF output. The LM1863 RF AGC is high gain and consequently the RF AGC output, Pin 3, will transition from high to low over a very narrow input range to the mixer when the LM1863 is examined in an OPEN LOOP condition. However, in a radio where the RF AGC controls the RF gain, a CLOSED LOOP negative feedback system is established. In this application the RF AGC output will transition from high to low over a large range of signal levels to the input of the RF stage.

Applications Information (Continued)

The RF AGC threshold has been carefully chosen to prevent overloading the mixer, which would cause distortion and tweet problems. However, the threshold level is sufficiently large to minimize the possibility of strong adjacent stations de-sensitizing the radio by activating the RF AGC and thereby gain reducing the RF front end.

The RF AGC output, Pin 3, is an open collector NPN transistor. This collector must be tied to a positive voltage through a load resistor, R8. Furthermore, decoupling is required (C11 and C12) in order to insure that the RF AGC does not induce significant distortion in the recovered audio. However, the tradeoff between good THD performance and fast stop time is not too severe for the RF AGC because large changes in the RF AGC level are unlikely when moving between adjacent channels. This is because the selectivity in the RF stage is not great enough to cause abrupt signal level changes at the mixer input as the radio is tuned. Thus, since the RF AGC does not have to follow abrupt signal level changes, the time constant on the AGC output can be relatively long which allows for good THD performance. C12 is required in order to insure good RF decoupling of signals at the RF AGC output, and sets the non-dominant pole.

The RF AGC 10 μ A threshold is fixed at 6 mVrms at the mixer input. However, due to the gain of the RF stage and losses through the RF transformers, this level may be different when referenced to the antenna input. For the application circuit shown the RF threshold occurs at 2 mVrms at the dummy antenna input. Thus, the RF AGC threshold can effectively be adjusted by altering the gain of the RF stage. The value of R8 also has some affect on the RF AGC threshold of the application circuit. Smaller values will tend to increase the threshold while larger values will tend to reduce the threshold.

GAIN DISTRIBUTION

The purpose of this section is to clarify some of the tradeoffs involved in redistributing gain from one portion of the radio to another. An AM radio basically has three gain blocks consisting of the RF stage, the mixer, and the IF stage. The total gain of these three blocks must be sufficiently large as to insure reception of weak stations. Given then a fixed amount of required gain how does distributing this gain among the three blocks affect the radio performance?


Large amounts of gain in the RF stage will have the effect of decreasing the RF AGC threshold. A decreased RF AGC threshold means that it is more likely that strong adjacent stations can activate the RF AGC and desensitize the radio. Also, a lot of RF gain implies large signals across the RF varactor diodes, which is undesirable for good tracking and can result in overloading these varactors which can cause cross modulation. On the other hand, high RF gain insures good noise performance and improved THD.

High mixer gain implies large signal swings at the mixer output, especially on AGC transients. These large signal swings could cause the mixer ouput transistors to saturate and also could overload the IF stage. On the other hand, redistributing the gain from the IF to the mixer would improve the noise performance of the radio. The gain of the mixer can be controlled moving the tap on the mixer output transformer, T4.

Since the output signal level of the IF is held constant by the AGC, increasing gain in the IF has the effect of reducing the

signal level at the IF input. Noise sources at the IF input therefore become a larger percentage of the IF input signal thereby degrading the S/N floor of the radio. For this reason, the LM1863 employs 20 dB of IF AGC. The IF gain of the LM1863 is adjustable by changing the tap across the IF ouput coil, or by changing the ratio of R24 to R4.

The gain distribution for the application circuit is as follows:



The IF gain could also be varied by changing the value of R6 across the IF output coil. However, it is a good idea to maintain a high Q IF tank in order to achieve good adjacent channel rejection. In order to prevent distortion due to overloading the IF amplifier, it is important that the impedance Pin 14 sees looking into the IF output tank, T5, does not go below 3K ohms.

The above gain distribution is prior to any AGC action in the radio. This distribution represents a good compromise between the various tradeoffs outlined previously.

LEVEL CONTROLLED LOCAL OSCILLATOR

Tracking of the RF varactors with the local oscillator varactor is a serious consideration in order to insure adequate performance of the ETR radio. Due to non-linear capacitance versus voltage characteristic of the varactor, large signals across these varactors will tend to modulate their capacitance and cause tracking problems. This problem is compounded further if the level of the signals across the varactors change. In an AM radio, the local oscillator frequency changes a ratio of two to one. The Q of the oscillator tank remains fairly constant over this range. Thus, since $Q = R_{\rm P}/\omega L$ = Constant, this implies that $R_{\rm P}(R_{\rm P} =$ unloaded parallel resistance of the tank) must change two to one. The internal level-control loop prevents the two to one change in AC voltage across the tank which the change in the Rp would otherwise cause.

Phase jitter of the local oscillator is very important in regard to AM stereo, where L-R information is contained in the phase of the carrier. Local oscillator jitter has the effect of modulating the L-R channel with phase noise, thus degrading the stereo signal to noise performance. Great care has been taken in the design of the LM1863 local oscillator to insure that phase jitter is a minimum. In fact the dominant source of phase jitter is the high impedance resistor drive to the varactor. The thermal noise of the resistor modulates the varactor voltage, thus causing phase jitter.

VARACTOR TUNED RF STAGE

Electronically tuned car radios require the use of a tuned RF stage prior to the mixer. Many of the performance charac-

Applications Information (Continued)

teristics of the radio are determined by the design of this stage. Generally speaking it is very difficult to design an integrated RF stage in bipolar, as bipolar transistors do not have good overload characteristics. Thus, the RF stage is usually designed using discrete components. Because of this there is a great deal of concern with minimizing the number of discrete components without severely sacrificing performance. The applications circuit RF stage does just this.

The circuit consists of only two active devices, an N-channel JFET, Q1, which is connected in a cascode type of configuration with an NPN BJT, Q2. Both Q1 and Q2 are varactor tuned gain stages. Q2 also serves to gain reduce Q1 when Q2's base is pulled low by the RF AGC circuit on the LM1863. The gain reduction occurs because Q1 is driven into a low gain resistive region as its drain voltage is reduced. R10 and C15 set the gain of the 1'st RF stage which is kept high (about 19 dB) for good low signal, signal/noise performance. The gain of the front end to the mixer input referenced to the generator output is about +10 dB.

T2 in conjunction with D1, C21 and C26 form the 1'st tuned circuit. C26 does not completely de-couple the RF signal at the cathode of the varactor. In fact, the combination of C26 and C19 act to keep the gain of the whole RF stage constant over the entire AM band. Without special care in this regard the gain variation could be as high as 14 dB. This gain variation would result from the increase in impedance at the secondary's of T2 and T1 as the tuned frequency is increased. The increased impedance results from a constant Q = Rp/(wL) of the tanks over the AM band. With C26 and C19 the gain is held constant to within 6 dB (including the tracking error) over the entire AM band.

C27 de-couples RF signal from the top of T2's primary and allows Q2 to operate properly. C18 is a coupling capacitor which in conjunction with C19 couples the signal from the 1'st RF stage to the 2'nd RF stage. R20 acts to isolate this signal from AC ground at C11. R19 acts in conjunction with C12 to set a high frequency (ie: non-dominant) RF AGC pole which is important for low distortion when the RF AGC is active. The dominant RF AGC pole is set by R8 and C11. Q2 is a high beta transistor allowing for little voltage drop across R20 and R8 due to base current. This keeps the emitter of Q2 sufficiently high (in the absence of RF AGC) to bias Q1 in its square law region.

R13 acts to reduce the 2'nd stage gain and increase Q2's signal handling. R13 must not get too large, however, (ie: R13>100 Ω), or low level signal/noise will be degraded. T3 in conjunction with C20, C27 and D2 form the 2'nd RF tuned circuit. The output of Q2 is capacitively coupled through C28 to the mixer input. The output of Q2 is loaded not only by the reflected secondary impedance but also by R22. R22 is carefully chosen to load the 2'nd stage tuned circuit and broaden its bandwidth. The increased bandwidth of the 2'nd stage greatly improves the cross modulation performance of the front end. In the absence of this increased bandwidth, the relatively large AC signals across varactor D2 result in cross modulation. R22 also reduces the total gain of the 2'nd stage. R22 does slightly degrade (by about 6 dB) the image rejection especially at the high end of the AM band. However, the image rejection of this front end is still excellent and 6 dB is a small price to pay for the greatly increased immunity to cross modulation.

R16 and C29 decouple unwanted signals on V+ from being coupled into the RF stage. This front end also offers superi-

or performance with respect to varactor overload by strong adjacent channels. This results because of the way that gain has been distributed between the 1'st and 2'nd stages.

In summary, this front end offers two stages of RF gain with the 2'nd stage acting to gain reduce the 1'st stage when RF AGC is active. Furthermore, a unique coupling scheme is employed from the output of the 1'st stage to the input of the 2'nd stage. This coupling scheme equalizes the gain from one end of the AM band to the other. Additional care has been taken to insure that excellent cross modulation performance, image rejection, signal to noise performance, overload performance, and low distortion are achieved. Performance characteristics for this front end in conjunction with the LM1863 are shown in the data sheet. Also, information with regard to the bandwidth of the front end versus tuned frequency are given below.

TUNED FREQUENCY	-3 dB BANDWIDTH
530 kHz	6.6 kHz
600 kHz	7.2 kHz
1200 kHz	20.6 kHz
1500 kHz	26.4 kHz
1630 kHz	36 kHz

VARACTOR ALIGNMENT PROCEDURE


The following is a procedure which will allow you to properly align the RF and local oscillator trim capacitors and coils to insure proper tracking across the AM band.

- 1. Set the voltage across the varactors = 1 volt.
- 2. Set the trimmers to 50%.
- 3. Adjust the oscillator coil until the local oscillator is at 980 kHz.
- 4. Increase the varactor voltage until the local oscillator (L0) is at 2060 kHz and check to see if this voltage is less than 9.5 volts but greater than 7.5 volts. If it is then the L0 is aligned. If it is not then adjust the L0 coil/trimmer until the varactor voltage falls in this range.
- Set the RF in to 600 kHz and adjust the tuning voltage until the L0 is at 1050 kHz. Peak all RF coils for maximum recovered audio at low input levels.
- Set RF in to 1500 kHz and adjust the tuning voltage until the L0 is at 1950 kHz. Peak all RF trim capacitors for maximum recovered audio at low input levels.
- 7. Go back to step 5 and iterate for best adjustment.
- Check the radio gain at 530 kHz and 750 kHz to make sure that the gain is about the same at these two frequencys. If it is not, then slightly adjust the RF coils until it is.

The above procedure will insure perfect tracking at 600 kHz, 950 kHz and 1500 kHz. The amount of gain variation across the AM band using the above procedure should not exceed 6 dB.

ADDITIONAL INFORMATION

R5 and C7 act as a low pass filter to remove most of the residual 450 kHz IF signal from the audio output. Some residual 450 kHz signal is still present, however, and may need to be further removed prior to audio amplification. This need becomes more important when the LM1863 is used in conjunction with a loopstick antenna which might pick up an amplified 450 kHz signal. An additional pole can be added to the audio output after R5 and C7 prior to audio amplification if further reduction of the 450 kHz component is required.



2-37

National Semiconductor

LM1865/LM1965/LM2065 Advanced FM IF System


General Description

Reduced external component cost, improved performance, and additonal functions are key features to the LM1865/ LM1965/LM2065 FM IF system. The LM1865 and LM2065 are designed for use in electronically tuned radio applications. These versions contain both deviation and signal level stop circuitry in addition to an open-collector stop output. The LM1865 and LM2065 differ only in the direction of the AGC output voltage they generate on pin 18. The LM1865 generates a reverse AGC voltage (ie: decreasing AGC voltage with increasing signal) and the LM2065 generates a forward AGC voltage (ie: increasing AGC voltage with increasing signal.) The LM1965 has a reverse AGC characteristic. The LM1965 is designed for use in manually tuned radios and provides a deviation and signal level mute function in addition to a pin that disables the mute function when grounded. All three versions are offered in both 20 pin D.I.P. and S.O. packages.

Features

 On-chip buffer to provide gain and terminate two ceramic filters

- Low distortion 0.1% typical with a single tuned quadrature coil for 100% modulation.
- Broad off frequency distortion characteristic
- Low THD at minimum AFT offset
- Meter output proportional to signal level
- Mute function with mute disable and soft deviation mute for LM1965
- Stop detector with open-collector output for LM1865/ LM2065
- Adjustable signal level mute/stop threshold, controlled either by ultrasonic noise in the recovered audio or by the meter output
- Adjustable deviation mute/stop threshold
- Separate time constants for signal level and deviation mute/stop
- Dual threshold AGC eliminates need for local/distance switch and offers improved immunity from third order intermodulation products due to tuner overload
- User control of both AGC thresholds
- Excellent signal to noise ratio, AM rejection and system limiting sensitivity



Absolute Maximum Ratings

If Military/Aerospace specified d please contact the National S Office/Distributors for availability	emiconductor Sales
Supply Voltage, Pin 17	16V
Package Dissipation (Note 1)	2.0W
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range	-20°C to +85°C
Max Voltage on Pin 16 (Stop Output) for LM1865, LM2065) 16V

Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Methods and T	heir Effect

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

Test Circuit, T_A = 25°C, V⁺ = 12V; S1 in position 2; S2 in position 1; and S3 in position 2 unless indicated otherwise

Parameter	Conditions	Min	Тур	Max	Units
STATIC CHARACTERISTICS					
Supply Current			33	45	mA
Pin 9, Regulator Voltage			5.7		V
Operating Voltage Range	(See Note 2)	7.3		16	v
Pin 18, Output Leakage Current	Pin 20 Open, V _{IF} = 0, S3 in Position 1		0.1		μA
Pin 16, Stop Low Output Voltage (LM1865 Only)	S1 in Position 1, S2 in Position 3		0.3		٧
Pin 16, Stop High Output Leakage Current (LM1865 Only)	S2 in Position 2, V14 = V9		0.1		μΑ
Pin 15, Audio Output Resistance			4.7		kΩ
Pin 1, Buffer Input Resistance	Measured at DC		350		Ω
Pin 3, Buffer Output Resistance	Measured at DC		350		Ω
Pin 20, Wide Band Input Resistance	Measured at DC		2		Ω
Pin 8, Meter Output Resistance			1		kΩ
DYNAMIC CHARACTERISTICS $f_{MOD} = 400 \text{ Hz}$	$f_0 = 10.7 \text{ MHz}$, Deviation = $\pm 75 \text{ kHz}$				
-3 dB Limiting Sensitivity	IF Only (See Note 3)		60	120	μVrms
Buffer Voltage Gain	V_{IN} Pin 1 = 10 mVrms at 10.7 MHz	19	22	25	dB
Recovered Audio	$V_{IF} = 10 \text{ mVrms}, V14 = V9$	275	320	470	mVrms
Signal-to-Noise	V _{IF} = 10 mVrms, V14 = V9 (See Note 4)	70	84		dB
AM Rejection	V14 = V9 $V_{IF} = 1 \text{ mV}, 30\% \text{ AM Mod}$ $V_{IF} = 10 \text{ mV}, 30\% \text{ AM Mod}$	50 50	60 60		dB dB
Minimum Total Harmonic Distortion	V _{IF} = 10 mV		0.1	0.35	%
THD at Frequency where V14 = V9 (Zero AFT Offset)	V _{IF} = 10 mV, Tune until V14 = V9		0.1	0.45	%
THD \pm 10 kHz from Frequency where V14 = V9	$V_{IF} = 10 \text{ mV}$		0.15		%
AFT Offset Frequency for Deviation Mute (LM1965 Only)	$V_{ F} = 10 \text{ mV}$, Audio = -3 dB , S2 in Position 4 Offset = (Frequency for -3 dB Audio) – (Frequency where V14 = V9)		±62		kHz
AFT Offset Frequency for Low Stop Output at Pin 16 (LM1865 and LM2065 Only)	$V_{IF} = 10 \text{ mV}$, S2 in Position 3, f _{MOD} = 0 Offset = (Frequency for Pin 16 Low) - (Frequency where V14 = V9)		±50		kHz
Ultrasonic Mute/Stop Level Threshold	$\begin{array}{l} V14 = V9, S1 \text{ in Position 3 (See Note 5)} \\ V_{IF} = 10 \text{ mV} \\ f_{MOD} = 100 \text{ kHz} \\ S2 \text{ in Position 4 (LM1965)} \\ S2 \text{ in Position 3 (LM1865/LM2065)} \\ \text{Amount of Deviation where Audio Mutes (LM1965)} \\ \text{Amount of Deviation where V16} \rightarrow \text{Low} \\ (LM1865, LM2065) \end{array}$		60		kHz

Electrical Characteristics

Test Circuit, $T_A = 25^{\circ}C$, $V^+ = 12V$; S1 in position 2; S2 in position 1; and S3 in position 2 unless indicated otherwise (Continued)

Parameter	Conditions	Min	Тур	Max	Units
DYNAMIC CHARACTERISTICS f _{MOD} = 40	00 Hz, $f_0 = 10.7$ MHz, Deviation $= \pm 75$ kHz (Continued)				
Pin 13 Mute/Stop Threshold Voltage	V14 = V9, S1 in Position 4 S2 in Position 4 (LM1965) S2 in Position 3 (LM1865, LM2065) V13 where Audio Mutes (LM1965) V13 where V16 \rightarrow Low (LM1865, LM2065)		220		mV
Amount of Muting (LM1965 Only)	S2 in Position 4, S1 in Position 1, $V_{IF} = 10 \text{ mV}$		66		dB
Amount of Muting with Pin 13 and Pin 16 Grounded	S1 in Position 1 V14, = V9, V_{IF} = 10 mV		0		dB
Narrow Band AGC Threshold	Increase IF Input until I $_{AGC} = 0.1 \text{ mA}$ Pin 20 = 30 mVrms (See Note 6)	100	210	300	μVrms
Wide Band AGC Threshold	$V_{IF} = 100 \text{ mVrms}$ Increase Signal to Pin 20 until $I_{AGC} = 0.1 \text{ mA}$ (See Note 6)	5	12	22	mVrms
Pin 18, Low Output Voltage (LM1865 and LM1965 only)	V_{IN} Pin 20 = 100 mV, V_{IF} = 100 mVrms		0.2	0.5	v
Pin 18, High Output Voltage (LM2065 only)	V_{IN} Pin 20 = 100 mV, V_{IF} = 100 mVrms, (See Note 6)		11.7		v
Pin 8, Meter Output Voltage	$V_{IF} = 10 \ \mu V$ $V_{IF} = 300 \ \mu V$ $V_{IF} = 3 \ mV$		0.1 1.1 2.6		V V V

Note 1: Above T_A = 25°C derate based on T_{J(max)} = 150°C and θ_{JA} = 60°C/W.

Note 2: All data sheet specifications are for $V^+ = 12V$ may change slightly with supply.


Note 3: When the IF is preceded by 22 dB gain in the buffer, excellent system sensitivity is achieved.


Note 4: Measured with a notch at 60 Hz and 20 Hz to 100 kHz bandwidth.

Note 5: FM modulate RF source with a 100 kHz audio signal and find what modulation level, expressed as kHz deviation, results in audio mute for the LM1965 or V16 -> 12V for the LM1865/LM2065.


Note 6: S3 in Position 3 for LM2065.

Test Circuit





2-41



IC External Components (See Application Circuit)


Component	Typical Value	Comments
C1	0.01 μF	AC coupling for wide band AGC input
C2	0.01 µF	Buffer and AGC supply decoupling
C3, C4	0.01 μF	IF decoupling capacitors
C5	10 μÊ	Meter decoupling capacitor
C6	0.01 μF	AC coupling for IF output
C7	50 μF	Regulator decoupling capacitor, affects S/N floor
C8	2.2 μF	Level mute/stop time constant
C9	5 μF	AFT decoupling, affects stop time
C10	0.1 μF	Disables noise mute/stop
C11	0.01 μF	AC coupling for noise mute/stop threshold adjust
C12	25 μF	Supply decoupling
C13	0.01 μF	AGC output decoupling capacitor
R1	Tuner Dependent	Wide band AGC threshold adjust
R2, R3	Tuner Dependent	Gain set and bias for IF; R2 + R3 = 330Ω to terminate ceramic filter
R4	Meter Dependent	Sets full-scale on meter
R5	5k1	Deviation mute/stop window adjustment
R6	25k	Mute/stop filter, affects stop time
R7	5k	Level mute/stop threshold adjustment
R8	10k Pot	Level mute/stop threshold adjustment
R9	12k	Noise mute/stop threshold adjustment, decrease resistor for lower
		S/N at threshold, for optimum performance over temp. and gain varia- tion, set this resistor value so that the signal level mute/stop threshold
		occurs in the radio at 45dB S/N (±3 dB) in mono.
R10	10k	Load for open-collector stop output
R11	50k	AGC output load resistor for open-collector output
R12	3k9	Sets Q of quadrature coil affecting THD, S/N and recovered audio
R13	62Ω	Optimises minimum THD
L1	18 μH Q _{II} >50 @ 10.7 MHz	Sets signal swing across quadrature coil, High Q is important to mini-
	TDK Electronics	mize effect variation of Q has on both minimum THD and AFT offset.
	TPO410-180K or equivalent	
T1	$_{\rm f}$ Q _u >70 @ 10.7 MHz, L to	10.7 MHz quadrature coil: $Q_{UL} > 70$
	resonate w/82 pF @ 10.7 MHz	
	'{1" _{12 µ} → TOKO KAC-K2318HM or	
	equivalent	
	TL/H/7509-5	
CF1, CF2	Murata SFE10.7ML or equivalent	10.7 MHz ceramic resonators provide selectivity; good group delay
···· ·		characteristics important for low THD of system
		• • • • • • •

Typical Application

LAYOUT CONSIDERATIONS

Although the pinout of the LM1865/LM1965/LM2065 has been chosen to minimize layout problems, some care is required to insure stability. The ground terminal on CF1 should return to both the input signal ground and the buffer ground, pin 19. The ground terminal on CF2 should return to the ground side of C4. The quadrature coil T1 and inductor L1 should be separated from the input circuitry as far as possible.

PC Layout (Component Side)




TL/H/7509-6

PERFORMANCE CHARACTERISTICS OF TYPICAL APPLICATION WITH TUNER

The following data was taken using the typical application circuit in conjunction with an FM tuner with 43 dB of gain, a

5.5 dB noise figure, and 30 dB of AGC range. The tuner was driven from a 50 Ω source. 75 μs of de-emphasis was used on the audio output, pin 15. The 0 dB reference is for \pm 75 kHz deviation at 400 Hz modulation.



Application Notes

ADJUSTABLE MUTE/STOP THRESHOLD

The threshold adjustments for the mute and stop functions are controlled by the same pins. Thus, the term mute/stop will be used to designate either function.

The adjustable mute/stop threshold in the LM1865/ LM1965/LM2065 allows for user programming of the signal level at which muting or stop indication takes place. The adjustment can be made in two mutually exclusive ways. The first way is to take a voltage divider from the meter output (pin 8) to the off channel mute input (pin 13). When the voltage at pin 13 falls below 0.22V, an internal comparator is tripped causing muted or causing the stop output to go low. Adjustment of the voltage divider ratio changes the signal level at which this happens.

The second method of mute/stop detection as a function of signal level is to use the presence of ultrasonic noise in the recovered audio to trip the internal comparator. As the signal level at the antenna of the radio drops, the amount of noise in the recovered audio, both audible and ultrasonic, increases.

The recovered audio is internally coupled through a high pass filter to pin 13 which is internally biased above the comparator trip point. Large negative-going noise spikes will drive pin 13 below the comparator trip point and cause mute/stop action. A simplified circuit is shown in *Figure 4*.

Since the input to the comparator is noise, the output of the comparator is noise. Consequently, a mute/stop filter on pin 12 is required to convert output noise spikes to an average DC value. This filter is not necessary if pin 13 is driven from the meter.

Adjustment of the mute/stop threshold in the noise mode is accomplished by adjusting the pole of the high pass filter coupled to the comparator input. This is done with a series capacitor/resistor combination, R9 C11, from pin 13 to ground. As the pole is moved higher in frequency (i.e., R9 gets smaller) more ultrasonic noise is required in the recovered audio in order to initiate mute/stop action. This corre-

sponds to a weaker signal at the antenna of the radio. In choosing the correct value for R9 it is important to make sure that recovered audio below 75 kHz is not sufficient to cause mute/stop action. This is because stereo and SCA information are contained in the audio signal up to 75 kHz. Also note that the ultrasonic mute/stop circuit will not operate properly unless a tuner is connected to the IF. This is because, at low signal levels, the noise at the tuner output dominates any noise sources in the IC. Consequently, driving the IC directly with a 50 Ω generator is much less noisy than driving the IC with a tuner and therefore not realistic. The RC filter on pin 12 not only filters out noise from the comparator output but controls the "feel" when manually tuning. For example, a very long time constant will cause the mute to remain active if you rapidly tune through valid strong stations and will only release the mute if you slowly tune to a valid station. Conversely, a short time constant will allow the mute to kick in and out as one tunes rapidly through valid stations.

The advantage in using the noise mute/stop approach versus the meter driven approach is that the point at which mute/stop action occurs is directly related to the signal-tonoise ratio in the recovered audio. Furthermore, the mute/ stop threshold is not subject to production and temperature variations in the meter output voltage at low signal levels, and thus might be able to be set without a production adjustment of the radio. The noise mute/stop threshold is very insensitive to temperature and gain variations. Proper operation of this circuit requires that the signal level mute/stop threshold be set at a signal level that achieves 45 dB S/N (±3 dB) in mono. in a radio. In an electronically tuned radio, the signal level stop threshold can be set to a much larger level by gain reducing the tuner (ie. pulling the AGC line) in scan mode and then releasing the AGC once the radio stops on a station. In an environment where temperature variations are minimal and manual adjustment of the signal level mute/stop threshold is desired, then the meter driven approach is the best alternative.

TL/H/7509-8




FIGURE 4. Simplified Level Mute/Stop Circuit

Application Notes (Continued)

DEVIATION MUTE/STOP

As with the LM3189, the resistor connected between V_{BFG} (pin 9) and the AFT (pin 14) sets the deviation mute/stop window (see Typical Performance Characteristics). The LM1965 was designed with a soft deviation mute. This means that the audio is gradually muted as you off tune from center frequency. Gradually muting avoids the problem of an audio pop which would otherwise occur due to the unavoidable DC voltage shift at the audio output that accompanies the muting action. Capacitor C9 on the AFT pin sets the time constant for the deviation mute/stop independent of the level mute/stop time constant. C9 should be large enough to remove the audio from the AFT. The AFT pulls high at low signal levels if the IF is driven directly from a 50 Ω generator and not a tuner. This is a result of a loss of signal across the quad coil and a resulting phase shift in the guadrature detector. This phase shift offsets the AFT. With a tuner and sufficient IF gain, at low signal levels there will be enough noise across the quad coil to prevent much of this AFT shift. Thus, care should be taken when adjusting the IF gain (which is done by adjusting the ratio of R3 to R2) to minimize the AFT shift. Grounding pin 16 on the LM1965 will disable the mute function.

STOP TIME

An electronically tuned radio (ETR) pauses at fixed intervals across the FM band and awaits the stop indication from the LM1865/LM2065. If within a predetermined period of time, no stop indication is forthcoming, the controller circuit concludes that there is no valid station at that frequency and will tune to the next interval. There are several time constants that can affect the amount of time it takes the LM1865/LM2065 to output a valid stop indication on pin 16. In this section each time constant will be discussed.

Deviation Stop Time Constant

An offset voltage is generated by the AFT if the LM1865/ LM2065 is tuned to either side of a station. Since deviation stop detection in the LM1865/LM2065 is detected by the voltage at pin 14, it is important that this voltage move fast enough to make the deviation stop decision within the time allowed by the controller. The speed at which the voltage at pin 14 moves is governed by the RC time constant, R5 C9. This time constant must be chosen long enough to remove recovered audio from pin 14 and short enough to allow for reasonable stop detection time.

Signal Level Stop Using Ultrasonic Noise Detection

As previously mentioned, the R6 C8 time constant on pin 12 is necessary to filter the noise spikes on the output of the internal comparator in the LM1865/LM1965/LM2065. This time constant also determines the level stop time. When the voltage at pin 12 is above a threshold voltage of about 0.6V, the stop output is low. The maximum voltage at pin 12 is about 0.8V. The level stop time is dominated by the amount of time it takes the voltage at pin 12 to fall from 0.8V to

0.6V. The voltage at pin 12 follows an exponential decay with RC time constant given by R6 C8. For example if R6 = 25k and C8 = $2.2 \ \mu$ F the stop time is given by

$$t = -(24k) (2.2 \ \mu F) \ \ell \ n \left(\frac{0.6}{0.8}\right)$$

which yields t = 15 ms. It should be noted that the 0.6V threshold at pin 12 has a high temperature dependence and can move as much as 100 mV in either direction.

Signal Level Stop Using the Meter Output, Pin 8

As mentioned previously, R6 C8 is not necessary when the meter output is used to drive pin 13. Consequently, this time constant is not a factor in determining the stop time. However, the speed at which the meter voltage can move may become important in this regard. This speed is a function of the resistive load on pin 8 and filter capacitance, C5.

AGC Time Constant

In tuning from a strong station to a weaker station above the level stop threshold, the AGC voltage will move in order to try to maintain a constant tuner output. The AGC voltage must move sufficiently fast so that the tuner is gain increased to the point that the level stop indicates a valid station. This time constant is controlled by R11 and C13.

DISTORTION COMPENSATION CIRCUIT

The quadrature detector of the LM1865/LM1965/LM2065 has been designed with a special circuit that compensates for distortion generated by the non-linear phase characteristic of the quadrature coil. This circuit not only has the effect of reducing distortion, but also desensitizes the distortion as a function of tuning characteristic. As a result, low distortion is achieved with a single tuned quad coil without the need for a double tuned coil which is costly and difficult to adjust on a production basis. The lower distortion has been achieved without any degradation of the noise floor of the audio output. Futhermore, the compensation circuit first-order cancels the effect of quadrature coil Q on distortion.

When measuring the total harmonic distortion (THD) of the LM1865/LM1965/LM2065, it is imperative that a low distortion RF generator be used. In the past it has been possible to cancel out distortion in the generator by adjustment of the quadrature coil. This is because centering the quadrature coil at other than the point of inflection on the S-curve introduces 2nd harmonic distortion which can cancel 2nd harmonic distortion in the generator. Thus low THD numbers may have been obtained wrongly. Large AFT offsets asymmetrical off tuning characteristic, and less than minimum THD will be observed if alignment of the quadrature coil is done with a high distortion RF generator.

Care must also be taken in choosing ceramic filters for the LM1865/LM1965/LM2065. It is important to use filters with good group delay characteristics and wide enough bandwidth to pass enough FM sidebands to achieve low distortion.



LM1865/LM1965/LM2065

Application Notes (Continued)

The LM1865/LM1965/LM2065 has been carefully designed to insure low AFT offset current at the point of minimum THD. AFT offset current will cause a non-symmetric deviation mute/stop window about the point of minimum THD. No external AFT offset adjustment should be necessary with the LM1865/LM1965/LM2065. The amount of resistance in series with the 18 μ H quadrature coil drive inductor, L1, has a significant effect on the minimum THD. This series resistance is contributed not only by R13 but also by the Q of L1. The Q of L1 should be as high as possible (ie: Q>50) in order to avoid production problems with the Q variation of L1. Once R13 has been optimized for minimum THD, adjustment on a radio by radio basis should be un-necessary.

DUAL THRESHOLD AGC (AUTOMATIC LOCAL/DISTANCE SWITCH)

There is a well recognized need in the field for gain reducing (AGCing) the front end (tuner) of an FM receiver. This gain reduction is important in preventing overload of the front end which might occur for large signal inputs. Overloading the front end with two out-of-band signals, one channel spacing apart and one channel spacing from center frequency, or, two channel spacings apart and two channel spacings from center frequency, will produce a third order intermodulation product (IM₃) which falls inband. This IM₃ product can completely block out a weaker desired station. The AGC in the LM1865/LM1965/LM2065 has been specially designed to deal with the problem of IM₃.

With the LM1865/LM1965/LM2065 system, a low AGC threshold is achieved whenever there are strong out-ofband signals that might generate an interfering IM₃ product, and a high AGC threshold is achieved if there are no strong out-of-band signals. The high AGC threshold allows the receiver to obtain its best signal-to-noise performance when there is no possibility of an IM₃ product. The low AGC threshold allows for weaker desired stations to be received without gain-reducing the tuner. It should be noted that when the AGC threshold is set low, there will be a signal-to-noise compromise, but is assumed that it is more desirable to listen to a slightly noisy station than to listen to an undesired IM₃ product. The simplified circuit diagram (*Figure 5*) of the AGC system shows how the dual AGC thresholds are achieved.

 $V_m=1V$ corresponds to a fixed in-band signal level (defined as V_{NB}) at the tuner output. V_{NB} will be referred to as the "narrow band threshold". V_{WB} also corresponds to a fixed tuner output which can either be an in-band or out-of-band signal. This fixed tuner output will be called the "wide band threshold". Always $V_{WB} > V_{NB}$. R11 and C13 define the AGC time constant. A reverse AGC system is shown. This means that V_{AGC} decreases to gain-reduce the tuner. The LM1865/LM1965 AGC output is an open-collector current source capable of sinking at least 1 mA. The LM2065 AGC output is also an open collector current source capable of sourcing at least 1 mA. The AGC voltage can move over the full range of the V+ supply.





FIGURE 5. Dual Threshold AGC

 $I_1 = GM_1 V_m$ only if $V_m > 1V$ otherwise $I_1 = 0$

Gm1, VWB = constants

 I_{AGC} = Gm_2 V_0 where Gm_2 = $I_1/26$ mV and V_0 > V_WB otherwise I_{AGC} = 0

First examine what happens with a single in-band signal as we vary the strength of this signal. *Figures 6 and 7* illustrate what happens at the tuner and AGC outputs.




In *Figure 7* there is no AGC output until the tuner output equals the wide band threshold. At this point both SW2 and SW1 are closed and the AGC holds the tuner output in *Figure 6* relatively constant.

Another simple case to examine is that of the single out-ofband signal. Here there is no AGC output even if the signal exceeds V_{WB} . There is no output because the ceramic filters prevent the out-of-band signal from getting to the input of the IF. With no signal at the IF input there is no meter output and SW1 is open, which means No AGC.

Figures 8 and 9 illustrate what happens at the tuner and AGC outputs when the strength of an in-band signal is varied in the presence of a strong out-of-band signal (i.e., greater than V_{WB}) which is held constant at the tuner input. For this example, the in-band signal at the tuner output will be referred to as V_D (desired signal), and the out-of-band signal as V_{UD} (undesired signal).

In Figure 9, we see that there is no AGC output until the tuner output exceeds the narrow band threshold, $V_{\rm NB}$. At this point $V_{\rm m} > 1V$ and SW1 closes. Further increase of the desired signal at the tuner input results in an AGC current that tries to hold the desired signal at the tuner output constant. This gain reduction of the tuner forces the undesired signal at the tuner output to fall. At the point that $V_{\rm UD}$ reaches the wide band threshold, no further gain reduction can occur as $V_{\rm o}$ would fall below $V_{\rm WB}$ (refer to Figure 5). At this point, control of the AGC shifts from the meter output (narrow band loop) to the out-of-band signal (wide band loop). Here $V_{\rm UD}$ is held constant along with the AGC



voltage, while V_D is allowed to increase. V_D will increase until it reaches the level of the wide band threshold at the tuner output. When this occurs V_{UD} is no longer needed to keep $V_o > V_{WB}$ as V_D takes over the job. Thus V_{UD} will drop as the amount of AGC increases, while V_D is held constant by the AGC.

When compared to the simple case of a single in-band signal, we see that because of the presence of a strong out-ofband signal, AGC action has occurred earlier. For the simple case, AGC started when $V_D \geq V_{WB}$. For the two signal case above, AGC started when $V_D \geq V_{NB}$. Thus, the LM1865/ LM1965/LM2065 achieves an early AGC when there are strong adjacent channels that might cause IM₃, and a later AGC when these signals aren't present.

For the range of signal levels that the tuner was gain-reduced and $V_D < V_{WB}$ there was loss in signal-to-noise in the recovered audio as compared to the case where there was no gain reduction in this interval. *Note, however, that the tuner is not desensitized by the AGC to weak desired stations below the narrow band threshold.*

NARROW BAND AGC THRESHOLD ADJUSTMENT

Both the narrow band and wide band AGC thresholds are user adjustable. This allows the user to optimize the AGC response to a given tuner. Referring to *Figure 5*, when the meter output exceeds 1V a comparator closes SW1. A simplified circuit diagram of this comparator is shown in *Figure 10*.

The 1K resistor in series with pin 8 allows for an upward adjustment of the narrow band threshold. This is accomplished by externally loading pin 8 with a resistor. *Figure 11* illustrates how this adjustment takes place.

From *Figure 11* it is apparent that loading the meter output not only moves the narrow band threshold, but also decreases the meter output for a given input.

In general one chooses the narrow band threshold based on what signal-to-noise compromise is considered acceptable.

TL/H/7509-12




FIGURE 10. Narrow Band Threshold Circuit




FIGURE 11. Affect of Meter Load on Narrow Band Threshold

WIDE BAND AGC THRESHOLD ADJUSTMENT

There are a number of criteria that determine where the wide band threshold should be set. If the threshold is set too high, protection against IM_3 will be lost. If the threshold is set too low, the front end, under certain input conditions, may be needlessly gain-reduced, sacrificing signal-to-noise performance. Ideally, the wide band threshold should be set to a level that will insure AGC operation whenever there are out-of-band signals strong enough to generate an IM₃ product of sufficient magnitude to exceed the narrow band threshold. Ideally, this level should be high enough to allow for a single in-band desired station to AGC the tuner, only after the maximum signal-to-noise has been achieved.

In order to insure that the wide band loop is activated whenever the IM₃ exceeds the narrow band threshold, V_{NB}, determine the minimum signal levels for two out-of-band signals necessary to produce an IM₃ equal to V_{NB}. Then, arrange for the wide band loop to be activated whenever the tuner output exceeds the rms sum of these signals. There are many combinations of two out-of-band signals that will produce an IM₃ of a given level. However, there is only one combination whose rms sum is a minimum at the tuner output. IM₃ at the tuner output is given according to the equation:

 $IM_3 = aV_{UD1}^2 V_{UD2}$ (assuming no gain reduction) (1) where a = constant dependent on the tuner;

V_{UD1} = out-of-band signal 400 kHz from center frequency, applied to tuner input;

A2 = tuner gain at f_0 + 800 kHz

V_{UD2} = out-of-band signal 800 kHz from center frequency and 400 kHz away from V_{UD1}, applied to tuner input.

In general, due to tuned circuits within the tuner, the tuner gain is not constant with frequency. Thus, if the tuner is kept fixed at one frequency while the input frequency is changed, the output level will not remain constant. *Figure 12* illustrates this.

It can be shown that for a given IM_3 , the combination of V_{UD1} and V_{UD2} that produces the smallest rms sum at the tuner output is given by the equations:

$$V_{UD1} = 1.12 \left(\frac{A2}{A1} \frac{IM_3}{a}\right)^{1/a}$$
 (2)

$$V_{\text{UD2}} = 0.794 \left(\frac{A1^2}{A2^2} \frac{\text{IM}_3}{a}\right)^{\frac{1}{3}}$$
(3)

Therefore, in order to guarantee that the AGC will be keyed for an $IM_3 = V_{NB}$ we need only satisfy the condition:

$$V_{WB} \le \sqrt{V_{NB}^{2} + \left[(A1)(1.12)\left(\frac{A2}{A1}\frac{V_{NB}}{a}\right)^{\frac{1}{3}}\right]^{2} + \left[A2(0.794)\left(\frac{A12}{A2^{2}}\frac{V_{NB}}{a}\right)^{\frac{1}{3}}\right]^{2}} (4)$$

The right hand term of equation (4) defines an upper limit for V_{WB} called V_{WBUL} . V_{WBUL} is the rms sum of all the signals at the tuner output for two out-of-band signals, V_{UD1} and V_{UD2} [as expressed in equations (2) and (3)], applied to the tuner input.

TUNER GAIN A A f_0 $f_0 + f_0 + f_0$

FIGURE 12

In order to make the calculation in equation (4), the constants a, A1, A2 must first be determined. This is done by the following procedure:

- Connect together two RF generators and apply them to the tuner input. Since the generators will terminate each other, remove the 50Ω termination at the tuner input.
- 2. Connect a spectrum analyzer to the tuner output. Most spectrum analyzers have 50Ω input impedances. To make sure that this impedance does not load the tuner output use a FET probe connected to the spectrum analyzer. The tuner output should be terminated with a ceramic filter.
- 3. Disconnect the AGC line to the tuner. Make sure that the tuner is not gain-reduced.
- Adjust the two RF generators for about 1 mV input and to frequencies 400 kHz and 800 kHz away from center frequency (*Figure 13*).
- 5. Note the three output levels in volts.
- 6. Knowing the tuner input levels for V_{UD1} and V_{UD2} and the resulting IM_3 just measured, "a" is calculated from the formula:


$$a = \frac{IM_3}{V_{UD1}^2 V_{UD2}}$$
(5)

where all levels are in volts rms. A typical value for "a" might be 2 \times 10 6

7. A1 and A2 are calculated according to the following formulas

$$A1 = \frac{V1}{\left. V_{IN} \right|_{f_{O}} + 400 \text{ kHz}}$$
(6)

$$A2 = \frac{V2}{V_{|N|}}$$
(7)



∫_O = 10.7 MHz TL/H/7509-15

FIGURE 13. Spectrum Analyzer Display of Tuner Output

If the wide band threshold was set to V_{WBUL} , then when a single in-band station reached the level V_{WBUL} at the tuner output, AGC action would start to take place. For this reason it is hoped that V_{WBUL} is above the level that will allow for maximum signal-to-noise. If, however, this is not the case, consideration might be given to improving the intermodulation performance of the tuner.

The lower limit for V_{WB} is the minimum tuner output that achieves the best possible signal-to-noise ratio in the recovered audio. In general, it is desirable to set V_{WB} closer to the upper limit rather than the lower limit. This is done to prevent AGC action within the narrow band loop except when there is a possibility of an IM₃ greater than V_{NB}.

The wide band threshold at the pin 20 input to the LM1865/ LM1965/LM2065 is fixed at 12 mVrms. Generally speaking, if pin 20 were driven directly from the tuner output. V_{WB} would be too low. Therefore, in general, pin 20 is not connected directly to the tuner output. Instead the tuner output is attenuated and then applied to pin 20. Increasing attenuation increases the wide band threshold, V_{WB} .

Pin 20 has an input impedance at 10.7 MHz that can be modeled as a 500Ω resistor in series with a 19 pF capacitor, giving a total impedance of $940\Omega \angle -58^{\circ}$. Thus an easy way to attenuate the input to pin 20 is with the arrangement shown in *Figure 14*.

Notice that pin 20 must be AC coupled to the tuner output and that C1 is a bypass capacitor. R1 adjusts the amount of attenuation to pin 20. The wide band threshold will roughly increase by a factor of (R1 + 940Ω)/ 940Ω .

AGC CIRCUIT USED AS A CONVENTIONAL AGC

If for some reason the dual AGC thresholds are not desired, it is easy to use the LM1865/LM1965/LM2065 as a more conventional LM3189 type of AGC. This is accomplished by AC coupling the pin 20 input after the ceramic filters rather than before the filters. Thus, as with the LM3189, only inband signals will be able to activate the AGC.





FIGURE 14. Wide Band Threshold Adjustment



LM1865/LM1965/LM2065

2

LM1866

National Semiconductor


LM1866 Low Voltage AM/FM Receiver

General Description

The LM1866 has been designed for high quality battery powered medium wave AM and FM receiver applications requiring operation down to 3V. The AM section contains a fully balanced, wide dynamic range, gain controlled mixer stage buffered from a single pin local oscillator. A two pin compound IF amplifier and internal detector provide a low distortion high level audio output. An AM/FM signal strength meter voltage is provided to a single output pin. The FM section contains a six stage limiting IF amplifier, quadrature detector, AFC output, deviation audio muting and noise operated audio muting. While designed for the high ripple, high battery impedance conditions found at the end of life for four "C" or "D" cells, the LM1866 will operate equally well at supply voltages up to 15V.

Features

- Operation from 3V to 5V
- Excellent power supply ripple rejection
- Fully balanced, wide dynamic range, AM mixer stage
- Internal AM detector for minimum tweet interference
- Single pole DC AM/FM mode switching
- Six stage FM IF limiting amplifier for excellent AM rejection
- "Soft" FM deviation and noise operated audio muting
- FM guadrature detector
- Single pin AM/FM meter output
- Single pin matched level AM/FM audio output



Absolute	Maximum	Ratings
----------	---------	---------

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (Pin 14) 15V

Package Dissipation (Note 1)

Storage Temperature Range Operating Temperature Range Lead Temperature (Soldering, 10 sec.)

260°C

LM1866

Electrical Characteristics (Test Circuit, T_A = 25°C)

Parameter	Conditions	Min	Тур	Max	Units
STATIC DC CHARACTERISTICS: e _{IN} = 0	$R_{MUTE} = 0\Omega, V_{CC} = 6V$				
Operating Supply Range, V14		3	6	15	V
Supply Current, I14	AM Mode		15	27	mA
Supply Current, I14	FM Mode		16	24	mA
Regulator Output Voltage, V11		ļ	2.9		v
Meter Output Voltage, V18	AM Mode		0	0.2	v
Meter Output Voltage, V18	FM Mode		0	0.2	V
AFC Output Voltage, V17	FM Mode		2.9		v
AM/FM Audio Output Resistance, Ro15			3		kΩ
AM DYNAMIC CHARACTERISTICS: f _{AM} =	= 1 MHz, f_{MOD} = 1 kHz, m = 0.3, V _{CC} = 6V				
Maximum Sensitivity	e_{AM} for $e_0 = 6 \text{ mV}$		9		μV
20 dB Quieting Sensitivity	e_{AM} for $e_0 = 20 \text{ dB S/N}$		25		μV
Signal to Noise Ratio	$e_{AM} = 10 \text{ mV}$	40	50		dB
Total Harmonic Distortion	e _{AM} = 10 mV	ļ	0.3		%
Total Harmonic Distortion	e _{AM} = 10 mV, m = 0.8		1	2	%
Audio Output Level	e _{AM} = 10 mV	70	120		mV
Overload Distortion	e _{AM} = 50 mV, m = 0.8		2	12	%
Meter Output Voltage	e _{AM} = 1 mV		2.0	3.0	V
Meter Output Voltage	e _{AM} = 50 mV		3.0	3.5	V
FM DYNAMIC CHARACTERISTICS: f _{FM} =	= 10.7 MHz, f _{MOD} = 400 Hz, $\Delta f = \pm 75$ kHz, V	/ _{CC} = 6V			
-3 dB Limiting Sensitivity	e _{FM} for -3 dB Limiting Sensitivity		20	35	μV
Signal to Noise Ratio	e _{FM} = 10 mV	60	76		dB
AM Rejection	e _{FM} = 10 mV, 30% AM Mod	40	55		dB
Total Harmonic Distortion	e _{FM} = 10 mV		0.5	1	%
Audio Output Level	e _{FM} = 10 mV, 30% FM Mod	60	120		mV
Meter Output Level	e _{FM} = 1 mV		1.3	2.3	v
Meter Output Level	e _{FM} = 50 mV		2.0	2.8	v
\pm Deviation Mute (Notes 2, 4)	$e_{FM} = 10 \text{ mV}, R_{AFC} = 10 \text{ k}$	ļ	40	l	kHz
R _{MUTE} for Noise Mute (Notes 3, 4)	Set eFM for -3 dB Limiting Sensitivity	2	5	10	kΩ
Max Audio Mute Attenuation		60	75		dB

1900 mW

Note 1: Above $T_A = 25^{\circ}$ C, derate based on $T_{J(max)} = 150^{\circ}$ C and $\theta_{JA} = 65^{\circ}$ C/W.

Note 2: $R_{MUTE} = 2 k\Omega$, $e_{FM} = 10$ mV, adjust center frequency for $V_{AFC} = V_{REG}$, record f_{FM} , adjust $\pm f_{FM}$ for >50 dB audio mute attenuation.


Note 3: Adjust R_{MUTE} from 2k to 10k for >50 dB audio mute attenuation. Set e_{FM} = 10 mV and check for mute off.

Note 4: When $R_{MUTE} = 0\Omega$, the deviation and noise operated mute functions are disabled. When $R_{MUTE} = 2 k\Omega$, only the noise mute function is disabled. The deviation mute bandwidth is set by the R_{AFC} resistor. The noise mute threshold is set by the R_{AUTE} resistor. Test circuit noise bandwidth characteristics prevent noise mute operation for IF input levels below the -3 dB limiting threshold. When the FM IF is used with a tuner, full noise mute capability is accessible (See Applications Information).



Typical Performance Characteristics (Test Circuit)

_M1866



Applications Information

(See Typical Applications and LM1866 Schematic Diagram) VOLTAGE REGULATOR SECTION

Because of the wide supply voltage range and high ripple conditions expected in battery or low cost transformer supplies, the LM1866 uses a band gap referenced active voltage regulator which is externally compensated at pin 19. This capacitor, when made large enough, improves the supply rejection and decreases the noise bandwidth to a level well below the AM reception frequencies. A 0.1 μ F capacitor will compensate the regulator for low noise operation while 50 μ F (max) will improve supply rejection and the maximum FM audio mute attenuation characteristics. During power turn on, the pin 19 capacitor is quick-charged to its normal operating voltage so that the AM or FM sections are in operation before the audio amplifier turn on delay has timed out. See LM1895/LM2895 and LM1896/LM2896 data sheets for additional audio amplifier information.

AM SECTION

The AM section contains a fully balanced mixer stage with the RF input applied to a differential, diode degenerated, transistor pair at pins 5 and 6. DC feedback is provided by the loopstick secondary winding. The mixer output 1st IF transformer at pin 7 should be returned to V_{CC} at pin 14 to allow maximum undistorted output swing when tuning between stations. RF and AGC decoupling at pin 6 removes noise and lowers audio distortion.

The mixer upper pairs are switched differentially by a buffer amplifier from the pin 8 local oscillator. DC feedback is provided by the oscillator coil secondary winding to the pin 11 regulator voltage.

The oscillator frequency is given by:

$$f_{\rm O} = \frac{0.159}{\sqrt{\rm LC}},$$

and the peak swing is given by: $V_P = IZ$ ($I = 700 \ \mu$ A, $Z = tank impedance at resonance). <math>V_P$ should be between 0.3V and 0.5V to maintain an undistorted output at low supplies.

The two stage AM IF amplifier at pins 12 and 13 requires output to input DC feedback and external decoupling. The IF gain is given by:

$$A_V = \frac{Z_L}{12}$$

where Z_L equals resonant unloaded tank impedance in parallel with R_{EXT}. In most applications $Z_L\,=\,10k$ and

$$Q_L = \frac{Z_L}{X_C} = 5$$


where R_{EXT} = an external IF gain setting resistor and X_C = impedance of tank tuning capacitor. A rule of thumb for setting the IF gain would be to adjust R_{EXT} for 20 dB audio S/N when the audio has dropped 10 dB below the level found at the AGC threshold. (Because of the low Q_L , a non-tuned coil is acceptable.)


The output of the IF amplifier drives an internal detector which is operating at low currents. This results in very low 2nd and 3rd IF harmonic radiation for minimal tweet interference.

FM SECTION

The FM section contains a six stage limiting amplifier, quadrature detector, AFC output, deviation mute detector and a high frequency noise mute detector. (See *Figure 1* for the Simplified Mute Circuit Schematic.) The output of the quadrature detector is split into three current source pairs. The \pm audio current and internal load resistor R84 provide the


audio output voltage via Q56 to pin 15. The ± AFC current, external load resistor (RAFC) and the 10 µF capacitor provide an audio decoupled AFC voltage to pin 17. The \pm noise current and internal load resistor R114 provide a wideband detector output that is limited in frequency by CSTRAY. With the addition of internal C4 and R120 a band pass filter ($f_0 \approx 1$ MHz) is realized at the input of the peak to peak detector. The output current, flowing in resistor RMUTE and filtered by a capacitor, provides a mute voltage at pin 16. When the mute voltage rises to approximately one VBE, transistor Q139 will start to shunt the ± audio current away from R84, muting the audio output. The value of the R_{MUTE} resistor will determine the minimum audio signal to noise ratio at which one wishes to mute. The deviation mute detector will output a current only when the AFC voltage is offset above or below the VREG voltage. Load resistor R121 and transistor Q154 will convert this current to a mute voltage at pin 16. This is done to prevent interaction between the two detector output currents. The external RAFC resistor is used to set the deviation mute bandwidth so that the pin 16 mute voltage is one VBE at the desired frequency band edge. When disabling the mute functions, pin 16 is shorted to ground, preventing Q139 from becoming active.







2

TI /H/7908-3





9981MJ



LM1866

National Semiconductor


LM1868 AM/FM Radio System

General Description

The combination of the LM1868 and an FM tuner will provide all the necessary functions for a 0.5 watt AM/FM radio. Included in the LM 1868 are the audio power amplifier, FM IF and detector, and the AM converter, IF, and detector. The device is suitable for both line operated and 9V battery applications.


Features


- DC selection of AM/FM mode
- Regulated supply
- Audio amplifier bandwidth decreased in AM mode, reducing amplifier noise in the AM band
- AM converter AGC for excellent overload characteristics
- Low current internal AM detector for low tweet radiation



2

please contact the National Semiconductor Sales Operation			perature Rar mperature R ature (Solde	-55°C to +150°C 0°C to +70°C 260°C		
Supply Voltage (Pin 19)	Lead Temper		nng, 10 360.)		200 0	
Package Dissipation Above $T_A = 25^{\circ}$ C, Derate Based or $T_{J(MAX)} = 150^{\circ}$ C and $\theta_{JA} = 60^{\circ}$ C/						
Electrical Characteristi	CS Test Circuit, T _A = 25	°C, $V_{S} = 9V$, R_{L}	= 8 Ω (unles	s otherwise n	oted)	
Parameter	Condition	IS	Min	Тур	Max	Units
STATIC CHARACTERISTICS $e_{AM} = 0$, e_{AM	∍ _{FM} = 0					
Supply Current	AM Mode, S1 in Positi	on 1		22	30	mA
Regulator Output Voltage (Pin 16)			3.5	3.9	4.8	V
Operating Voltage Range			4.5		15	
DYNAMIC CHARACTERISTICS—AM MO f _{AM} = 1 MHz, f _{mod} = 1 kHz, 30% Modula		= 50 mW unless	noted			
Maximum Sensitivity	Measure e _{AM} for P _O = Maximum Volume	= 50 mW,	8		16	μV
Signal-to-Noise	$e_{AM} = 10 \text{ mV}$		40	50		dB
Detector Output	e _{AM} = 1 mV Measure at Top of Volume Control		40	60	85	mV
Overload Distortion	e _{AM} = 50 mV, 80% M	lodulation		2	10	%
Total Harmonic Distortion (THD)	$e_{AM} = 10 \text{ mV}$			1.1	2	%
DYNAMIC CHARACTERISTICS-FM MC	DDE f _{FM} = 10.7 MHz, f _{mo}	_d = 400 Hz, Δf =	= ±75 kHz,	^D O = 50 mW,	S1 in Posi	tion 1
-3 dB Limiting Sensitivity				15	45	μV
Signal-to-Noise Ratio	e _{FM} = 10 mV		50	64		dB
Detector Output	$e_{FM} = 10 \text{ mV}, \Delta f = 10 \text{ mV}$ Measure at Top of Vol		40	60	85	mV
AM Rejection	e _{FM} = 10 mV, 30% A	M Modulation	40	50		dB
Total Harmonic Distortion (THD)	e _{FM} = 10 mV			1.1	2	%
DYNAMIC CHARACTERISTICS-AUDIO	DAMPLIFIER ONLY f = 1	kHz, $e_{AM} = 0$, ϵ	9 _{FM} = 0, S1	in Position 2		
Power Output	THD = 10%, R _L 8Ω V _S = 6V V _S = 9V		250 500	325 700		mW mW
Bandwidth	AM Mode, $P_0 = 50 \text{ m}$ FM Mode, $P_0 = 50 \text{ m}$			11 22		kHz kHz
Total Harmonic Distortion (THD)	$P_0 = 50 \text{ mW}, \text{FM Mo}$			0.2		%
Voltage Gain				41		dB
Typical Performance C	haracteristics (Fest Circuit) All cu	irves are me	asured at aud	io output	






LM1868

2


2-61



TL/H/7909~5

2-62

LM1868



IC External Components (Application Circuit)

Component	Typical Value	Comments	Component	Typical Value	Comments
C1	100 pF	Removes tuner LO from IF input	R9	240k)	Set AGC time constant
C2	0.1 μF	Antenna coupling capacitor	C19	1μF 🤳	
C4, C5	0.01 μF	FM IF decoupling capacitors	C7	10 μF	IF coupling
C6, C9	0.005 μF	AM smoothing/FM de-emphasis	C8	0.1 μF	IF coupling
R5	1k J	network, de-emphasis pole is	C20	0.1 μF)	High frequency load for audio
		given by. $f1 \simeq \frac{1}{1}$	R10	5Ω ∫	amplifier, required to stabilize audio amplifier
		$\Pi = \frac{1}{2\pi (C6 + C9) \left(\frac{R4 R6}{R4 + R6}\right)}$	C21	250 μF	Output coupling capacitor
C10	10 µF	Regulator decoupling capacitor	R1	6k2	Sets Q of quadrature coil, determining FM THD and recovered audio
C11	0.1 μF	Regulator decoupling capacitor	R2 ·	12k	IF amplifier bias R
C12 C13	10μF 0.1 μF	AC coupling to volume control Power supply decoupling	R3	5k6	Sets gain of AM IF and Q of AM IF output tank
C14	50 μF	Power supply decoupling	R4	10k	Detector load resistor
C15	0.1 μF	Audio amplifier input coupling	R6	50k	Volume control
R7	3k	Roll off signals from detector in the AM band to prevent radiation	C18	0.02 μF	Power supply decoupling
C16 C17	0.001 μF J 100 μF	Power amplifier feedback deccupling, sets low frequency	R11, R12	150Ω	Terminates the ceramic filter, biases FM IF input stage
		supply rejection	D1	1N4148	Optional. Quickens the AGC
R8	16k	AM detector bias resistor			response during turn on
Coil and	Tuning	Capacitor Specification	ns		

T1

Т2

CF1

тз

- AM ANT 140 pF max 5.0 pF min C1 AM OSC 82 pF max 5.0 pF min Trimmers 5 pF
- 640 μ H, Q_u = 200 R_P = 3k5 @ F = 796 kHz L1 (At secondary)

L0, L2 360 μ H, Q_U > 80 @ F = 796 kHz



- L4 SWG #20, N = 31/2T, inner diameter = 5 mm
- L5 SWG #20, N = 31/2T, inner diameter = 5 mm
- L6 $L = 0.44 \mu H, N = 4 \frac{1}{2}T, Qu = 70$
- L7 SWG #20, N = 2 1/2T, inner diameter = 5 mm
- CF2 10.7 MHz ceramic filter MURATA SFE 10.7 mA or equivalent

Murata 2200 Lake Park Drive Smyrna, GA 30080 (404) 436-1300

FM 20 pF max 4.5 pF min

TOKO CY2-22124PT

1 mV/meter induces approximately 100 μ V

open circuit at the secondary

TOKO RWO-6A5105 or

1250 Feehanville Drive

Mount Prospect, IL 60056

AM antenna

equivalent

Toko America

(312) 297-0070

82 pF TL/H/7909-10







TL/H/7909-12



Q_u > 70 @ 10.7 MHz, L to resonate w/82 pF @ 10.7 MHz TOKO KAC-K2318 or equivalent

Qu > 14 @ 455 kHz, L to resonate w/180 pF @ 455 kHz TOKO 159GC-A3785 or equivalent

TOKO CFU-090D or equivalent BW > 4.8 kHz @ 455 kHz

Apollo Electronics NS-107C or equivalent




Layout Considerations

AM SECTION

Most problems in an AM radio design are associated with radiation of undesired signals to the loopstick. Depending on the source, this radiation can cause a variety of problems including tweet, poor signal-to-noise, and low frequency oscillation (motor boating). Although the level of radiation from the LM1868 is low, the overall radio performance can be degraded by improper PCB layout. Listed below are layout considerations association with common problems.

1. Tweet: Locate the loopstick as far as possible from detector components C6, C9, R4, and R5. Orient C6, C9, R4, and R5 parallel to the axis of the loopstick. Return R8, C6, C9, and C19 to a separate ground run (see Typical Application PCB).

2. Poor Signal-to-Noise/Low Frequency Oscillation: Twist speaker leads. Orient R10 and C20 parallel to the axis of the loopstick. Locate C11 away from the loopstick.



TL/H/7909-14

In general, radiation results from current flowing in a loop. In case 1 this current loop results from decoupling detector harmonics at pin 17; while in case 2, the current loop results from decoupling noise at the output of the audio amplifier and the output of the regulator. The level of radiation picked up by the loopstick is approximately proportional to: 1) $1/r^3$; where r is the distance from the center of the loopstick to the center of the current loop; 2) SIN θ , where θ is the angle between the plane of the current loop and the axis of the loopstick; 3) I, the current flowing in the loop; and 4) A, the cross-sectional area of the current loop.

Pickup is kept low by short leads (low A), proper orientation ($\theta \approx 0 \text{ so SIN } \theta \approx 0$), maximizing distance from sources to loopstick, and keeping current levels low.

FM SECTION

The pinout of the LM1868 has been chosen to minimize layout problems, however some care in layout is required to insure stability. The input source ground should return to C4 ground. Capacitors C13 and C18 form the return path for signal currents flowing in the quadrature coil. They should connect directly to the proper pins with short PC traces (see Typical Application PCB). The quadrature coil and input circuitry should be separated from each other as far as possible.

AUDIO AMPLIFIER

The standard layout considerations for audio amplifiers apply to the LM1868, that is: positive and negative inputs should be returned to the same ground point, and leads to the high frequency load should be kept short. In the case of the LM1868 this means returning the volume control ground (R6) to the same ground point as C17, and keeping the leads to C20 and R10 short.

Circuit Description (See Equivalent Schematic)

AM SECTION

The AM section consists of a mixer stage, a separate local oscillator, an IF gain block, an envelope detector, AGC circuits for controlling the IF and mixer gains, and a switching circuit which disables the AM section in the FM mode.

Signals from the antenna are AC-coupled into pin 7, the mixer input. This stage consists of a common-emitter amplifier driving a differential amp which is switched by the local oscillator. With no mixer AGC, the current in the mixer is 330 μ A; as the AGC is applied, the mixer current drops, decreasing the gain, and also the input impedance drops, reducing the signal at the input. The differential amp connected to pin 8 forms the local oscillator. Bias resistors are arranged to present a negative impedance at pin 8. The frequency of oscillation is determined by the tank circuit, the peak-to-peak amplitude is approximately 300 μ A times the impedance at pin 8 in parallel with 8k2.

After passing through the ceramic filter, the IF signals are applied to the IF input. Signals at pin 11 are amplified by two AGC controlled common-emitter stages and then applied to the PNP output stage connected to pin 13. Biasing is arranged so that the current in the first two stages is set by the difference between a 250 μ A current source and the Darlington device connected to pin 12.

When the AGC threshold is exceeded, the Darlington device turns ON, steering current away from the IF into ground, reducing the IF gain. Current in the IF is monitored by the mixer AGC circuit. When the current in the IF has dropped to 30 μ A, corresponding to 30 dB gain reduction in the IF, the mixer AGC line begins to draw current. This causes the mixer current and input impedance to drop, as previously described.

The IF output is level shifted and then peak detected at detector cap C1. By loading C1 with only the base current of the following device, detector currents are kept low. Drive from the AGC is taken at pin 14, while the AM detector output is summed with the FM detector output at pin 17.

FM SECTION


The FM section is composed of a 6-stage limiting IF driving a quadrature detector. The IF stages are identical with the exceptions of the input stage, which is run at higher current to reduce noise, and the last stage, which is switched OFF in the AM mode. The quadrature detector collectors drive a level shift arrangement which allows the detector output load to be connected to the regulated supply.

AUDIO AMPLIFIER

The audio amplifier has an internally set voltage gain of 120. The bandwidth of the audio amplifier is reduced in the AM mode so as to reduce the output noise falling in the AM band. The bandwidth reduction is accomplished by reducing the current in the input stage.

REGULATOR

A series pass regulator provides biasing for the AM and FM sections. Use of a PNP pass device allows the supply to drop to within a few hundred millivolts of the regulator output and still be in regulation.



2-66

LM1870

National Semiconductor

LM1870 Stereo Demodulator with Blend

General Description


The LM1870 is a phase locked loop FM stereo demodulator with a DC control pin for reducing noise by decreasing separation during weak signal conditions.

Applications

- Automobile radios
- Hi Fi receivers and tuners
- High performance portable radios

Features

- Blend control
- Large input overload
- Low beat note distortion
- Low THD diode switching outputs
- VCO stop function
- Wide supply range, 7V to 15V
- Mono override pin



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, Pin 3	15V
Lamp Driver Voltage, Pin 11	18V
Output Voltage, Pin 12, 13, Supply Off	7V
Quick Mono Input (Pin 1)	V+ (Pin 3)
Blend Input (Pin 20)	15V
Operating Temperature Range	0°C to +70°C
Power Dissipation (Note 1)	1.9W

Storage Temperature	-65°C to +125°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 sec)	260°C
Small Outline Package	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
See AN-450 "Surface Mounting	Methods and Their Effect

on Product Reliability" for other methods of soldering surface mount devices.


Electrical Characteristics $T_A = 25^{\circ}C$, V⁺ = 8V, Figure 1

Parameter	Conditions	Min	Тур	Max	Units
DC					
Operating Supply Voltage		7	8	15	v
Supply Current			26	45	mA
Input DC Voltage	Pin 19		4		V
input DC Voltage	Pin 2		1.8		V
Supply Rejection		15	30		dB
Lamp Leakage Current	Lamp Off, Pin 11 = 16V		0.1	100	μΑ
Lamp Saturation Voltage	Lamp On, Pin 11 @ 75 mA		1.4	2.0	V
VCO Stop Voltage	Voltage at Pin 4 to Stop VCO	0.2	0.4		V
VCO Stop Current	Pin 4 = 0.2V		-30	- 100	μΑ
Blend Input Bias Current	Pin 20 = 0V		-2	-20	μA
Quick Mono Switch Voltage			4		V
Quick Mono Bias Current	Pin 1 = 8V		2		μΑ
Output Leakage	Pin 12 or 13 = 6.5V, Pin 3 = 0V		0.1	20	μA
Audio			-		
Mono Gain	1 kHz	-4	-1	+2	dB
Mono THD	1 kHz @ 200 mVrms		0.05	0.25	%
Channel Balance			±0.4	±1.5	dB
Gain Shift	nift Mono to Stereo		±0.1	±1.0	dB
Channel Separation	ration Pin $20 \ge 1.1V$		45		dB
Output DC Shift	Mono to Stereo		±15	±100	mV
Input Resistance	Pin 19	20	40		kΩ
Output Resistance	Pin 12, 13		65	200	Ω
Ultrasonic Rejection	19 kHz + 38 kHz		30		dB
SCA Rejection	(Note 2)	÷	70		dB
Signal to Noise	1 kHz @ 200 mVrms Mono		68		dB
PLL.					
Lamp On Voltage	19 kHz on Pin 2		15	20	mV
Lamp Off Voltage	19 kHz on Pin 2	2.5	5		mV
Lamp Hysteresis			10		dB
Capture Range	25 mVrms on Pin 2	±2	±4	±6	%
Hold In Range	25 mVrms on Pin 2		±12		%
Input Resistance	Pin 2	8	14		kΩ
Blend	Pin 20 from 1.1V to 0.2V				
Stereo Gain Change	1 kHz L = - R Input	-25	-35		dB
Mono Gain Change	1 kHz L = R Input	-1.5	-0.5	0.5	dB
	10 kHz L = R Input	-8	-14	-20	dB
Output DC Shift			±40	±100	mV


Note 2: Input is 10% SCA (74.5 kHz), 9% pilot and 1 kHz left or right. Rejection is ratio of 1 kHz output to 1.5 kHz output.

Part #	Recommended	Burnoco		Purpose						
rait #	Value	Fulpose	Sma	aller	Larger	Remarks				
R1	100k	Pull Up for Quick Mono	ОК		Errors Due to Pin 1 Bias Current	Pin 1 Can Be Shorted to Supply if Quick Mono is Not Used				
C2	2 μF	PLL Input Coupling	Loading of Source Varies with Frequency		v		Source Varies			For Sources of Less Than 100 Ω , Can use 0.1 μ F
СЗ	0.1 μF	Supply Bypass								
C4	0.22 μF	Lamp Filter	Shorter Time to Switch Mono to Stereo		Switch Mono to Swite		Longer Time to Switch Mono to Stereo	High Dielectric Resistance		
R6 C6 C7	3k 0.047 μF 0.33 μF	Loop Filter	High Stereo Distortion	0	Narrower Capture Range					
R8	33k		High Stered)	Loop Doesn't Lock					
C8	0.0047 μF	Loop Filter	Distortion	Distortion Narrowe Range						
C9 R9	1000 pF 8.2k	Sets VCO Free Running	High VCO .	litter	Narrower Capture Range	NPO 5%				
R10	5k	Frequency	VCO Not A	djustable with	C9	Metalfilm				
R11	180Ω	Sets Lamp Current	Excess IC Dissipation		Dim Lamp					
R14 R15	7.5k 7.5k	Load Resistors	Low Output Voltage	t	Output Clips Earlier					
C14 C15	0.01 μF 0.01 μF	Deemphasis								
R16	3k	Sets Blend Chara	cteristic	See Curve	S					
C17 C18	0.0047 μF 0.0047 μF	Filter for Blend	Insufficient Blend		Reduced Blend Bandwidth					
C19	2 μF	Audio Input Coupling	Poor Low F quency Res and Separa	sponse	Turn On Delay					
R19	15k	Allows VCO Monitoring	Excess IC Dissipation		Reduces 19 kHz Output Voltage	Only Need During Set Up				

Typical Performance Characteristics Blend off unless otherwise stated




.



Gain vs RL (Pin 14, 15) 6 f=1kHz 4 2 RL <7.5k NOT RECOMMENDED (AIN (AB) 0 -2 RL >9.1k NOT RECOMMENDED --4 FOR VS = 8V --6 2.5 7.5 10 12.5 0 5 15 LOAD RESISTOR ($k\Omega$) TL/H/7910-2

LM1870



TL/H/7910-3


Typical Performance Characteristics Blend off unless otherwise stated (Continued)


VPIN 20 3

PIN 20

VPIN 20

5k 10k 15k





TL/H/7910-4


LM1870

Application Hints

Blend-What & Why?


The signal to noise of a weak FM stereo signal is worse than that of an equally weak FM mono signal. For this reason FM mono radios often perform better than FM stereo radios, unless the latter is forced into mono.

The typical quieting curves of an FM stereo radio look like this:




If an acceptable signal to noise is 40 dB, then 20 dB more signal is required in stereo compared to mono, 30 µV vs 3 µV. The degradation in noise is due to the L-R or difference channel. If the gain of the L-R is reduced, then the noise associated with it will be reduced. However, there will also be a reduction in separation.

To maintain a 40 dB signal to noise in the above example, the gain of the L-R signal should be reduced from 0 dB gain @ 30 μ V downward to -20 dB at 3 μ V. If this is done properly the dashed line will result. Below is a plot of L-R gain and resulting separation.



The LM1870 reduces the gain of the L-R channel before it is demodulated. This is done by a voltage controlled shelving filter. The Bode plot of this filter is shown below:



The full blend response is a two pole roll-off with each pole set by an internal 6.8k resistor and the capacitance from pins 17 and 18 to ground. The standard value for both capacitors is 4.7 nF resulting in two 5 kHz poles. The blend input (pin 20) is derived from the meter drive output of the FM IF chip (LM3089 or LM3189 pin 13). To adjust for variations in RF gain and other IC parameters, it is recommended that an adjustment be made on each radio.

Mono-Stereo Switching

The LM1870 automatically switches from mono to stereo when the level of pilot at pin 2 is about 15 mV or more. This value can be increased by putting a resistor between pins 4 and 5, as shown graphically in the Typical Performance curves.

If it is desired to switch to mono without turning off the lamp driver, pin 1 should be taken below 4V. This is a high impedance input that can be electronically switched by a transistor with a pull up resistor to the IC supply.

Outputs

The LM1870 has emitter-follower outputs resulting in a low output impedance. The output will sink or source one mA, therefore it will drive AC coupled loads greater than 2 kΩ.

In AM-FM radios the switching can be cumbersome at best. To ease the problem the outputs of the LM1870 (pins 12 and 13) are open circuit when the supply (pin 3) is open or grounded. This reduces the number of switch poles required

Application Hints (Continued)

since the outputs can remain connected at all times. This technique is commonly called diode switching but the method used in the LM1870 results in substantially lower distortion than obtained with discrete diodes.

vco

The stereo performance of the LM1870 is very constant for small (<2%) changes in the free running frequency of the VCO. To insure that the frequency stays within 2%, low temperature coefficient components should be used for the tuning capacitor (1000 pF) and resistor (8.2k). The internal oscillator has a temperature coefficient of about 50 ppm/°C (see curve). With an NPO capacitor and a metalfilm resistor the total variation in the free running frequency will be less than 1% over the full temperature range. Tuning the VCO is done by adjusting the 5 k Ω potentiometer to get 19 kHz ±50 Hz with no input on pin 2.

The VCO frequency is monitored at pin 16 when current is supplied to the pin. During normal operation the 19 kHz square wave is not available and the resistor from pin 16 to ground programs the blend characteristics (see curves).

The VCO of the LM1870 can be stopped by taking pin 4 low. In addition to being useful for turning off the stereo indicator and forcing mono FM reception, this also allows other mono sources, such as AM, to be fed into the decoder and come out both channels. The signal will not be inadvertently decoded with the VCO off and it will have the same gain and balance characteristics as the FM. The deemphasis capacitors may need to be removed for proper frequency response. The voltage on pin 20 will also affect the freuqency response.

It should be noted that a stopped VCO cannot radiate into the rest of the radio and cause interference. Pin 4 can be taken low with a mechanical switch or an NPN transistor. If a transistor is used it must have low leakage, less than 100 nA t 3V V_{CE}, and low saturation, less than 200 mV at 100 μ A collector current.

PLL

To properly demodulate the L-R signal the decoder must generate a 38 kHz signal that is locked in phase with the 19 kHz pilot signal at the input. This is done with a phase locked loop consisting of a phase detector, a loop filter (pins 6 and 7) and a VCO (pins 8 and 9).

The loop filter is similar to other standard decoders however the VCO incorporates an additional low pass filter (4.7 nF and 33 k Ω) to reduce beat note distortion an additional 20 dB.

Input Interface


There are two inputs to the LM1870, one for the PLL (pin 2) and the normal audio input (pin 19). The input impedance of the audio input is about 40 k Ω . The input coupling capacitor works with this input resistance and sets the low frequency response and separation.

The PLL input (pin 2) locks onto the 19 kHz pilot and rejects the rest of the composite signal. For this reason it is only necessary to use a coupling capacitor large enough to insure there is no phase shift at 19 kHz. The input resistance of the PLL is 14 k Ω so a capacitor between 0.01 μ F and 0.1 μ F would be fine. However, the source driving this input must not be affected by this load. This is true only when the source is low impedance (less than 100 Ω).

Typical FM IF circuits have detector output impedance of 5 k Ω or more. This will cause very poor low frequency response and separation unless the loading is made constant over frequency. For this reason the typical input coupling capacitor is 2 μ F.

IF Correction

The separation in most radios is limited by the response of the IF. The input lead network below can often be used to improve radio separation.



Power Supply

The LM1870 is designed to work on supplies from 7V to 15V. For automotive applications a regulator is recommended to protect against transients; the LM2930-8V is the ideal choice.

National Semiconductor

General Description

The LM1871 is a complete six-channel digital proportional encoder and RF transmitter intended for use as a low power, non-voice, unlicensed communication device at carrier frequencies of 27 MHz or 49 MHz with a field strength of 10,000 μ V/meter at 3 meters. In addition to radio controlled hobby, toy and industrial applications, the encoder section can provide a serial input of six words for hard wired, infrared or fiber optic communication links. Channel add logic is provided to control the number of encoded channels from three to six, allowing increased design flexibility. When used with the LM1872 RC receiver/decoder, a low cost RF linked encoder and decoder system provides two analog and two ON/OFF decoded channels.


Features

- Low current 9V battery operation
- On-chip RF oscillator/transmitter
- One timing capacitor for six proportional channels

TL/H/7911-1

- Programmable number of channels
- Regulated RF output power
- External modulator bandwidth control
- On-chip 4.6V regulator
- Up to 80 MHz carrier frequency operation

Block and Connection Diagram



Top View

Order Number LM1871N See NS Package Number N18A LM1871

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.


Supply Voltage	16V
DC Current Out of Pin 4	10 mA
DC Current Out of Pin 13	25 mA

Package Dissipation (Note 1)1600 mWPin 4 Externally Forced6VOperating Temperature Range-25°C to +85°CStorage Temperature Range-65°C to +150°CLead Temperature (Soldering, 10 sec.)260°C


Electrical Characteristics T_A = 25°C, V_{CC} = +9V, see Test Circuit and Waveforms

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Encoder Se	ction, Close S1, S2, S4 Open S3	······································				
V14	Supply Voltage		4.5	9	15	v
114	Supply Current	Encoder Only	10	14	22	mA
V4	Reference Voltage		4.1	4.8	5.4	v
t _f	Frame Time	$t_f = R_F C_F + 0.63 R_{MOD} C_T$	8	9.5	10.5	ms
t _m	Mod Time	$t_m = 0.63 R_{MOD} C_T$	0.4	0.5	0.6	ms
t _{ch}	Channel Time	$t_{ch} = 0.63 R_{CH} C_T$	0.4	0.5	0.6	ms
ts	Sync Time, T _x Channels 1–6	Close S1, Close S2		3.5		ms
ts	Sync Time, T _x Channels 1–5	Open S1, Close S2		4.5		ms
t _s	Sync Time, T _x Channels 1–4	Close S1, Open S2		5.5		ms
ts	Sync Time, T _x Channels 1–3	Open S1, Open S2	[6.5		ms
∆t _n	Supply Rejection, t _m + t _{CH}	$\Delta V_{CC} = 6V \text{ to } 12V$		0.1		%/V
∆V13	Encoder Output Swing			3.8		V _{p-p}
ΔV12	Mod Filter Output Swing		l	3.8		V _{p-p}
12	Mod Filter Source/Sink Current			0.5		±mA
RIN(8)	Pulse Timer Input Resistance		1	27		MΩ
TH(7)	Frame Timer Threshold Current			0.1		μΑ
LEAK(15)	Mod Timer Leakage Current	Pin 15 to 0V	· ·	0.01	1	μA
VSAT(15)	Mod Timer Saturation Voltage	$I_{15} = 2 \text{ mA}, (V4 - V15)$	1	120	240	mV
LEAK(CH)	Channel Timer Leakage Current	Pins 1, 2, 3, 16, 17, 18 to 4.6V		0.06	1	μΑ
VSAT(CH)	Channel Timer Saturation Voltage	$I_{CH} = 2 mA$		120	240	mV
RF Oscillate	or Section, Collector Pin 11, Base Pin	10, Emitter Pin 9 Open S4				
VOUT	RF Output Level	Use RF Voltmeter Close S3		400		mV _{RMS}
114	Supply Current	Open S3, S4		30		mA
ft	Transistor	$V_{CE} = +5V, I_{C} = 10 \text{ mA}$		520		MHz
VSAT(11)	Transistor Saturation Voltage	$f_0 = 49 \text{ MHz}$		800		mV
HFE	Transistor BC Beta	$l_{\rm C} = 10 {\rm mA}$	75	150	350	
LV _{CEO}		$I_{\rm C} = 10 \mu {\rm A}$	16	20		v

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a package thermal resistance of 75°C/W junction to ambient.



2



Applications Information

The LM1871 has been designed to encode and transmit 27 MHz or 49 MHz carriers for remote radio control (RC) of up to six independent analog functions. The encoder section converts a variable potentiometer setting to a variable pulse width. The variable pulse widths, each preceded by a fixed modulation pulse, are added together sequentially and then followed by a synchronization pulse. *Figure 1* shows the digital proportional control format and how the channel pulse widths, sync time and frame time are defined.




Figure 1 (A) shows the encoder output waveform. The modulation time (t_m) is fixed while the channel time (t_{ch}) is the variable pulse width. In *Figure 1 (C, D)* the recovered channel pulse (t_n) is the sum of t_m and t_{ch} at a rep rate set by the frame time (t_f) . Because the frame time is fixed, the sync time (t_s) will vary inversely to the variable channel times.


After detection by the RC receiver, the channel pulse widths must now be converted back to the required analog functions, which might be a mechanical arm movement, motor speed control or simply an ON/OFF transistor switch. In the case of the mechanical arm movement, commercially available closed loop servo modules can be found in most hobby shops. The input requirements of these servos will determine the transmitted frame time and channel pulse width range. Usually the pulse width for arm at center will be 1.5 ms; for full left, 1.0 ms; and for full right, 2.0 ms, at a rep rate of 20 ms. A motor speed control open loop servo can be designed for the same input pulse widths: 1.0 ms for maximum forward speed, 1.5 ms with some dead band for motor OFF and 2.0 ms for maximum reverse speed. In both servo systems the input pulse width being continuously variable allows full control of arm position, motor speed and direction. The ON/OFF function could also use the same input pulse width range (1 ms ON, 2 ms OFF).


The 1.0 ms to 2.0 ms pulse width range required by most servo modules is a result of transmitted RF spectrum limitations required by the FCC. If the modulation time (t_m) and the channel time were made very short (\approx 10 µs each)

many sidebands 5 kHz apart would be generated on each side of the center frequency. The amplitude and number of sidebands are determined by the depth and duration of the modulation pulse. FCC regulations require that all sidebands greater than 10 kHz from center frequency be less than 500 μ V/meter at three meters. In the example cited above, the 100% modulated carrier spectrum would not be acceptable if the field strength of the carrier was 10,000 μ V/meter at three meters. If the modulation and channel times were made much longer (\approx 10 ms each) the transmitted spectrum would be acceptable for optimum servo designs. When the received channel pulse widths are

between 1.0 ms and 2.0 ms at a frame rate of 20 ms the modulation time should be between 400 μ s and 600 μ s to insure an acceptable transmitted RF spectrum.

Figure 2 shows the block diagram and a typical application of the LM1871 utilizing two fully proportional (analog) channels and two uniquely encoded ON/OFF (digital) channels. The LM1872 Receiver/Decoder, a companion IC to the LM1871, has been designed to receive and decode two analog channels and two digital channels. The two digital channel output states are determined by the number of transmitted channels rather than by the width of a channel pulse. Table I shows the digital output format as a function of the number of transmitted channels.





LM1871

FIGURE 2. Two Channel Analog/Two Channel Digital Transmitter/Receiver Application

LM1871 ENCODER TIMING

Figure 3 shows the two timing circuits and waveforms used by the LM1871. The frame timer oscillator consists of a high gain comparator and a saturating NPN transistor switch. When the NPN transistor is turned OFF the timing capacitor (C_F) will charge up to $\frac{2}{3}$ of the V_{REG} voltage. The comparator will then turn ON the NPN transistor, discharging the capacitor back to ground ending the timing cycle. The pulse timing circuit is similar in operation except that the timing capacitor (C_T) is charged and discharged between $\frac{1}{3}$ and $\frac{2}{3}$ of the V_{REG} voltage. The saturating PNP transistor switch pulls up the modulation timing resistor (R_M) which charges C_T to $\frac{1}{3}$ V_{REG} and six independently switched NPN transistors provide the discharge path through the channel timing resistors (R_{CH}). The time constant for both circuits can be found as follows:


$$\frac{-t}{RC} = \ell n \frac{V1}{V2}$$

- when V1 = Voltage across timing resistor at end of timing cycle.
 - V2 = Voltage across timing resistor at beginning of timing cycle.

In the frame timer circuit the NPN transistor is held on for a period determined by the modulation pulse (t_m) . This was done to insure that the timing capacitor was fully discharged. The frame (t_i) , modulation (t_m) and channel time (t_{ch}) can be calculated as follows:

$$\begin{split} t_{\rm f} &= - \ell \; n \, \frac{1.534}{4.6 V} \, ({\sf R}_{\rm F}{\sf C}_{\rm F}) \, + \, t_{\rm m} = \, 1.1 \; {\sf R}_{\rm F}{\sf C}_{\rm F} \, + \, t_{\rm m} \\ t_{\rm m} \, {\rm or} \, t_{\rm ch} &= \, - \ell \; n \, \frac{1.534}{3.06 V} \, ({\sf R}_{\rm M} \, {\rm or} \, {\sf R}_{\rm CH}) {\sf C}_{\rm T} \\ &= \, 0.69 \, ({\sf R}_{\rm M} \, {\rm or} \, {\sf R}_{\rm CH}) \; {\sf C}_{\rm T} \end{split}$$

The above calculated time constants will be modified by transistor saturation resistances and comparator switching voltages that are slightly different than the $\frac{1}{3}$ and $\frac{2}{3}$ V_{REG} reference. One time constant should be used for the frame time (t_{P}) and 0.63 time constant should be used for the modulation (t_{m}) and channel (t_{ch}) times. Because the switching voltages are a percentage of the V_{REG} voltage the timer accuracy will not be affected by a low battery condition (V_{CC} < 5.6V). High and low temperature (-25° C to $+85^{\circ}$ C) operation also has little effect on timer accuracy.



The accuracy and temperature characteristics of the external components will determine the total accuracy of the system. The capacitors should be NPO ceramics or other lowdrift types.

As an example the following procedure can be used to determine the external timing components required for *Figure* 2.

- Given: Frame time $(t_f) = 20 \text{ ms}$
 - Modulation time (t_m) = 500 μ s

Recovered pulse width (t_n) range = 1.0 ms to 2.0 ms with trim capability

Non variable channel pulse width $(t_n) = 1.0 \text{ ms}$

1. Frame Timer Components

Choose C_F = 0.1 μF $\pm\,10\%$

$$R_{F} = \frac{t_{f} - t_{m}}{C_{T}} = \frac{20 \text{ ms} - 0.50 \text{ ms}}{0.1 \ \mu \text{F}} = 195 \text{ k}\Omega \text{ (200 k}\Omega)$$

2. Modulation Time Components

Choose C_T = 0.01 μF $\pm\,10\%$

$$\mathsf{R}_{\mathsf{M}} = \frac{\mathsf{t}_{\mathsf{m}}}{0.63 \mathsf{C}_{\mathsf{T}}} = \frac{500 \times 10^{-6}}{(0.63)(1 \times 10^{-8})} = 79.36 \,\mathsf{k\Omega} \;(82 \,\mathsf{k\Omega})$$

3. Non-Variable Channel (3 through 6) Component

$$\begin{aligned} t_{ch} &= t_n - t_m = 1.0 \text{ ms} - 0.50 \text{ ms} = 500 \ \mu\text{s} \\ R_{CH} &= \frac{t_{ch}}{0.63C_T} = \frac{500 \times 10^{-6}}{(0.63)(1 \times 10^{-8})} = 79.36 \ \text{k}\Omega \ \text{(82k)} \end{aligned}$$

4. Variable Channel 1(t1) and Channel 2 (t2) Components When the R_P wiper arm varies across the full potentiometer range, ($\Delta R = 0\Omega$ to R_P value) R_S is found for 0Ω and minimum t_n pulse width.

$$\mathsf{R}_{\mathsf{S}} = \frac{\mathsf{t}_{\mathsf{n}} - \mathsf{t}_{\mathsf{m}}}{0.63\mathsf{C}_{\mathsf{T}}} = \frac{1 \text{ ms} - 0.50 \text{ ms}}{(0.63)(1 \times 10^{-8})} = 79.36 \text{ k}\Omega \text{ (82k)}$$

 $R_P(\Delta R)$ is found for maximum t_n pulse width.


$$\begin{aligned} \mathsf{R}_{\mathsf{P}} &= \frac{\mathsf{t}_{\mathsf{n}} - \mathsf{t}_{\mathsf{m}}}{0.63\mathsf{C}_{\mathsf{T}}} - \mathsf{R}_{\mathsf{S}} \\ &= \frac{2\ \mathsf{ms} - 0.50\ \mathsf{ms}}{(0.63)(1 \times 10^{-8})} - 82\ \mathsf{k}\Omega \\ &= 156\ \mathsf{k}\Omega \end{aligned}$$

The R_P value could have been chosen first and a C_T calculated. Usually the 270° to 320° angle of potentiometer rotation is inconvenient especially if it is desired to spring return the control to center, or if lever type knobs are required. A

500 k Ω potentiometer that has 300° of end to end wiper arm rotation could be used if mechanical stops limit this range.

Required angle of rotation
$$=$$
 $\frac{(300^{\circ})(156 \text{ k}\Omega)}{500 \text{ k}\Omega} = 93.6^{\circ}$

In most applications the resistor and capacitor tolerances prevent sufficient system accuracy without mechanical or electrical trimming of the analog channel pulse widths. If a 500k potentiometer is used, two trim methods can be utilized. R_S can also be included as part of the potentiometer resistance.



 $\Delta R = 156 \, k\Omega, R_S = 82 \, k\Omega$

If
$$t_n = 1.5 \text{ ms} \pm 30\%$$
 is required:

$$\pm R_{\text{TRIM}} = 0.3 \frac{\Delta R}{2} + R_{\text{S}} = 48 \,\text{k}\Omega$$

Required Body Rotation = $\frac{(300^\circ)(48k)}{500k} = \pm 28.8^\circ$

Channel Add Logic

Table I shows the number of transmitted channels as a function of pin 5 and pin 6 conditions. The threshold voltage for both pins is $\approx 0.7V$. When grounded, the pins are sourcing $\approx 300 \ \mu$ A from the internal pull up resistors. External voltages may be applied to these pins but should be below the V_{REG} voltage by at least one volt and not less than the pin 9 ground.

Modulator and Crystal Oscillator/Transmitter Circuit (FIGURE 4)

The modulator and oscillator consist of but two NPN transistors whose operation is quite straightforward. The base of the modulator transistor is driven by a bidirectional current source with the voltage range for the high condition limited by a saturating PNP collector to the pin 4 V_{RFG} voltage and

	nel Add Logic nditions	Number of Channels Transmitted		Receiver Outputs
Pin 5 (A)	Pin 6 (B)	Handhitted	A	В
OPEN	OPEN	3	OFF	OFF
GND	OPEN	4	ON	OFF
OPEN	GND	5	OFF	ON
GND	GND	6	ON	ON

low condition limited by a saturating NPN collector in series with a diode to ground. A current source of ±500 µA was chosen to provide a means for external modulator bandwidth control. When a capacitor is used at this node the transmitted RF carrier is made to slew ON and OFF at a time determined by:

Modulation slew time (tms)

$$= \frac{(\Delta V12)(C_{\rm M})}{I_{12}} = \frac{(3.8V)(0.01 \ \mu F)}{500 \ \mu A} = 76 \ \mu s$$

when $\Delta V12 =$ peak to peak voltage swing of pin 12 = 3.8V

 $\pm l_{12}$ = source/sink current from pin 12 = 500 μ A

 C_M = capacitance at pin 12 = 0.01 μ F

Figure 5 shows the advantage gained by this capacitor especially if adjacent channels are 10 kHz to 15 kHz away from the desired channel.

The crystal oscillator/transmitter is configured to oscillate in a class C mode with the conduction angle being approximately 140° to 160°. Resistor R10 provides the base bias current from the pin 4 V_{REG} voltage. This resistor value has been optimized for most RC applications. When the emitter of the modulation transistor is high (≈3.8V) the collector and tank coil are pulled up into the active range of the oscillator transistor. RF feedback to the base is via the series mode crystal which determines the oscillator frequency. Because third overtone crystals are used for 27 MHz or 49 MHz applications a tuned collector load must be used to guarantee operation at the correct frequency. Tuning the

LC tank, while having little effect on oscillator frequency, will control the conduction angle and oscillator efficiency. Tuning the LC tank for minimum V_{CC} supply current while observing the carrier envelope on an oscilloscope would be the best alignment method.

For most RC applications the carrier ON to OFF ratio must be as high as possible to ensure precise pulse width detection at the receiver. If we were to look at the base of the oscillator transistor we would see that the crystal is still oscillating during the time that the carrier is OFF (tm). This is because of the high Q characteristic (10k to 30k) of crystals in this application. We can roughly calculate the number of cycles required for a decay or rise in amplitude for one time constant (63% of final value) by:

Number of cycles
$$=$$
 $\frac{4Q}{\pi}$

At 49 MHz this will be 15k cycles or 300 μ s for a crystal Q of 30k. At 27 MHz this time will be 560 µs for the same crystal Q. If long carrier OFF times were required the oscillator start up time would as a result also be quite long. The shorter carrier OFF times overcome one problem but do suggest that the crystal be isolated from the antenna circuit. During the carrier OFF time the base of the modulator transistor is held approximately 0.9V above ground such that the emitter still supplies current to the now saturated collector of the oscillator transistor. Both ends of the LC tank circuit now "see" a low impedance to ground. Further isolation is provided by the split tuning capacitor.


Component	27 MHz	49 MHz
Т _Р	2 Turns	6 Turns
Тs	3 Turns	1 Turn
L1	TOKO KXN K4636 BJF	TOKO KEN K4635 BJE
Լ	MILLER #4611	MILLER #9330-10
C _A	5.4 pF	6.2 pF
R _A	1.15Ω	3.78Ω
C1	1000 pF	220 pF
C2	680 pF	47 pF
C3	20 pF	33 pF
R10	24k	47k

Toko America 1250 Feehanville Drive Mount Prospect, IL 60056 (312) 297-0070

0.01

f_c + 10 kHz

TL/H/7911-13



If the printed circuit board shown in *Figure 6* is to be reproduced, it is recommended that the layout be followed as closely as possible. The positions of pin 13 decoupling capacitors and coil components tend to be critical in regard to undesired harmonic emissions. Short lead ceramic disc capacitors and short decoupled traces are recommended. A number of boards with this configuration have successfully met all requirements of the FCC as perceived only by National Semiconductor. Final approval of any unlicensed transmitter is granted only by the FCC via certified test measurements.

Field Strength Measurements

As noted above the maximum radiated RF energy of an unlicensed transmitter operating in the 27 MHz or 49 MHz frequency band must not be greater than 10k μ V per meter at a distance of 3 meters from the transmitting antenna. In addition to the carrier amplitude requirement, all sidebands greater than 10 kHz from the carrier and all other emissions (harmonic or spurious) must be less than 500 μ V per meter at a distance of 3 meters.

The term used for electrical field intensity (V/meter at 3 meters) refers to the open circuit voltage induced at the ouptut of a resonant half-wave dipole antenna in a single dimensional one meter field, 3 meters distant from the transmitter under test. When making field intensity measurements, the antenna length must be adjusted for resonance at each frequency of interest and the induced voltage made proportional to the one meter reference length. The induced voltage value must not include losses caused by the inser-

tion of a 1:1 balun transformer (-6 dB) or loading (-6 dB) and mismatch (72Ω to 50Ω , -1.7 dB) of the voltage measuring instrument. We can now relate the induced voltage (V_{IN}) to a measured voltage (V_{MEA}) by:

$$V_{MEA} = \frac{V_{IN} L}{Losses}$$
 or $V_{IN} = \frac{(V_{MEA}) (Losses)}{L}$

where: V_{MEA} = Voltage measured by a spectrum analyzer or calibrated receiver.

V_{IN} = Field intensity (volts/meter).

Half-wave length of antenna in meters.

Losses = All mismatch, loading and insertion losses. (In this case = 13.7 dB = 4.87)

The length of a half-wave dipole antenna is found by:


$$L = \frac{Ck}{2f}$$
 meters

L

where: C = Speed of light in a vacuum.

- k= A constant related to antenna length to width ratios, end effects and surface effects. Use k= 0.96 for practical antenna rods $5\!/_{16}$ " in diameter.
- f = Frequency of interest.

Simplified: L =
$$\frac{144}{f \text{ MHz}}$$
 meters



Applications Information (Continued)

Now that we have a way in interpreting the field strength measurements we must deal with the technique used in making these measurements. Usually all measurements are done outside on a flat area away from trees, buildings, buried pipes or whatever. The test transmitter is placed on a wooden stool or table approximately 3 feet high such that the vertical antenna is in a vertical position. The receiving dipole is adjusted for the frequency of interest and oriented to the same plane as the transmitter and placed 3 meters from the transmitter. The dipole may be mounted on a wooden pole or ladder such that the height of the antenna can easily be changed. The antenna length must always be symmetrical about the center tapped balun transformer. The operator and his test equipment must be "behind" the dipole by some 3 or more feet. If it is desired to have the operator at a much more distant location the transmission line must be characterized for additional losses. A number of measurements should be made at each frequency for different heights and orientations of both the transmitting and receiving antennas. The highest reading should be considered the correct reading. In addition to fundamental, sidebands and harmonic emissions, the frequency spectrum from 25 MHz to 1000 MHz should also be scanned for spurious emissions greater than 50 µV/meter at 3 meters.

Additional Applications

Figure 2 shows a typical application of the LM1872 Receiver/Decoder. The LM1872 consists of a crystal controlled local oscillator, IF amplifier, AGC, detector, decoder logic and digital channel output drivers. The supply voltage range of 2.5V min to 7V max was chosen to allow battery operation by four "C" or "D" cells.

Figure 7 shows how the LM1871 encoder can be used to frequency shift a 200 kHz carrier that is transmitted over the 110V AC line in a home or office. Figure 8 shows how ON/ OFF carrier modulation is also possible. An LM1872 could be used as a receiver/decoder for the Figure 8 transmitter circuit. When using an LM1872 the carrier frequencies should be 50 kHz or greater to insure proper detector operation.


Figure 9 shows the LM1871 configured for six analog channels with a TTL compatible output. The V_{REG} voltage at pin 4 has been shorted to V_{CC}. This allows a V_{CC(MIN)} of 3V and V_{CC(MAX)} of 6V. The encoder output could be used for

a fiber optic transmitter/receiver link, infra-red, tone keying or transducer carrier modulation. If the encoder output is hard wired to the *Figure 10* serial input we can recover the six analog channels. From *Figure 11* we see that the data input will appear during the sync time which is always longer than any channel time (t_n). Inverter X1 will discharge C1 each time the input goes high. During the longer sync time C1 will charge up to the $\frac{1}{2}$ V_{CC} threshold of X2 and via X3 provide the data input. The R and C components are calculated by:

t_{data delay} = 0.565 R1 C1

If large values of C1 (>0.01 μ F) are required the diode D1 should be replaced by a PNP transistor with the base on X1 output, emitter to X2 input and collector to ground.

In applications requiring ON/OFF decoding of a channel pulse width the circuit shown below could be used.



TL/H/7911-16

If the recovered channel pulse width is short ($t_{(min)}$) R2 and C2 are selected such that the input to inverter X4 does not rise to the $\frac{1}{2}$ V_{CC} threshold. The output of X4 will be high and the output of X5 will be low. A longer input pulse ($t_{(max)}$) will allow the output of X4 to go low pulling the input of X5 low. R3 and C3 are selected such that the input to X5 will not rise past the $\frac{1}{2}$ V_{CC} threshold during the remainder of the frame time. The R and C values are found by:

Given:
$$t_{(min)} = 1.0 \text{ ms}, C2 = 0.01 \ \mu\text{F}$$


 $t_{(max)} = 2.0 \ \text{ms}, C3 = 0.1 \ \mu\text{F}$
 $t_{frame} = 20 \ \text{ms}$

 $0.565R2C2 = t_{(min)} + \frac{t_{(max)} - t_{(min)}}{2} = 1.5 \text{ ms}$

$$R2 = \frac{1.5 \text{ ms}}{0.565C2} = 270 \text{ k}\Omega$$

$$R3 = \frac{t_{frame}}{0.565C3} = 360 \text{ k}\Omega$$


2





2-84

LM1871




1781MJ


Additional Applications (Continued) --- 5.1k 5.1k SV VCC 5V V_{CC} C1 81 SERIAL Rm INPUT TRANSMISSION 0 MEDIUM ENCODER OUTPUT 11 10 14 12 16 15 13 X2 NOD FILTER CH6 MOD Out BIAS CHS VCC AF Out v_{cc} 5v--5 4 6V REGULATOR CHANNEL ADD LOGIC CH6 CH5 (CLOCK) 0 O 14 13 12 10 11 Х3 MM74C164 SERIAL SHIFT REGISTER 100 LM1871 TOP VIEW ENCODER CLOCK RESET CH1 CH2 CH3 CH4 FRAME PULSE 4.6V REG CHANNEL ADD LOGIC (DATA) CH3 CH2 GNO CHI 1 5 $t_{data \ delay} = 0.565 \ \text{RC}$ Note: See Figure 11 for Timing Waveforms. RF TL/H/7911-19 FIGURE 10. Six Analog Channel Detector

FIGURE 9. LM1871 Six Analog Channel Encoder with TTL Compatible Output

2-86



Note: See Figure 4 for RF components. All timing capacitors should be low-drift (NPO) types.



2-88

LM1871

National Semiconductor

LM1872 Radio Control Receiver/Decoder

General Description

The LM1872 is a complete RF receiver/decoder for radio control applications. The device is well suited for use at either 27 MHz, 49 MHz or 72 MHz in controlling various toys or hobby craft such as cars, boats, tanks, trucks, robots, planes, and trains. The crystal controlled superhet design offers both good sensitivity and selectivity. When operated in conjunction with the companion transmitter, LM1871, it provides four independent information channels. Two of these channels are analog pulse width modulated (PWM) types, while the other two are simple ON/OFF digital channels with 100 mA drive capability. Either channel type can be converted to the other form through simple external circuitry such that up to 4 analog or up to 4 digital channels could be created. Few external parts are required to complement the self-contained device which includes local oscillator, mixer, IF detector, AGC, sync output drivers, and all decoder logic on-chip.

Features

- Four independent information channels; two analog and two digital
- Completely self-contained
- Minimum of external parts
- Operation from 50 kHz to 72 MHz
- Highly selective and sensitive superhet design
- Operates from four 1.5V cells
- Excellent supply noise rejection
- 100 mA digital output drivers
- Crystal controlled
- Interfaces directly with standard hobby servos

Applications

- Toys and hobby craft
- Energy saving, remotely switched lighting systems
- Burgler alarms
- Industrial and consumer remote data links
- IR data links
- Remote slide projector control

Dual-In-Line Package MD CND VRIAS 10 XTAL IN CH A CH A CHR 4 v VOLT REG. LOCAL OSCILLATOR 101 LOGIC 10 IF DET + SYNC v+ AGC 101 10 16 17 19 14 13 12 MIX IF IN AGC 1F GND SYNC CH 2 CH 1 CH B OUT OUT TL/H/7912-1 **Bottom View** Order Number LM1872N See NS Package Number N18A

Circuit Block and Connection Diagram

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V Package Dissipation (Note 2) 1600 mW Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec.)

-25°C to +85°C -65°C to +150°C 260°C

DC	Flectrical	Characteristics
	LICCUICAI	Ullalacteristics

Voltage @ Pin 7, 8, 9, 10, 11 or 12

V⁺ = 6V, T_A = 25°C, Test Circuit of Figure 1, f_{L0} = 49.890 MHz, f_{IF} = 455 kHz unless otherwise specified

V+

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage	Functional for $V_{IN} = 100 \mu V$	2.5	6	7	v
Supply Current	CH A & B Off	9	13	18	mA
	CH A & B On		27		mA
VBIAS	@ Pin 4	1.85	2.1	2.35	v
Sync Timer Threshold	@ Pin 13, Going from Low to High Voltage	V+/2 - 0.4	V+/2	V+/2 + 0.3	v
DIGITAL CHANNELS A AN	ID B				
Saturation Voltage	@ Pins 7 & 9, $R_L = 100\Omega$		0.4	0.7	v
Saturation Resistance	@ Pins 7 & 9		7		Ω
Source Current	@ Pins 8 & 10, V _{Pin 8 & Pin 10} ≤ 1V	100			mA
Collector Pull-Up Resistance	Pin 7 & Pin 9 to V ⁺	5	10	20	kΩ
Emitter Pull-Down Resistance	Pin 8 & Pin 10 to GND	5	10	. 20	kΩ
ANALOG CHANNELS 1 AN	ID 2				
Saturation Voltage	@ Pins 11 & 12, $R_L = 2 k\Omega$		0.45	0.7	v
Saturation Resistance	@ Pins 11 & 12		160		Ω
Collector Pull-Up Resistance	Pin 11 & Pin 12 to V+	5	10	20	kΩ

AC Electrical Characteristics

Parameter	Condition	ıs	Min	Тур	Max	Units
RF Sensitivity	For "Solid" Decoded Outputs (Note 1)			22	39	μV
RF Sensitivity	Circuit of <i>Figure 5</i> @ 49 MHz with Antenna Simulation Network of <i>Figure 6</i>			12		μV
Voltage Gain	Pin 5 to Pin 15			58		dB
PSRR of RF Sensitivity	$3V \le V^+ \le 6V$			-1		%Δ/V
BW	3 dB Down @ Pin 15			3.2		kHz
Noise	Referred to Input, Pin 5	5, V _{IN} = 0		0.35		μVrms
	Referred to IF, Pin 15, VIN = 0			0.28		mVrms
AGC Threshold	Onset of AGC Relative RF Input, V _{IN} , @ Pin 5	to		88		μ٧
	Relative to IF Output @	Pin 15	V+ + 0.07	V ⁺ + 0.100	V+ + 0.13	V
Mixer Conversion	From Pin 5 to Pin 18	@ 1 MHz	2.9	4.0	6.9	mmhos
Transconductance		@ 27 MHz		3.7		mmhos
		@ 49 MHz		3.5		mmhos

LM1872


AC Electrical Characteristics (Continued) Units Parameter Conditions Min Тур Max Mixer Input Impedance Pin 5 to Pin 4 @ 49 MHz $20 k\Omega + 5 pF$ (See Curves) Mixer Output Impedance Pin 18 to GND 250 kΩ IF Transconductance Pin 17 to Pin 15 (AGC Off) @ 455 kHz 2.6 4.1 5.6 mmhos IF Input Impedance Pin 17 to GND 5500 Ω IF Output Impedance Pin 15 to GND (AGC Off) 800 kΩ (AGC On) 2 MΩ **IF** Carrier Level @ Pin 15, V_{IN} = 100 μV 70 mVrms (AGC On) **Detector Threshold** Relative to RF Input. 20 μV VIN, @ Pin 5 Relative to IF Output @ Pin 15 V+ + 0.015 V+ + 0.025 $V^{+} + 0.040$ v Analog Pulse Width Ratio of Received Pulse Width Accuracy @ Pins 11 & 12 to Transmitted 0.95 1.0 1.05 ms/ms Pulse Width @ Pin 5 for $V_{IN} = 100 \,\mu V$ Note 1: The criteria for the outputs to be considered "solid" are as follows:


DIGITAL: In order to check the decoding section, four RF frames are inputted in sequence with the proper codes to exercise all four possible logical output combinations at pins 7 and 9. For each frame the proper output logic state must exist.


ANALOG: Each analog pulse width (measured at pins 11 & 12) in any of the above four successive frames must not vary more than $\pm 5\%$ from the pulse widths obtained for V_{IN} = 100 μ V.


Note 2: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a package thermal resistance of 75°C/W, junction to ambient.

Typical Performance Characteristics
















IF Output Signal Level vs RF Input Signal Level





LM1872

UNE I. Test Ul'Cul


Circuit Description

The following discussion is best understood by referring to *Figures 2, 3, 4,* and *5.*

SYSTEM ENCODING AND DECODING SCHEME

For the transfer of analog information, the LM1871/LM1872 system uses conventional pulse width modulation (PWM). In applying this technique, the RF carrier is interrupted for short fixed intervals (t_M in *Figure 2*) with each interval followed by variable width pulses (t_{CH}) so as to define multiple variable time spans (t_M + t_{CH}) occurring in serial fashion. Synchronization is accomplished by allowing one of the transmitted variable pulse widths (t_{SYNC}) to exceed the duration (t'_{SYNC}) of a receiver-based timer, thus allowing the receiver to recognize this pulse for synchronization purposes. Taken in sequence, this collection of pulses constitutes a single frame period (t_F).


The LM1871 transmitter is equipped to transmit up to six channels which the companion LM1872 receiver uses to derive 2 analog and 2 digital channels. The receiver decodes the demodulated RF waveform from the transmitter by negative edge triggering a cascade of three binary dividers called the A, B, and C toggle flip-flops (Figure 4). By "examining" all three flip-flop outputs simultaneously, up to 6 unique channel time intervals could be identified and recovered. Only the first two channels are actually decoded however and outputted by the receiver, the rest being used for identification of two digital (ON/OFF) channels. In passing digital information, a pulse count modulation scheme is used whereby different quantities of channel pulses are transmitted by varying the number of fixed width channels following the two variable width analog channels 1 and 2 (see Figure 3).





		LM1871 TX	LM18	72 R)	٢
Pin Conditions		Transmitted Waveform	Binary	Digital Outputs	
Pin 5 (CH A)	Pin 6 (CH B)		Pulse Count	CH A	СН В
OPEN	OPEN		100	OFF	OFF
GND	OPEN	ТL/H/7912-7	101	ON	OFF
OPEN	GND		110	OFF	ON
GND	GND		111	ON	ON

2.000



Circuit Description (Continued)


Thus either 3, 4, 5, or 6 channels are transmitted to represent the four possible codes that two digital channels represent. The receiver intrinsically counts channels with its decoder flip-flops by responding to the negative edges of the demodulated RF waveform of which there is always one more than the number of channels. The two LSBs of the binary count are read, latched, and fed to the output drivers which comprise digital channels A and B.

RECEIVER SECTION

The receiver circuit is a simple, single conversion design with AGC which mixes down to 455 kHz and provides

58 dB of gain using the suggested transformers in *Figure 5*. The active digital detector provides an additional 30 dB gain over a silicon diode resulting in an overall system gain of 88 dB. More or less gain can be obtained by using different transformers. The frequency range of operation extends from 50 kHz to 72 MHz encompassing a wide range of allocated frequency bands.

The short (1' to 2') vertical whip antenna that is typically used has a very low radiation resistance (0.5Ω to 4Ω) and approximately 3 pF to 5 pF of capacitance. This antenna is coupled to the mixer through a high Q tank consisting of C3



2-95

LM1872

Circuit Description (Continued)

and T3. This tank effectively keeps strong out-of-band signals such as FM and TV broadcast from cross-modulating with the desired signal. When operating at 49 MHz or 72 MHz, CB interference is also effectively minimized. Image rejection is relatively low, however, being only 7 dB @ 49 MHz, but this does not present a problem due to the usual absence of strong interfering signals 910 kHz below the desired signal.

The antenna signal is stepped down and DC coupled to the mixer which consists of the emitter-coupled pair Q1 and Q2. Emitter-follower, Q1, feeds the common-base device, Q2, while effectively buffering the antenna from the LO energy delivered by Q4. Mixer transconductance is 4 mmhos at low frequency (1 MHz) falling to 3.3 mmhos at the upper end (72 MHz).

The local oscillator utilizes an emitter coupled pair, Q3 and Q4, for accurate control of mixer drive, I1. Quiescently, Q3 and Q4 share I1 set by 0.69V/R5, but healthy voltage swings at pin 2 due to oscillation of Q3 implement thorough switching of the differential pair. As a result, the full 1.8 mA of drive "tailgates" (switches) the mixer emitter coupled pair, Q1 and Q2. This current is well regulated from supply voltage changes by the VBIAS circuitry. The TC of VBIAS is positive by design in order to impress a positive TC on I1 so as to compensate for the temperature dependence of bipolar transconductance in the mixer. Inasmuch as Q4 operates as an emitter-gated, common-base-connected device, excellent isolation between local oscillator and mixer is obtained. As long as pin 4 is properly bypassed, Q5 presents a low impedance to the base of Q4, resulting in low oscillator noise. The oscillator easily operates up to 72 MHz with overtone crystals operating parallel mode.

The mixer signal is stepped down from the high Q mixer tank, T1, and DC coupled to the IF via a secondary winding. The IF stage consists of Q7, Q8 and Q10 and delivers a transconductance of 4 mmhos @ 455 kHz. The quiescent current, I_2 , is set at 120 μ A by V_{BIAS} and a 6.2k resistor. Again, the positive TC of V_{BIAS} is used to compensate for the temperature dependence of transconductance. The impedance at the IF output, pin 15, is very high (\geq 800k) permitting the IF transformer, T2, to operate at near unloaded Q (110). The overall 3 dB bandwidth of the receiver section is 3.2 kHz (see characteristic curves); this is narrow enough to permit adjacent channel operation without interference yet wide enough to pass the 500 μ s modulation pulses (t_M in *Figure 2*).

The IF signal is DC coupled to the digital detector which consists of a high gain precision comparator, a 30 μ s integrator, and a supply-referred 25 mV voltage reference. Whenever the peak IF signal exceeds 25 mV, the comparator drives Q11 to reset the digital envelope detector capacitor, C12. Since it takes 30 μ s for the 1 μ A current source to ramp C12 to the 3V (V⁺/2) necessary to fire the Schmitt trigger, the presence of 455 kHz carrier (period = 2.2 μ s) greater than 25 mVp will prevent C12 from ever reaching this threshold. When the carrier drops out, the Schmitt trigger will respond 30 μ s later. This delay (like that associated with the burst response of the 455 kHz IF tanks) is constant over the time interval of interest. Thus, it is of no consequence to timing accuracy because the LM1872 responds only to negative edges in the decoder.

AGC is provided only to the IF; the mixer having sufficient overload recovery for the magnitude of signals available from a properly operating (i.e. good carrier ON/OFF ratio) 10,000 µV/m transmitter. The AGC differential amplifier regulates the peak carrier level to 100 mV by comparing it to an internal 100 mV supply-referred voltage reference. The resultant error signal is amplified and drives Q9 via rectifier diode, D1, to shunt current away from Q10. C8 provides compensation for the AGC loop which spans a 70 dB range. The 100 mV AGC reference is accurately ratioed to the 25 mV detector reference to permit a controlled amount of brief carrier loss before dropping below detector threshold. Once into AGC, typically 60% amplitude modulation of the PWM carrier is possible before the detector will recognize the interference (see characteristic curves). This kind of noise immunity is invaluable when the troublesome effects of other physically close toys or walkie-talkies on the same or adjacent frequencies are encountered.

DECODER SECTION

The purpose of the decoder is to extract the time information from the carrier for the analog channels and the pulse count information for the digital channels. The core of the decoder is a three-stage binary counter chain comprising flip-flops A, B, and C. The demodulated output from the detector Schmitt-trigger drives both the counter chain and the sync timer (Q12, R2, C6, and another Schmitt trigger). When the RF carrier drops out for the first modulation pulse, t_M, the falling edge advances the counter (see Figure 2). During the t_M interval the sync timer capacitor is held low by Q12. When the carrier comes up again for the variable channel interval, t_{CH}, C6 begins to ramp towards threshold (V+/2) but is unable to reach it in the short time that is available. At the end of the t_{CH} period the carrier drops out again, the counter advances one more, and the sequence is repeated for the second analog channel. To decode the two analog channels, 3-input NAND gates G1 and G2 examine the counter chain binary output so as to identify the time slots that represent those channels. Decoded in this manner, the output pulse width equals the sum of t_M, a fixed pulse, and t_{CH}, a variable width pulse. A Darlington output driver interfaces this repetitive pulse to standard hobby servos.

Following the transmission of the second analog channel, a variable quantity from one to four, of fixed width pulses (500 µs) are transmitted that contain the digital channel information. Up until the end of the pulse group frame period, tr, the decoder responds as if these fixed pulses were analog channels but delivers no outputs. At the conclusion of the frame the sync pulse, t_{SYNC}, is sent. Since t_{SYNC} is always made longer than the sync timer period (t'SYNC = 3.5 ms), the sync timer will output a sync signal to the first of two cascaded 10 µs one-shots. The first one-shot enables AND gates G3 → G6 to read the A and B flip-flops of the counter into a pair of RS latches. The state of flip-flop A, for example, is then stored and buffered to drive 100 mA sink or source at the channel A digital output. An identical parallel path allows the state of flip-flop B to appear at the channel B power output. Upon conclusion of the 10 µs read pulse, another 10 µs one-shot is triggered that resets the counter to be ready for the next frame.

Application Hints

A typical application circuit for either 27 MHz or 49 MHz is shown in *Figure 5*. Using the recommended antenna input networks and driving the circuit through the antenna simulation network of *Figure 6*, a solid decoded output occurs for 10 μ V and 12 μ V input signals at 27 MHz and 49 MHz respectively.




FIGURE 6. Antenna Simulation Network


This sensitivity has been determined empirically to be optimum for toy vehicle applications. Less gain will reduce range unacceptably and more gain will increase susceptibility to noise. However, should the application require greater range (>50m for a land vehicle, for example), either the antenna could be lengthened beyond 2' and/or receiver sensitivity could be improved. There are a number of ways to alter the sensitivity of the receiver. Decreasing the turns ratio of input transformer, T3, for example, will couple more signal into the mixer at the expense of lower tank Q due to mixer loading. Moving the primary tap on mixer transformer, T1, further from the supply side and/or decreasing the primary to secondary turns ratio will also increase gain. For example, just changing T1 from a 32:1 primary to secondary ratio to a 5:1 turns ratio (Toko #RMC202202) will double 49 MHz sensitivity (6 μ V vs 12 μ V). Mixer tank Q will be affected but overall 3 dB BW will remain largely unchanged.

The primary tap on the IF transformer, T2, can also be adjusted (further from the supply side) for higher gain, but it is possible to cause the AGC loop to oscillate with this method.

Narrow overall bandwidth is important for good receiver operation. The 3.2 kHz 3 dB bandwidth of the circuit in Figure 5 is just wide enough to pass 500 µs carrier dropout pulses, t_M, yet narrow enough to hold down electrical noise and reject potentially interfering adjacent channels. In the 49 MHz band, the five frequencies available are only 15 kHz apart. Should only two frequencies be used simultaneously, these channels could be chosen 60 kHz apart. Should three frequencies be used, the spacing could be no more than 30 kHz. At four or five frequencies, 15 kHz spacings must be dealt with, making narrow bandwidth highly desirable. Even at 27 MHz, where allocated frequencies are 50 kHz apart, the proliferation of CB stations only 10 kHz away represents a formidable source of interference. The response of the circuit of Figure 5 is 34 dB and 56 dB down at 15 kHz and 50 kHz away, respectively (see characteristic curves).

The sync timer should have a timeout, t'_{SYNC}, set longer than the longest channel pulse transmitted, but shorter than the shortest sync pulse, t_{SYNC}, transmitted. Using the component values in *Figure 5*, t'_{SYNC}, = 3.5 ms, which works well with a transmitted sync pulse, t_{SYNC} \geq 5 ms.

Numerous bypass capacitors appear in the circuit of *Figure 5*, not all of which may be necessary for good stability and performance. A low cost approach may eliminate one or more of the capacitors C1, C9, C10, and C11. The cleaner and tighter the PCB layout used, the more likely is the case that bypass capacitors can be eliminated. In the case of marginal board stability, increasing the size of capacitors C7, C9, and C10 to 0.1 μ F may prove helpful. If the PCB layout and parts loading diagram shown in *Figure 7* is used, the circuit will be quite stable up to 72 MHz.






FIGURE 7. PCB Layout, Stuffing Diagram and Complete RX Module for Typical Application Circuit of *Figure 5*

TL/H/7912-14

Application Hints (Continued)

The digital channel output devices have significant drive capability; they can typically sink 100 mA and possess a 7Ω saturation resistance. Through their emitters they can source 100 mA up to 1V above ground for driving grounded NPNs and SCRs. Unfortunately, this kind of drive capability can cause thermally induced chip destruction unless total power dissipation is limited to less than 1000 mW. It is good practice and highly recommended to allow the digital output devices to fully saturate at all times (sinking or sourcing) and to limit the current at saturation to no more than 100 mA. For extra drive the two digital outputs can always be summed by connecting pin 7 to pin 9.

The IF frequency is not constrained to be 455 kHz. Operation is limited on the high end to about 1 MHz due to the frequency response limitations of the active detector. The low end is limited to about 50 kHz due to the envelope detector integration time (*Figure 4*).

RECEIVER ALIGNMENT

The receiver alignment procedure is relatively straightforward because of an absence of interaction between the adjustments. First, the oscillator is tuned by adjusting L1 while monitoring the LO signal at pin 2 with a low capacity (\approx 10 pF) probe. During tuning the amplitude will rise, peak, and then abruptly quit. Adjust the coil away from the quitting point and just below the amplitude peak.

In order to properly tune T1, T2, and T3, the RF signal must be provided through the receiver antenna by the specific transmitter which is to be used with that specific receiver. This is because the crystals which are commonly used with these systems may have tolerances as loose as $\pm 0.01\%$. At 49 MHz the resultant ± 5 kHz deviation could easily put the incoming signal out of the 3.2 kHz receiver IF bandpass. The signal should be coupled through the receiving antenna to ensure proper loading of the T3 input tank.

Alignment is easier with a defeated AGC, which is accomplished by merely grounding pin 16. The amplitude of the 455 kHz signal at pin 15 is used to guide alignment. Care should be exercised that the signal swing not exceed roughly 400 mVp or diode, D2, in *Figure 4* will threshold and clamp the waveform. Also note that a standard 10 pF probe at pin 15 will shift the IF tank frequency an undesirable 2 kHz. Unless a lower capacity probe is available, it is recommended that the signal be monitored at the unused secondary of T2. Although the signal amplitude would be down by a factor of 8.25 relative to pin 15, up to 50 pF probe capacitance could be tolerated with negligible frequency shift.

The incoming signal is obtained by removing the antenna from the transmitter and then locating the transmitter at a sufficient distance from the receiver to give a convenient signal level (\leq 400 mVp) at pin 15. T3, T1, and T2 are then tuned for maximum signal.

Applications

OPERATION AT 72 MHz


The licensed 72 MHz band is popular among hobby enthusiasts for controlling aircraft. The higher transmitted power levels that the FCC allows yield much greater operating range and the frequency band is uncluttered relative to 27 MHz. Elevated frequencies such as 72 MHz are no problem with the LM1872. The part is stable and will provide good sensitivity and selectivity at that frequency. The application circuit in Figure 8 will provide a set of solid decoded outputs for $<2 \mu V$ of signal at the antenna input, which is designed to match the 100 Ω resistive impedance of the $\frac{1}{4}$ wavelength antenna. IF bandwidth is a respectable 3.2 kHz. For good immunity to overload from a very closely (antennas touching) operating high power transmitter, the transmitter design should emphasize a high carrier ON/OFF ratio. Using the LM1871 as a low power exciter to drive one or more external class C power amplifier stages will result in a simple, acceptable, low cost transmitter at 72 MHz.

Inasmuch as many hobby applications require more analog channels than the LM1872 normally provides, particular attention should be paid to *Figures 10 and 12* which describe how to expand analog channel capacity up to 4 and 6 channels, respectively.

OPERATION WITH AN IR CARRIER

An infra-red (or visible) light data link is a useful alternative to its RF counterpart. Should the application demand that the radiation not leave the room, or that it be directional, or not involve FCC certification then a light carrier should be given consideration. The principal drawbacks to this approach include short range (≤ 20 ft.) and high transmitter power consumption. There is little that can be done to dramatically improve range, but short burst-type operation of the transmitter will still permit battery operation.


The information link (Figure 9a) consists of a light carrier amplitude modulated by a 455 kHz subcarrier. The subcarrier in turn is modulated by the normal Pulse Width/Pulse Count Scheme produced by the LM1871 encoder. A husky, focused LED is used as the transmitter running Class A 100% modulated with an average current drain of 50 mA to 500 mA depending upon range requirements. The detector consists of a large area silicon PN or PIN photodiode for good sensitivity. The LM1872 will directly interface to such a diode and give very good performance. Only a few nanoamps of photo current from D1 are required to threshold the detector. Ambient light rejection is excellect due to the very narrow bandwidth (\cong 3 kHz) that results from the use of three high Q 455 kHz transformers, T1, T2, and T3. Note that the LO has been defeated and the mixer runs as a conventional 455 kHz amplifier. Otherwise, circuit operation is the same as if an RF carrier were being received.



In a practical remote data link, the transmitter could be battery operated and set up to transmit for brief intervals only in order to save power. The brief transmission could be used to set or reset the digital output latches in the LM1872 and/ or command new motor positions via the analog channels. After transmission, the commands would be stored electrically in the case of the digital channels and mechanically in the case of the analog channels.

As a final note, if the case of D1 is connected to the anode rather than the cathode, the circuit of *Figure 9b* should be used at the input to maintain electromagnetic shielding.

2




Applications (Continued)

EXPANSION TO FOUR ANALOG CHANNELS

For those applications that require more than the two analog channels that are normally provided, the LM1872 can easily be expanded to 4 channels with appropriate external circuitry. This is accomplished by creating a pseudo-sync pulse (t_{ps}) among a six channel transmitted frame from the LM1871 *(Figure 10)*. The pseudo-sync pulse deceives the decoder in the LM1872 causing premature recognition of end-of-frame, effectively splitting a single frame into two. The idea is to transmit analog channels 1 and 2 in the first half of the normal frame period and analog channels 3 and 4 in the second half. External logic will then steer the four channels from the LM1872's only two analog output pins into four new analog outputs. Steering is accomplished with the help of one of the digital channels. Inasmuch as the digital channels respond only to the *number* of pulses re-

ceived between any two sync (or pseudo-sync!) pulses, the channels are capable of toggling in step with the alternating transmission of two and three channel pulse mini-groups occurring within each half frame. *Figure 10a* reveals that both digital channels A and B are high during the dual pulse half frame and low during its triple pulse counterpart. *Figure 10b* shows just how simple the external circuitry can be. Digital channel B drives the channel select pin of a quad 2input MUX that routes the LM1872 channels 1 and 2 outputs to the four new outputs labeled analog 1 through 4.

Although not the model of simplicity of *Figure 10b, Figure 10c* is a lower cost alternative that works just as well. The diodes with the asterisk prevent a ground step from occurring that could false trip an excessively edge sensitive servo and can be eliminated in many cases.




a) Transmitter, Receiver, and Auxiliary Decoder Timing Diagram

FIGURE 10. Deriving Four Analog Channels Through the Use of an Auxiliary Decoder

LM 1872

Applications (Continued)




c) Low-Cost Decoding of Four Analog Channels with DTL

*See Text TL/H/7912-20



FOUR SINGLE CHANNEL RECEIVERS DRIVEN FROM A SINGLE TRANSMITTER

When it is desired to control more than two vehicles or remote stations with the analog information from a single transmitter, the LM1872 can be put to the task. By utilizing the frame splitting technique previously described in *Figure* 10, up to four independent single analog channel receivers can be made to operate from a single transmitter (*Figure*) 11). Toggling digital channel A, either directly or through an inversion, is used to suppress a given receiver's analog output when the undesired analog channels are transmitted. In this manner, only the desired analog channel is outputted at each receiver. The amount of external circuitry required to do this is minimal; two receivers require a single transistor apiece while the other two receivers need no extra parts at all.



2


Applications (Continued)

EXPANSION TO SIX ANALOG CHANNELS

Still greater analog capacity can be obtained with an outboard auxiliary decoder. The LM1872, a simple comparator, and an 8-bit parallel-out serial shift register comprise a six analog channel receiver/decoder (Figure 12). The one transistor comparator reconstructs the detector output of the LM1872 from the sync timer waveform and feeds it to the clock input of the shift register. The channel 1 output then loads a "one" into the register and the clock shifts the "one" down the line of analog channel outputs in accordance with the time information from the detector output. Note that the reconstructed detector waveform lags the channel 1 output very slightly (≅10 µs) due to the finite slope of the sync capacitor discharge edge. This delay is very important as it insures that channel 1 is high when the clock strikes initially (thus loading a "1") and low for each subsequent positive clock edge (thus preventing the loading of extraneous "1's").

CONVERTING AN ANALOG CHANNEL TO A DIGITAL CHANNEL

Either analog channel can be converted to a digital channel with the aid of a low cost CMOS hex inverter (*Figure 13*). The internal 10k resistor and external capacitor, C1, set a time constant (1 ms) that falls between a short (0.5 ms) and a long (2 ms) transmitted pulse option. For pulses longer than 1 ms, the first inverter will pull low momentarily once each frame. Repetitive discharges of C2 prevent it from ever reaching threshold (V⁺/2) because the R1 C2 time constant is set longer (70 ms) than the frame period. With the inverter input below threshold, Q1 will energize the load. For analog output pulses shorter than 1 ms, the first inverter will back bias D1 allowing C2 to ramp past threshold and Q1 to go off. For extra output drive, the remaining inverters in the package can be paralleled to drive Q1. Alternatively, for light loads Q1 can be eliminated altogether.



Applications (Continued)

Where only one of the two available analog channels needs conversion to a digital format, the LM555 approach offers simplicity combined with up to 150 mA of output drive (*Figure 14*). The trailing edge of CH 1's output pulse is used to reset the timer in preparation for comparing CH 2's pulse width to the time constant (1.1 ms) set by the internal 10k resistor and C1. For CH 2 pulse widths greater than 1.1 ms C1 ramps to threshold, setting an internal latch in the

LM555 and causing the load to be energized. Due to the timing of the reset pulse, however, the LM555 output will go high again for 1.1 ms during the next pulse comparison cycle thus producing an ON state duty cycle of about 95%. For most commonly encountered loads such as motors, solenoids, lamps, and horns, this is of little consequence. The OFF state duty cycle is 100%.




FIGURE 14. Simple Conversion of an Analog to a Digital Channel

Applications (Continued) BRIDGE DRIVING A MOTOR

The two digital channels can be used to propel a car forward, off, and reverse without the need for a costly servo (*Figure 16*). The 100 mA digital output capability is used to drive a bridge of four transistors with Q5 added as a protection device. Should an erroneous command to power both sides of the bridge occur (as may happen due to noise with the car out of range) the large motor drive transistors would fight one another resulting in the thermal destruction of one or more of those devices. But Q5 will disable the left side of the bridge whenever the right side is powered, preventing the problem from ever occurring. The motor noise suppression network shown has proven to be especially effective in reducing electrical noise and is therefore highly recommended.

NOISE INTEGRATION OF A DIGITAL CHANNEL

Commonly available inexpensive DC motors are a formidable source of electromagnetic interference. Radiation can come from the power feed leads and/or directly from the brushes. Usually proper lead dress and board orientation coupled with a good filter network (see Figure 16) will eliminate any problems. In particularly stubborn cases of motor interference, the digital channels may experience more objectionable interference than the analog channels. This is generally not because the digital channels are more susceptible, but rather because the type of load they typically drive (i.e. a horn) will make more of a nuisance of itself than a typical analog load (i.e. a steering servo) when subjected to interference.

Straightforward time integration of the digital channel outputs works very well with any type or degree of motor interference. The simple circuits of *Figure 17* integrate over a period of about three frames (70 ms) and have approximately equal delay either going off or coming on.

TI /H/7912-27





FIGURE 15. Interfacing Directly to Standard Hobby Servos



2

National Semiconductor

LM1884 TV Stereo Decoder

General Description

The LM1884 is a decoder designed for television stereo. An L-R output is provided to drive further audio processing.


Features

- Low impedance L+R and L-R outputs
- Mono/Stereo switching and indication
- Low distortion—0.10% typical

Block Diagram

Applications

- Stereo television sets
- Stereo adapters
- Cable television



Absolute Maximum Ratings	T _A =+25°C unle	ss otherwise noted	
If Military/Aerospace specified devices	are required,	Operating Temp. Range (Ambient)	-40°C to +85°C
please contact the National Semicon Office/Distributors for availability and spe		Storage Temperature Range Lamp Drive Voltage	-65°C to +150°C
Power Supply Voltage	16V	Max Voltage at Pin 7 with Lamp "Off"	16V
Power Dissipation (Package Limitation) Derate Above $T_A = +25^{\circ}C$	1800 mW 15 mW/°C	Lamp Current Lead Temperature (Soldering 10 sec.)	100 mA 260°C
		Edua Fomporadare (eeraoning fe eeer)	


LM1884

Electrical Characteristics


Parameters Guaranteed by Electrical Testing Test Circuit, $T_A = +25^{\circ}$ C, $V_{CC} = 12$ V unless noted

Parameter	Conditions	Min	Тур	Max	Units
00	V _{IN} = 0				
Supply Current	V _{CC} =16V	15	33.5	50	mA
Output Voltage	Pin 4	1.7	3.5	5.0	V
Output Voltage	Pin 5	1.7	3.8	5.0	v
Output Impedance	Pins 4, 5		100	300	Ω
Lamp Leakage	Lamp off, pin 7 voltage = 16V			0.1	mA
Lamp Saturation Voltage	Lamp on, pin 7 current = 100 mA			2.0	v
Audio Composite signal with 38	kHz subcarrier and 10% 19 kHz pilot, fmod=	1 kHz. Adjust I	P1 for 19 kHz	z ±10 Hz.	
L+R Channel Gain	$V_{IN} = 2.5Vpp L = R$, pilot off, pin 4	0,8	1.0	1.2	
L+R Channel THD	$V_{IN} = 2.5 Vpp L = R$, pilot off, pin 4		0.1	1.0	%
Gain Ratio, L+R Channel to L-R Channel	V _{IN} =2.5Vpp, L only	-2.0	0.0	2.0	db
Supply Rejection	100 mVrms, 1 kHz on supply, V _{IN} =0	30	60		db
DC Output Shift, Mono to Stereo	Pilot off to on, pins 4, 5			±20	mV
Input Impedance	Pin 1	15	50	150	kΩ
PLL					
Pilot Level for Lamp On		12		20	mV
Pilot Level for Lamp Off		3		10	mV
		±0.5			%

Test Circuit



2-109



National Semiconductor

LM3089 FM Receiver IF System


General Description


The LM3089 has been designed to provide all the major functions required for modern FM IF designs of automotive, high-fidelity and communications receivers.


Features

- Three stage IF amplifier/limiter provides 12 µV (typ) -3 dB limiting sensitivity
- Balanced product detector and audio amplifier provide 400 mV (typ) of recovered audio with distortion as low as 0.1% with proper external coil designs.
- **Connection Diagram**

- Four internal carrier level detectors provide delayed AGC signal to tuner, IF level meter drive current and interchannel mute control
- AFC amplifier provides AFC current for tuner and/or center tuning meters
- Improved operating and temperature performance, especially when using high Q quadrature coils in narrow band FM communications receivers
- No mute circuit latchup problems
- A direct replacement for CA3089E







2-112

LM3089

Absolute Maximum Ratings

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Between Pin 11 and Pins 4, 14	+ 16V
DC Current Out of Pin 12	5 mA
DC Current Out of Pin 13	5 mA
DC Current Out of Pin 15	2 mA

1500 mW Power Dissipation (Note 2) **Operating Temperature Range** -40°C to +85°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 seconds)


Electrical Characteristics (T_A = 25°C, V_{CC} = +12V, see Test Circuit)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DC CHARA	CTERISTICS ($V_{IN} = 0$, NOT MU	TED)				
 I ₁₁	Supply Current		16	23	30	mA
V1, 2, 3	IF Input and Bias		1.2	1.9	2.4	v
V6	Audio Output		5.0	5.6	6.0	V V
V7	AFC Output		5.0	5.6	6.0	v
V10	Reference Bias		5.0	5.6	6.0	l v
V12	Mute Control		5.0	5.4	6.0	v
V13	IF Level			0	0.5	v
V15	Delayed AGC		4.2	4.7	5.3	V
DYNAMIC	CHARACTERISTICS $f_0 = 10.7$ M	/HZ, $\Delta f = \pm 75$ kHz @ 400 Hz				
V _{IN} (LIM)	Input Limiting -3 dB			12	25	μV
AMR	AM Rejection	V _{IN} = 100 mV, AM: 30%	45	55		-dB
V _O (AF)	Recovered Audio	$V_{\rm IN} = 10 \rm mV$	300	400	500	mVrms
THD	Total Harmonic Distortion		}			
	Single Tuned (Note 1)	$V_{IN} = 100 \mathrm{mV}$		0.5	1.0	%
	Double Tuned (Note 1)	$V_{\rm IN} = 100 \rm mV$	1	0.1	0.3	%
S+N/N	Signal to Noise Ratio	$V_{IN} = 100 \text{ mV}$	60	70		dB
V12	Mute Control	$V_{IN} = 100 \text{ mV}$		0	0.5	V
V13	IF Level	$V_{IN} = 100 \text{ mV}$	4.0	5.0	6.0	v
V13	IF Level	$V_{\rm IN} = 500 \mu V$	1.0	1.5	2.0	V
V15	Delayed AGC	$V_{IN} = 100 \text{ mV}$		0.1	0.5	l v
V15	Delayed AGC	$V_{IN} = 30 \text{ mV}$		2.5		l v
V _O (AF)	Audio Muted	$V_{IN} = 100 \text{ mV}, V5 = +2.5 \text{V}$		60		—dB

Note 1: Distortion is a function of quadrature coil used.


Note 2: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

Typical Performance Characteristics




260°C

LM3089




2-114



2-115

2

AC Test Circuit (Continued)



TL/H/7149-9

LM3089

National Semiconductor

LM3189 FM IF System

General Description

The LM3189N is a monolithic integrated circuit that provides all the functions of a comprehensive FM IF system. The block diagram of the LM3189N includes a three stage FM IF amplifier/limiter configuration with level detectors for each stage, a doubly balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.

The advanced circuit design of the IF system includes desirable deluxe features such as programmable delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5V to +16V.


The LM3189N is ideal for high fidelity operation. Distortion in an LM3189N FM IF system is primarily a function of the phase linearity characteristic of the outboard detector coil.

The LM3189N has all the features of the LM3089N plus additions.

The LM3189N utilizes the 16-lead dual-in-line plastic package and can operate over the ambient temperature range of -40° C to $+85^{\circ}$ C.

Features

- Exceptional limiting sensitivity: 12 µV typ at -3 dB point
- Low distortion: 0.1% typ (with double-tuned coil)
- Single-coil tuning capability
- Improved (S + N)/N ratio
- Externally programmable recovered audio level
- Provides specific signal for control of inter-channel muting (squelch)
- Provides specific signal for direct drive of a tuning meter
- On channel step for search control
- Provides programmable AGC voltage for RF amplifier
- Provides a specific circuit for flexible audio output
- Internal supply voltage regulators
- Externally programmable ON channel step width, and deviation at which muting occurs



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Between Pin 11 and Pins 4, 14	16V
DC Current Out of Pin 12	5 mA
DC Current Out of Pin 13	5 mA
DC Current Out of Pin 15	2 mA

Power Dissipation (Note 2)	
Operating Temperature Range	-4
Storage Temperature Range	-65
Lead Temperature (Soldering, 10 sec.)	

1500 mW -40°C to +85°C 65°C to +150°C 260°C


Electrical Characteristics $T_A = 25^{\circ}C, V^+ = 12V$


Symbol	Parameter	Con (See Single-Tu	Min	Тур	Max	Unita	
STATIC (D	C) CHARACTERISTICS	·					
41	Quiescent Circuit Current			20	31	44	mA
V1 V2 V3 V15 V10	DC Voltages: Terminal 1 (IF Input) Terminal 2 (AC Return to Input) Terminal 3 (DC Bias to Input) Terminal 15 (RF AGC) Terminal 10 (DC Reference)	No Signal Input, Non Muted		1.2 1.2 1.2 7.5 5	2.0 2.0 2.0 9.5 5.75	2.4 2.4 2.4 11 6	V V V V
DYNAMIC	CHARACTERISTICS						
V _I (lim)	Input Limiting Voltage (-3 dB Point)				12	25	μV
AMR	AM Rejection (Term. 6)	V _{IN} = 0.1V		45	55		dB
V _O (AF)	Recovered AF Voltage (Term. 6)	AM Mod. = 30%	f. = 10.7 MHz	325	500	650	mV
THD	Total Harmonic Distortion (Note 1) Single Tuned (Term. 6) Double Tuned (Term. 6)	$V_{IN} = 0.1V$	$\begin{array}{l} f_{0}=10.7 \text{ MHz,} \\ f_{mod}=400 \text{ Hz,} \\ \text{Deviation } \pm 75 \text{ kHz} \end{array}$		0.5 0.1	1	%
S + N/N	Signal Plus Noise to Noise Ratio (Term. 6)			65	80		dB
fDEV	Deviation Mute Frequency		f _{mod} = 0		±40		kHz
V16	RF AGC Threshold		-		1.25		V
V12	On Channel Step	V _{IN} = 0.1V	$f_{DEV} < \pm 40 \text{ kHz}$ $f_{DEV} > \pm 40 \text{ kHz}$		0 5.6		v

Note 1: THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8, 9, and 10.

Note 2: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

Connection Diagram





2-119


2

LM3189


Complete FM IF System for High Quality Tuners


LM3189


The circuit provides a complete FM IF system for a high quality receiver. Either one or two stages of amplification and bandpass filtering may be desired, depening on the receiver requirements. See graph for Typical Limiting and Noise Characteristics for each circuit configuration which can be compared to the LM3189N alone.



Complete FM IF System for High Quality Receivers







LM3189

2

National Semiconductor


LM3361A Low Voltage/Power Narrow Band FM IF System

General Description

The LM3361A contains a complete narrow band FM demodulation system operable to less than 2V supply voltage. Blocks within the device include an oscillator, mixer, FM IF limiting amplifier, FM demodulator, op amp, scan control, and mute switch. The LM3361A is similar to the MC3361 with the following improvements: the LM3361A has higher voltage swing both at the op amp and audio outputs. It also has lower nominal drain current and a squelch circuit that draws significantly less current than the MC3361. Device pinout functions are identical with some slightly different operating characteristics.

Features

- Functions at low supply voltage (less than 2V)
- Highly sensitive (-3 dB limiting at 2.0 µV input typical)
- High audio output (increased 6 dB over MC3361)
- Low drain current (2.8 mA typ., V_{CC}=3.6V)
- Minimal drain current increase when squelched
- Low external parts count



LM3361A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Package Dissipation (Note 1)	1500 mW
Power Supply Voltage (V _S)	12 V
RF Input Voltage (V _S >3.6V)	1 Vrms
Mute Function (pin 14)	-0.7 to 5 Vp
Operating Ambient Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C

Soldering Information Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
One ANI 450 HOustane Messatine Methods	and Thesis Effects

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Parameters Guaranteed By Electrical Testing

(Test ckt., $T_A = 25^{\circ}$ C, $V_S = 3.6$ V, $f_O = 10.7$ MHz, $\Delta f = \pm 3$ kHz, $f_{MOD} = 1$ kHz, 50Ω source)

Parameter	Measure	Min	Тур	Max	Units
Supply Voltage Range	Vs	2.0	3.6	9.0	V
Supply Current Squelch Off Squelch On	ls Is		2.8 3.6	5.0 6.0	mA mA
RF Input for -3 dB Limiting	RF Input		2.0	6.0	μV
Recovered Audio at Audio Output	Audio Output	200	350		mV _{RMS}
Audio Out DC	V ₉	1.2	1.5	1.8	V _{DC}
Op Amp Gain	V ₁₁ /V _{IN}	40	55		dB
Op Amp Output DC	V ₁₀	0.4	0.7		V _{DC}
Op Amp Input Bias Current	(V ₁₀ -V ₁₁)/1MΩ		20	75	nA
Scan Voltage Pin 12 high (2V) Pin 12 Low (0V)	V ₁₃ V ₁₃	3.0	0 3.4	0.5	V _{DC} V _{DC}
Mute Switch Impedance, Pin $12 = 0V$ Switch S1 from pos.1 to pos.2	$\Delta V_{14} / \Delta I_{14}$		15	30	Ω

Design Parameters Not Tested or Guaranteed

	тур	
Mixer Conversion Gain (Note 2)	46	V/V
Mixer Input Resistance	3.6	kΩ
Mixer Input Capacitance	2.2	pF
Detector Output Impedance	500	Ω
Squelch Hysterisis	100	mV
Mute Off Impedance (measure pin 14 with pin 12 @ 2V)	10	MΩ
Squelch Threshold	0.65	V _{DC}
Detector Center Frequency Slope	0.15	V/kHz

Note 1. For operation above 25°C ambient temperature, the device must be derated based on 150°C maximum junction temperature and a thermal resistance θ_{JA} of 80°C/W.


Note 2. Mixer gain is supply dependent and effects overall sensitivity accordingly (See Typical Performance Characteristics).


Colls: Toko America 1250 Feehanville Drive Mount Prospect, IL 60056 (312) 297-0070


Filters: Murata 2200 Lake Park Drive Smyrna, GA 30080 (404) 436-1300




Typical Performance Characteristics (Test Circuits)










TL/H/5586-2



A1986MJ


2-127

2

Applications Information (See Internal Schematic)

OSCILLATOR

The Colpitts type oscillator is internally biased with a regulated current source which assures proper operation over a wide supply range. The collector, base, and emitter terminals are at pins 4, 1, and 2 respectively. The crystal, which is used in the parallel resonant mode, may be replaced with an appropriate inductor if the application does not require the stability of a crystal oscillator. In this case, the resonant frequency will be determined by the inductor in parallel with the series combination of C1 and C2.



MIXER

The mixer is double balanced to reduce spurious responses. The upper pairs are switched by the oscillator while the RF input is applied to the lower pair (pin 16). R43 sets the mixer input impedance at 3.6 k Ω . The mixer output impedance of 1.8 k Ω will properly match the input impedance of a ceramic filter which is used as a bandpass filter coupling the mixer output to the IF limiting amplifier.

IF LIMITER

The IF amplifier consists of six differential gain stages, with the input impedance set by R2 at 1.8 k Ω to properly terminate the ceramic filter driving the IF. The IF alone (without mixer) has a -3 dB limiting sensitivity of approximately 50 μ V. The system bandwidth is limited to about 5 MHz due to high impedances in the IF which are necessary to meet low power requirements. The IF output is connected to the external quad coil at pin 8 via an internal 10 pF capacitor.


FM DEMOD AUDIO OUT

A conventional quadrature detector is used to demodulate the FM signal. The Q of the quad coil, which is determined by the external resistor placed across it, has multiple effects on the audio output. Increasing the Q increases output level but because of nonlinearities in the tank phase characteris tic, also increases distortion (see Typical Performance Characteristics). For proper operation, the voltage swing on pin 8 should be adequate to drive the upper rank of the multiplier into switching (about 100 mVrms). This voltage level is dependent on the internal 10 pF capacitor and the tank R_p voltage divider network. After detection and de-emphasis, the audio output at pin 9 is buffered by an emitter follower.

OP AMP

The op amp inverting input (pin 10) which is internally referenced to 0.7V, receives dc bias from the output at pin 11 through the external feedback network. Because of the low D.C. bias, maximum swing on the op amp output with 10% distortion is 500 mVrms. This can be increased when operating on supplies over 2.3V by adding a resistor from the op amp input to ground which raises the quiescent D.C. at the output allowing more swing (see figure below for selection of added resistor). The op amp is normally utilized as either a bandpass filter to extract a specific frequency from the audio output, such as a ring or dial tone, or as a high pass filter to detect noise due to no input at the mixer. The latter condition will generate a signal at the op amp output, which when applied to pin 12 can mute the external audio amp.

For max swing: $V_{OUT} = (V_S - V_{BE})/2$ (from internal circuit)



TL/H/5586-5

Increasing OP Amp Swing

SQUELCH TRIGGER CIRCUIT

The squelch trigger circuit is configured such that a low bias on the input (pin 12) will force pin 13 high (200 mV below supply), where it can support at least a 1 mA load, and pin 14 to be a low impedance, typically 15 Ω to ground. Connecting pin 14 to a high impedance ground reference point in the audio path between pin 9 and the audio amp will mute the audio output. Pulling pin 12 above mute threshold (0.65V) will force pin 13 to an impedance of about 60 k Ω to ground and pin 14 will be an open circuit. There is 100 mV of hysterisis at pin 12 which effectively prevents jitter.

National Semiconductor

LM3820 AM Radio System

General Description


The LM3820 is a 3-stage AM radio IC consisting of an RF amplifier, oscillator, mixer, IF amplifier, AGC detector, and zener regulator.

The device was originally designed for use in slug-tuned auto radio applications, but is also suitable for capacitortuned portable radios.

The LM3820 is an improved replacement for the LM1820.

Features

- Input protection diodes
- Good control on sensitivity
- Improved S/N and tweet
- Versatile building-block approach
- Gain-controlled RF stage
- Cascode IF amplifier
- Regulated supply
- Pin compatible with LM1820



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Power Dissipation (Note 1) 1200 mW

Power Dissipation (Note 1) Supply Voltage Current into Supply Terminal (Pin 3) Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec.)


35 mA -25°C to +85°C -65°C to +150°C 260°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ls	Supply Current	No RF Input	12	18	24	mA
Vz	Internal Zener Voltage		7.0	7.5	8.0	v
	Input Sensitivity	f = 1 MHz, 30% Mod 400 Hz Measure RF Input Level for 10 mV Audio Output with Tuning Peaked	15	35	70	μV
	Signal to Noise Ratio	f = 1 MHz, 30% Mod 1 kHz (S + N)/N at Audio Output with 100 μ V RF Input	22	28		dB
	Overload Distortion	f = 1 MHz, 90% Mod 1 kHz THD at Audio Output with 30 mV RF Input	-	6	10	%

16V

Note 1: Above $T_A = 25^{\circ}$ C, derate based on $T_{J(Max)} = 150^{\circ}$ C and $\theta_{JA} = 100^{\circ}$ C/W.

Typical Applications





Applications Information

The circuit shown in *Figure 1* is recommended as a starting point for portable radio designs. Loopstick antenna L1 is used in place of L0, and the RF amplifier is used with a resistor load to drive the mixer. A double tuned circuit at the output of the mixer provides selectivity, while the remainder of the gain is provided by the IF section, which is matched to the diode through a unity turns ratio transformer. R_{AGC} may be used in place of C_{AGC} to bypass the internal AGC detector and provide more recovered audio.

An AM automobile radio design is shown in *Figure 2*. Tuning of both the input and the output of the RF amplifier and the mixer is accomplished with variable inductors. Better selectivity is obtained through the use of double tuned interstage transformers. Input circuits are inductively tuned to prevent microphonics and provide a linear tuning motion to facilitate push-button operation.

Coil specifications for Figure 1 are as follows:





National Semiconductor


LM4500A High Fidelity FM Stereo Demodulator with Blend

General Description

The LM4500A is an improved stereo demodulator IC offering very low audio distortion. A new demodulator technique minimizes adjacent station interference caused by subcarrier harmonics and prevents lock-up problems from pilot carrier frequency harmonics. The IC features a blend circuit which optimizes the signal-to-noise ratio under weak signal conditions by gradually combining left and right channel information.

Features

- Low distortion—0.1% typ
- High subcarrier harmonic rejection
- Large input dynamic range—2.5 Vp-p
- Voltage controlled blend
- High separation-fixed or adjustable
- Adjustable gain
- Reduced stereo-mono DC shift—5 mV typ
- 55 dB supply ripple rejection
- Low output impedance
- Requires no external inductors
- Wide supply range 8V-16V
- Excellent rejection of 57 kHz ARI subcarrier



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage	16V
Power Dissipation (Package Limitation)	1800 mW
Derate above $T_A = +25^{\circ}C$	15 mW/°C
Operating Temperature Range (Ambient)	-40°C to +85°C


Storage Temperature Range	-65°C to +150°C
Lamp Drive Voltage	
Max Voltage at Pin 7 with Lamp "Off"	30V
Lamp Current	100 mA
Blend Control Input Voltage (Pin 11)	10V
Lead Temperature (Soldering, 10 sec.)	260°C

Electrical Characteristics Unless otherwise noted: V _{CC} = 12 V _{DC} , T _A = 25°C, Vp-p standard multiplex com-
posite signal with L or R channel only modulated at 1.0 kHz and with 10% pilot level, using circuit of Figure 1

Parameter	Conditions	Min	Тур	Max	Units
Stereo Channel Separation	Unadjusted Optimized on Other Channel (Note 1)	30 40			dB dB
	Optimized on Other Channel (Note 1)	<u> </u>			UB
Measured Voltage Gain (Note 1)		0.8	1	1.2	
THD	2.5 Vp-p Composite Input Signal 1.5 Vp-p Composite Input Signal		0.15 0.08	0.3	%
Signal-to-Noise Ratio DIN45405 Quasi Peak Reading rms 20 Hz-15 kHz			83 88		dB dB
Ultrasonic Frequency Rejection 19 kHz 38 kHz			31 45		dB dB
Stereo Switch Level	19 kHz Input Level for Lamp "On"	12	16	20	mVrm
Hysteresis			8		dB
Output Voltage Change	With Mono/Stereo Switching (Note 2)		3	20	mV _{DC}
Stereo Blend Control Voltage (Pin 11) (See Figure 8)	/oltage (Pin 11) 3 dB Separation 30 dB Separation		0.7 1.7		v v
Minimum Separation	Pin 11 at 0V			1	dB
Monaural Channel Imbalance	Pilot Tone Off		0.03	0.3	dB
Sub-Carrier Harmonic Rejection 76 kHz 114 kHz 152 kHz		1	80 70 83		dB dB dB
Supply Ripple Rejection	f = 1 kHz		57		dB
Input Impedance			50		kΩ
Output Impedance			100		Ω
Blend Control Current (Note 1)			-100	-300	μΑ
Capture Range		1	±4		%
Operating Supply Voltage		8		16	v
Current Drain	Lamp Disconnected		35		mA

Note 1: See Applications Information and Circuit Description.


Note 2: This test is done with the stereo indicator lamp disconnected in order to remove DC shift due to thermal changes. These shifts have long time constants (100 ms) and therefore do not produce audible transients.



TL/H/7973-2

2

LM4500A



19 kHz / 180° 9

38 kHz

38 kHz

OB

o

OUT

OUT Amp

LM4500A

Typical Performance Characteristics (Continued)

FIGURE 2

TRIGGER D

LOW PASS FILTER

DIFFERENTIAL AMPLIFIER

BLEND CONTROL INPUT

MODULATOR

MODULATOR 3

TL/H/7973-4

STEREO SWITCH

Ovcc

٦

REGULATOR

Circuit Description

The LM4500A is a phase-lock-loop stereo decoder which incorporates a variable separation control, and in which sensitivity to the third harmonics of both the pilot and subcarrier frequencies has been eliminated by the use of appropriate, digitally generated, waveforms in the phase-lock-loop and decoder sections.

The variable separation control may be operated manually, or by a receiver's AGC or S meter signals, to provide smooth transitions between monaural and stereo reception. It operates only during stereo reception: the circit switches automatically to monaural if the 19 kHz pilot tone is absent.

The elimination of sensitivity to the third harmonic of the sub-carrier (114 kHz) excludes interference from the sidebands of adjacent transmitters, while the elimination of sensitivity to the third harmonic of the pilot tone (57 kHz) excludes interference from the ARI* system which employs this frequency.

CIRCUIT OPERATION


The block diagram of the circuit, shown in *Figure 2*, consists of three sections, the phase-lock-loop, including the digital waveform generator, the stereo switch, and the decoder, in which the composite stereo signal is demodulated and matrixed to separate L and R channels.

In the phase-lock-loop the internal RC oscillator, operating at 228 kHz, feeds a 3-stage Johnson counter, via a binary divider, to generate a series of 19 kHz square waves. By the use of suitably connected NAND and EXCLUSIVE OR gates, the waveforms shown in *Figure 3*, which are used to drive the various modulators in the circuit, are developed. *Auto Radio Information - used in Europe The use of such drive waveforms produces the modulating functions also shown in *Figure 3*. The usual square waveforms have been replaced in the PLL and decoder sections by 3-level forms which contain no third harmonic (actually no harmonics which are multiples of 2 or 3 are present). This eliminates the frequency translation of interference from these bands into the low frequency region. Such translation may produce audible components in the decoder section from the sidebands of adjacent channel FM signals, and may produce phase jitter, and consequent intermodulation distortion, in the PLL, from the modulated 57 kHz tones of the ARI system. The LM4500A is inherently free from these effects.

The stereo switch section is of conventional form (e.g. LM1310).

The decoder section consists of a modulator (driven by the waveforms shown in *Figure 3*) whose outputs are the inverted and non-inverted channel difference signals. These signals pass to the output amplifiers via the variable blend circuit in which they are partially combined, and hence mutually attenuated, according to the control voltage applied.


Matrixing occurs at the inputs of the output amplifiers, where the unmodified composite signal is added to the blended channel difference signals. The stereo separation may be progressively reduced from maximum to zero; dependent on the blending. The control law has been made non-linear, as the major redistribution of sound energy occurs at very low separation levels. For monaural, or very weak stereo signals, the modulator in the decoder section is deactivated by the stereo switch circuit. The variable separation control is thus, also, automatically disabled.



Applications Information

GAIN AND DE-EMPHASIS

The gain and de-emphasis characteristics of the circuit are defined by shunt feedback via the external RC networks (R3, C5, R4, C7 of *Figure 1*) around the output amplifiers. The gain is unity when resistors of 5.1 k Ω are used. Higher gains may be obtained by using networks of the form shown in *Figure 4*.



TL/H/7973-6

FIGURE 4. Output Amplifier Feedback Networks

The resistors R6, R7 are added to correct the output quiescent voltage levels which are optimized for R3, R4 = $5.1 \text{ k}\Omega$ and which would, if uncorrected, become too low with higher value resistors. Suitable network values are as follows:


Gain (dB)	R3, R4	C6, C7 B6		C6, C7		R6, R7
	50 μs 75 μs					
0	5.1 kΩ	10 nF	15 nF			
3	6.8 kΩ	6.8 nF	10 nF	47k ± 10%		
6	10k	4.7 nF	6.8 nF	27k ± 10%		

The maximum output level is 1 Vrms; consequently the max input is limited to 1.4 Vp-p if the gain is set to 6 dB.

SEPARATION ADJUSTMENT

A separation adjustment may be added, as shown in *Figure 5*, to compensate for the receiver's IF characteristics.

This network reduces the amplification of the channel sum signal in the decoder, to compensate the attenuation of the channel difference signal in the receiver's IF section. The network shown will compensate for up to 2 dB attenuation at 38 kHz. The decoder gain is, obviously, reduced by an amount equal to the compensation required. When used as described, the adjustment also corrects the inherent separation of the decoder, which may be optimized on one channel. Optimization of both channels is possible if separate potentiometers are used to feed each output amplifier.



TL/H/7973-7

FIGURE 5. Networking Providing Adjustable Separation

VARIABLE SEPARATION (BLEND) CONTROL AND 19 kHz OUTPUT

To retain the 16-Pin package the blend control has been combined with the 19 kHz output on Pin 11. The internal circuit providing this combination is shown in *Figure 6*.

If Pin 11 is left open-circuit the 19 kHz signal appears at a mean DC level of 4V. The blend circuit is inoperative at this level and the decoder provides full separation. The 19 kHz signal can be used to tune the internal oscillator.

To reduce the separation the voltage on Pin 11 is reduced. At 3.2V T2 ceases conduction and the 19 kHz signal disappears.

At 2.0V the blend circuit comes into operation and the separation decreases according to the curve shown in *Figure 8.*

TL/H/7973-8





FIGURE 6. Blend Control Input Circuit

LM4500A

Applications Information (Continued)





Separation vs Blend (Pin 11) Voltage




FIGURE 8

TL/H/7973-10

Oscillator Tuning

If the variable separation facility is not required Pin 11 is left open-circuit and the 19 kHz signal which then appears may be used to indicate the oscillator frequency. If the variable separation is used, and the drive circuit prevents access to the 19 kHz signal, then the oscillator frequency must be measured directly. A test point should be obtained by modifying the oscillator RC network as in *Figure 7*.

The output is a pulse train of appoximately 1.5V amplitude. Connecting frequency counters of up to 300 pF input capacitance produces less than 0.3% change of the oscillator frequency, which should be set to 228 kHz.

HIGH LOOP GAIN COMPONENTS

For applications demanding operation under low pilot level (e.g. car radio) the following component changes to *Figure 1* are recommended.

R1 = 12k	C3 = 150 pF
R2 == 1.5k	C4 = 330 pF
R8 = 330	C5 = 150 pF
D4 40k	-

P1 = 10k

EXTERNAL MONO-STEREO SWITCHING AND OSCILLATOR KILLING

If required the LM4500A can be forced into mono mode simply by grounding Pin 9 (see *Figure 1*). The 228 kHz oscillator will be automatically stopped.

The conditions governing mono/stereo switching on Pin 9 are the following:

Quiescent voltage: +2.3 V_{DC}

Current required to ensure mono operation (with 100 mVrms pilot level): 10 μA (from Pin 9 to ground)

Hysteresis: 0.7 µA

Stereo/mono switching & oscillator killing; less than $\pm 500 \text{ mV}$

Maximum stray capacitance between Pin 9 and ground: 100 pF

EXTERNAL COMPONENT FUNCTIONS

- P1 19 kHz frequency adjustment.
- P2 Channel separation adjustment and compensation for IF roll-off.
- R3, R6 Gain fixing resistors. The values shown in the schematic are for unity gain.
- C6, C7 De-emphasis capacitors. Value to give: RC = 50 μ s.



Section 3 Video Circuits

3



Section 3 Contents

Video Circuits Selection Guide3-5LH2422 CRT Video Driver Amplifier3-8LH4266 SPDT RF Switch3-15LM592 Differential Video Amplifier3-22LM733/LM733C Differential Video Amplifiers3-27LM1044 Analog Video Switch3-32LM1201 Video Amplifier System3-41LM1203 RGB Video Amplifier System3-54LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102LM2889 TV Video Modulator3-112	Video Definition of Terms	3-3
LH4266 SPDT RF Switch3-15LM592 Differential Video Amplifier3-22LM733/LM733C Differential Video Amplifiers3-27LM1044 Analog Video Switch3-32LM1201 Video Amplifier System3-41LM1203 RGB Video Amplifier System3-54LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102	Video Circuits Selection Guide	3-5
LM592 Differential Video Amplifier3-22LM733/LM733C Differential Video Amplifiers3-27LM1044 Analog Video Switch3-32LM1201 Video Amplifier System3-41LM1203 RGB Video Amplifier System3-54LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102	LH2422 CRT Video Driver Amplifier	3-8
LM733/LM733C Differential Video Amplifiers3-27LM1044 Analog Video Switch3-32LM1201 Video Amplifier System3-41LM1203 RGB Video Amplifier System3-54LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102	LH4266 SPDT RF Switch	3-15
LM1044 Analog Video Switch3-32LM1201 Video Amplifier System3-41LM1203 RGB Video Amplifier System3-54LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102	LM592 Differential Video Amplifier	3-22
LM1201 Video Amplifier System3-41LM1203 RGB Video Amplifier System3-54LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102		3-27
LM1203 RGB Video Amplifier System3-54LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102	LM1044 Analog Video Switch	3-32
LM1391 Phase-Locked Loop3-68LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102	LM1201 Video Amplifier System	3-41
LM1823 Video IF Amplifier/PLL Detection System3-73LM1880 No-Holds Vertical/Horizontal3-80LM1881 Video Sync Separator3-88LM1886 TV Video Matrix D to A3-95LM1889 TV Video Modulator3-102	LM1203 RGB Video Amplifier System	3-54
LM1880 No-Holds Vertical/Horizontal 3-80 LM1881 Video Sync Separator 3-88 LM1886 TV Video Matrix D to A 3-95 LM1889 TV Video Modulator 3-102	LM1391 Phase-Locked Loop	3-68
LM1881 Video Sync Separator 3-88 LM1886 TV Video Matrix D to A 3-95 LM1889 TV Video Modulator 3-102	LM1823 Video IF Amplifier/PLL Detection System	3-73
LM1886 TV Video Matrix D to A 3-95 LM1889 TV Video Modulator 3-102	LM1880 No-Holds Vertical/Horizontal	3-80
LM1889 TV Video Modulator		3-88
	LM1886 TV Video Matrix D to A	3-95
LM2889 TV Video Modulator	LM1889 TV Video Modulator	3-102
	LM2889 TV Video Modulator	3-112

National Semiconductor

Video Definition of Terms

Aspect Ratio: The ratio of picture width to picture height. For the NTSC system this is 4:3.

Back Porch: The section of the composite video signal between the trailing edge of the line (horizontal) sync pulse and the end of the blanking pulse period (when picture information begins). For a monochrome signal the back porch is simply at the blanking level. For a color signal, the color burst is added within this section.

Black Level: The DC voltage level in the picture signal which corresponds to beam cut-off on the display tube. It can be at the blanking level (given by the back porch) or slightly higher (7.5% to 10% of the peak white signal above the blanking level).

Blacker-than-Black: The amplitude region in the composite video signal that extends below the reference black level in the direction of the synchronizing pulses.

Blanking: A portion of the composite video signal whose instantaneous amplitude makes the vertical and horizontal scan retrace not visible on the display tube.

Blanking Level: The level of the front and back porches of the composite video signal.

Blanking Period: The period in the composite video signal where the level is reduced to the blanking level, below which the display electron beam is cut-off. This allows non-visible retrace of the beam from the right side of the display to the left side at the end of each scan line (horizontal blanking) and non-visible return of the electron beam from the bottom of the display to the top. Horizontal blanking occurs for approximately 11 μ s between each scan line and vertical blanking or 1.2 ms between each field.

Blooming: Defocussing of the picture in regions where the brightness is too high.

Breezeway: The section in the signal blanking period between the end of the sync pulse and the start of the color burst.

C.C.I.R.: International Radio Consultative Committee-a worldwide standards organization.

Chrominance Signal: That part of the NTSC signal that contains the color information.

Clamping: A process that established a fixed DC voltage level for the picture signal. This is important for proper RF modulation and for maintaining the correct picture black level.

Color: An attribute of an object being scanned that distinguishes it from other objects, apart from shape, texture, and brightness. In television systems the color of an object is further subdivided into hue (tint) and saturation. The hue or tint refers to the dominant wavelength of a spectral color, i.e., light red is the same hue as deep red and dark red.

Deep red has more vividness or saturation (less white), whereas dark red has less brightness. Similar terms are used to describe non-spectral colors (a mixture of hues).

Color Burst: Normally refers to approximately 9 cycles of the 3.58 MHz subcarrier superimposed on the back porch of the composite video signal. The phase of this burst establishes the reference color phase for tint or hue, and the amplitude provides a reference for the color saturation level.

Color Subcarrier: A subcarrier at 3.579545 MHz (NTSC) whose modulation sidebands are added to a monochrome video signal to convey the color information. Similar subcarriers are used for SECAM and PAL.

Composite Video Signal: The complete video signal. For monochrome, it consists of blanking and synchronizing signals, with a picture signal representing the scene brightness. For color, an additional subcarrier is added for color synchronization and picture color content.

Compression: An undesired decrease in amplitude of one portion of the composite video signal relative to another portion.

Contrast: The range of dark and light values in a picture.

Cross-talk: An undesired signal interfering with a desired signal.

Definition: See resolution.

Differential Gain: The amplitude change in the 3.58 MHz color subcarrier as the picture signal varies from blanking to peak white level. This is the result of system non-linearities and is measured in percent change.

Differential Phase: The phase change, measured in degrees, of the 3.58 MHz color subcarrier as the picture signal varies from blanking to peak white level.

Equalizing Pulses: Pulses of one half the width of the line (horizontal) sync pulses, transmitted at twice the line rate for the three line periods before and after the field (vertical) sync pulse. They are used to help the vertical sync system of the receiver accommodate the half line difference in the number of scan lines on successive fields.

Field: One half of a complete picture interval. A field will contain either all the odd numbered scanning lines or all the even numbered scanning lines in the picture.

Field Frequency: The rate at which a complete field is scanned. For NTSC color signals this is nominally 59.94 Hz.

Fly-back: See Horizontal Retrace.

Frame: A complete picture consisting of two interlocking fields.

Frame Frequency: The rate at which a complete frame is scanned. In the U.S. this is nominally 30 frames or pictures per second.

Front Porch: The section of the composite video signal between the end of the picture information on a scan line (start of blanking) and the start of the line synchronization pulse.

Horizontal Blanking: The blanking signal at the end of each scan line that prevents the retrace of the display tube electron beam from being visible.

Horizontal Retrace: The rapid return of the scanning electron beam from the right side of the raster to the left side.

Horizontal Hum Bars: Relatively broad horizontal bars drifting slowly up the screen as a result of interference from the 60 Hz main frequency.

Hue (Tint): Describes the color that is being represented on the screen, i.e., red, blue, magenta, green, orange, etc.

Interlace: A scanning process in which each adjacent line belongs to the alternate field.

I.R.E.: Institute of Radio Engineers. Now combined with the AIEE to form the IEEE.

I.R.E. Scale: An oscilloscope scale calibrated for composite video and divided vertically into 140 units. The picture signal occupies the range from 0 to 100 with syncs in the range 0 to -40.

Luminance: The monochrome or brightness part of the color signal, composed of specific proportions of the three primary colors, red, blue, and green.

N.T.S.C.: National Television System Committee, used in reference to the system adopted for color television broadcasting in the U.S. at the end of 1953.

Noise: In a television picture, 'noise' refers to random interference producing a salt and pepper pattern over the picture. Heavy noise totally obscuring the picture is called "snow".

Overshoot: An (excessive) response to a unidirectional signal change. Overshoot is often used deliberately to enhance the luminance portion of a signal.

Pairing: A partial or complete failure of interlace in which scan lines of alternate fields fall in pairs, one on top of the other.

Pedestal Level: See Blanking Level.

Percentage Sync:

Video: The ratio in percent of the amplitude of the synchronizing pulse to the peak amplitude of the picture signal between blanking and reference white level. For a properly constituted composite video signal this is 40%.

RF: The ratio is a percent of the amplitude of the synchronizing pulse to the peak amplitude of the modulated RF signal. For correct modulation this is 25%.

P.A.L.: Phase Alternation Line. A variation of the NTSC system involving phase reversal of one of the color difference signals on a line by line basis, introduced into the U.K. and Germany in 1967.

Picture Signal: That portion of the composite video signal which is above the blanking level and contains the picture information.

Pre-emphasis: An increase in the level of a band of frequency components with respect to the remainder of the signal. For U.S. television, the audio signal is increased at a 6 db/octave rate above 2.1 kHz.

Raster: The area on the face of the display tube that is scanned by the electron beam. This is not always entirely visible since commercial receivers employ overscan so that the edges of the raster are hidden by the faceplate.

Reference Signals: See V.I.T.S. and V.I.R.S.

Resolution (Horizontal): The amount of resolvable detail in the horizontal direction of the picture. This depends on the high frequency and phase response of the transmission system and the receiver.

Resolution (Vertical): The amount of resolvable detail in the vertical direction of the picture. This depends primarily on the number of scan lines that are used and secondarily on the size (shape) of the electron scanning beam.

Saturation (Color): The amplitude of the chrominance signal. Increased saturation means increased chrominance signal level. Visibly, this refers to a color increasing from pale or pastel to deep.

S.E.C.A.M.: Sequential Couleur Avec Memoire. The color broadcasting system used predominantly in France which utilizes sequential transmission of the color difference signals, which are FM modulated on two separate subcarriers (1967).

Setup: The difference in level between the blanking level and the reference black level expressed as a percent of the reference white level.

Smear: Smear describes a picture condition where objects appear extended in the horizontal direction producing an illdefined, blurry picture. This often occurs when the receiver is tuned slightly above the proper pix carrier frequency.

Sync: Abbreviation for synchronizing or synchronization.

Sync Level: The level of the synchronizing pulse tips.

Vertical Blanking: The blanking signal at the end of each field starting three lines before the vertical sync pulse.

Vertical Retrace: The return of the electron beam from the bottom of the display to the top after a complete field has been scanned.

V.I.R.S.: Vertical Interval Reference Signal. A quality control signal added to a horizontal scan line during the vertical blanking period. It is used to provide a chrominance, luminance and black level reference.

V.I.T.S.: Vertical Interval Test Signals. A series of test signals that are added to horizontal lines during the vertical blanking for in-service testing of the transmission equipment. They can be deleted or added at various points in the transmission link, unlike the VIRS, which is added at program origination and stays with the program material.

Vestigal Sideband Transmission: A broadcast transmission technique wherein only one side band of an amplitude modulated carrier is fully transmitted with the other sideband (usually lower) truncated.


Video: The visible portion of the transmitted signal representing the picture.

National Semiconductor

Video Circuits Selection Guide

	Bandwidth	Gain	Package	Supply Voltage	Comments	
LH2422	120 MHz	User Adjustable	9 Pin SIP	+ 70V (Max)	 CRT Driver 40 V_{PP} Output with 3 ns Rise and Fall Times 	
LM592	90 MHz	100, 400	14 Pin DIP 14 PIN SO	±3V-±6V	Differential IN, Differential OUT	
†LM733	120 MHz	10, 100, 400	14 Pin DIP 10-Pin CAN	±3V-±6V	Differential IN, Differential OUT	
LM1201	200 MHz	4–10	16 Pin DIP	+ 12V	Single Amplifier with Black Level and Contrast Control	
LM1203	70 MHz	4–10	28 Pin DIP	+ 12V	Triple Amplifier System with Black Level and Balanced Contrast Control	
LM359 (Note 1)	400 MHz GBW 30 MHz @ A _V = 1		14 Pin DIP	5V-22V	Dual Norton Amplifiers	
			Video Timi	ng		
	Function		Package	Supply Voltage	Comments	
LM1391	Low-Freq PLL		8 Pin DIP	Internally Regulated	For Horizontal Section	
LM1880	No-Holds Vert/H	oriz	14 Pin DIP	Internally Regulated	Eliminates Hold Controls	
LM1881	Sync Separator		8 Pin DIP 8 Pin SO	5V–12V	Outputs Provided: Composite Sync Vertical Burst Gate Odd/Even Field	
		Video I	Adulators/D	emodulators		
	F	unction		Package	Comments	
LM1496 (Note 2)	Balanced Modulator-Demodula (Modulator—Suppressed Carrie Demodulator—Synchronous, F Phase Detection)		rier, AM	14 Pin DIP 10 Pin TO-5 14 Pin SO	Operating Frequency to 100 MHz Balanced Inputs and Outputs	
LM1889	Luminance, Au	Modulates Color Difference, Luminance, Audio onto Low-VHF Channels		18 Pin DIP	DC Channel Switching Chroma Reference	
LM2889	Modulates Con Audio onto Low	•		14 Pin DIP	DC Channel Switching, Low Distortion FM Sound Modulator, Video Clamp	

		Vid	eo IFs		
	Applicati	on	Package	Comments	
LM1211	Broadband Demodula Date or Video Recove from LANs, Other Co	əry	20 Pin DIP	Operating Range 20 MH Quasi-Synchronous Det 25 MHz Output Amplifie	ector
LM1823	Video IF Signal Proce	essing	28 Pin DIP	Operating Range 20 MH Synchronous Detector u 9 MHz Output Amplifier	
		Other Vid	eo Products		
	Function	Package	Supply Voltage	Comments	
LH4266	RF/Video Switch	24 Pin DIP	±8V-±18V	 DC to 150 MHz Switch Internal 50Ω Termination 	
LM1044	Video Switch	24 Pin DIP	8V-16V	 DC Switch between 3 (Video Channels or 2 R Channels 60 dB Channel Separa 	GB
LM1884*	TV Stereo Decoder	16 Pin DIP	9V-15V	Provides L – R, L + R C from Composite Input)utputs
DAC0630	RAM Pallette Triple-6 Bit Video DAC	28 Pin DIP	+4.5-+5.5V	Triple 6-Bit DACs On-Board 256 x 18 Bit Co Replaces 1MSG171	olor Pallette
SOUND IF/ I LM1965	DET TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP TRAP T	4.5 MHz 4.5 MHz 4.5 MHz L R 6 dB L - R ATTENUATOR DECODER LM833 C568 LM837 RRIER	AATRIX MAS37 M837 PHONO TAPE		DWER MP R M1875 M2005 M2878 M2879
	6.5 Fh	67 LM833			



TL/XX/0170-2

Video Circuits Selection Guide

Figure 1.	Typical RGB	Color Monitor	Block Diagram
i igui o ii	. I ypioui i i uib	00101 1110111101	Diook Diagram

Device	AN #
LH2422	AN-598
LM359	AN-278, AB-24
LM1823	AN-391
LM1886	AN-402
LM1889	AN-402
LM2889	AN-391, AN-402

Application Notes* Cross Reference

*National Semiconductor Corporation Linear Application Notes

† Military qualified device. For more information, consult the Military/Areospace Selection Guide.

PRELIMINARY

National Semiconductor

LH2422 CRT Video Driver Amplifier

General Description

The LH2422 CRT Video Driver is a wide bandwidth, large signal amplifier designed to swing large voltages of short duration. It works on a transimpedance principle, in that about ± 6.5 mA input current results in an output voltage of $\pm 20V$. The primary application for this very fast slewing amplifier is for driving High Resolution Monochrome or Color graphics monitors. These drivers can easily energize a 10 ns pixel. This makes the LH2422 very attractive for 1024 x 1024 displays. The LH2422 is DC coupled and can interface to National's LM1201 and LM1203 Preamplifiers.

Features


- 110 MHz bandwidth at 40V swings
- Rise/fall times of 3.3 ns
- Drives 8.5 pF capacitive load
- Pin compatible with CR2424
- DC coupled for output level adjust
- Output signal can swing 50V

Applications

- CRT driver for color and monochrome monitors
- High voltage transimpedance amplifier

Schematic and Connection Diagrams





Order Number LH2422J See NS Package Number HY09A

LH2422

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Offic

Office/Distributors for availability and specifications.		
Supply Voltage, V _{CC}	+70V	
Power Dissipation, Pd	7W	

Storage Temperature Range, TSTG -40°C to +125°C Operating Temperature Range, Tcase -20°C to +80°C Lead Temperature (Soldering, <10 sec) 300°C ESD Tolerance TBD

Electrical Characteristics $V_{CC} = +60V$, R1 = 215 Ω , C1 = 60 pF, C_{LOAD} = 8.5 pF, 40 V_{p-p} swing with 30 V_{DC} offset. See Figure 1. T_{CASE} = 25°C unless otherwise noted (Note 1).

	Parameter		Limits			Units (Max.
Symbol		Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Unless Otherwise Noted)
lcc	Supply Current	No Input or Output Load	43.5	47.5	60	mA
			43.5	39.5	30	mA (Min)
VINDC	Input Offset Voltage	No Input or Output Load	1.55	1.7		v
]			1.55	1.15		V (Min)
VOUTDC	Output Offset Voltage		30	34		v
1			30	26		V (Min)
PD	Power Dissipation	50 MHz Square Wave	5.3	6		w
tr	Rise Time	10% to 90%	3.3		4	ns
t _f	Fall Time	90% to 10%	3.3		4	ns
V _{TILT}	Low Frequency Tilt Voltage	1 kHz Square Wave	1.3			V '
BW	Bandwidth	3 dB	110	100		MHz (Min)
Vos	Overshoot		10			%
VG	Insertion Gain	50Ω Source Z	13	14.5 11.5		V/V V/V (Min)
	Linearity	VOUT from +5V to +55V	1	5	8	%


Note 1: Boldface limits are guaranteed over full temperature range.


Note 2: Tested limits are guaranteed and 100% production tested.


Note 3: Design limits are guaranteed (but not production tested) over the indicated temperature range. These limits are not used to calculate outgoing quality level.

LH2422

Typical Performance Characteristics








Frequency Response C -0.50 -1.00 9 -1.50 MPLITUDE -2.00 -2.50 -3.00 -3.50 -4M ٥ 30 60 120 FREQUENCY (MHz)

Power Dissipation



TL/K/10128-3

Application Hints

OUTPUT INFORMATION

The LH2422 is designed as a power amp for driving a Cathode Ray Tube (CRT). It can provide a 40V output swing and energize a 10 ns pixel. A CRT generally has a capacitance of 8.5 pF.

Since a wire of some length is usually needed between the LH2422 and the tube, a resonant circuit is generated by the wire's inductance and the tube's capacitance. Objectionable ringing and overshoot can be avoided by using a damping resistor in series with the output and load. This resistance can be calculated by using:

$R = 2\sqrt{L/C}$

The output resistor is also recommended for protection against tube arcing. Typical resistor values are 50Ω to 100Ω . Sometimes the lead inductance may be artificially increased to obtain peaking if desired. Typically 0.2 μ H will do

the job. Cables of 75Ω and 93Ω or 300Ω twin-lead, terminated by capacitance, will exhibit inductance. A damping resistor should be used here.


SHORT CIRCUIT PROTECTION

The LH2422 does not have output short circuit protection. It is recommended that an output series resistance of at least 600Ω be used for protection to ground or V⁺.

INPUT INFORMATION

The "Output Voltage vs Input Current" graph shows that a $\pm 20V$ swing (from a 30V output DC bias) can be achieved with an input current swing of only ± 6.5 mA. The "Voltage Ratio at RF Input Port" graph relates the input voltage as measured at RF input port to the voltage at the output; note that the amplifier is phase-inverting. A 13.5 ratio is achieved. The above values are used to calculate a low frequency input impedance of 230Ω at the RF input port.

Application Hints (Continued)



The "Voltage Ratio at Port 1" is measured at the input pin (pin 1) to the output with a ratio of 240. The calculated lowfrequency impedance is about 130. This impedance does not deviate much throughout the range from DC to 110 MHz. With no voltage at the input the DC level sits at about 1.55V and the output voltage is half the supply voltage.

GAIN CIRCUIT

The LH2422 can be thought of as a transimpedance circuit because of the internal 3 k Ω feedback resistor shown in the schematic diagram. The input current through this feedback resistor results in a corresponding output voltage.

Generally speaking, $\pm 2V$ (referenced to 1.55V DC) across an input resistor of 300 Ω results in an input current of ± 6.67 mA. This current through the 3k resistor produces a $\pm 20V$ swing at the output.


TYPICAL TEST CIRCUIT


The test circuit in *Figure 1* is driven from a fast pulse generator with a 50Ω output impedance. The cable between the generator and DUT should be of minimum length. The generator's DC level should be about 1.55V. Use a FET probe with X100 attenuation when using an oscilloscope. Total load capacitance (including probe capacitance) should be limited to 8.5 pF. The input circuit RC network is tuned to produce peaking when driven from a 50Ω source.

Thermal Considerations

The LH2422 requires that the package be heatsunk for proper operation under any condition. Maximum ratings require that the device case temperature be limited to 80° C maximum. Thus at 50° C maximum ambient temperature and 5W maximum power dissipation, the thermal resistance of the heat sink should be less than ($80-50^{\circ}$ C/ $5W = 6^{\circ}$ C/W. Several approaches to heat sinking may be taken. The simplest is a sheet of aluminum with a volume of 4 cubic inches or an area of 32 sq. inches and a thickness of 0.125 inches.

Commercially available heatsinks such as Thermalloy 15509 extrusion would result in size reduction. *Figures 2* and *3* show the two approaches for proper heat sinking. Note that an aluminum spacer must be placed between the package and the heatsink block so as to prevent the device output from being shorted to ground. In the absence of a series current limiting resistor at the output, the LH2422 will be destroyed if the output is inadvertently shorted to ground or V₊.





Evaluation Board

The evaluation board is intended to demonstrate the capabilities of the LH2422 CRT Driver Amplifier. The board may be used to interface the driver to a CRT display or evaluate the frequency response or pulse response in a 50Ω system.

Figure 5 shows the schematic of the LH2422 evaluation board.


R1 sets the overall gain of the fixture. The test circuit used 220Ω to provide a gain of 12.5. C1 sets the "midband" peaking in the 30 MHz to 60 MHz range. A typical value for this capacitor is 40 pF.

A large bypass capacitor, C2, is needed to reduce lower frequency ringing caused by the power supply wires.

The input is designed to be fed from a 50Ω generator, however, the input impedance at V_{IN} is not well matched to 50Ω and if a long cable is used between the generator and the input, reflections will occur giving unpredictable responses. Two things can be done to get around this problem:

1. Use a very short connector (less than 2 inches) between the generator and the input.

2. Use a 6 dB pad between the cable and the input. This will reduce reflections and provide a 50Ω source to the circuit board.




TL/K/10128-8 FIGURE 5. Schematic of LH2422 Evaluation Circuit LH2422

Evaluation Board (Continued)

H2422

The output of the CRT driver can drive the CRT cathode directly from point B, while R2 and R3 are used as a 100 to 1 (40 dB) attenuator to a 50 Ω scope or network analyzer input. Two resistors are used in series to reduce capacitance and attempt to compensate the frequency response. The layout of the board (*Figure 6*) includes a trace at point C to connect R2 and R3; unfortunately, the capacitance to ground at this point is about 0.6 pF, enough to cause a 20% bandwidth reduction in the response of the attenuator resistors. The resistors should be wired "floating" above the board.

Capacitor C3 is used to simulate the input capacitance at the CRT cathode. The board exhibits about 4.5 pF at the output node of the LH2422. A capacitor of 4 pF will increase it to the specified value of 8.5 pF.



1⁄4W, 5%
1⁄4W, 5%
1⁄4W, 5%

CAPACITORS:

C1 10 pF - 120 pF (muRata ERIE P/N TZ03R121E) C2 10 µF, 100V, 10%

C3 4 pF, 50V, 10%

HARDWARE:

BNC CONNECTORS (KINGS P/N KC-79-237-MO6) BANANA JACKS (JOHNSON P/N 108-09XX-001) HOLTITE SOCKET (AUGAT P/N 8134-HC-5P2)

National Semiconductor

LH4266 SPDT RF Switch

General Description

The LH4266 is a single pole double throw switch intended for RF and video switching applications. The device has a TTL compatible control signal and can be configured as a multiplexer or demultiplexer which will fulfill most switching needs.

The non-selected input may be terminated to provide a match to the source driving that port and prevent spurious oscillations that might occur from an unterminated transmission line.

Features


- Single pole double throw (SPDT)
- DC to 150 MHz

Connection Diagram

- + 27.5 dBm maximum signal (50Ω)
- Low insertion loss 1.5 dB (50Ω)
- Non-selected input terminated
- Break before make
- TTL compatible control signal
- Internal power supply bypassing

Applications

- ATE pin driver switch
- Computer RF switch
- Tester switching matrix
- RF voltage multiplexer



Note: NC means no internal connection.

Order Number LH4266CD or LH4266D See NS Package Number D24I LH4266

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability and spe	cifications.	Operating Temperature Range, (T _A)	
Supply Voltage, (V _S)	±18V	LH4266CD -25°C to +	85°C
Power Dissipation, (PD)(See Curve)	2.0W	LH4266D -55°C to +1	25°C
Input Signal, (V _{IN})	±Vs	Lead Temperature (TL)	
ESD	TBD	(Soldering, < 10 seconds) 3	00°C

Control Voltage, (V_C)

Storage Temperature Range, (TSTG) -65°C to +150°C

Vs-2V

DC Electrical Characteristics $V_S = \pm 15V$, $R_S = 50\Omega$, $R_L = 50\Omega$, $T_A = 25^{\circ}C$ unless otherwise noted.

				LH4266C		Units
Symbol Parameter	Parameter Conditions		Typical	Tested Limit (Note 2)	Design Limit (Note 3)	(Max. unless otherwise noted)
IS	Supply	V+	4.8	7		mA
	Current	V-	-47	-60		IIIQ
VTH	Logic High		1.5	2.0		V (Min)
V _{TL}	Logic Low		0.5	0.8	1	V
l _{iN}	Control Input Current	$V_{IN} = 0V \text{ to } 5V$	2.0	3.0		μΑ
R _{ON}	On Resistance	$V_1 = V_2 = 0V,$	15	18		Ω
Δ _r	Resistance Match	I _D = 1 mA		4		32
	Leakage Current	$V_{1-2} = V_D = \pm 5V$, Switch On, Note 4		100		
		$V_{1-2} = V_D = \pm 5V$, Switch Off, Note 4	· · ·	100		nA
		$V_{1-2} = V_D = \pm 5V$, Input to Input		100		

DC Electrical Characteristics

 $V_S = \pm 15V$, $R_S = 50\Omega$, $R_L = 50\Omega$, $T_A = 25^{\circ}C$ unless otherwise noted. (Note 1)

				LH4266		Units	
Symbol	Symbol Parameter	Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	(Max. unless otherwise noted)	
Is	Supply	V+	4.8	7		- mA	
	Current	V-	-47	-60			
V _{TH}	Logic High		1.5	1.8		V (Min)	
V _{TL}	Logic Low		0.5	0,8		v	
I _{IN}	Control Input Current	$V_{IN} = 0V \text{ to } 5V$	2.0	3.0		μΑ	
R _{ON}	On Resistance	$V_1 = V_2 = 0V$,	15		30	Ω	
Δ _r	Resistance Match	I _D = 1 mA		6			
	Leakage Current	$V_{1-2} = V_D = \pm 5V$, Switch On, Note 4		1			
		$V_{1-2} = V_D = \pm 5V$, Switch Off, Note 4		1		μA	
		$V_{1-2} = V_D = \pm 5V$, Input to Input		1			

1			L	H4266C/LH42	66	Units
Symbol Parameter	Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	(Max. unless otherwise noted)	
	Insertion Loss	10 MHz	1.0	1.5		dB
		100 MHz	2.0	2.3		
	Isolation Input to Output	10 MHz	90	75		
	See Test Circuit	100 MHz	75	60		dB
	Isolation Input1	10 MHz	90			(Min)
	to Input2	100 MHz	60			
	Distortion	$V_{OUT} = 10 V_{p-p}$	1.0			%
VSWR		Unselected Input	1.5 : 1			Ratio
Tsw	Switching Speed		500			ns


Note 1: Boldface limits are guaranteed over full temperature range.

Note 2: Tested limits are guaranteed and 100% production tested.

Note 3: Design limits are guaranteed (but not production tested) over the indicated temperature range. These limits are not used to calculate outgoing quality level. Note 4: Leakage current is measured with signal applied to each input. See test circuit.


LH4266

3




3-18

Leakage Current Equivalent Test Circuit



*Same test for Input 2.

Test Circuit for Isolation Input to Output



TL/K/9404-12

Applications Information, LH4266

The LH4266 uses hybrid technology to give increased circuit performance. In order to maintain its excellent cross talk and feedthru specifications, proper RF grounding and shielding should be incorporated in the printed circuit board layout. For example; the input traces should not run next to output traces and grounds should be provided by a ground plane under the device (see *Figure 1a, b* for suggested PC board layout).

The device contains two internal termination resistors and switches. If termination of the non-selected input is desired, connect the termination pin to the adjacement input pin and the deselected input will be terminated with approximately 50Ω .

Note that the internal termination resistors are internally connected to the device's ground pin. Thus if the internal termination resistors are used then the input ground planes should remain isolated from the output ground plane (as in *Figure 1*) so as not to form a ground loop. When using external termination resistors at the input, the resistors should be connected to their respective ground planes, and, pin 16 should be tied to input1's ground plane while pin 21 is tied to input2's ground plane. Since pins 16 and 21 are internally connected to the device ground pin, the input and output ground planes should remain isolated. LH4266's power supplies are internally bypassed with high frequency capacitors for ease of use. Thus for high frequency applications bypass capacitors are not required, however, at low frequencies (10 MHz or less) a 4.7 μF bypass capacitor for each supply is recommended.

Due to the unique design of the LH4266 it can easily be used as a multiplexer or demultiplexer. In fact several units can be connected to give a 1 to 4 multiplexer or a 4 to 1 demultiplexer by simply adding the required units as shown in *Figures 2* to *5*.

The action of the switches can be seen in the following truth table.

LH4266 Truth Table

Control	Pin 24 Input 2	Pin 13 Input 1
Low = 0	On	Off
High = 1	Off	On




FIGURE 1b. LH4266, Recommended Printed Circuit Board Layout


3

TL/K/9404-13

Video Switch

The LH4266 is ideally suited for video signal switching applications. Figure 7 shows how the LH4266 may be used to select one of two video input signals while the LH4006 buffer allows driving four doubly terminated 750 cables. R1 biases the buffer's output to 0V and prevents the output stage from saturating when both switches are momentarily open. Meanwhile, R2 eliminates the offset voltage caused by the buffer's input bias current, and, a 10 pF capacitor across R2 prevents undesirable oscillations caused by stray capacitance at the buffers's inverting input. The circuit is capable of producing $\pm 1V$ at the terminated ends of the 75 Ω cables. To maintain LH4266's excellent input to output isolation and input to input crosstalk specifications, extreme care should be exercised while laying out the printed circuit board. From Figure 1's recommended printed circuit board layout it can be observed that there are three separate ground planes. Each input signal should be referenced to it's respective ground plane while the output signal, control signal and power supplies are referenced to the output ground plane. Note that LH4266's internal termination resistors are internally connected to the device's ground pin. Consequently, if LH4266's internal termination resistors are used then the input and output ground planes should remain isolated (as in Figure 1) so as to prevent a ground loop from occurring. When an external termination resistor is used as in Figure 7, the resistor should be connected to its respective ground plane, while pin 16 is tied to input1's ground plane and pin 21 is tied to input2's ground plane. Moreover, all ground planes should remain isolated because pins 16 and 21 are internally connected to the device ground pin.

Application Circuits, LH4266



TL/K/9404-3






FIGURE 3. 1 to 2 Demultiplexer

FIGURE 2. 2 to 1 Multiplexer

TL/K/9404-4







3

LH4266

National Semiconductor

LM592 Differential Video Amplifier

General Description

The LM592 is a two stage differential input, differential output, wideband video amplifier. The use of internal seriesshunt feedback gives wide bandwidth with low phase distortion and high gain stability. Emitter follower outputs provide low output impedances necessary to drive capacitive loads. This device offers fixed gains of 100 and 400 with no external components plus the flexibility of adjusting the gain from 0 to 400 with the addition of a single resistor. This flexibility also allows the device to be configured as a high pass, low pass, or band pass filter.

The LM592 is ideal for use in magnetic memory systems. The device is also very useful as a video and pulse amplifier in video recorders and other communications systems.


Features

- 120 MHz bandwidth
- Adjustable gains from 0 to 400
- Adjustable pass band
- No frequency compensation required

Applications

- Disc file memories
- Magnetic tape systems
- Thin film or plated wire memories
- Wide band video amplifiers

Connection Diagram



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Differential Input Voltage $\pm 5V$

±6V
±8V
10 mA
500 mW
+ 150°C
o + 150°C

 Operating Temperature Range
 0°C to +70°C

 Soldering Information
 Dual-In-Line Package

 Soldering (10 seconds)
 260°C

 Small Outline Package
 Vapor Phase (60 seconds)
 215°C

 Infrared (15 seconds)
 220°C

 See AN-450
 Surface Mounting Methods and Their Effect

on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics $T_A = 25^{\circ}C$, unless otherwise specified, see test circuits, $V_S = \pm 6.0V$ (Note 5)

				LM592		
Characteristics	Test Circuit	Test Conditions	Тур	Tested Limit (Note 6)	Design Limit (Note 7)	Units (Limit)
Differential Voltage Gain Gain 1 (Note 2) Gain 2 (Note 3)	1	$R_L = 2 k\Omega, V_{OUT} = 3 V_{PP}$	400 100	250 600 80 120	210 620 75 120	(Min) (Max) (Min) (Max)
Bandwidth Gain 1 Gain 2	2		40 90			MHz MHz
Rise Time Gain 1 Gain 2	2	V _{OUT} = 1 V _{PP}	10.5 4.5		12	ns ns (Max)
Propagation Delay Gain 1 Gain 2	2	V _{OUT} = 1 V _{PP}	7.5 6		10	ns ns (Max)
Input Resistance Gain 1 Gain 2			4 23		10	kΩ kΩ (Min)
Input Capacitance		Gain 2	2			pF
Input Offset Current			0.4	5	6	μΑ (Max)
Input Bias Current	1		9	26	31	μΑ (Max)
Input Noise Voltage		BW = 1 kHz to 10 MHz	12			μV rms
Input Voltage Range	1			±1	±1	V (Min)
Common Mode Rejection Ratio Gain 2 Gain 2	1	$V_{CM} = \pm 1V$ $V_{CM} = \pm 1V$, f = 5 mHz	86 60	60	50	dB (Min) dB
Supply Voltage Rejection Ratio Gain 2	1	$\Delta V_{S} = \pm 0.5 V$	70	50	50	dB (Min)
Output Offset Voltage Gain 1	1	$R_L = \infty$	0.35	0.75	0.75	V (Max)
Output Common Mode Voltage (Note 4)	1	R _L = ∞	2.9	2.4 3.4	2.4 3.4	V (Min) V (Max)
Output Voltage Swing	1	R _L = 2k	4	3	3	V (Min)
Output Sink Current			3.6	2.5	2.3	mA (Min)
Output Resistance			20			Ω
Power Supply Current	1	$R_L = \infty$	18	24	24	mA (Max)

Note 1: For operation at elevated temperatures, these devices must be derated based on a thermal resistance of $\theta_{|A}$ and $T_{|max}$. $\theta_{|A} = 90^{\circ}$ C/W in the "N" package and 135°C/W in the "M" package. $T_{|max} = 150^{\circ}$ C.

Note 2: Pins G1A and G1B connected together.

Note 3: Pins G2A and G2B connected together.


Note 4: Gain select pins open. Output Common Mode Voltage = $(V_{01} + V_{02})/2$.


Note 5: Boldface numbers apply at temperature extremes.


Note 6: Guaranteed and 100% production tested.

Note 7: Guaranteed (but not 100% production tested) over the operating temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

LM592







National Semiconductor

LM733/LM733C Differential Amplifier

General Description

The LM733/LM733C is a two-stage, differential input, differential output, wide-band video amplifier. The use of internal series-shunt feedback gives wide bandwidth with low phase distortion and high gain stability. Emitter-follower outputs provide a high current drive, low impedance capability. Its 120 MHz bandwidth and selectable gains of 10, 100 and 400, without need for frequency compensation, make it a very useful circuit for memory element drivers, pulse amplifiers, and wide band linear gain stages.


The LM733 is specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The LM733C is specified for operation over the 0°C to $+70^{\circ}$ C temperature range.

Features


- 120 MHz bandwidth
- 250 kΩ input resistance
- Selectable gains of 10, 100, 400
- No frequency compensation
- High common mode rejection ratio at high frequencies

Applications

- Magnetic tape systems
- Disk file memories
- Thin and thick film memories
- Woven and plated wire memories
- Wide band video amplifiers



Metal Can Package



TL/H/7866-2

Note: Pin 5 connected to case. Top View Order Number LM733H or LM733CH See NS Package Number H10D

Absolute Maximum Ratings

If Military/Aerospace specified devices are req		Power Dissipation (Note 1)	500 mW
please contact the National Semiconductor		Junction Temperature	+ 150°C
Office/Distributors for availability and specification		Storage Temperature Range	-65°C to +150°C
Diffential Input Voltage	±5V	Operating Temperature Range	
Common Mode Input Voltage	±6V	LM733	-55°C to +125°C
V _{CC}	±8V	LM733C	0°C to +70°C
Output Current	10 mA	Lead Temperature (Soldering, 10 sec.)	260°C

Electrical Characteristics ($T_A = 25^{\circ}C$, unless otherwise specified, see test circuits, $V_S = \pm 6.0V$)

Characteristics	Test	Test Conditions	-	LM733		L	.M733C		Units
Characteristics	Circuit	rest contaitions	Min	Тур	Max	Min	Тур	Max	Units
Differential Voltage Gain									
Gain 1 (Note 2)		• · · · · ·	300	400	500	250	400	600	
Gain 2 (Note 3)	1		90	100	110	80	100	120	
Gain 3 (Note 4)	L	$R_L = 2 k\Omega V_{OUT} = 3 V_{P-P}$	9.0	10	11	8.0	10	12	
Bandwidth				i					
Gain 1				40			40		MHz
Gain 2	2			90			90		MHz
Gain 3				120			120		MHz
Rise Time									
Gain 1		V _{OUT} = 1 Vp-p		10.5			10.5		ns
Gain 2	2			4.5 2.5	10		4.5 2.5	12	ns
Gain 3				2.5			2.5		ns
Propagation Delay	ļ	V _{OUT} = 1 Vp-p							
Gain 1 Gain 2	2			7.5 6.0	10		7.5 6.0	10	ns
Gain 3	2			3.6			3.6	10	ns ns
				0.0			0.0		
Input Resistance Gain 1	{			4.0			4.0		kΩ
Gain 2	{		20	30		10	30		kΩ
Gain 3	{		20	250	}		250		kΩ
Input Capacitance		Gain 2		2.0			2.0		pF
Input Offset Current				0.4	3.0		0.4	5.0	μA
Input Bias Current		· · · · · · · · · · · · · · · · · · ·		9.0	20		9.0	30	μΑ
Input Noise Voltage		BW = 1 kHz to 10 MHz		12			12		μVrm
Input Voltage Range	1		±1.0			±1.0			v
Common Mode Rejection Ratio									
Gain 2	1	$V_{CM} = \pm 1V f \le 100 \text{ kHz}$	60	86	ļ	60	86		dB
Gain 2		$V_{CM} = \pm 1 V f = 5 MHz$		60			60		dB
Supply Voltage Rejection Ratio	ļ								
Gain 2	1	$\Delta V_{S} = \pm 0.5 V$	50	70		50	70		dB
Output Offset Voltage	{								
Gain 1	1	R _L = ∞		0.6	1.5		0.6	1.5) V
Gain 2 and 3				0.35	1.0		0.35	1.5	<u>v</u>
Output Common Mode Voltage	1	$R_L = \infty$	2.4	2.9	3.4	2.4	2.9	3.4	V
Output Voltage Swing	1	R _L = 2k	3.0	4.0		3.0	4.0		
Output Sink Current	ļ		2.5	3.6		2.5	3.6		mA
Output Resistance				20			20		Ω
Power Supply Current	1	R _L = ∞	1	18	24		18	24	mA

Electrical Characteristics (Continued) (The following specifications apply for $-55^{\circ}C < T_A < 125^{\circ}C$ for the LM733 and $0^{\circ}C < T_A < 70^{\circ}C$ for the LM733C, V_S = ±6.0V)

Characteristics	Test	Test Conditions		LM733			LM7330	>	- Units
Characteriorios	Circuit	1651 001010015	Min	Тур	Max	Min	Тур	Max	
Differential Voltage Gain Gain 1 Gain 2 Gain 3	1	$R_L = 2 k\Omega$, $V_{OUT} = 3 Vp-p$	200 80 8.0		600 120 12.0	250 80 8.0		600 120 12.0	
Input Resistance Gain 2			8			8			kΩ
Input Offset Current					5			6	μA
Input Bias Current					40			40	μA
Input Voltage Range	1		±1			±1			· V
Common Mode Rejection Ratio Gain 2	1	V _{CM} = ±1V f ≤ 100 kHz	50			50			dB
Supply Voltage Rejection Ratio Gain 2	1	$\Delta V_{S} = \pm 0.5 V$	50			50			dB
Output Offset Voltage Gain 1 Gain 2 and 3	1	R _L = ∞			1.5 1.2			1.5 1.5	v
Output Voltage Swing	1	R _L = 2k	2.5			2.8			Vpp
Output Sink Current			2.2		1	2.5			mA
Power Supply Current	1	R _L = ∞			27			27	mA

Note 1: The maximum junction temperature of the LM733 is 150°C, while that of the LM733C is 100°C. For operation at elevated temperatures devices in the TO-100 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case. Thermal resistance of the dual-in-line package is 90°C/W.


Note 2: Pins G1A and G1B connected together.

Note 3: Pins G2A and G2B connected together.

Note 4: Gain select pins open.

Note 5: Refer to RETS733X drawing for specifications of LM733H version.

Typical Performance Characteristics




TL/H/7866-6

3


LM733/LM733C

3-29

Typical Performance Characteristics (Continued)



LM733/LM733C



3

National Semiconductor

LM1044

LM1044 Analog Video Switch


General Description

Primarily intended for, but not restricted to, the switching of video signals, the LM1044 is a monolithic DC controlled analog switch with buffered outputs, allowing the selection of three 5 MHz bandwidth, 6 dB gain channels, or two RGB+Sync, 30 MHz bandwidth, 0 dB gain channels. Channel selection is achieved via latched, TTL compatible, logic inputs which may be controlled by microprocessor derived signals. The device is supplied in a 24 pin dual in line plastic package.

Features

- Wide RGB bandwidth, typically 30 MHz
- High signal to noise ratio, typically 60 dB
- Excellent channel isolation typically -60 dB @ 5 MHz
- High RGB output currents; typically 4 mA peak
- RGB channels may be DC restored or clamped
- Logically compatible with the LM1038 stereo audio switch IC

TL/H/9252-1



Order Number LM1044N See NS Package Number N24A

Block Diagram

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _S)		17V
Package Dissipation at $T_A = 25^{\circ}C$ (Not	e 8)	2.0W
Voltage at Control and Signal Inputs	-0.2V to Vs -	+0.2V

Output Current, I23, I17, I16, I1510 mAESD Susceptibility (Note 5)2000VOperating Temperature0°C to + 70°CStorage Temperature-65°C to + 150°CLead Temperature (Soldering, 10 sec.)265°CJunction Temperature150°C

Electrical Characteristics $V_S = 12V$, $R_L = 600\Omega$, $C_L = 20$ pF, $T_A = 25^{\circ}C$ unless otherwise stated

Parameter	Conditions	Test Limit (Note 6)		Design Limit (Note 7)			Units	
		Min Max		Min Typ		Max		
Supply Voltage, Vs		8	16	8	12	16	v	
Supply Current	RGB1 Channel Selected with No Input Signals Applied		60		42	60	mA	
Control Inputs Logic High Level Control Inputs Logic Low Level	Control Inputs A, B, C and Enable Input	2.0	0.8	2.0		0.8	V	
Enable Input Current, Pin 22	OV to Vs				2	10	μA	
Control Input Current	0V Logic Level 5V Logic Level				20 250	50 500	μΑ μΑ	
Enable Pulse Width				5			μs	
Channel Select Time					5	7	μs	
COMPOSITE VIDEO CHANNELS	Inputs—Pins 1, 2, 3 Output—Pin 23		• <u> </u>					
Maximum Input Voltage Swing	For Output THD = 1% @ 1 kHz	_		1.2			V _{p-p}	
Input Impedance				1.2	1.5	1.7	kΩ	
Dynamic Output Impedance					10		Ω	
Voltage Gain	Input Signal = 0.5 V _{p-p} @ 100 kHz	5.3		5.3	5.8	6.3	dB	
Bandwidth	Input Signal = $0.5 V_{p-p}$, $-3 dB$,	4.0		4.0	5.0		MHz	
Signal to Noise Ratio	Bandwidth = 5 MHz				60		dB	
Channel Isolation (Note 1)	Input Signal = 0.5 V _{p-p} @ 3 MHz				60		dB	
Crosstalk (Note 2)	Input Signal = 0.5 V _{p-p} @ 3 MHz				-60		dB	
Load Resistance (Note 3) AC Coupled DC Coupled to GND				600 2			Ω kΩ	
Power Supply Rejection Ratio	V _S Modulated 1 V _{p-p} @ 1 kHz	40			50		dB	
CV Bias (Pin 14) Input Impedance					1.0		kΩ	

M1044

Electrical Characteristics

 V_S = 12V, R_L = 600 Ω , C_L = 20 pF, T_A = 25°C unless otherwise stated (Continued)

Parameter	Conditions	Test Limit (Note 6)		Design Limit (Note 7)			Units
		Min	Max	Min	Тур	Max	
RGB CHANNELS	Inputs—Pins 4, 5, 6, 8, 9, 10 Outputs—Pins 15, 16, 17						
CLAMP INPUT-Pin 18 Minimum Input Voltage Maximum Input Voltage	For Clamp on For Clamp off			9		5	V
Input Current	Pin 18 = 0V					10	μΑ
Clamp Pulse Delay (Note 4)						0.2	μs
Maximum Input Voltage Swing	for Output THD = 1% @ 1 kHz			3.0			V _{p-p}
Input Bias Current	Clamp off, Channel Selected				20		μA
Dynamic Output Impedance					20		Ω
Voltage Gain	Input Signal = 1 V _{p-p} @ 100 kHz	-0.5		-0.5	0	+0.5	dB
Bandwidth	Input Signal = 1 V _{p-p} , -3 dB	6.0		24	30		MH
Signal to Noise Ratio	$R_{IN} = 50\Omega$, Bandwidth = 10 MHz				60		dB
Load Resistance (Note 3)	AC Coupled 3 V _{p-p} DC Coupled to GND			600 2			Ω kΩ
Channel Isolation (Note 1)	Input Signal = 1 V _{p-p} @ 5 MHz				60		dB
Crosstalk (Note 2)	Input Signal = 1 V _{p-p} @ 5 MHz				- 50		dB
Power Supply Rejection Ratio	V _S Modulated 1 V _{p-p} @ 1 kHz				50		dB
Pin 13 Output Impedance					60		Ω
SYNC CHANNELS	Inputs—Pins 7, 11 Outputs—Pin 23						
Maximum Input Voltage Swing	for Output THD = 1% @ 1 kHz			3.0			V _{p-p}
Input Impedance				1.8	2.3	2.8	kΩ
Dynamic Output Impedance	÷				40		Ω
Voltage Gain	Input Signal = 1 V _{p-p} @ 100 kHz	-1.0		-1.0	-0.4	+ 0.2	dB
Bandwidth	Input Signal = 1 V _{p-p} , -3 dB,	6.0		18	24		MH
Signal to Noise Ratio	$R_{IN} = 50\Omega$, Bandwidth = 10 MHz			1	60		dB

Note 1: CV channels defined with a CV mute condition set up (ABC = 001) and all CV inputs driven. Isolation is the output measured with respect to the input level for R_L of 600Ω. Channel isolation for RGB channels is measured in the same way with signals applied to the R, G or B inputs while a RGB mute condition is selected.

Note 2: CV crosstalk measured with selected channel input AC grounded and with signal applied to the other CV inputs. Resulting output voltage is measured with RL of 600Ω. RGB crosstalk is measured similarly with signals applied to unselected channel inputs and measuring the selected channel output. Note that high frequency crosstalk measurements are very dependent on board layout. An effective ground plane and input to input shielding are required.

Note 3: DC output current sourced from device to load should not exceed 10 mA, care should be taken to avoid shorting outputs to GND.


Note 4: Delay between clamp pulse input at Pin 18 and resulting clamping action as seen at RGB inputs.

Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 6: Guaranteed and 100% production tested.

Note 7: Design limits are guaranteed to National's AOQL, but are not 100% production tested.

Note 8: When operating at elevated temperatures, the maximum power dissipation must be derated based on a maximum junction temperature of 150°C and $\theta_{JA} = 60°C/W$.



.

3-35

LM1044

3

Pin Description

M1044

Note: The pin designations CV, R, G, B, and Sync are assigned for the convenience of description and are not intended to be a limitation. For example RGB could be YUV, or they could all be independent signal sources.

Pin 1	Composite video input 1 (CV1), biased internally via 1.8 k Ω to $\frac{V_S}{2}$ + 1V.
Pin 2	Composite video input 2 (CV2), biased as for pin 1 (CV1) above.
Pin 3	Composite video input 3 (CV3), biased as for pin 1 (CV1) above.
Pin 4	RGB input R1. This pin is internally biased via a clamp circuit to $\frac{V_S}{2}$ + 1V and should be AC
	coupled to a low impedance source. The input coupling capacitor also acts as a clamp capacitor, see application notes.
Pin 5	RGB input G1, biased as for pin 4 (R1) above.
Pin 6	RGB input B1, biased as for pin 4 (R1) above.
Pin 7	Sync input S1, biased internally via 2.5k to $\frac{VS}{2}$ + 1V.
Pin 8	RGB input R2, biased as for pin 4 (R1) above.
Pin 9	RGB input G2, biased as for pin 4 (R1) above.
Pin 10	RGB input B2, biased as for pin 4 (R1) above.
Pin 11	Sync input S2, biased as for pin 7 (S1) above.
Pin 12	Negative supply (GND)
Pin 13	Connect a capacitor to GND to decouple the internal bias of the RGB amplifiers.
Pin 14	Internal bias for the CV and Sync Amplifiers, decouple with a capacitor to GND.
Pin 15	B Output.
Pin 16	G Output.
Pin 17	R Output.
Pin 18	This is the clamp pulse input pin. A positive going pulse activates the RGB input bias clamps. See application notes.
Pin 19	Channel select input, control C.
Pin 20	Channel select input, control B.
Pin 21	Channel select input, control A.
Pin 22	Enable input for control latches. Channel
	selection is locked while this input is low and is updated when high. The minimum enable pulse width is 5 μ s.
Pin 23	CV output or Sync output when an RGB channel is selected.
Pin 24	Supply pin (V_S). This pin should be well decoupled at high frequencies, a 100 nF capacitor connected close to the supply pins is normally adequate.

Application Notes

DEVICE DESCRIPTION


The LM1044 video switch circuit has a configuration as illustrated in *Figure 1* and consists of a 3 input to 1 output, 5 MHz switch with 6 dB gain, three 2 input to 1 output, 30 MHz, 0 dB gain switches, coupled together with a 2 input to 1 output switch sharing the 3 way switch output. All switch stages are current switched differential amplifers with feedback, providing low impedance buffered outputs. Latched logic inputs with control decoding are provided for switch control and a DC clamp facility is available on the 30 MHz channels.

The principle application of this device is the selection between various composite video (CV) or Red, Green, and Blue (RGB) sources now found in video systems using various signal sources, e.g., VCR's, satellite receivers, home computers and video games. Other possible application examples, for example security camera switching, are shown towards the end of these notes.

The 5 MHz channels are ideally suited for the switching of composite video sources and have a gain of 6 dB to allow amplification from terminated inputs back up to internal signal levels. The 30 MHz channels are suitable for direct RGB inputs to display high quality graphics and will also handle high quality linear signals. The fourth switch channel shares the CV output pin and is ideal for routing synchronization signals from the RGB/YUV sources into the path to the sync separator and timebase circuits.

CHANNEL SELECTION

The switch selections are made via the enable and 3 logic control inputs, according to the truth table shown on the following page. This gives a choice of 3 CV video signal sources or 2 RGB plus Sync signals on the video display.



Application Notes (Continued) Truth Table

	Control Logic			
EN 22	C 19	В 20	A 21	Channel Selected
1	0	0	0	CV1, RGB Outputs Muted
1	0	0	1	CV2, RGB Outputs Muted
1	0	1	0	CV3, RGB Outputs Muted
1	0	1	1	RGB1 with Sync1
1	1	1	1	RGB2 with Sync2
1	1	1	0	Mute
1	1	0	1	Mute
1	1	0	0	Mute
0	х	х	х	Previous selection retained

The shaded section of the truth table indicates selection compatible with the LM1038 four channel stereo audio switch logic to give a possible selection of CV1 + Audio1, CV2 + Audio2, CV3 + Audio3, RGB1 + Audio4 and RGB2 + Mute or Audio4; see *Figure 3.*

The mute conditions in the table correspond to disabled CV/Sync (output pulled low) and high impedance RGB outputs which may be connected in parallel with other device outputs for further expansion of the switch system. If all the RGB inputs are being used to switch composite video signals then the RGB outputs can be connected into the CV inputs to allow multiplexing down to 1 output from a large number of input signals.

LOGIC AND ENABLE INPUTS

If undriven the enable input will assume a high impedance logic 1 condition and should be defined externally. The Logic selection inputs have internal pulldowns, typically 20 k Ω , which will define logic low levels if unconnected, giving CV1 in default of any other control input.

INPUT BIAS FOR CV CHANNELS

The CV and Sync inputs are biased via internal 1.5 k Ω and 2.3 k Ω resistors, respectively, to the internally generated 7V bias (V_S = 12V) level at pin 14. Input coupling capacitors need to be chosen to give an adequate low frequency response when driving the 1.5 k Ω input impedance, for example, for less than 2% tilt on a frame rate waveform 330 μF will be required. Depending on the effectiveness of any following clamp circuitry the input coupling capacitors may be reduced in value. These inputs may also be driven with DC coupled signals, provided the standing DC level is sufficiently near to 7V to maintain the output within the output signal range (4.5 to 8.5V for V_S = 12V).

The bias at pin 14 has a DC output resistance typically of 1 $k\Omega$ and requires a decoupling capacitor to properly define the gain and crosstalk. To ensure an adequate low frequency response this capacitor should be 100 μF or more. This pin may also be biased from an external voltage source

provided the output remains within the output window. Note this bias will also affect the voltage at pin 13.

INPUT BIAS FOR RGB CHANNELS

The 6 RGB inputs may be biased in one of three ways;


1) DC restored above an internal 4.5V level

2) Clamped to an internal 7V bias level

3) Driven directly with DC coupled signals

With an AC coupled input signal and the clamp pulse held low the negative going peaks will DC restore to a level greater than 3 diode drops below the reference bias level at pin 13, typically 4.5V for V_S = 12V. The source resistance of the diode restoring path is 1 k Ω for currents below 200 μ A.


Simplified Schematic of RGB Stage



TL/H/9252-6

The simplified schematic of the CV stage is virtually identical to the RGB stage except that the CV stage does not incorporate the clamp circuitry.

Clamping to the internal 7V bias is arranged by applying a positive going clamp pulse to pin 15 during a time when the input signals are at a black reference level. This is usually during the back porch or during the blanking period of signals without syncs. The clamp pulse width should not be less than 3 µs. During the time pin 15 is high all six inputs R1, R2, G1, G2, B1 and B2 are connected to the RGB bias voltage developed at pin 13, charging the input coupling capacitors to this level. These coupling capacitors are chosen to optimize value versus tilt introduced during the active line period. A value of 330 nF gives less than 1% tilt for input currents less than 20 µA. The effective impedance of the clamp path when conducting is 300Ω . The voltage at pin 13 is a low impedance, 60Ω , buffered version of the CV bias voltage at pin 14 and decoupling is required to remove high frequencies and maintain channel separation. The voltage at pin 13 may be changed by driving pin 14 as described for CV bias.



Relation of Clamp Pulse to Video



If the clamp pulse input is held low the RGB inputs may be driven directly with DC coupled signals provided the levels are such as to remain within the output window. Such signals could be directly coupled from the RGB outputs of a preceeding LM1044, avoiding the need for coupling capacitors when expanding the switching capability. External resistive biasing to the bias voltage available at pin 13 may also be used for a mean level bias with AC coupled signals not having reference levels.

OPERATION AT SUPPLIES OTHER THAN 12V

The LM1044 may be operated at supply voltages between 8V and 16V. Note that the CV and RGB bias voltages, together with the clamp pulse threshold, will track with supply variations whilst the logic input thresholds will remain essentially constant. At lower supply voltages the signal handling may be optimized with an external bias voltage to pin 14.




FIGURE 3. LM1044 Application Circuit Showing System Interfacing and LM1038

OPERATION WITH SPLIT SUPPLIES


The LM1044 may be operated with split supplies with due regard to the maximum supply voltage (16V) and output signal range. An example of operation in this way is illustrated below. With \pm 5V and pin 14 held at 0V the RGB outputs can swing +2V, -1.5V and the CV and Sync output can swing +1.3V, -1.5V and the CV and Sync output can swing +1.3V, -1.3V. Similarly with +10V, -5V supplies, pin 14 to 0V, RGB output swings of +5.5V, -1.5V and CV/ Sync swings of +4.5V and -1.5V can be obtained. This supply configuration has the advantage that pin 14 can be grounded and all signals may be DC coupled avoiding the need for coupling capacitors. Offsets introduced are typical-

ly -30 mV for CV and RGB channels, and -140 mV for Sync channels.

OTHER APPLICATIONS

The LM1044 can be used in other than the standard CV with RGB circuit and an example is given below of a dual 6 input to 1 output multiplexer for video or indeed any kind of signals up to 2 V_{p-p} . In this particular example the RGB outputs are cross-coupled into the CV inputs of the other channel to complete the multiplexing down to 2 outputs. The clamp circuits are ideal for security cameras and other multiple video source monitoring systems.

-M1044



National Semiconductor

LM1201 Video Amplifier System

General Description

The LM1201 is a wideband video amplifier system intended for high resolution monochrome or RGB monitor applications. In addition to the wideband video amplifier the LM1201 contains a gated differential input black level clamp comparator for brightness control and an attenuator circuit for contrast control. The LM1201 also contains a voltage reference for the video input. For medium resolution RGB color monitor applications also see the LM1203 Video Amplifier System data sheet.

Features


- Wideband video amplifier (200 MHz @ -3 dB)
- Attenuator circuit for contrast control (>40 dB range)
- Externally gated comparator for brightness control

Block and Connection Diagram

- Provisions for external gain set and peaking of video amplifier
- Video input voltage reference
- Low impedance output driver

Typical Applications

- CRT video amplifiers
- Video switches
- High frequency video preamplifiers
- Wideband gain controls
- PC monitors
- Workstations
- Facsimile machines
- Printers



Order Number LM1201M or LM1201N See NS Package Number M16A or N16E TL/H/10006-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V_{CC} Pins 10, 12, 15

to Ground Pins, 1, 7	13.5V
Voltage at Any Input Pin (V _{IN})	$V_{CC} \geq V_{IN} \geq GND$
Video Output Current (18)	28 mA
Package Power Dissipation at $T_A = 25^{\circ}$ (Above 25°C derate based on (θ_{JA} ar	
Package Thermal Resistance (θ_{JA}) N16	E 80°C/W
Package Thermal Resistance ($ heta_{JA}$) M16	A 100°C/W

Electrical Characteristics See Test Circuit (Figure 2), T_A = 25°C; V_{CC1} = V_{CC2} = V_{CC3} = 12V

DC Static Tests S9 Open; V4 = 6V; V5 = 0V; V6 = 2.0V unless otherwise stated

Symbol	Parameter	Conditions	Typical	Tested Limit (Note 1)	Design Limit (Note 2)	Units (Limits)
ls	Supply Current	V _{CC} Pins 12, 15 Only	45	57		mA(max)
V ₃	Video Input Reference Voltage		2.65	2.4		V(min)
				2.95		V(max)
l ₁₆	Video Input Bias Current	(V ₃ -V ₁₆)/10 kΩ	5.0	20		μA(max)
V _{5L}	Clamp Gate Low Input Voltage	Clamp Comparator On	1.2	0.8		V(min)
V _{5H}	Clamp Gate High Input Voltage	Clamp Comparator Off	1.6	2.0		V(max)
I _{5L}	Clamp Gate Low Input Current	$V_{5} = 0V$	-0.5	-5.0		μA(max)
^I 5H	Clamp Gate High Input Current	V ₅ = 12V	0.005	1		μA(max)
l ₂₊	Clamp Cap Charge Current	V ₂ = 0V	1	0.55		mA(min)
l ₂ _	Clamp Cap Discharge Current	$V_2 = 5V$	-1	-0.55		mA(min)
V _{8L}	Video Output Low Voltage	$V_2 = 0V$	0.5	0.9		V(max)
V _{8H}	Video Output High Voltage	V ₂ = 5V	8.5	8.0		V(min)
Vos	Comparator Input Offset Voltage	V ₆ -V ₉	±0.5	±25		mV(max)


AC Dynamic Tests S9 Closed, $V_5 = 0V$, $V_6 = 4V$

Symbol	Parameter	Conditions	Тур	Tested Limit (Note 1)	Design Limit (Note 2)	Units (Limits)
Av max	Video Amplifier Gain	V ₄ = 12V	8	5.5		V/V(min)
ΔAv 5V	Attenuation @ 5V	Ref: Av max, $V_4 = 5V$	-10			dB
ΔAv 2V	Attenuation @ 2V	Ref: Av max, $V_4 = 2V$	-45			dB
THD	Video Amplifier Distortion	$V_4 = 5V, V_0 = 1 V_{p-p}$	0.3			%
f (-3dB)	Video Amplifier Bandwidth (Note 3)	$V_4 = 12V, V_0 = 100 \text{ mV}_{rms}$	200		170	MHz(min)
t _r	Output Rise Time (Note 3)	$V_{O} = 4 V_{p-p}$	2.5			ns
t _f	Output Fall Time (Note 3)	$V_0 = 4 V_{p-p}$	3			ns

Note 1: These parameters are guaranteed and 100% production tested.

Note 2: Design limits are guaranteed (but not 100% production tested). These limits are not used to calculate outgoing quality levels.

Note 3: When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended.



TL/H/10006-2

LM1201

FIGURE 2. LM1201 AC/DC Test Circuit

Note: When $V_5 \le 0.8V$ and S9 is closed, DC feedback around the Video Amplifier is provided by the clamp comparator. Under these conditions sine wave or 50% duty cycle square waves can be used for test purposes. The low frequency dominant pole is determined by C2 at Pin 2. Capacitor C9 at pin 9 prevents overloading the clamp comparator inverting input. See applications section for additional information.




FIGURE 3. Typical Application of the LM1201

TL/H/10006-3

3

APPLICATIONS INFORMATION

Figure 4 shows the block diagram of a typical analog monochrome monitor. The monitor is used with CAD/CAM work stations, PCs, arcade games and in a wide range of other applications that benefit from the use of high resolution display terminals. Monitor characteristics may differ in such ways as sweep rates, screen size, or in video amplifier speed but will still be generally configured as shown in *Figure* 4. Separate horizontal and vertical sync signals may be required or they may be contained as a composite signal in the video input signal. The video input signal is usually supplied by coaxial cable which is terminated in 75 Ω at the monitor input and internally AC coupled to the video amplifier. The input signal is approximately 1V peak-to-peak in amplitude and at the input of the high voltage video section, approximately 6V peak-to-peak. At the cathode of the CRT the video signals can be as high as 60V peak to peak. The block in *Figure 4* labeled "Video Amplification with DC Controlled Gain/Black Level" contains the function of the LM1201 video amplifier system.




FIGURE 4. Typical Monochrome Monitor Block Dlagram

TL/H/10006-4


LM1201

Circuit Description

Figure 5 is a block diagram of the LM1201 along with the contrast and brightness controls. The contrast control is a DC operated attenuator which varies the AC gain of the amplifier without introducing any signal distortions or DC output shift. The brightness control function requires a "sample and hold" circuit (black level clamp) which holds the DC bias of the video amplifier and CRT cathodes constant during the black level reference portion of the video waveform. The clamp comparator, when gated on during this reference period, will charge or discharge the clamp capacitor until the non-inverting input of the clamp comparator to the brightness control.

Figure 6 is a simplified schematic of the LM1201 video amplifier along with the recommended external components. The IC pin numbers are circled with all external components shown outside of the dashed line. The video input is applied


to pin 16 via the 10 µF coupling capacitor. DC bias to the video input is through the 10 k Ω resistor which is connected to the 2.6V reference at pin 3. The low frequency roll-off of the amplifier is set by these two components. Transistor Q1 buffers the video signal to the base of Q2. The Q2 collector current is then directed to the V_{CC1} supply through Q3 or to V_{CC2} through Q4 and the 500 Ω load resistor depending upon the differential DC voltage at the bases of Q3 and Q4. The Q3 and Q4 differential base voltage is determined by the contrast control circuit which is described below. The black level DC voltage at the collector of Q4 is maintained by Q5 and Q6 which are part of the black level clamp circuit also described below. The video signal appearing at the collector of Q4 is then buffered by Q7 and level shifted down by Z1 and Q8 to the base of Q9 which will then provide additional system gain.



TL/H/10006-5

FIGURE 5. Block Diagram of LM201 Video Amplifier with Contrast and Black Level Control

3



3-46

Circuit Description (Continued)

The "Drive" pin will allow the user to set the maximum gain of the amplifier based on the range of input video signal levels and the CRT stage gain if it is fixed or limited. When using three LM1201 devices for high resolution RGB applications, the "Drive" pin allows the user to trim the gain of each channel to correct for differences in the three CRT cathodes. A small capacitor (12 pF) in shunt with a 51Ω drive resistor at this pin will extend the high frequency gain of the video amplifier by compensating for some of the internal high frequency roll off. The 51 Ω resistor will set the system gain to approximately 8 or 18 dB. The video signal at the collector of Q9 is buffered and level shifted down by Q10 and Q11 to the base of the output emitter follower Q12. Between the emitter of Q12 and the video output pin is a 50 resistor which is included to prevent spurious oscillations when driving capacitive loads. An external emitter resistor must be added between the video output pin and ground. The value of this resistor should not be less than 330 Ω , otherwise package power limitations may be exceeded when worst case (high supply, max supply current, max temp) calculations are made. If negative going pulse slewing is a problem because of high capacitive loads (>10 pF), a more efficient method of emitter pull down would be to connect a suitable resistor to a negative supply voltage. This has the effect of a current source pull down when the minus supply voltage is -12V, and the emitter current is approximately 10 mA. The system gain will also increase slightly because less signal will be lost across the internal 500 resistor. Precautions must be taken to prevent the video

output pin from going below ground since IC substrate currents may cause erratic operation. The collector current from the video output transistor is returned to the power supply at V_{CC3}, pin 10. When making power dissipation calculations note that the datasheet specifies only the V_{CC1} and V_{CC2} supply currents at 12V. The IC power dissipation contribution of V_{CC3} is dependent upon the video output emitter pull down load.

In normal operation the minimum black level voltage that can be set at the video output pin is approximately 2V at maximum contrast setting. In applications that require a lower black level voltage, a resistor (approximately 16 kΩ) can be added from pin 3 to ground. This has the effect of raising the DC voltage at the collector of Q4 which will extend the range of the black level clamp by allowing Q5 to remain active. In applications that require video amplifier shutdown due to fault conditions detected by monitor protection circuits, pin 3 and the wiper arms of the contrast and brightness controls can be grounded without harming the IC. This assumes some series resistance between the top of the control potentiometers and V_{CC}.

Figure 7 shows the internal construction of the pin 3 2.6V reference circuit which is used to provide temperature and supply voltage tracking compensation for the video amplifier input. The value of the external DC biasing resistors should not be larger than 10 k Ω when using more than one LM1201 (e.g. in RGB systems) because minor differences in input bias currents on the individual video amplifiers may cause offsets in gain.




FIGURE 7. LM1201 Video Input Voltage Reference and Contrast Control Circuits

TL/H/10006-7

Circuit Description (Continued)

Figure 7 also shows how the contrast control circuit is configured. Resistors R23, R24, diodes D3, D4, and transistor Q13 are used to establish a low impedance zero TC half supply voltage reference at the base of Q14. The differential amplifier formed by Q15, Q16 and feedback transistor Q17 along with resistors R27, R28 establish a differential base voltage for Q3 and Q4 in *Figure 6*. When externally adding or subtracting current from the collector of Q16, a new differential voltage is generated that reflects the change in the ratio of currents in Q15 and Q16. To provide voltage control of the Q16 current, resistor R29 is added between the Q16 collector and pin 4. A capacitor should be added from pin 4 to ground to prevent noise from the contrast control pot from entering the IC.

Figure 8 is a simplified schematic of the clamp gate and clamp comparator section of the LM1201. The clamp gate circuit consists of a PNP input buffer transistor (Q18), a PNP emitter coupled pair referenced on one side to 2.1V (Q19, Q20) and an output switch (Q21). When the clamp gate input at pin 5 is high (>1.5V), the Q21 switch is on and

shunts the I1 1mA current to ground. When pin 5 is low (<1.3V), the Q21 switch is off and the I1 1mA current source is mirrored or "turned around" by reference diode D5 and Q26 to provide a 1mA current source for the clamp comparator. The inputs to the comparator are similar to the clamp gate input except that an NPN emitter coupled pair is used to control the current which will charge or discharge the clamp capacitor at pin 2. PNP transistors are used at the inputs because they offer a number of advantages over NPNs. PNPs will operate with base voltages at or near ground and will usually have a greater reverse emitter-base breakdown voltage (BVebo). Because the differential input voltage to the clamp comparator during the video scan period could be greater than the BVebo of NPN transistors, resistor R34 with a value one half that of R33 or R35 is connected between the bases of Q23 and Q27. This resistor will limit the maximum differential input to Q24, Q25 to approximately 350 mV. The clamp comparator common mode range extends from ground to approximately 9V and the maximum differential input voltage is V_{CC} and ground.




FIGURE 8. Simplified Schematic of LM1201 Clamp Gate and Clamp Comparator Circuits

Applications Information

Figure 9 shows the configuration of a high frequency amplifier with non-gated DC feedback. Pin 5 is tied low to turn on the clamp comparator (feedback amplifier). The inverting input (pin 9) is connected to the amplifier output from a low pass filter. Additional low frequency filtering is provided by the clamp capacitor. The Drive pin is grounded to allow for the widest range of output signals. Maximum output swing is achieved when the DC output is set to approximately 4.5V.




FIGURE 9. High Frequency Amplifier/Attenuator Circuit with Non-Gated DC Feedback (Non-Video Applications)

Applications Information (Continued)

Figure 10 shows the LM1201 set up as a video amplifier with biphase outputs. Because the collector of output transistor Q12 is the only internal connection to V_{CC3} , a 75 Ω termination to the power supply voltage allows one to obtain inverted video at pin 10. Black level on the non-inverted video output (pin 8) is set to 1.5V by the voltage divider on pin 6.

Figure 11 shows how a high frequency video switch may be designed using multiple LM1201 devices. All outputs can

be OR'ed together assuming no more than one channel is selected at any given time. Channel selection is accomplished by keeping the appropriate SELECT SWITCH open. Closing the SELECT SWITCH on a given channel disables that channel's output (pin 8) leaving it in a high Impedance state. A single pair of contrast and brightness potentiometers control the selected channel's gain and output DC level.




FIGURE 10. Preclamped Video Amplifier with Biphase Outputs

TL/H/10008-10





FIGURE 11. High Frequency Video Switch with Common Contrast and Brightness Controls





TL/H/10006-14

5ns

HP8082 pulse generator HP10241A 10:1 voltage divider HP1120A 500 MHz FET probe Tektronix 2465A 350 MHz scope

100mV

Scale for All Photos-Vert: 1V/Div Horiz: 5 ns/Div · Actual output signal swings

4 V_{p-p} (10:1 divider is used)
Contrast is set to maximum

• $V_{IN} = 500 \text{ mV}_{p-p}$


• $R_{DRIVE} = 50\Omega$ • Vertical scale is actually 1V/div and not 100 mV/div due to 10:1 attenuator used.

100mV

5ns

TL/H/10006-15

· Outputs are centered at 4V DC.



TL/H/10006-16

Note: The p.c.b. layout shown above is suitable for evaluating the performance of the LM1201. Although it is similar to the typical application circuit of Figure 3, there is no c.r.t. driver stage. Instead, a feedback resistor is connected between Pins 8 and 9 and the brightness control is connected to Pin 6. Again, for best results, a socket should not be used for the LM1201.

C1

COMPONENT VALUES:

- R1 75 Ω , 5%, 1/4 watt, carbon composition R3 10 k Ω , 5%, 1/4 watt, carbon composition
- R3 10 k Ω , 5%, 1/4 watt, carbon composition R4 50 Ω , 5%, 1/4 watt, carbon composition
- R4 $50\Omega, 5\%, 1/4$ watt, carbon composition R5 $200\Omega, 5\%, 1/4$ watt, carbon composition
- R5 200 Ω , 5%, 1/4 watt, carbon composition R6 75 Ω , 5%, 1/4 watt, carbon composition
- R675Ω, 5%, 1/4 watt, carbon compositionR7 330Ω , 5%, 1/4 watt, carbon composition
- R8 680 k Ω , 5%, 1/4 watt, carbon composition
- R9 10 k Ω , trim pot, helitrim model 91
- R10 5.1 k Ω , 5%, 1/4 watt, carbon composition
- R11 43 k Ω , 5%, 1/4 watt, carbon composition
- R12 12 k Ω , 5%, 1/4 watt, carbon composition
- R13 10 kΩ, trim pot, helitrim model 91
- R14 $2 k\Omega$, 5%, 1/4 watt, carbon composition
- R15 200Ω, 5%, 1/4 watt, carbon composition
- IC1 LM1201
- IC2 LM1881

- 0.1 µF, ceramic
- C2 0.1 µF, ceramic
- C4 0.1 µF, ceramic
- C5 0.1 µF, ceramic
- C6 10 µF/6V, electrolytic
- C7 0.1 µF, ceramic
- C8 0.1 µF, ceramic
- C9 0.1 µF, ceramic
- C10 0.1 µF, ceramic
- C11 0.1 µF, ceramic
- C12 0.1 µF, ceramic
- C13 100 µF/15V, electrolytic
- C14 0.001 µF, mica
- C15 0.1 µF, ceramic

National Semiconductor


LM1203 RGB Video Amplifier System

General Description

The LM1203 is a wideband video amplifier system intended for high resolution RGB color monitor applications. In addition to three matched video amplifiers, the LM1203 contains three gated differential input black level clamp comparators for brightness control and three matched attenuator circuits for contrast control. Each video amplifier contains a gain set or "Drive" node for setting maximum system gain (Av = 4 to 10) as well as providing trim capability. The LM1203 also contains a voltage reference for the video inputs. For high resolution monochrome monitor applications see the LM1201 Video Amplifier System datasheet.

Features

- Three wideband video amplifiers (70 MHz @ --3dB)
- Inherently matched (±0.1 dB or 1.2%) attenuators for contrast control
- Three externally gated comparators for brightness control
- Provisions for independent gain control (Drive) of each video amplifier
- Video input voltage reference
- Low impedance output driver



3-54

Absolute Maximum Ratings If Military/Aerospace specified devices are required,

 Operating Temperature Range, T_A
 0°C to +70°C

 Storage Temperature Range, T_{STG}
 -65°C to +150°C

 Lead Temperature, (Soldering, 10 sec.)
 265°C

 ESD susceptibility
 2 kV

 Human body model: 100 pF discharged through a 1.5 kΩ resistor

please contact the National Semiconductor Sales

Electrical Characteristics See Test Circuit *(Figure 2)*, $T_A = 25^{\circ}C$; $V_{CC1} = V_{CC2} = 12V$

DC Static Tests S17, 21, 26 Open; V12 = 6V; V14 = 0V; V15 = 2.0V unless otherwise stated

Label	Parameter	Conditions	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Units (Limits)
ls	Supply Current	V _{CC} 1 only	73	90.0		mA(max)
V11 Video Input Reference Voltage		2.4	2.2		V(min)	
			£.7	2.6		V(max)
lb	Video Input Bias Current	Any One Amplifier	5.0	20		μA(max)
V14 I	Clamp Gate Low Input Voltage	Clamp Comparators On	1.2	0.8		V(min)
V14 h	Clamp Gate High Input Voltage	Clamp Comparators Off	1.6	2.0		V(max)
14	Clamp Gate Low Input Current	V14 = 0V	-0.5	-5.0		μA(max)
l14 h	Clamp Gate High Input Current	V14 = 12V	0.005	1		μA(max)
lclamp+	Clamp Cap Charge Current	V5, 8 or 10 = 0V	850	500		μA(min)
lclamp-	Clamp Cap Discharge Current	V5, 8 or 10 = 5V	-850	-500		μA(min)
Vol	Video Output Low Voltage	V5, 8 or 10 = 0V	0.9	1.25		V(max)
Voh	Video Output High Voltage	V5, 8 or 10 = 5V	8.9	8.2		V(min)
ΔVo(2V)	Video Output Offset Voltage	Between Any Two Amplifiers V15 = 2V	±0.5	±50		mV(max)
∆Vo(4V)	Video Output Offset Voltage	Between Any Two Amplifiers V15 = 4V	±0.5	±50		mV(max)

AC Dynamic Tests S17, 21, 26 Closed; V14 = 0V; V15 = 4V; unless otherwise stated

Symbol	Parameter	Conditions	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Units (Limits)
Av max	Video Amplifier Gain	$V12 = 12V, V_{IN} = 560 \text{ mVp-p}$	6.0	4.5		V/V(min)
ΔAv 5V	Attenuation @ 5V	Ref: Av max, V12 = 5V	-10			dB
ΔAv 2V	Attenuation @ 2V	Ref: Av max, V12 = 2V	-40			dB
Av match	Absolute gain match @ Av max	V12 = 12V (Note 5)	±0.5			dB
ΔAv track1	Gain change between amplifiers	V12 = 5V (Notes 5, 8)	±0.1		±0.5	dB(max)
ΔAv track2	Gain change between amplifiers	V12 = 2V (Notes 5, 8)	±0.3		±0.7	dB(max)
THD	Video Amplifier Distortion	V12 = 3V, V _O = 1 Vp-p	0.5			%
f (3 dB)	Video Amplifier Bandwidth (Notes 4, 6)	V12 = 12V, $V_{O} = 100 \text{ mV}_{\text{rms}}$	70			MHz
t _r	Output Rise Time (Note 4)	V _O = 4 Vp-p	5			ns
tr	Output Fall Time (Note 4)	$V_{O} = 4 V_{P-P}$	7			ns

AC Dynamic Tests S17, 21, 26 Closed; V14 = 0V; V15 = 4V; unless otherwise stated (Continued)

Symbol	Parameter	Conditions	Тур	Tested Limit (Note 2)	Design Limit (Note 3)	Units
Vsep 10 kHz	Video Amplifier 10 kHz Isolation	V12 = 12V (Note 7)	-65	-		dB
Vsep 10 MHz	Video Amplifier 10 MHz Isolation	V12 = 12V (Notes 4, 7)	-46			dB

Note 1: V_{CC} supply pins 1, 13, 23, 28 must be externally wired together to prevent internal damage during V_{CC} power on/off cycles.

Note 2: These parameters are guaranteed and 100% production tested.

LM1203

Note 3: Design limits are guaranteed (but not 100% production tested). These limits are not used to calculate outgoing quality levels.


Note 4: When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended. Video Amplifier 10 MHz isolation test also requires this printed circuit board.

Note 5: Measure gain difference between any two amplifiers. VIN = 1 Vp-p.


Note 6: Adjust input frequency from 10 kHz (Avmax ref level) to the -3 dB corner frequency (f -3 dB).


Note 7: Measure output levels of the other two undriven amplifiers relative to driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at f_{IN} = 10 MHz for Vsep = 10 MHz.

Note 8: ΔAv track is a measure of the ability of any two amplifiers to track each other and quantifies the matching of the three attenuators. It is the difference in gain change between any two amplifiers with the Contrast Voltage V12 at either 5V or 2V measured relative to an Av max condition V12 = 12V. For example, at Av max the three amplifiers gains might be 17.4 dB, 16.9 dB, and 16.4 dB and change to 7.3 dB, 6.9 dB, and 6.5 dB respectively for V12 = 5V. This yields the measured typical ±0.1 dB channel tracking.



3-56








Applications Information

Figure 4 shows the block diagram of a typical analog RGB color monitor. The RGB monitor is used with CAD/CAM work stations, PC's, arcade games and in a wide range of other applications that benefit from the use of color display terminals. The RGB color monitor characteristics may differ in such ways as sweep rates, screen size, CRT color trio spacing (dot pitch), or in video amplifier bandwidths but will still be generally configured as shown in *Figure 4*. Separate horizontal and vertical sync signals may be required or they may be contained in the green video input signal. The video input signals are usually supplied by coax cable which is terminated in 750 at the monitor input and internally ac courses.

pled to the video amplifiers. These input signals are approximately 1 volt peak to peak in amplitude and at the input of the high voltage video section, approximately 6V peak to peak. At the cathode of the CRT the video signals can be as high as 60V peak to peak. One important requirement of the three video amplifiers is that they match and track each other over the contrast and brightness control range. The *Figure 4* block labeled "VIDEO AMPLIFICATION WITH GAIN AND DC CONTROL" describes the function of the LM1203 which contains the three matched video amplifiers, contrast control and brightness control.





-M1203

Circuit Description

Figure 5 is a block diagram of one of the video amplifiers along with the contrast and brightness controls. The contrast control is a dc-operated attenuator which varies the ac gain of all three amplifiers simultaneously while not introducing any signal distortions or tracking errors. The brightness control function requires a "sample and hold" circuit (black level clamp) which holds the dc bias of the video amplifiers and CRT cathodes constant during the black level reference portion of the video waveform. The clamp comparator, when gated on during this reference period, will charge or discharge the clamp capacitor until the plus input of the clamp comparator matches that of the minus input voltage which was set by the brightness control.

Figure 6 is a simplified schematic of one of the three video amplifiers along with the recommended external components. The IC pin numbers are circled with all external components shown outside of the dashed line. The video input is applied to pin 6 via the 10 μ F coupling capacitor. DC bias to the video input is through the 10 kn resistor which is connected to the 2.4V reference at pin 11. The low frequency roll-off of the amplifier is set by these two components. Transistor Q1 buffers the video signal to the base of Q2. The Q2 collector current is then directed to the V_{CC} 1 supply directly or through the 1k load resistor depending upon the differential DC voltage at the bases of Q3 and Q4. The Q3 and Q4 differential base voltage is determined by the contrast control circuit which is described below. RF decoupling capacitors are required at pins 2 and 3 to insure high frequency isolation between the three video amplifiers which share these common connections. The black level dc voltage at the collector of Q4 is maintained by Q5 and Q6 which are part of the black level clamp circuit also described below. The video signal appearing at the collector of Q4 is then buffered by Q7 and level shifted down by Z1 and Q8 to the base of Q9 which will then provide additional system dain.





FIGURE 5. Block Diagram of LM1203 Video Amplifier with Contrast and Black Level Control



3-61

Circuit Description (Continued)

The "Drive" pin will allow the user to trim the Q9 gain of each amplifier to correct for differences in the CRT and high voltage cathode driver gain stages. A small capacitor (33 pF) at this pin will extend the high frequency gain of the video amplifier by compensating for some of the internal high frequency roll off. To use this capacitor and still provide variable gain adjustment, the 51 Ω and series 100 Ω pot should be used with the red and green drive pins. The 91 Ω resistor used with the blue drive pin will set the system gain to approximately 6.2 and allow adjustment of the red and green gains to 6.2 plus or minus 25%. The video signal at the collector of Q9 is buffered and level shifted down by Q10 and Q11 to the base of the output emitter follower Q12. Between the emitter of Q12 and the video output pin is a 40 n resistor which was included to prevent spurious oscillations when driving capacitive loads. An external emitter resistor must be added between the video output pin and ground. The value of this resistor should not be less than 390 or package power limitations may be exceeded when worst case (high supply, max supply current, max temp) calculations are made. If negative going pulse slewing is a problem because of high capacitive loads (>10 pF), a more efficient method of emitter pull down would be to connect a suitable resistor to a negative supply voltage. This has the effect of a current source pull down when the minus supply voltage is -12V and the emitter current is approximately

10 mA. The system gain will also increase slightly because less signal will be lost across the internal 40 Ω resistor. Precautions must be taken to prevent the video output pin from going below ground because IC substrate currents may cause erratic operation. The collector currents from the video output transistors are returned to the power supply at V_{CC} 2 pin 23. When making power dissipation calculations note that the data sheet specifies only the V_{CC} 1 supply current at 12V. The IC power dissipation contribution of V_{CC} 2 is dependent upon the video output emitter pull down load.

In applications that require video amplifier shut down because of fault conditions detected by monitor protection circuits, pin 11 and the wiper arms of the contrast and brightness controls can be grounded without harming the IC. This assumes some series resistance between the top of the control pots and V_{CC}.

Figure 7 shows the internal construction of the pin 11 2.4V reference circuit which is used to provide temperature and supply voltage tracking compensation for the video amplifier inputs. The value of the external DC biasing resistors should not be larger than 10 k Ω because minor differences in input bias currents to the individual video amplifiers may cause offsets in gain.




FIGURE 7. LM1203 Video Input Voltage Reference and Contrast Control Circuits


TL/H/9178-7

Circuit Description (Continued)

Figure 7 also shows how the contrast control circuit is configured. Resistors R23, 24, diodes D3, 4 and transistor Q13 are used to establish a low impedance zero TC half supply voltage reference at the base of Q14. The differential amplifier formed by Q15, 16 and feedback transistor Q17 along with resistors R27, 28 establish a differential base voltage for Q3 and Q4 in *Figure 6*. When externally adding or subtracting current from the collector of Q16, a new differential voltage is generated that reflects the change in the ratio of currents in Q15 and Q16. To provide voltage control of the Q16 current, resistor R29 is added between the Q16 collector and pin 12. A capacitor should be added from pin 12 to ground to prevent noise from the contrast control pot from entering the IC.

Figure 8 is a simplified schematic of the clamp gate and clamp comparator sections of the LM1203. The clamp gate circuit consists of a PNP input buffer transistor (Q18), a PNP emitter coupled pair referenced on one side to 2.1V (Q19, 20) and an output switch (Q21). When the clamp gate input at pin 14 is high (>1.5V) the Q21 switch is on and shunts

the 11 850 μ A current to around. When pin 14 is low (<1.3V) the Q21 switch is off and the I1 850 µA current source is mirrored or "turned around" by reference diode D5 and Q26 to provide a 850 µA current source for the clamp comparator(s). The inputs to the comparator are similar to the clamp gate input except that an NPN emitter coupled pair is used to control the current which will charge or discharge the clamp capacitors at pins 5, 8, or 10. PNP transistors are used at the inputs because they offer a number of advantages over NPNs. PNPs will operate with base voltages at or near ground and will usually have a greater reverse emitter base breakdown voltage (BVebo). Because the differential input voltage to the clamp comparator during the video scan period could be greater than the BVebo of NPN transistors a resistor (R34) with a value one half that of R33 or R35 is connected between the bases of Q23 and Q27. This resistor will limit the maximum differential input to Q24, 25 to approximately 350 mV. The clamp comparator common mode range is from ground to approximately 9V and the maximum differential input voltage is V_{CC} and ground.



TL/H/9178-8

FIGURE 8. Simplified Schematic of LM1203 Clamp Gate and Clamp Comparator Circuits

Additional Applications of the LM1203

Figure 9 shows how the LM1203 can be set up as a video buffer which could be used in low cost video switcher applications. Pin 14 is tied high to turn off the clamp comparators. The comparator input pins should be grounded as shown. Sync tip (black level if sync is not included) clamping is provided by diodes at the amplifier inputs. Note that the clamp cap pins are tied to the Pin 11 2.4V reference. This was done, along with the choice of 200 Ω for the drive pin resistor, to establish an optimum DC output voltage. The contrast control (Pin 12) will provide the necessary gain or attenuation required for channel balancing. Changing the contrast control setting will cause minor DC shifts at the amplifier output which will not be objectionable as the output is AC coupled to the load. The dual NPN/PNP emitter follower will provide a low impedance output drive to the AC coupled 75 Ω output impedance setting resistor. The dual 500 μ F capacitors will set the low frequency response to approximately 4 Hz.




FIGURE 9. RGB Video Buffer with Diode Sync Tip Clamps and 75 Ω Cable Driver

Additional Applications of the LM1203 (Continued)

When diode D4 at Pin 11 is switched to ground the input video signals will be DC shifted down and clamped at a voltage near ground (approximately 250 mV). This will disable the video amplifiers and force the output DC level low. The DC outputs from other similarly configured LM1203s could overide this lower DC level and provide the output signals to the 75 Ω cable drivers. In this case any additional LM1203s would share the same 390 Ω output resistor. The maximum DC plus peak white output voltage should not be allowed to exceed TV because the "off" amplifier output stage could suffer internal zener damage. See *Figure 3* and text for a description of the internal configuration of the video o amplifier.

Figure 10 shows the configuration for a three channel high frequency amplifier with non gated DC feedback. Pin 14 is tied low to turn on the clamp comparators (feedback amplifiers). The inverting inputs (Pins 17, 21, 26) are connected to the amplifier outputs from a low pass filter. Additional low frequency filtering is provided by the clamp caps. The drive resistors can be made variable or fixed at values between 0 and 300Ω . Maximum output swings are achieved when the DC output is set to approximately 4V. The high frequency response will be dependent upon external peaking at the drive pins.






FIGURE 10. Three Channel High Frequency Amplifier with Non-gated DC Feedback (Non-video Applications)





3-67

National Semiconductor

LM1391 Phase-Locked Loop


General Description

The LM1391 integrated circuit has been designed primarily for use in the horizontal section of TV receivers, but may find use in other low frequency signal processing applications. It includes a stable VCO, linear pulse phase detector, and variable duty cycle output driver.

Features

- Internal active regulator for improved supply rejection
- Uncommitted collector of output transistor

- Output transistor with low saturation and high voltage swing
- APC of the oscillator with a synchronizing signal
- DC controlled output duty cycle
- ±300 Hz typical pull-in
- Linear balanced phase detector
- Low thermal frequency drift
- Small static phase error
- Adjustable DC loop gain



(*) Pin 4 Base of Q16 (LM1391) for use with (+) flyback pulse

TL/H/7889-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Current	40 mA _{DC}
Output Voltage	40 V _{DC}
Output Current	30 mA _{DC}
Sync Input Voltage (Pin 3)	5.0 Vp-p

 Flyback Input Voltage (Pin 4)
 5.0 Vp-p

 Power Dissipation (Package Limitation)
 1000 mW

 Plastic Package (Note 1)
 1000 mW

 Operating Temperature Range (Ambient)
 0°C to + 70°C

 Storage Temperature Range
 -65°C to + 150°C


 Lead Temperature (Soldering, 10 sec.)
 260°C

Electrical Characteristics T_A = 25°C (see test circuit, all switches in position 1)


Parameter	Conditions	Min	Тур	Max	Units
Regulated Voltage (Pin 6)	$I_6 = 22 \text{ mA}_{DC}$	8.0	8.6	9.2	V _{DC}
Supply Current (Pin 6)			20		mA _{DC}
Collector-Emitter Saturation Voltage of Output Transistor (Pin 1)	$I_{C1} = 20 \text{ mA}$		0.30	0.40	V _{DC}
Pin 4 Voltage			2.0		V _{DC}
Oscillator Pull-in Range	Adjust R _H		±300		Hz
Oscillator Hold-in Range	Adjust R _H		±900		Hz
Static Phase Error	Δf = 300 Hz		0.5		μs
Free-running Frequency Supply Dependance	S1 in position 2		±3.0		Hz/V _{DC}
Phase Detector Leakage (Pin 5)	All switches in position 2			±1.0	μΑ
Sync Input Voltage (Pin 3)		2.0		5.0	Vp-р
Sawtooth Input Voltage (Pin 4)		1.0		3.0	Vp-p
Maximum Oscillator Frequency			500		kHz

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 120°C/W junction to ambient.


Typical Performance Characteristics



Frequency vs Temperature



Output Duty Cycle vs V_M Voltage



TL/H/7889-3

Application Information

The following equations may be considered when using the LM1391 in a particular application.

$$R201 = R301 = \frac{V_{CC} - 8.6}{0.02} \Omega$$
$$f_{O} \simeq \frac{1}{0.6 R_{O}C_{O}} Hz \ 1.5k \le R_{O} < 51k$$
$$R204 \simeq 10 R_{O}$$

 $C203 = C204 \simeq \frac{1}{600 f_{O}(Hz)} F$


Test Circuit

DC Loop Gain $\mu\beta \approx 3.2 \times 10^{-5} \text{ R}_{O}f_{O} \text{ Hz/rad}$ Noise Bandwidth

$$f_{nn} \approx \frac{1 + 2\pi \frac{R_X^2}{R_Y} C_C \,\mu\beta}{4R_X C_C} \,Hz$$

Damping Factor


$$\mathsf{K} \cong \frac{\pi}{2} \frac{\mathsf{R}_{\mathsf{X}}^2}{\mathsf{R}_{\mathsf{Y}}} \mathsf{C}_{\mathsf{C}} \, \mu \beta$$




TL/H/7889-4


Connection Diagram

Dual-In-Line Package





3



3

National Semiconductor


LM1823 Video IF Amplifier/PLL Detector System

General Description

The LM1823 is a complete video IF signal processing system on a chip. It contains a 5-stage gain-controlled IF amplifier, a PLL synchronous amplitude detector, self-contained gated AGC, and a switchable AFC detector. The increased flexibility of the LM1823 makes it suitable for a wide variety of television applications where high quality video or sound carrier recovery is required. These include home receiver video IFs, cable and subscription TV decoders, and parallel sound IF/intercarrier detector systems. Typical operating frequencies are 38.9 MHz, 45.75 MHz, 58.75 MHz, and 61.25 MHz.

Features

- Low differential gain and phase
- IF and detector pin compatible with LM1822
- Common-base IF inputs for SAW filters
- True synchronous video detector using PLL
- Excellent stability at high system gains
- Noise-averaged gated AGC system
- Uncommitted AGC comparator input
- Internal AGC gate generator
- Superior small-signal detector linearity
- AFC detector with adjustable output bias
- 9 MHz video bandwidth
- Reverse tuner AGC output



3-73

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office/Distributors for availability an	id specifications.	Thermal Resistance, θ_{1A}	50° C/W
Power Supply Voltage, V2	15V	Junction Temperature	125°C
IF Supply Current, I ₅	60mA	Operating Temperature Range	0°C to 70°C
AGC Gate Voltage, V14	±5V	Storage Temperature Range	-65°C to +150°C
Video Output Current, I ₁₆	10 mA	Lead Temp. (Soldering, 10 seconds)	260°C
PLL Filter Current, I18	5 mA	Lead Temp. (Soldening, To seconds)	200 0

Detector Input Signal, vDET

Power Dissipation

1 Vrms

2W

DC Electrical Characteristics parameters guaranteed by electrical testing

 $T_A = 25^{\circ}C$, Test Circuit, $v_{IF} = v_{DET} = 0$, $V_{PH} = 4V$, $V_{COMP} = 4V$, and all switches in position 0 (open) unless noted.

Parameter	Conditions	Min	Тур	Max	Units	
12V Supply Current, I1 + I2	V _{AGC} =6.7V. V _{COMP} =6V	35	60	80	mA	
IF Regulator Voltage, V5	V _{AGC} =6.7V, SW4 Position 1	5.8	6.4	7.0	V	
IF Input Voltage, V7, V8	V _{AGC} =2V, SW 2, 3, 4 Position 1	3.2	3.7	4.1	v	
IF Decouple Offset, V6-V9	V _{AGC} =2V, SW 2, 3, 4 Position 1		0	±30	mV	
IF Peaker Voltage (Max Gain), V3, V4	V _{AGC} =2V, SW 2, 3, 4 Position 1	2.3	3.0	3.6	V	
IF Output Current, I1	$V_{AGC} = 9V$, SW 2, 3, 4 Position 1, Measure V1, $I_1 = (12 - V1)/50$	3.1	5.5	7.8	mA	
IF Peaker Voltage (Min Gain), V3, V4	V _{AGC} =9V, SW 2, 3, 4 Position 1	5.5	6.2		V	
Detector Input Voltage, V28	VAGC=6.7V, SW 1, 4 Position 1	4.3	4.9	5.5	v	
Limiter Tank Voltage, V24, V25	V _{AGC} =6.7V, SW 1, 4 Position 1	6.4	7.0	7.6	V	
AFC Tank Voltage, V23, V26	V _{AGC} =6.7V, SW 1, 4 Position 1	4.3	4.9	5.5	V	
VCO Tank Voltage, V19, V20	V _{AGC} =6.7V, SW 1, 4 Position 1	4.7	5.2	5.7	v	
AGC Sync Threshold, V17	SW 1, 2 Position 1, Adjust V_{COMP} for $I_{13} = 0$	3.8	4.0	4.2	v	
AGC Filter Leakage Current, I13	SW 1, 2, 4 Position 1		0	±5	μΑ	
AGC Filter Charge Current, I13	SW 1, 2 Position 1, V _{COMP} =3.5V	1.6	2.2	2.8	mA	
AGC Filter Discharge Current, I13	SW 1, 2 Position 1, V _{COMP} =4.5V	-0.45	-0.70	-0.90	mA	
RF AGC Leakage current, I ₁₁	V _{AGC} =2V, All Switches Position 1, Measure V11, I ₁₁ =(12-V11)/6000		0	20	μΑ	
RF AGC Output Current, I11	V_{AGC} = 10V, All Switches Position 1, Measure V11, I ₁₁ = (12–V11)/6000	1.5	1.8		mA	

Detector AC Set-Up Procedure sw 1, 4 position 1, VAGC=0V

- 1. Apply v_{DET} = 10 mVrms, 45.75 MHz CW at the detector input. Tune L1 for maximum AC signal at pin 25, measured with a 10x FET probe or through a 1 pF capacitor to prevent loading of the limiter tank.
- 2. Increase v_{DET} to 60 mVrms. Adjust L3 until the PLL locks, as indicated by a DC voltage at the video output pin 16.
- 3. With the detector locked, adjust L3 for 4.0V at pin 18.
- 4. Adjust $V_{\mbox{PH}}$ for maximum detector efficiency by monitoring pin 16 for a minimum DC voltage.
- 5. Adjust L2 for 3.0V at pin 27 (on sensitive slope of AFC curve).

AC Electrical Characteristics parameters guaranteed by electrical testing

 $T_A = 25^{\circ}$ C, Test Circuit, detector set-up as above, f = 45.75 MHz, $V_{AGC} = 6.7$ V, $V_{COMP} = 4$ V, and all switches in position 0 (open) unless noted.

Parameter	Parameter Conditions		Тур	Max	Units
IF Amplifier Gain, v_{OUT}/v_{IF} (Note 1)	V_{AGC} = 2V, SW 2, 3, 4 Position 1, v_{IF} = 500 μ Vrms	25	35		dB
V _{AGC} for 15 dB Gain Reduction	SW 2, 3, 4 Position 1, ν_{IF} = 2.8 mVrms, Adjust V _{AGC} for Same ν_{OUT} as Gain Test	4.2	4.6	5.0	v
V _{AGC} for 45 dB Gain Reduction	SW 2, 3, 4 Position 1, v_{IF} = 89 mVrms, Adjust V _{AGC} for Same v_{OUT} as Gain Test	5.1	5.5	6.1	v
Zero Carrier Level, V16	SW 1, 2, 4 Position 1, v _{DET} =0	6.6	7.4	8.4	v
Detected Output Level, $\Delta V16$	SW 1, 2, 4 Position 1, v _{DET} =60 m/Vrms, Measure Change in V16 from Zero Carrier Test	2	3	4.3	v
Overload Output Voltage, V16	SW 1, 2, 4 Position 1, v _{DET} =600 mVrms		2	3	v
AFC Output Voltage (OFF), V27	SW 1, 2, 4 Position 1, v _{DET} =0	2.8	3.0	3.2	v
AFC Minimum Output Voltage, V27	SW 1, 4 Position 1, v _{DET} =60 mVrms, 46.75 MHz		0.5	1.0	V
AFC Maximum Output Voltage, V27	SW 1, 4 Position 1, v _{DET} = 60 mVrms, 44.75 MHz	9	10		V
PLL Pull-In Range, ∆f	SW 1, 4 Position 1, v_{DET} = 60 mVrms, Vary Frequency and Measure the Difference between Lock Points	2	3		MHz


Note 1: The IF amplifier gain is specified with the IF output connected to a 50 measurement system which results in a 25 n loaded impedance. The gain in an actual application will typically be 26 dB higher.

Design Parameters NOT TESTED OR GUARANTEED Typical Application Circuit

Parameter	Тур	Units
Maximum System Operating Frequency	70	MHz
IF Input Impedance (Differential Pin 7–8), 45 MHz	60	Ω
IF Output Impedance, 45 MHz	10	kΩ
IF Gain Control Range	55	dB
Detector Input Impedance, 45 MHz	2	kΩ
Detector Output Bandwidth, -3 dB	9	MHz
Detector Differential Gain (Note 2)	3	%
Detector Differential Phase (Note 2)	1	deg
Detector Output Harmonic Levels below 3 Vp-p Video	-40	dB
VCO Temperature Coefficient	- 150	ppm/°C

Note: 2: Differential gain and phase measured with the limiter tank adjusted for minimum differential phase.

Typical Application 45.75 MHz (see Application Notes)



Application Notes Refer to Typical Application Circuit

COMMENTS ON RF Coupling

The LM1823 is a high gain RF system which is critically dependent on the ground plane and positioning of the external components. For this reason, it is suggested that the printed circuit layout shown in *Figure 3* be strictly adhered to.

The most sensitive points in the system to unwanted RF coupling are the IF input pins 6–9. There are two different signals which can cause different problems when coupling into the IF inputs. If the IF output is coupling to the input, it can cause bandpass tilting, peaking, and in extreme cases, oscillation. The other signal which can couple to the IF inputs is the PLL detector VCO. This VCO coupling can cause AFC skewing, non-symmetrical detector pull-in, and failure of the detector to acquire lock at weak signal levels. These input coupling problems will be most acute at maximum gain and will decrease as the IF is gain reduced by AGC action.

The differential IF inputs offer a large amount of inherent rejection to unwanted RF coupling. Therefore, A FULLY BALANCED INPUT SOURCE IS MANDATORY. The input leads must be routed together and socketless operation is recommended above 50 MHz. However, residual coupling may still dictate the maximum IF amplifier gain which can be taken (see Pin Descriptions).

PIN DESCRIPTIONS

Pin 1-IF Amplifier Output: Pin 1 is connected to an opencollector NPN device. The load on pin 1 must be returned to the 12V supply as close as possible to pin 2. The IF output load may be either resistive as shown in the Typical Application, or an LC tank. The tank need only be used if a tunable bandpass characteristic is desired, or in conjunction with a sound trap.


Pin 2–12V Supply: The LM1823 requires a nominal 12V supply but can accept a $\pm 10\%$ variation. Pin 2 must be RF decoupled to a good ground as close as possible to the IC.

Pins 3, 4-IF Gain Adjustment: Pins 3 and 4 are connected to the two emitters of the 4th IF differential amplifier such that the gain of the stage is set by the impedance between the pins. There is an internal 1360Ω resistor to set the minimum gain when the pins are left open. Adding an external resistor increases the gain by the ratio of the parallel impedance to the original 1360Ω . The pin 3 to 4 external resistor primarily affects the maximum IF gain; the relative gain increase goes away over the first 20 dB of AGC.

Pin 5-IF Supply: The IF supply employs an internal 6.4V shunt regulator which is fed by an external dropping resistor from pin 2 to pin 5. RF decoupling from pin 5 to the pin 10 ground plane is critical.

Pins 6-9-IF input and Decouple Pins: The LM1823 uses a common-base differential input stage as shown in *Figure 1*. Pins 7 and 8 connect directly to the emitters of the input devices, while pins 6 and 9 decouple the DC feedback loop at the bases.

The gain of a common-base amplifier depends inversely on the source impedance. The LM1823 is designed to operate from differential impedances in the 500 Ω to 2000 Ω range, which is typical for surface acoustic wave (SAW) filters. Alternatively, the IF may be used with a transformer input configuration similar to that shown in the Test Circuit, as long as the required source impedance is maintained. In all cases a balanced source must be used.



Both the input network to pins 7 and 8 and decoupling capacitor between pin 6 and pin 9 must be as close to the device as is physically possible to minimize RF coupling.

Pin 10-IF Ground: Pin 10 grounds the IF and AGC circuits in the LM1823. It is separate from the detector and chip substrate grounds to prevent internal coupling.

Pin 11-RF AGC Output: Pin 11 is connected to an opencollector NPN device. It begins to conduct current when the voltage on the AGC filter capacitor at pin 13 exceeds the voltage set at the takeover pin 12 by approximately 0.6V. When connected to a resistor to 12V, this produces a falling voltage at pin 11 suitable for reverse tuner AGC inputs.

Pin 12-RF AGC Takeover Adjust: The voltage preset at pin 12 determines when the IF stops gain reducing and the tuner begins gain reducing as the pin 13 AGC filter capacitor voltage increases with signal level. A higher voltage at pin 12 delays the RF AGC takeover until more IF gain reduction has been taken (higher signal levels), while a lower voltage limits the IF gain reduction before RF takeover.

When the LM1823 is being used without a tuner, pin 12 may be connected to supply.

Pin 13-AGC Filter: Pin 13 is a push-pull current source output from the AGC comparator. The comparator compares the negative sync tips of noise-averaged pin 17 video with an internal 4V reference. Increases in signal produce a current out of pin 13 which charges the filter capacitor, while decreases discharge the capacitor. The resulting change in voltage at pin 13 controls the IF and tuner gains to maintain the pin 17 sync tip level at 4V. An optional capacitor between pin 13 and the takeover pin 12 couples the ripple produced by a rapidly varying signal into the takeover pin to enhance the AGC loop response.

Pin 14-AGC Gate Generator Time Constant: The AGC comparator is gated on during sync time by a pulse from an internal gate generator. The gate pulse which activates the comparator is derived from the sync pulse in the same video which feeds the comparator input (see pin 17 description). An RC time constant on pin 14 determines the slice level on the leading edge of the sync pulse at which the comparator is gated on. This level is approximately $V_{SLICE} = 1/(2RC)$ in millivolts above the sync tip, and should be set at $\leq 25\%$ of the sync amplitude. Note that V_{SLICE} only determines when the AGC comparator turns on, and is unrelated to the comparator reference.

In the Typical Application, $V_{SLICE} = 100 \text{ mV}$, or 10% of a 1V sync pulse. Increasing V_{SLICE} improves the AGC recovery from step changes in signal level but increases the risk of video interaction. When modifying the time constant, change the capacitor value only.

Application Notes (Continued) Refer to Typical Application Circuit

Pin 15-Supply Decouple: Pin 15 is an additional connection to the 12V supply to allow RF decoupling on the detector side of the chip.

Pin 16-Video Output: Pin 16 is a Darlington NPN emitterfollower output supplying negative sync video. With no detector input signal the pin 16 voltage sits at the zero carrier level, representing peak white. As the input signal level increases, the pin 16 voltage decreases towards black. The sync pulses are normally the most negative portion of the recovered video.




FIGURE 2. Adjustable Recovered Video Level

Pin 17-AGC Comparator Input: External negative sync video is fed to the AGC comparator and gate generator via pin 17. An internal low pass filter removes high frequency noise and transients. The peak-to-peak video level with the AGC loop active is determined by the difference between the zero carrier level at pin 17 and the 4V sync tip level being held by the AGC comparator (see pin 13 description).

When the LM1823 is being used to recover normal video, pin 17 may simply be returned to pin 16. This results in a nominal 3 Vp-p video level, but which is subject to variations in the pin 16 zero carrier level. The network shown in *Figure* 2 can be used to change the zero carrier at pin 17, thus providing an adjustable recovered video level. The pin 16 video level should be maintained at between 1 Vp-p minimum and 4 Vp-p maximum.

In suppressed sync systems, the recovered video at pin 16 may require processing to restore normal sync amplitude before being fed to pin 17. In this case, it is mandatory that a DC path be maintained for the zero carrier level through any external circuitry. Any DC level shift between pins 16 and 17 will have the effect of changing the video level as previously described.

Pin 18-PLL Filter: Pin 18 is connected to both the output of the phase detector and the control input of the VCO. The polarity of the VCO control characteristic is such that increasing the pin 18 voltage increases the VCO frequency. An external resistive divider at pin 18 serves two functions. The divider parallel impedance sets the gain of the phase detector, while the divider ratio places the quiescent voltage at the center of the VCO control characteristic. The 20 kΩ impedance, 1/3 supply divider shown in the Typical Application has been chosen to provide optimum performance. The series capacitor and resistor to ground complete the PLL filter.

An internal zener clamp to ground at pin 18 prevents the phase detector output from pulling the VCO control input over 5.6V. For this reason, external voltages should not be forced at pin 18 to avoid damaging the clamp.

Pins 19, 20-VCO Tank: A parallel LC tank between pins 19 and 20 sets the VCO center frequency. The tank Q is RpL/Xc, where RpL is the coil Rp loaded by an internal 1500Ω resistor. Increasing the Q (larger C) improves stability but reduces the VCO control range. The tank shown in the Typical Application will yield a loaded Q of around 15, providing stable operation with a control range in excess of 2 MHz.

Pin 21-Substrate Ground: Pin 21 grounds the chip substrate along with all of the AFC and PLL detector grounds.

Pin 22-Detector Phase Adjust: The video detector requires a reference signal in phase with the input signal carrier for maximum detection efficiency. However, the action of the PLL inherently sets the VCO phase in quadrature (at 90 degrees) with the limiter output. Therefore a variable phase shift network, controlled by pin 22, is used internally between the VCO and video detector to insure proper phasing. Pin 22 requires an adjustment voltage centered at $\frac{1}{3}$ supply with $\pm 2V$ of control range.

The pin 22 adjustment procedure described in the Detector AC Set-Up Procedure is an open loop approach where the voltage is adjusted for maximum detected output with a fixed detector input signal. In the Typical Application, with the detector input being fed from the IF amplifier and the AGC loop active, the pin 22 adjustment is made by maximizing the AGC filter voltage at pin 13. In all cases the detector phase adjustment must be performed after the limiter is tuned.

Pins 23, 26-AFC Tank: A parallel LC tank between pins 23 and 26 sets the center of the AFC characteristic. The internal resistance is typically 20 k Ω , so that Q will be dominated by the coil Rp. The L/C ratio shown in the Typical Application maximizes Q to provide a steep AFC output slope.

A quadrature input signal is required at the AFC tank to operate the AFC detector. This signal is derived by light capacitive coupling from the limiter tank. For applications at 45 MHz and above, the stray printed circuit capacitance from the adjacent limiter tank couples sufficient signal for proper operation. However, at lower IF frequencies, small (1 pF-5 pF) capacitors may be required between the adjacent pins as shown in the Test Circuit.

A second function of pins 23 and 26 allows turning the AFC detector OFF by grounding either side of the AFC tank. Up to 2 k Ω may be placed in series with the switch connection to prevent unbalancing the tank.

Pins 24, 25-Limiter Tank: A parallel LC tank between pins 24 and 25 forms the tuned load for a single stage limiting amplifier which strips amplitude information from the signals feeding the AFC and phase detectors. The amplifier has a small signal gain of approximately 50, with internal Schottky diodes across the tank to limit the output amplitude to 500 mVp-p.

The linearity of the detector video outputs depends directly on limiter tuning. Making the limiter adjustment based on maximum signal level at pins 24, 25 as outlined in the Detector AC Set-Up Procedure results in nearly optimum output linearity. However, to completely null the output differential phase the limiter should be adjusted while monitoring this parameter.

Pin 27-AFC Detector Output: Pin 27 is push-pull current source output from the AFC detector. The polarity is such that pin 27 sources current when the input signal is below the center frequency, and sinks current above the center frequency. An external resistive divider sets both the gain and quiescent output voltage of the AFC. Although the network shown in the Typical Application sets up the output at $\frac{1}{4}$ supply, it could easily be changed to $\frac{1}{2}$ supply by using equal-valued resistors. When setting up the AFC detector, the tank should always be tuned so the output is at the quiescent divider voltage with the desired center frequency applied.

Pin 28-Detector Input: Pin 28 is internally DC-biased and requires an AC-coupled input signal. The network between pins 1 and 28 should not allow over 1 Vrms at the input during signal transients to prevent overloading the detector. When a tank is being used for the IF output load, a capacitive divider may be used from pin 1 to pin 28 in which the series equivalent capacitance resonates with the coil.




FIGURE 3. Printed Circuit Layout (Component Side).

National Semiconductor

LM1880 No-Holds Vertical/Horizontal


General Description

The LM1880 uses compatible Linear/I²L technology to produce the first T.V. horizontal and vertical processing system which completely eliminates the hold controls. The heart of the system is a precision 32 times horizontal frequency VCO which is designed to use a low-cost ceramic resonator as a tuning element.

The VCO signal is divided down in the horizontal section to produce a pre-driver output which is locked to negative sync by means of an on-chip phase detector. The vertical output ramp is injection-locked by vertical sync subject to a sync window derived from the vertical countdown section. A gate pulse centered on the chroma burst is also provided.

Features

- No frequency set-up required for horizontal or vertical
- Ceramic resonator frequency reference
- Accurate horizontal pre-driver duty cycle
- Vertical sync window referenced to horizontal
- Precise interlaced vertical output
- APC loop parameters completely adjustable
- Vertical retrace time adjustable
- Chroma burst gate output
- Internal voltage regulator
- Improved vertical lock time



Absolute Maximum Ratings			
If Military/Aerospace specified devices are		Sync. Input Voltage (Pins 10, 14)	5 Vp-p
please contact the National Semiconduc		Sawtooth Input Voltage (Pin 1)	5 Vp-p
Office/Distributors for availability and speci	fications.	Package Dissipation, $T_A = +25^{\circ}C$	1400 mW
Supply Current (Pin 9)	40 mA	Above $T_A = 25^{\circ}$ C, Derate Based on	
Output Voltage (Pins 8, 12, 13)	12V	$T_{J(MAX)} = +150^{\circ}C$ and $\theta_{JA} = +90$	
Output Current		Storage Temperature Range	-55°C to +150°C
Pin 8	50 mA	Operating Temperature Range	0°C to +70°C
Pin 12	15 mA	Lead Temperature (Soldering, 10 sec.)	+ 260°C
Pin 13	10 mA	Lead remperature (Soldering, 10 sec.)	+260°C


Electrical Characteristics (Test Circuit, all SW normally pos. 1, $T_A = 25^{\circ}C$, $V^+ = 12V$)

Parameter	Conditions	Min	Тур	Max	Units
Regulated Voltage (Pin 9)		8.2	8.7	9.2	v
Supply Current (Pin 9)	SW 7 Pos. 2, V ₉ = +7.5V	12	18	24	mA
VCO Reference Voltage (Pin 3)			5.1		V
VCO Control Current (Pin 2)	V2 = 5V		0.25	1.0	μA
Horizontal Phase Detector Sink Current (Pin 2)	SW 1, SW 4 Pos. 2, V1 = 3.9V, V2 = 5V	0.3	0.5		mA
Horizontal Phase Detector Source Current (Pin 2)	SW 1, SW 4 Pos. 2, V1 = 1.9V, V2 = 5V	0.3	0.5		mA
Horizontal Output Leakage (Pin 8, OFF Condition)	Change SW 3 to Pos. 2 with Pin 8 High		_	150	μΑ
Horizontal Output Saturation Voltage (Pin 8, ON Condition)	Change SW 3 to Pos. 2 with Pin 8 Low		0.15	0.4	v
Vertical Output Saturation Voltage (Pin 12)	SW 3, SW 5 Pos. 2		0.25	0.5	v
Burst Gate Saturation Voltage (Pin 13)	SW 1, SW 4 Pos. 2, V1 = 1.9V		0.15	0.4	v
Horizontal Oscillator Free-Running Frequency (Pin 8), (Note 1)	SW 2 Pos. 2	15,550	15,750	15,950	Hz
Horizontal Oscillator Maximum Frequency (Pin 8)	V2 = 7V	16,300			Hz
Horizontal Oscillator Minimum Frequency (Pin 8)	V2 = 3V			15,150	Hz
Vertical Minimum Lock Frequency (Pin 12)	f _H = 15,734 Hz			55.0	Hz
Vertical Maximum Lock Frequency (Pin 12)	SW 6 Pos. 2, f _H = 15,734 Hz	61.7			Hz


Note 1: Assumes ceramic resonator $f_R = 503.48$ kHz.

Design Parameters (Application Circuit)

Parameter	Conditions	Min	Тур	Max	Units
Horizontal Pull-In Range			±600		Hz
Horizontal Static Phase Error (S.P.E.)	$\Delta f_{H} = \pm 600 \text{Hz}$		±0.5		μs
Horizontal Output Duty Cycle			50		%
Horizontal Oscillator Supply Sensitivity			-1		Hz/V
Vertical Output Retrace Time			600		μs
Burst Gate Width	Flyback Width = $12 \mu s$		5		μs



3-82



3

External Components (Application Circuit)					
Component	Typical Value	Comments	Component	Typical Value	Comments
R _{g1}	30k	Burst Gate series resistor.	Ct	0.05 μF	Vertical Retrace timing capacitor,
R _{g2}	1.5k	Burst Gate shunt resistor, works with R_{g1} to divide flyback pulse and set Burst Gate amplitude. R_{n2}			works with R_t to determine ON time of vertical ramp switch at pin 12. t_V . RETRACE \cong 0.75 R_tC_t sec.
		$V_{B,G,pk} = \frac{R_{g2}}{R_{g1} + R_{g2}} V_{FLYBACK}$	Ro	2k	Oscillator phase shift resistor.
R _f	3.9k	Flyback Sawtooth integrator resistor, works with Cf to	Co	130 pF	Works with R _o to produce 45° lag required by VCO phase shifter.
		integrate flyback pulse to 1 Vp-p min sawtooth. For $C_f = 0.1 \ \mu$ F,	Rs	510Ω	Defines Q of ceramic resonator tuned network, which affects VCO control curve.
		$V_{SAW p-p} \cong \frac{85V_{FLYBACK}}{R_{f}}$	CL	1000 pF	Completes VCO loop with phase lag, required to sustain oscillation
Cf	0.1 μF	Flyback Sawtooth integrator capacitor			and suppress resonator overtones.
C1	0.1 μF	Sawtooth input coupling capacitor.	R _r	510Ω	Series resistor to device supply pin 9. Must supply sufficient
R _h	7.5k	Horizontal Sync input coupling resistor. $R_h = 0.4 \times V_{SYNC p-p} k\Omega$			current to activate internal shunt regulator. $R_{r} = \frac{V_{(unreg)} - 9V}{0.03} \Omega$
Ch	510 pF	Horizontal Sync input coupling			$H_r = \frac{1}{0.03} \Omega$
		capacitor, blocks vertical sync components.	C9	0.1 μF	Device supply decoupling capacitor.
R _v	16k	Vertical sync input integrator resistor.	R _d	1.2k	Horizontal pre-driver output resistor, supplies base current to
Cv	0.05 μF	Vertical sync input integrator capacitor, works with R _v to			Horizontal driver transistor when pin 8 is OFF.
		integrate composite sync to -2 Vp-p min pulse. For N.T.S.C. sync, Vert. sync $\approx \frac{1.4 \times 10^{-4}}{R_y C_y}$ (Comp. sync) Vp-p	C2	0.01 μF	Horizontal APC loop filter high frequency roll-off. C2 also prevents signal on loop filter from saturating phase detector output.
C10	0.1 μF	Vertical sync coupling capacitor.	R _x R _y	3.3k 100k }	R_x , R_Y and C_c form the Horizontal APC loop filter. See Applications
Rt	16k	Vertical Retrace timing resistor.	C _o	1μFJ	Information to modify loop parameters.

Applications Information

The vertical counter in the LM1880 replaces the conventional vertical oscillator in a television receiver. The vertical lock-in range is governed by the width of the vertical sync window, which opens from count 510 to count 574 following a vertical reset. The vertical lock frequencies are referenced to twice horizontal frequency to insure interlaced vertical and horizontal outputs. For $f_{HORIZ} = 15,734$ Hz, the vertical lock frequencies are calculated as follows:

$$f_{V,HIGH} = \frac{2 (15,734)}{510} = 61.7 \text{ Hz.}$$
$$f_{V,LOW} = \frac{2 (15,734)}{574} = 54.8 \text{ Hz.}$$

In virtually all standard and non-standard sync signals the vertical sync is also derived from the horizontal, so that as long as the horizontal sync frequency is within the pull-in range of the LM1880 (approximately \pm 600 Hz), the vertical lock window will remain centered on the vertical sync. Thus, the effective vertical lock range is increased by the horizon-tal APC:

$$f_{V,\text{HIGH(EFF)}} = \frac{2(15,734 + 600)}{510} = 64 \text{ Hz.}$$

$$f_{V,\text{LOW(EFF)}} = \frac{2(15,734 - 600)}{574} = 52.7 \text{ Hz.}$$

The time required for the vertical to "roll-thru" and lock is a function of the difference frequency and relative phase of $f_{V,LOW}$ and the vertical sync:

$$t_{\text{ROLL-THRU}(\text{AVG})} = \frac{1}{2} \frac{1}{60 - 55 \text{ Hz}} = 100 \text{ ms}.$$

II. HORIZONTAL APC LOOP PARAMETERS

The following information is given to provide a basis for modifying the filter to achieve the desired loop performance. Although the VCO is actually running at 503.5 kHz, for convenience all parameters are referenced to the actual horizontal output frequency at pin 8.

DC Loop Gain

The DC loop gain is the product of the phase detector conversion gain (μ) and the VCO sensitivity (β). For the typical application circuit,

$$\begin{split} \mu &= 1.6 \times 10^{-4} \, \text{R}_{y} \, \text{V/Rad} \\ \text{and} \\ \beta &= 800 \, \text{Hz/V} \\ \mu\beta &= 0.13 \, \text{R}_{y} \, \text{Hz/Rad} \\ \text{for } \text{R}_{y} &= 100 \, \text{k}\Omega, \, \mu\beta &= 13,000 \, \text{Hz/Rad} \end{split}$$

In order to determine static phase error (S.P.E.), the loop gain may be expressed in $Hz/\mu s$:

$$\mu\beta = \frac{13,000 \times 2\pi}{63.5 \ \mu s} = 1,286 \ \text{Hz}/\mu s$$

For comparison, this value is nearly double the loop gain of the LM1391. The increased loop gain (reduced phase error) guarantees accurate centering of the burst gate pulse on pin 13 of the LM1880.

The following equations cover AC loop parameters of interest:

Noise Bandwidth

$$_{\rm NN} \simeq \frac{1 + 2\pi \, (R_x^2/R_y) \, C_{\rm C} \, \mu\beta}{4R_x C_{\rm C}} \, \text{Hz.}$$

Damping Factor

f

$$\mathsf{K} \cong \frac{\pi}{2} \frac{\mathsf{R}_{\mathsf{x}}^2}{\mathsf{R}_{\mathsf{y}}} \mathsf{C}_{\mathsf{C}} \, \mu \beta$$

Pull-In Range

The pull-in and hold-in range of the LM1880 horizontal APC loop are directly determined by the VCO control range. Thus the loop would be capable of pulling the VCO further than ± 600 Hz, but it has well defined frequency limits which prevent it from doing so. As a result of these built-in "stops", the loop parameters may be varied over a large range without affecting pull-in performance.

The VCO control range, and hence pull-in, can be modified to some extent by varying the Q of the ceramic resonator with resistor R_S :


 $\begin{array}{r} \text{Incr. } R_S \xrightarrow{} & \text{Incr. Pull-in} \\ \text{Reduce } R_S \xrightarrow{} & \text{Reduce Pull-in} \end{array}$

However, because of the non-linearity of the resonator, ${\sf R}_{\sf S}$ has a much greater effect on the negative side pull-in than the positive side.

III. LAYOUT NOTES

Since the LM1880 uses a counter to derive the horizontal frequency, care must be taken to prevent extraneous signals from the horizontal driver and output stages from feeding back to the VCO where they could cause false counts and consequent severe phase jitter. The following guidelines will prevent this problem from occuring:

- A. Keep the VCO feedback capacitor, C_{L} , as close as possible to device pins 6 and 7.
- B. Limit the lead length on the horizontal output pin 8. If a long line is required to the driver base, isolate it with a small series resistor $(200-300\Omega)$ next to pin 8.



Circuit Description (See Schematic Diagram)

The LM1880 uses a phase-shift type voltage-controlled oscillator (VCO). The gain for the oscillator loop is derived from differential amplifiers Q30, Q31 and Q22, Q23. The collector current in Q23 is phase-shifted 45° at pin 5 and summed with a portion of the current in Q22, controlled by differential amplifier Q20, Q21. The resulting output phase at pin 4 coupled through the ceramic resonator to pin 6 defines the oscillation frequency. Differential amplifier Q16, Q17, controlled by the pin 2 voltage, determines the current split in Q20 and Q21 and, consequently, the pin 4 phase and oscillation frequency. The multiple-emitter degeneration in Q17 compensates the resonator phase characteristic to produce a nearly linear VCO control curve.

The 503.5 kHz output of the VCO is taken from squaring amplifier Q32, Q33 through Q34 and Q35 to the $I^2L \div 16$ pre-scaler T0–T3. The $2f_H$ output is then divided again in T4 to produce the desired horizontal frequency at gate G8. The horizontal pre-driver section consists of Q3, Q4 and Q5, which produce an open-collector output square-wave at pin 8.

The 2f_H pre-scaler output also drives a data flip-flop which resets the vertical counter F1-F9. The data input of the reset flip-flop is controlled by the vertical sync from pin 10 subject to gates G3 and G5. After 510 2f_H cycles following reset, vertical sync from Q1 and G4 is enabled by G3. A sync pulse received after this time initiates reset on the next 2f_H cycle. If no pulse is received after 542 cycles, G5 will initiate the reset process. A reset pulse from the counter is taken via G9 to the retrace timing section. SCR Q8, Q9 is

normally ON, holding a capacitor on pin 11 near ground. During this time Q11 and Q12 are OFF, allowing the vertical ramp to form on pin 12. When the reset pulse is received, Q7 turns Q8, Q9 OFF and Q11, Q12 ON, discharging the vertical ramp for the duration of the retrace time. Retrace is completed when the pin 11 capacitor charges to the Q8 threshold, and the SCR again latches.

The remaining sections of the device are the horizontal phase detector and burst gate former. The balanced phase detector consists of comparator Q43, Q44 and current source Q39 gated by differential amplifier Q41, Q42. Negative horizontal sync pulses on pin 14 enable the comparator, and the flyback sawtooth on pin 1 switches the current from Q43 to Q44 based on the relative phase between the sync and sawtooth. Q44 takes a (-) current pulse from pin 2, while the pulse in Q43 is turned around in the current mirror Q45, Q46 and Q47 to produce a (+) current pulse at pin 2. These currents are then integrated by the external loop filter to control the VCO.

The flyback sawtooth also switches differential amplifier Q49, Q50, which activates the burst gate. During the first half of the flyback pulse Q49 will be ON, which turns Q51 and Q52 ON and clamps pin 13 near ground. The sawtooth switches Q49, Q51 and Q52 OFF at the peak of the flyback, releasing pin 13. In this manner, the second half of a flyback pulse fed to pin 13 can be used as a burst gate.

Q53, Q54 and Q55 form the active shunt regulator which holds the supply pin 9 at 8.7V typ.

PRELIMINARY

National Semiconductor

LM1881 Video Sync Separator


General Description

LM1881

The LM1881 Video sync separator extracts timing information including composite and vertical sync, burst/back porch timing, and odd/even field information from standard negative going sync NTSC, PAL®, and SECAM video signals with amplitude from 0.5V to 2V p-p. The integrated circuit is also capable of providing sync separation for non-standard, faster horizontal rate video signals by changing an external horizontal scan rate setting resistor. The vertical output is produced on the rising edge of the first serration in the vertical sync period. A default vertical output is produced after a time delay if the rising edge mentioned above does not occur within the internally set delay period, such as might be the case for a non-standard video signal.

Features

- AC coupled composite input signal
- >10 kΩ input resistance
- <10 mA power supply drain current</p>
- Composite sync and vertical outputs
- Odd/even field output
- Burst gate/back porch output
- Resistor programmable horizontal scan rate (up to 64 kHz)
- Edge triggered vertical output
- Default triggered vertical output for non-standard video signal (video games-home computers)



Order Number LM1881M or LM1881N See NS Package Number M08A or N08E

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	13.2V
Input Voltage	3 Vp-р
Output Sink Currents; Pins 1, 3, 5	5 mA
Output Sink Current; Pin 7	2 mA
Package Dissipation (Note 1)	1100 mW
Operating Temperature Range	0°C – 70°C

Storage Temperature Range	-65°C to +150°C
ESD Susceptibility (Note 2)	2 kV
Soldering Information	
Dual-In-Line Package (10 sec.)	260°C
Small Outline Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting Methods and their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

 $V_{CC} = 5V$; Rset = 680 k Ω ; T_A = 25°C; Unless otherwise specified

Parameter	Conditio	ons	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Units (Limits)
Supply Current	Outputs at Logic 1	$V_{CC} = 5V$ $V_{CC} = 12V$	5.2 5.5	10 12		mAmax mAmax
DC Input Voltage	Pin 2	·	1.5	1.3 1.8		Vmin Vmax
Input Threshold Voltage	Note 5		70	55 85		mVmin mVmax
Input Discharge Current	Pin 2; V _{IN} = 2V		11	6 16		μAmin μAmax
Input Clamp Charge Current	Pin 2; $V_{IN} = 1V$		0.8	0.2		mAmin
R _{SET} Pin Reference Voltage	Pin 6; Note 6		1.22	1.10 1.35		Vmin Vmax
Composite Sync. & Vertical Outputs	$I_{OUT} = 40 \ \mu A;$ Logic 1	$V_{CC} = 5V$ $V_{CC} = 12V$	4.5	4.0 11.0		Vmin Vmin
	I _{OUT} = 1.6 mA Logic 1	$V_{CC} = 5V$ $V_{CC} = 12V$	3.6	2.4 10.0		Vmin Vmin
Burst Gate & Odd/Even Outputs	l _{OUT} == 40 μA; Logic 1	$V_{CC} = 5V$ $V_{CC} = 12V$	4.5	4.0 11.0		Vmin Vmin
Composite Sync. Output	$I_{OUT} = -1.6 \text{ mA}; L_{OUT}$	ogic 0; Pin 1	0.2	0.8		Vmax
Vertical Sync. Output	$I_{OUT} = -1.6 \text{ mA; L}_{OUT}$	ogic 0; Pin 3	0.2	0.8		Vmax
Burst Gate Output	$I_{OUT} = -1.6 \text{ mA; L}$	ogic 0; Pin 5	0.2	0.8		Vmax
Odd/Even Output	$I_{OUT} = -1.6 \text{ mA; L}$	ogic 0; Pin 7	0.2	0.8		Vmax
Vertical Sync Width			230	190 300		μsmin μsmax
Burst Gate Width	2.7 k Ω from Pin 5 to	V _{CC}	4	2.5 4.7		μsmin μsmax
Vertical Default Time	Note 7		65	32 90		μsmin μsmax

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a package thermal resistance of 110° C/W, junction to ambient.

Note 2: ESD susceptibility test uses the "human body model, 100 pF discharged through a 1.5 kΩ resistor".

Note 3: Typicals are at $T_J = 25^{\circ}C$ and represent the most likely parametric norm.


Note 4: Tested Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 5: Relative difference between the input clamp voltage and the minimum input voltage which produces a horizontal output pulse.

Note 6: Careful attention should be made to prevent parasitic capacitance coupling from any output pin (Pins 1, 3, 5, and 7) to the R_{SET} pin (Pin 6).

Note 7: Delay time between the start of vertical sync (at input) and the vertical output pulse.

3



Typical Performance Characteristics

Application Notes

The LM1881 is designed to strip the synchronization signals from composite video sources that are in, or similar to, the N.T.S.C. format. Input signals with positive polarity video (increasing signal voltage signifies increasing scene brightness) from 0.5V (p-p) to 2V (p-p) can be accommodated. The LM1881 operates from a single supply voltage between 5V DC and 12V DC. The only required external components beside power supply and set current decoupling are the input coupling capacitor and a single resistor that sets internal current levels, allowing the LM1881 to be adjusted for source signals with line scan frequencies differing from 15.734 kHz. Four major sync signals are available from the I/C: composite sync including both horizontal and vertical scan timing information; a vertical sync pulse; a burst gate or back porch clamp pulse; and an odd/even output. The odd/even output level identifies which video field of an interlaced video source is present at the input. The outputs from the LM1881 can be used to gen-lock video camera/VTR signals with graphics sources, provide identification of video fields for memory storage, recover suppressed or contaminated sync signals, and provide timing references for the extraction of coded or uncoded data on specific video scan lines.

To better understand the LM1881 timing information and the type of signals that are used, refer to Figure 2(a-e) which shows a portion of the composite video signal from the end of one field through the beginning of the next field.

COMPOSITE SYNC OUTPUT

The composite sync output, Figure 2(b), is simply a reproduction of the signal waveform below the composite video black level, with the video completely removed. This is obtained by clamping the video signal sync tips to 1.5V DC at Pin 2 and using a comparator threshold set just above this voltage to strip the sync signal, which is then buffered out to Pin 1. The threshold separation from the clamped sync tip is nominally 70 mV which means that for the minimum input level of 0.5V (p-p), the clipping level is close to the halfway point on the sync pulse amplitude (shown by the dashed line on Figure 2(a)). This threshold separation is independent of the signal amplitude, therefore, for a 2V (p-p) input the clipping level occurs at 11% of the sync pulse amplitude. The charging current for the input coupling capacitor is 0.8 mA, whereas the discharge current is only 11 µA, typically. This allows relatively small capacitor values to be used-0.1 µF is generally recommended.

Normally the signal source for the LM1881 is assumed to be clean and relatively noise-free, but some sources may have excessive video peaking, causing high frequency video and chroma components to extend below the black level reference. Some video discs keep the chroma burst pulse present throughout the vertical blanking period so that the burst actually appears on the sync tips for three line periods instead of at black level. A clean composite sync signal can be generated from these sources by filtering the input signal. When the source impedance is low, typically 75 Ω , a 620Ω resistor in series with the source and a 510 pF capacitor to ground will form a low pass filter with a corner frequency of 500 kHz. This bandwidth is more than sufficient to pass the sync pulse portion of the waveform; however, any subcarrier content in the signal will be attenuated by almost 18 dB, effectively taking it below the comparator threshold. Filtering will also help if the source is contaminated with thermal noise. The output waveforms will become delayed from between 40 ns to as much as 200 ns due to this filter. This much delay will not usually be significant but it does contribute to the sync delay produced by any additional signal processing. Since the original video may also undergo processing, the need for time delay correction will depend on the total system, not just the sync stripper.


VERTICAL SYNC OUTPUT

A vertical sync output is derived by internally integrating the composite sync waveform (Figure 3). Horizontal sync pulses are not able to charge the integrating capacitor sufficiently because of their short duty cycle, but when the vertical retrace interval is reached, the broad serrated pulse charges the capacitor past a fixed threshold. Once the threshold is reached, the next serration in the sync waveform triggers an R-S flipflop and starts the vertical output pulse at Pin 3. Simultaneously an internal oscillator begins clocking a counter. When a count of eight is reached the vertical output pulse is terminated and the circuit resets. Both the time required to reach the integrator threshold and the period of the oscillator are programmed by an external resistor at Pin 6. For an N.T.S.C. signal with 32 µs between serrations, a 680 k Ω resistor will ensure the vertical output pulse will start coincident with the leading edge of the first vertical serration (Figure 2c). If the resistor value gets too small it becomes possible for the oscillator circuit to time out before the input vertical sync period has ended. When this is the case, the sequence will repeat and a double vertical output pulse will appear. Therefore, the resistor value for a given horizontal scan rate is chosen small enough to trigger the vertical output pulse on the first serration yet not so small as to give a double pulse, rather than attempting to choose a value that gives a specific output pulse width. If the incoming vertical sync is not serrated, the integrating capacitor is allowed to charge to a second threshold which automatically initiates the vertical output pulse sequence. In this instance, the start of the vertical pulse as well as the pulse period will be dependent on the resistor value.

ODD/EVEN FIELD PULSE

An unusual feature of LM1881 is an output level from Pin 7 that identifies the video field present at the input to the LM1881. This can be useful in frame memory storage applications or in extracting test signals that occur only in alternate fields. For a composite video signal that is interlaced, one of the two fields that make up each video frame or picture must have a half horizontal scan line period at the end of the vertical scan—i.e., at the bottom of the picture. This is called the "odd field" or "field 1". The "even field" or "field 2" has a complete horizontal scan line at the end of the field. An odd field starts on the leading edge of the first equalizing pulse, whereas the even field starts on the leading edge of the second equalizing pulse of the vertical retrace interval. *Figure 2(a)* shows the end of the even field and the start of the odd field.

To detect the odd/even fields the LM1881 again integrates the composite sync waveform (*Figure 3*). A capacitor is charged during the period between sync pulses and discharged when the sync pulse is present. The period between normal horizontal sync pulses is enough to allow the capacitor voltage to reach a threshold level of a comparator that clears a flipflop which is also being clocked by the sync waveform. When the vertical interval is reached, the shorter integration time between equalizing pulses prevents this



Application Notes (Continued)

threshold from being reached and the Q output of the flipflop is toggled with each equalizing pulse. Since the half line period at the end of the odd field will have the same effect as an equalizing pulse period, the Q output will have a different polarity on successive fields. Thus by comparing the Q polarity with the vertical output pulse, an odd/even field index is generated. Pin 7 remains low during the even field and high during the odd field.

BURST/BACKPORCH OUTPUT PULSE

In a composite video signal, the chroma burst is located on the backporch of the horizontal blanking period. This period, approximately 4.8 µs long, is also the black level reference for the subsequent video scan line. The LM1881 generates a pulse at Pin 5 that can be used either to retrieve the chroma burst from the composite video signal (thus providing a subcarrier synchronizing signal) or as a clamp for the DC restoration of the video waveform. This output is obtained simply by charging an internal capacitor starting on the trailing edge of the horizontal sync pulses. Simultaneously the output of Pin 5 is pulled low and held until the capacitor charge circuit times out-4 µs later. A shorter output burst gate pulse can be derived by differentiating the burst output using a series C-R network. This may be necessary in applications which require high horizontal scan rates in combination with normal (60-120 Hz) vertical scan rates.

APPLICATIONS

Apart from extracting a composite sync signal free of video information, the LM1881 outputs allow a number of interesting applications to be developed. As mentioned above, the burst gate/backporch clamp pulse allows DC restoration of the original video waveform for display or remodulation on an R.F. carrier, and retrieval of the color burst for color synchronization and decoding into R.G.B. components. For frame memory storage applications, the odd/even field level allows identification of the appropriate field ensuring the correct read or write sequence. The vertical pulse output is particularly useful since it begins at a precise time-the rising edge of the first vertical serration in the sync waveform. This means that individual lines within the vertical blanking period (or anywhere in the active scan line period) can easily be extracted by counting the required number of transitions in the composite sync waveform following the start of the vertical output pulse.

The vertical blanking interval is proving popular as a means to transmit data which will not appear on a normal T.V. receiver screen. Data can be inserted beginning with line 10 (the first horizontal scan line on which the color burst appears) through to line 21. Usually lines 10 through 13 are not used which leaves lines 14 through 21 for inserting signals, which may be different from field to field. In the U.S., line 19 is normally reserved for a vertical interval reference signal (VIRS) and line 21 is reserved for closed caption data for the hearing impaired. The remaining lines are used in a number of ways. Lines 17 and 18 are frequently used during studio processing to add and delete vertical interval test signals (VITS) while lines 14 through 18 and line 20 can be used for Videotex/Teletext data. Several institutions are proposing to transmit financial data on line 17 and cable systems use the available lines in the vertical interval to send decoding data for descrambler terminals.

Since the vertical output pulse from the LM1881 coincides with the leading edge of the first vertical serration, sixteen positive or negative transitions later will be the start of line 14 in either field. At this point simple counters can be used to select the desired line(s) for insertion or deletion of data.


VIDEO LINE SELECTOR

The circuit in *Figure 4* puts out a single video line according to the binary coded information applied to line select bits b0-b7. A line is selected by adding two to the desired line number, converting to a binary equivalent and applying the result to the line select inputs. The falling edge of the LM1881's vertical pulse is used to load the appropriate number into the counters (MM74C193N) and to set a start count latch using two NAND gates. Composite sync transitions are counted using the borrow out of the desired number of counters. The final borrow out of the desired number analog switch (CD4066BC) during the desired line. The falling edge of this signal also resets the start count latch, thereby terminating the counting.

The circuit, as shown, will provide a single line output for each field in an interlaced video system (television) or a single line output in each frame for a non-interlaced video system (computer monitor). When a particular line in only one field of an interlaced video signal is desired, the odd/ output pulse (invert the field index output to select the odd field). A single counter is needed for selecting lines 3 to 14; two counters are needed for selecting lines 15 to 253; and three counters will work for up to 2046 lines. An output buffer is required to drive low impedance loads.

MULTIPLE CONTIGUOUS VIDEO LINE SELECTOR WITH BLACK LEVEL RESTORATION

The circuit in *Figure 5* will select a number of adjoining lines starting with the line selected as in the previous example. Additional counters can be added as described previously for either higher starting line numbers or an increased number of contiguous output lines. The back porch pulse output of the LM1881 is used to gate the video input's black level through a low pass filter (10 k Ω , 10 μ F) providing black level restoration at the video output when the output selected line(s) is not being gated through.



National Semiconductor

LM1886 TV Video Matrix D to A


General Description

The LM1886 is a TV video matrix D to A converter which encodes luminance and color difference signals from 3-bit red, green and blue inputs. The luminance output is encoded from the NTSC equation Y = 0.3R + 0.59G + 0.11B and the R-Y and B-Y outputs are weighted to prevent overmodulation. A built-in R-Y and burst gate polarity switch allow European PAL compatible signals to be encoded. All output levels including an RF O Carrier Bias Voltage have been referenced to 5V for direct connection to the LM1889 TV video modulator. When used in combination with the LM1889 and a suitable sync generator, 3-bit, R, G and B RF channel carrier.

Features

- Complete digital to RF coding with LM1889
- 1-pin PAL/NTSC mode select
- True NTSC matrix
- 8 levels of grey scale
- Allows wide range of colorimetry
- Low power TTL inputs
- Wideband luminance output
- Weighted R-Y, B-Y outputs

Connection Diagram



TL/H/7916-1

See NS Package Number N20A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.


Supply Voltage	
Pin 5	15V
Pin 20	6V
Input Voltage (Pins 1, 8, 9, 11–19)	-0.5V, +12V

Pin 2 Voltage Relative to Pin 20	0.8V
Output Current	5 mA
Power Dissipation, $T_A = 25^{\circ}C$ (Note 1)	1900 mW
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature (Soldering, 10 sec.)	260°

Electrical Characteristics T_A = 25°C, (Figure 2, Note 2)

Parameter	Conditions	Min	Тур	Max	Units
5V Supply Current (Pin 20)	BLANK = 0.8V	7	11	16	mA
12V Supply Current (Pin 5)	BLANK = 0.8V	9	13	17	mA
Logic "1" Input Current (Pins 1, 2, 8, 9, 11–19)	Input Voltage = 5.0V		0	10	μΑ
Logic "0" Input Current (Pins 1, 2, 8, 9, 11–19)	Input Voltage = 0.3V		-0.01	-0.18	mA
$\begin{array}{l} \text{Output Offsets} \\ \Delta V_{Y} \\ \Delta V_{R-Y} \\ \Delta V_{B-Y} \end{array}$	R, G, B, = 0.8V		0 0 0	±50 ±50 ±50	mV mV mV
R-Y Full Scale, (ΔV _{R-Y}) _{FS}	R = 2V; G, B = 0.8V	1.0	1.23	1.4	v
B-Y Full Scale, (ΔV _{B-Y}) _{FS}	B = 2V; R, G = 0.8V	0.7	0.87	1.0	v
Green Full Scale ΔV _{R-Y} ΔV _{B-Y}	G = 2V; R, B = 0.8V	-0.85 -0.45	1.03 0.58	1.2 0.7	v v
Y Full Scale (ΔV _Y) _{FS} ΔV _{R-Y} ΔV _{B-Y}	R, G, B = 2V	1.6	1.75 0 0	1.9 ±100 ±75	V mV mV
O Carrier Reference, ΔV_O		2.0	2.2	2.5	v
Blanking Level, ΔV_Y	BLANK = 0.8V		0	±50	mV
Sync Level, ΔVY	BLANK, SYNC = 0.8V	-0.67	-0.77	-0.87	v
NTSC Burst, ΔVB-Y	BLANK, BURST GATE = 0.8V	-0.26	-0.35	-0.46	v
PAL Burst ΔV _{R-Y} ΔV _{B-Y}	SW in PAL Position; BLANK, BURST GATE, H/2 = 0.8V	-0.2 -0.2	-0.25 -0.25	-0.32 -0.32	v v
PAL Inversion Ratio $(\Delta V_{R-Y})_{PAL}/(\Delta V_{R-Y})_{FS}$	R = 2V; G, B, H/2 = 0.8V SW to PAL Position	-0.9	-1.0	-1.1	
Y Linearity Error	Figure 2b Input Connection		±1	±6	%FS
Y Switching Times Rise Time, t _R Fall Time, t _F Settling Time ± 1 LSB	15 kHz Square Wave Switching R, G, B in Parallel		35 30 50		ns ns ns

Note 1: Above $T_A = 25^{\circ}C$, derate based on $T_{J(MAX)} = 150^{\circ}C$ and $\theta_{JA} = 65^{\circ}C/W$. Note 2: Unless otherwise noted, BLANK, SYNC, BURST GATE = 2V and SW is in NTSC position. All outputs are referenced to the +5V supply as shown in *Figure* 2a.



3

Test Circuits





FIGURE 2a. 6-Color Input Connection



TL/H/7916-2



Application Notes (Refer to Figure 3)


SYNC, BLANK, and BURST GATE may be obtained from a sync generator IC. For PAL operation, the H/2 square wave may be obtained by a \div 2 from horizontal sync.

All inputs are low-power TTL compatible. Because of the very low typical input currents, the color inputs may be paralleled in various combinations. For simple color requirements, the *Figure 2a* input connection may be used to produce the 6 primary and complementary colors listed in Table I, along with black and white. To add complex colors such as those at the bottom of Table I, all 9 input bits may be required separately. When choosing input codes for other colors, always check the new color against both light and dark backgrounds.

All outputs are referenced to the +5V supply for direct connection to the LM1889. The resistor on the luminance output pin 6 is used to sum the chroma subcarrier from the LM1889 and must be wired as tightly as possible to preserve the video bandwidth. For the addition of sound or a second RF channel, refer to the LM1889 data sheet.

TABLE I. Input Code Examples for Common Colors

					Inpu	ıt C	ode)		
			Red	1	G	ree	n	E	3lue	9
	Color	М		L	м		Ľ	М		L
	Black	0	0	0	0	0	0	0	0	0
	Dark Grey	0	1	0	0	1	0	0	1	0
	Light Grey	1	0	1	1	0	1	1	0	1
	White	1	1	1	1	1	1	1	1	1
≥ ſ	Red	1	1	1	0	0	0	0	0	0
Primary	Green	0	0	0	1	1	1	0	0	0
ΈL	Blue	0	0	0	0	0	0	1	1	1
6 ≥ r	Cyan	l o	0	0	1	1	1	1	1	1
la n	Magenta	1	1	1	ò	ò	Ó	1	1	1
Comple- mentary	Yellow	1	1	1	1	1	1	0	0	0
	Brown	0	1	1	0	1	1	. 0	0	0
	Orange	1	1	1	1	0	0	0	0	0
	Flesh Tone	1	1	1	1	1	0	1	0	1
	Pink	1	1	1	1	1	0	1	1	0
	Sky Blue	1	0	1	1	0	1	1	1	1



3

Circuit Description (Refer to Figure 4)


The 3-bit red, green, and blue inputs go to identical 3-bit current-mode digital-to-analog converters (DACs). Each DAC consists of three binary-weighted current sources controlled by diff-amp current switches. The DAC output currents are arbitrarily given a weighting factor of 0.59, which is the green coefficient in the luminance equation. Portions of the red and blue currents are split off, so that the remaining currents combined with the green current form the luminance current $I_Y = 0.3 I_R + 0.59 I_G + 0.11 I_B. I_Y$ develops the luminance voltage V_Y across R₀ in a summing amplifier referenced to the + 5V supply. A current switch operated by pin 8 adds (–) sync pulses to the Y output at pin 6.

The portions of red and blue currents previously split off flow through resistors $R_O/0.29$ and $R_O/0.48$, which are weighted to form the red and blue voltages respectively. Since the opposite ends of the 2 resistors are connected to V_Y , the red and blue voltages across the resistors subtract from V_Y to develop the color difference voltages V_{Y-R} and V_{Y-B} . V_{Y-B} is coupled through a X.56 gain, 5V-referenced inverting amplifier to the B-Y output at pin 4. V_{Y-R} feeds parallel inverting and non-inverting unity gain amplifiers which allow either polarity to be coupled to the R-Y output pin 3. Switching between the 2 amplifiers is controlled by a current switch activated by the H/2 pin 2. A (-) burst gate pulse on pin 1 controls current switches which add the burst pulse. The requirements for PAL and NTSC encoding differ in the areas of burst gate operation and R-Y polarity, both of which are controlled via pin 2 as follows:

PAL, pin 2 fed by a half-line frequency TTL square wave—in this mode a PNP switch between pin 2 and +5V is held off continuously, which results in equal burst pulse components on the B-Y and R-Y outputs. In addition, the H/2 square wave causes the R-Y output polarity to reverse every line. (When fed to the LM1889 chroma modulator this causes the phase of the R-Y subcarrier to change 180° as required in PAL.)

NTSC, pin 2 tied through an external resistor to + 12V—this turns on the PNP switch continuously, which eliminates the burst pulse on the R-Y output and increases the amplitude of the B-Y pulse. Since pin 2 is being held high, the R-Y output is locked in the positive polarity.

Blanking is activated by a low on pin 9, which de-biases the left side of the DAC diff-amps, so that $I_R = I_G = I_B = 0$ independent of the input states. When blanked, the Y, B-Y and R-Y outputs all go to +5V. An additional amplifier produces a 0 carrier reference voltage at pin 7 which is 25% above the peak white voltage on the Y output, relative to +5V.



3-101

9881MJ

LM1889

National Semiconductor

LM1889 TV Video Modulator

General Description

The LM1889 is designed to interface audio, color difference, and luminance signals to the antenna terminals of a TV receiver. It consists of a sound subcarrier oscillator, chroma subcarrier oscillator, quadrature chroma modulators, and RF oscillators and modulators for two low-VHF channels.

The LM1889 allows video information from VTR's, games, test equipment, or similar sources to be displayed on black and white or color TV receivers. When used with the MM57100 and MM53104, a complete TV game is formed.


Features


dc channel switching

DC Test Circuit

- 12V to 18V supply operation
- Excellent oscillator stability
- Low intermodulation products
- 5 Vp-p chroma reference signal
- May be used to encode composite video

Block Diagram





$\begin{array}{c} 240k \\ 5W0 \\ 2 \\ 0 \\ 125k \\ 12$

TL/H/7917-2

PRELIMINARY

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage V14, V16 max	19 V _{DC}
Power Dissipation Package (Note 1)	1800 mW
Operating Temperature Range	0°C to +70°C

Storage Temperature Range	-55°C to +150°C
Chroma Osc Current I ₁₇ max	10 mA _{DC}
(V16–V15) max	$\pm 5 V_{DC}$
(V14–V10) max	7V
(V14–V11) max	7V
Lead Temperature (Soldering, 10 sec.)	260°C

DC Electrical Characteristics (dc Test Circuit, All SW Normally Pos. 1, $V_A = 15V$, $V_B = V_C = 12V$)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Is	Supply Current		20	35	45	mA
ΔI ₁₅	Sound Oscillator, Current Change	Change V _A from 12.5 to 17.5V	0.3	0.6	0.9	mA
V17	Chroma Oscillator Balance		9.5	11.0	12.5	V
V13	Chroma Modulator Balance		7.0	7.4	7.8	V
ΔV13	R-Y Modulator Output Level	SW 3, Pos. 2, Change SW 1 from Pos. 1 to Pos. 2	0.6	0.9	1.2	v
ΔV13	B-Y Modulator Output Level	SW 3, Pos. 2, Change SW 2 from Pos. 1 to Pos. 2	0.6	0.9	1.2	v
ΔV13/ΔV3	Chroma Modulator Conversion Ratio	SW 3, Pos. 2, Change SW 0 from Pos. 1 to Pos. 2 Divide Δ V13 by Δ V3	0.45	0.70	0.95	v/v
V8, V9	Ch. A Oscillator "OFF" Voltage	SW 4, Pos. 2		1.0	3.0	V
lg	Ch. A Oscillator Current Level	$V_{\rm B} = 12V, V_{\rm C} = 13V$	3.0	4.0	5.5	mA
V6, V7	Ch. B Oscillator "OFF" Voltage			1.0	3.0	V
1 ₆	Ch. B Oscillator Current Level	SW 4, Pos. 2, $V_B = 12V$, $V_C = 13V$	3.0	4.0	5.5	mA
ΔV11/(V13-V12)	Ch. A Modulator Conversion Ratio	SW 1, SW2, SW 3, Pos. 2, Measure Δ V11(V10) by Changing from V _B = 12.5V, V _C = 11.5V to V _B = 11.5V, V _C = 12.5V and Divide by V13–V12	0.35	0.55	0.75	v/v
ΔV10/(V13-V12)	Ch. B Modulator Conversion Ratio	Divide as Above	0.35	0.55	0.75	V/V


AC Electrical Characteristics (AC Test Circuit, V = 15V)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V17	Chroma Oscillator Output Level	C _{LOAD} ≤ 20 pF	4	5		Vp-р
V15	Sound Carrier Oscillator Level	Loaded by RC Coupling Network	2	3	4	Vp-р
V8, V9	Ch. 3 RF Oscillator Level	Ch. SW. Pos. 3, f = 61.25 MHz, Use FET Probe	200	350		mVp-p
V6, V7	Ch. 4 RF Oscillator Level	Ch. Sw. Pos. 4, f = 67.25 MHz Use FET Probe	200	350		mVp-p


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150° maximum junction temperature and a thermal resistance of 70°C C/W junction to ambient.

•	
22	1
*	1
≝	1
	1
2	1-
	1 -

Parameter	Тур	Units	Parameter	Тур	Units
Oscillator Supply Dependence		ĺ	RF Modulator		
Chroma, f _o = 3.579545 MHz	3	Hz/V	Conversion Gain, $f = 61.25$ MHz,		
Sound Carrier, RF	See Curves		V _{OUT} /(V13–V12)	10	mVrms/V
Oscillator Temperature Dependence (IC Only)			3.58 MHz Differential Gain	5	%
Chroma	0.05	ppm/°C	Differential Phase	3	degrees
Sound Carrier	- 15	ppm/°C	2.5 Vp-p Video, 87.5% mod.		
RF	-50	ppm/°C	Output Harmonics below Carrier		
Chroma Oscillator Output, Pin 17			2nd, 3rd	-12	dB
t _{RISE} , 10–90%	20	ns	4th and above	-20	dB
t _{FALL} , 90–10%	30	ns	Input Impedances		}
Duty Cycle (+) Half Cycle	51	%	Chroma Modulator, Pins 2, 4	500k//2 pF	1
(-) Half Cycle	49	%	RF Modulator, Pin 12	1M//2 pF	
RF Oscillator Maximum Operating Frequency	100	MHz	Pin 13	250k//3.5 pF	1
(Temperature Stability Degraded)	1				
Chroma Modulator ($f = 3.58 \text{ MHz}$)					
B-Y Conversion Gain V13/(V4–V3)	0.6	Vp-p/V			
R-Y Conversion Gain V13/(V2–V3)	0.6	Vp-p/V			
Gain Balance	±0.5	dB			
Bandwidth	See Curve				



3



Circuit Description (Refer to Circuit Diagram)


M1889

The sound carrier oscillator is formed by differential amplifier Q3, Q4 operated with positive feedback from the pin 15 tank to the base of Q4.

The chroma oscillator consists of the inverting amplifier Q16, Q17 and Darlington emitter follower Q11, Q12. An external RC and crystal network from pin 17 to pin 18 provides an additional 180 degrees phase lag back to the base of Q17 to produce oscillation at the crystal resonance frequency. (See AC test circuit).


The feedback signal from the crystal is split in a lead-lag network to pins 1 and 18, respectively, to generate the subcarrier reference signals for the chroma modulators. The R-Y modulator consists of multiplier devices Q29, Q30 and Q21–Q24, while the B-Y modulator consists of Q31, Q32 and Q25–Q28. The multiplier outputs are coupled through a balanced summing amplifier Q37, Q38 to the input of the RF modulators at pin 13. With 0 offset at the lower pairs of the multipliers, no chroma output is produced. However, when either pin 2 or pin 4 is offset relative to pin 3 a subcarrier output current of the appropriate phase is produced at pin 13. The channel B oscillator consists of devices Q56 and Q57 cross-coupled through level-shift zener diodes Q54 and Q55. A current regulator consisting of devices Q39–Q43 is used to achieve good RF frequency stability over supply and temperature. The channel B modulator consists of multiplier devices Q58, Q59 and Q50–Q53. The top quad is coupled to the channel B tank through isolating devices Q48 and Q49. A dc offset between pins 12 and 13 offsets the lower pair to produce an output RF carrier at pin 10. That carrier is then modulator by both the chroma signal at pin 13 and the video and sound carrier signals at pin 12. The channel A modulator shares pin 12 and 13 buffers Q45 and Q44 with channel B and operates in an identical manner.

The current flowing through channel B oscillator diodes Q54, Q55 is turned around in Q60, Q61 and Q62 to source current for the channel B RF modulator. In the same manner, the channel A oscillator Q71–Q74 uses turn around Q77, Q78 and Q79 to source the channel A modulator. One oscillator at a time may be activated by connecting its tank to supply (see ac test circuit). The corresponding modulator is then activated by its current turn-around, and the other oscillator/modulator combination remains "OFF".



3

LM1889



Applications Information

Subcarrier Oscillator

The oscillator is a crystal-controlled design to ensure the accuracy and stability required of the subcarrier frequency for use with television receivers. Lag-lead networks (R2C2 and C1R1) define a quadrature phase relationship between pins 1 and 18 at the subcarrier frequency of 3.579545 MHz. Other frequencies can be used and where high stability is not a requirement, the crystal can be replaced with a parallel resonant L-C tank circuit—to provide a 2 MHz clock, for example. Note that since one of the chrominance modulators is internally connected to the feedback path of the oscillator, operation of the oscillator at other than the correct subcarrier frequency precludes chrominance modulation.

When an external subcarrier source is available or preferred, this can be used instead. For proper modulator operation, a subcarrier amplitude of 500 mVp-p is required at pins 1 and 18. If the quadrature phase shift networks shown in the application circuit are retained, about 1 Vp-p subcarrier injected at the junction of C1 and R2 is sufficient. The crystal, C4 and R3 are eliminated and pin 17 provides a 5 Vp-p signal shifted $+125^{\circ}$ C from the external reference.

Chrominance Modulation

The simplest method of chroma encoding is to define the quadrature phases provided at pins 1 and 18 as the color difference axes R-Y and B-Y. A signal at pin 2 (R-Y) will give a chrominance subcarrier output from the modulator with a relative phase of 90°C compared to the subcarrier output produced by a signal at pin 4 (B-Y). The zero signal dc level of the R-Y and B-Y inputs will determine the bias level required at pin 3. For example, a pin 2 signal that is 1V positive with respect to pin 3 will give 0.6 Vp-p subcarrier at a relative phase of 90°C. If pin 2 is 1V negative with repsect to pin 3, the output is again 0.6 Vp-p, but with a relative phase of 270°C. When a simultaneous signal exists at pin 4, the subcarrier output level and phase will be the vector sum of the quadrature components produced by pin 2 and 4 inputs. Clearly, with the modulation axes defined as above, a negative pulse on pin 4 during the burst gate period will produce the chrominance synchronizing "burst" with a phase of 180°. Both color difference signals must be dc coupled to the modulators and the zero signal dc level of both must be the same and within the common-mode range of the modulators.

The 0.6 Vp-p/V_{dc} conversion gain of the chrominance modulators is obtained with a 2 k Ω resistor connected at pin 13. Larger resistor values can be used to increase the gain, but capacitance at pin 13 will reduce the bandwidth. Notice that equi-bandwidth encoding of the color difference signals is implied as both modulator outputs are internally connected and summed into the same load resistor.

Sound Oscillator

Frequency modulation is achieved by using a 4.5 MHz tank circuit and deviating the center frequency via a capacitor or a varactor diode. Switching a 5 pF capacitor to ground at an audio frequency rate will cause a 50 kHz deviation from 4.5 MHz. A 1N5447 diode biassed -4V from pin 16 will give ± 20 kHz deviation with a 1 Vp-p audio signal. The coupling network to the video modulator input and the varactor diode bias must be included when the tank circuit is tuned to center frequency.

A good level for the RF sound carrier is between 2% and 20% of the picture carrier level. For example, if the peak video signal offset of pin 12 with respect to pin 13 is 3V, this corresponds to a 30 mVrms picture RF carrier. The source impedance at pin 12 is defined by the external 2 k Ω resistor and so a series network of 15 k Ω and 24 pF will give a sound carrier level at -32 dB to the picture carrier.

RF Modulation

Two RF channels are available, with carrier frequencies up to 100 MHz being determined by L-C tank circuits at pins 6, 7, 8 and 9. The signal inputs (pins 12, 13) to both modulators are common, but removing the power supply from an RF oscillator tank circuit will also disable that modulator.

As with the chrominance modulators, it is the offset between the two signal input pins that determines the level of RF carrier output. Since one signal input (pin 13) is also internally connected to the chrominance modulators, the 2 k Ω load resistor at this point should be connected to a bias source within the common-mode input range of the video modulators. However, this bias source is independent of the chrominance modulator bias and where chrominance modulation is not used, the 2 k Ω resistor is eliminated and the bias source connected directly to pin 13.

To preserve the dc content of the video signal, amplitude modulation of the RF carrier is done in one direction only, with increasing video (toward peak white) decreasing the carrier level. This means the active composite video signal at pin 12 must be offset with respect to pin 13 and the sync pulse should produce the largest offset (i.e., the offset voltage of pin 12 with respect to pin 13 should have the same polarity as the sync pulses.

The largest video signal (peak white) should not be able to suppress the carrier completely, particularly if sound transmission is needed. For example, a signal with 1V sync amplitude and 2.5V peak white (3.5 Vp-p, negative polarity sync) and a black level at 5 V_{dc} will require a dc bias of 8V on pin 13 for correct modulation. A simple way of obtaining the required offset is to bias pin 13 at 4 x (sync amplitude) from the sync tip level at pin 12.

Applications Information (Continued)

Split Power Supplies

The LM1889 is designed to operate over a wide range of supply voltages so that much of the time it can utilize the signal source power supplies. An example of this is shown in *Figure 2* where the composite video signal from a character generator is modulated onto an RF carrier for display on a conventional home TV receiver. The LM1889 is biased between the -12V and +5V supplies and pin 13 is put at ground. A 9.1 k Ω resistor from pin 12 to -12V dc offsets the video input signal (which has sync tips at ground) to establish the proper modulation depth - R1/R2 = $V_{\rm IN}/12$ \times 0.875. This design is for monochrome transmission and features an extremely low external parts count.

DC Clamped Inputs

Utilizing a DC clamp will make matching the LM1889 to available signal generator outputs a simple process. Figure 3 shows the LM1889 configured to accept the composite video patterns available from a Tektronix Type 144 generator that has black level at ground and negative polarity syncs. In this application, the chroma oscillator amplifier is used to provide a gain of two. The 100k pot adjusts the overall DC level of the amplified signal which determines the modulation depth of the RF output. Clamping the input requires a minimum of DC correction to obtain the correct DC output level. This allows the adjustment to be a high impedance that will have minimum effect on the amplifier closed loop gain.





FIGURE 1. Luminance and Chrominance Encoding Composite Video or RF Output

TL/H/7917-7



PRELIMINARY

National Semiconductor

LM2889 TV Video Modulator

General Description


The LM2889 is designed to interface audio and video signals to the antenna terminals of a TV receiver. It consists of a sound subcarrier oscillator and FM modulator, video clamp, and RF oscillators and modulators for two low-VHF channels.

The LM2889 allows video information from VTRs, video disk systems, games, test equipment, or similar sources to be displayed on black and white or color TV receivers.

Features

- Pin for pin compatible with LM1889 RF section
- Low distortion FM sound modulator (less than 1% THD)
- Video clamp for AC-coupled video
- Low sound oscillator harmonic levels
- 10V to 16V supply operation
- DC channel switching
- Excellent oscillator stability
- Low intermodulation products

Block and Connection Diagrams (Dual-In-Line Package)



Absolute	Maximum	Ratings
----------	---------	---------

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 18V_{DC}

Supply Voltage	18V _{DC}
Power Dissipation Package (Note 1)	700 mW
Operating Temperature Range	0°C to +70°C

Storage Temperature Range	-55°C to +150°C
(V14-V13) Max	±5V _{DC}
(V12-V8) Max	7V _{DC}
(V12-V9) Max	7V _{DC}
Lead Temperature (Soldering, 10 second	is) 260°C

DC Electrical Characteristics

(DC test circuit, all switches normally pos. 1, $V_S = 12V$, $V_A = 2V$, $V_B = V_C = 10V$)

Parameter	Conditions	Min	Тур	Max	Units
Supply Current IS		10	16	25	mA
Sound Oscillator Current ΔI_{13}	Change V_A from $-2V$ to $+2V$	0.2	0.35	0.6	mA
Sound Oscillator Zener Current I13			0.85		mA
Sound Modulator Audio Current ΔI_{13}	Change SW2 from Pos. 1 to Pos. 2		0.9		mA
Video Clamp Voltage V2 Unloaded Loaded	SW3 Pos. 3	5.0	5.25 5.1	5.5	V _{DC} V _{DC}
Video Clamp Capacitor Discharge Current (V _S -V2)/10 ⁵	SW3 Pos. 2		20		μΑ
Ch. A Oscillator OFF Voltage, V6, V7	SW1 Pos. 2		2		mV _{DC}
Ch. A Oscillator Current Level I7	$V_{B} = 10V, V_{C} = 11V$	2.5	3.5	5.0	mA
Ch. B Oscillator OFF Voltage V4, V5			2		mV _{DC}
Ch. B Oscillator Current Level I4	SW1 Pos. 2, V _B =10V, V _C =11V	2.5	3.5	5.0	mA
Ch. A Modulator Conversion Ratio ∆V9/(V11-V10)	Measure Δ V9 by Changing from V _B = 10V, V _C = 11V, to V _B = 11V, V _C = 10V; Divide by V11-V10	0.3	0.50	0.75	v/v
Ch. B Modulator Conversion Ratio ΔV8/(V11–V10)	SW1 Pos. 2, Measure Δ V8 by Changing from V _B =10V, V _C =11V, to V _B =11V, V _C =10V; Divide by V11-V10	0.3	0.50	0.75	v/v

AC Electrical Characteristics (AC test circuit, $V_S = 12V$)

Parameter	Conditions	Min	Тур	Max	Units
Sound Carrier Oscillator Level (V13)			3.4		Vp-р
Sound Modulator Deviation	$\Delta f/\Delta V_{IN}$, SW1 Pos. 2, Change V_{IN} from 1.4V to 1.0V, Measure Δf at Pin 13, Divide as Shown		250		Hz/mV
Ch. 3 RF Oscillator Level v6, v7	Ch. Sw. Pos. 3, f=61.25 MHz, Use FET Probe		550		mVp-p
Ch. 4 RF Oscillator Level, v4, v5,	Ch. Sw. Pos. 4, f=67.25 MHz, Use FET Probe		550		mVp-p
RF Modulator Conversion Gain Vour/(V10-V11)	Ch. Sw. Pos. 3, f=61,25 MHz, (Note 2)		10		mVrms/


Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

Note 2: Conversion gain shown is measured with 75Ω input RF meter which makes the AC RF output load 37.5Ω .

3

LM2889

Demodulate as Shown in Figure 1 Sound Modulator Input Impedance (Pin 1) 1.5	Parameter	Тур	Unit
Sound Modulator Bandwidth 100 kH Oscillator Supply Dependence, Sound Carrier, RF See Curves Contract Carrier Compensature Dependence (IC Only) Sound Carrier RF RF RF RF RF RF RF RF RF RF		0.8	%
Oscillator Supply Dependence, Sound Carrier, RF Oscillator Temperature Dependence (IC Only) Sound Carrier RF RF Oscillator Maximum Operating Frequency (Temperature Stability Degraded) RF Modulator Carrier Suppression (Adjust Video Blas for Minimum RF Carrier at v _{OUT} and Reference to v _{OUT} with 3V Offset at Pins 10 and 11, See Applications Information, RF Modulation Section) 3.86 MHz Differential Piase 2.5V Vp-p Video, 87.5% Mod Output Harmonics below RF Carrier 2nd, 3rd 4th and Above Input Impedance, Pin 10, Pin 11 AC Test Circuit	Sound Modulator Input Impedance (Pin 1)	1.5	kΩ
Oscillator Temperature Dependence (IC Only) Sound Carrier RF FT Oscillator Maximum Operating Frequency (Temperature Stability Degraded) RF Modulator Carrier Suppression (Adjust Video Bias for Minimum RF Carrier at v _{OUT} and Reference to v _{OUT} with 3V Offset at Pins 10 and 11, See Applications Information, RF Modulation Section) 3.58 MHz Differential Clain Differential Phase 2.50 VP, Video, 87.5% Mod Output Harmonics below RF Carrier 2nd, 3rd 4th and Above Input Impedance, Pin 10, Pin 11 AC Test Circuit Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto Vieto	Sound Modulator Bandwidth	100	kH
Sound Carrier RF -15 ppm RF Oscillator Maximum Operating Frequency (Temperature Stability Degraded) 100 MH RF Modulator Carrier Suppression (Adjust Video Bias for Minimum RF Carrier at vour and Reference to vour with 3V Offset at Pins 10 and 11, See Applications Information, RF Modulation Section) 30 def 3.58 MHz Differential Phase 5 % 2.5V Vp-p Video, 87.5% Mod 3 degr Output Harmonics below RF Carrier 2nd, 3rd -12 df 4th and Above -20 df Input Impedance, Pin 10, Pin 11 1 MΩ//2 pF AC Test Circuit	Oscillator Supply Dependence, Sound Carrier, RF	See Curves	
RF Modulator Carrier Suppression (Adjust Video Bias for Minimum RF Carrier at v _{OUT} and Reference to v _{OUT} with 3V Offset at Pins 10 and 11, See Applications Information, RF Modulation Section) 3.58 MHz Differential Gain Differential Phase 2.5V Vp-p Video, 87.5% Mod 30 degr 3 0.0utput Harmonics below RF Carrier 2nd, 3rd -12 def -20 1nput Impedance, Pin 10, Pin 11 1 MΩ//2 pF AC Test Circuit	Sound Carrier		
Carrier Suppression (Adjust Video Bias for Minimum RF Carrier at ν _{OUT} and Reference to ν _{OUT} with 3V Offset at Pins 10 and 11, See Applications Information, RF Modulation Section) 3.58 MHz Differential Gain Differential Phase 2.5V Vp-p Video, 87.5% Mod Output Harmonics below RF Carrier 2nd, 3rd 4th and Above 2nd, 3rd 4th and Above Input Impedance, Pin 10, Pin 11 AC Test Circuit AC Test Circuit	RF Oscillator Maximum Operating Frequency (Temperature Stability Degraded)	100	MH
Output Harmonics below RF Carrier 2nd, 3rd 4th and Above Input Impedance, Pin 10, Pin 11 AC Test Circuit V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{IN} V_{I	Carrier Suppression (Adjust Video Bias for Minimum RF Carrier at v _{OUT} and Reference to v _{OUT} with 3V Offset at Pins 10 and 11, See Applications Information, RF Modulation Section) 3.58 MHz Differential Gain Differential Phase	5	%
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
AC Test Circuit $ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}\\ \end{array}\\ \end{array}\\ \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \end{array}\\ \begin{array}{c} \begin{array}{c} \end{array}\\ \end{array}\\ \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \begin{array}{c} \end{array}\\ \end{array}$ \left(\begin{array}{c} \end{array}\\ \end{array}\\ \begin{array}{c} \end{array}\\ \end{array} \left(\begin{array}{c} \end{array}\\ \end{array}\\ \left(\begin{array}{c} \end{array}\\ \end{array} \left(\begin{array}{c} \end{array}) \end{array} \left(\begin{array}{c} \end{array}) \bigg{c} \end{array} \left(\begin{array}{c} \end{array} \left(\begin{array}{c} \end{array}) \bigg{c} \end{array} \left(\begin{array}{c} \end{array} \left(\begin{array}{c} \end{array}) \bigg{c} \end{array} \left(\begin{array}{c} \end{array} \left(\begin{array}{c} \end{array} \left(\begin{array}{c} \end{array}) \end{array} \left(\begin{array}{c} \end{array} \left(\begin{array}{c} \end{array} \left(\end{array}) \bigg{c} \end{array} \left(\begin{array}{c} \end{array} \left(\end{array}) \bigg{c} \end{array} \left(\begin{array}{c} \end{array} \left(\end{array} \left(\end{array} \left(\end{array}) \left(\end{array} \left(\end{array} \left(\end{array}) \left(\end{array} \left(\end{array} \left(\end{array}) \left(\end{array} \left(\end{array}) \left(\end{array} \left) \left(\end{array} \left(\end{array} \left) \left(} \left) \left(\end{array} \left) \left(} \left) \left(\end{array} \left) \left(} \left) \left(\end{array}) \left) \left(} \left) \left(\end{array}) \left) \left(} \left) \left) \left(} \left) \left(} \left) \left(} \left) \left) \left(} \left) \left(} \left) \left(} \left) \left(\\ \left) \left(} \left) \left) \left(} \left) \left(\\	2nd, 3rd		
AC Test Circuit $\begin{array}{c} & \begin{array}{c} & \end{array}{\end{array}} \\ & \begin{array}{c} & \begin{array}{c} & \end{array}{\end{array}} \\ & \begin{array}{c} & \end{array}{} \\ & \begin{array}{c} & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \begin{array}{c} & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \begin{array}{c} & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \begin{array}{c} & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \begin{array}{c} & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \begin{array}{c} & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \end{array}{} \\ & \begin{array}{c} & \end{array}{} \\ & } \\ & \\ & \end{array}{} \\ & \\ & \end{array}{} $ & } \\ & \\ & \end{array}{} \\ & \end{array}{} \\ & \\ & \end{array}{} & } \\ & \\ & \\ & \end{array}{} & } \\ & \\ & \end{array}{} & \\ & \end{array}{} & } \\ & \\ & \end{array}{} & } \\ & \\ & \end{array}{} & } \\ & \\ & \\ & \end{array}{} & } \\ & \\ & \end{array}{} & } \\ & \end{array}{} & } \\ & \end{array}{} & } \\ & \\ & \end{array}{} & } \\ & \end{array}{} & } \\ & \\ &	Input Impedance, Pin 10, Pin 11	1 M0//2 pE	1
	Q1 SW1 Q2 VIN VIN VIN Q1 SW1 1 14 14 14 14 14 14 14 14 14		



3-115

0

Circuit Description (Refer to Circuit Diagrams)

The sound carrier oscillator is formed by differential amplifier Q3, Q4 operated with positive feedback from the pin 13 tank to the base of Q4. Frequency modulation is obtained by varying the 90 degree phase shifted current of Q9. Q14's emitter is a virtual ground, so the voltage at pin 1 determines the current R11, which ultimately modulates the collector current of Q9.


The video clamp is comprised of devices Q58-Q60. The clamp voltage is set by resistors R40, R41, R49, and R50. The $\Delta V_{BE}/R42$ current sets the capacitor discharge current. Q59 and the above mentioned resistor string help maintain a temperature stable clamp voltage.

The channel B oscillator consists of devices Q24 and Q25 cross-coupled through level-shift zener diodes Q22 and Q23. A current regulator consisting of devices Q17-Q21 is used to achieve good RF stability over temperature and


supply. The channel B modulator consists of multiplier devices Q28–Q31, Q34 and Q35. The top quad is coupled to the channel B tank through isolating devices Q26 and Q27. A DC potential between pins 10 and 11 offsets the lower pair to produce an output RF carrier at pin 8. That carrier is then modulated by both the sound subcarrier at pin 10 and the composite video signal at pin 11. The channel A modulator shares pin 10 and 11 buffers, Q32 and Q33, with channel B and operates in an identical manner.

The current flowing through channel B oscillator diodes Q22, Q23 is turned around in Q36–Q38 to source current for the channel B RF modulator. In the same manner, the channel A oscillator Q54–Q57 uses turn-around Q49–Q51 to source the channel A modulator. One oscillator at a time may be activated by its current turn-around, and the other oscillator/modulator combination remains off.

Circuit Diagrams



TL/H/5079-5



3-117

ω

CM2889

Applications Information

SOUND FM MODULATOR

Frequency deviation is determined by the Q of the tank circuit at pin 13 and the current entering the audio input, pin 1. This current is set by the input voltage VIN, the device input impedance (1.5 kΩ), and any impedance network connected externally. A signal of 60 mVrms at pin 1 will yield about ±25 kHz deviation when configured as shown in Figure 2.

VIDEO CLAMP

When video is not available at DC levels within the RF modulator common-mode range, or if the DC level of the video is not temperature stable, then it should be AC-coupled as shown in the typical applications circuit (Figure 2). The clamp holds the horizontal sync pulses at 5.2V for $V_S = 12V$. The clamp coupling capacitor is charged during every sync pulse and discharged when video information is present. The discharge current is approximately 20 µA. This current and the amount of acceptable tilt over a line of video determines the value of the coupling capacitor C1. For most applications 1 µF is sufficient.


RF MODULATION

Two RF channels are available, with carrier frequencies up to 100 MHz being determined by L-C tank circuits at pins 4/ 5 and 6/7. The signal inputs (pins 10 and 11) are common to both modulators, but removing the power supply from an RF oscillator will also disable that modulator.

The offset between the two signal pins determines the level of the RF carrier output. To preserve the DC content of the video signal, amplitude modulation of the RF carrier is done in one direction only, with increasing video (toward peak white) decreasing the carrier level. This means the active composite video signal at pin 11 must be offset with respect to pin 10 and the sync pulse should produce the largest offset.

The largest video signal (peak white) should not be able to suppress the carrier completely, particularly if sound transmission is needed. This requires that pin 10 be biased above the largest expected video signal. Because peak white level is often difficult to define, a good rule to follow is to bias pin 10 at a level which is four times the sync amplitude above the sync tip level at pin 11. For example, the DC bias at pin 10 with 0.5V sync clamped to 5.2V on pin 11, should be $5.2 + (4 \times 0.5) = 7.2V$.


TL/H/5079-7



Typical Application

Applications Information (Continued)


When the signal inputs are exactly balanced, ideally there is no RF carrier at the output. Circuit board layout is critical to this measurement. For optimum performance, the output and supply decoupling circuitry should be configured as shown in *Figure 3*.



The video clamp level is derived from a resistive divider connected to supply (V_S). To maintain good supply rejection, pin 10, which is biased externally, should also be referenced to supply (see *Figure 2*).

Pin Description (Refer to Figure 2)

Pin 1—Audio Input: Pin 1 is the audio input to the sound FM generator. Frequency deviation is proportional to the signal at this pin. A pre-emphasis network comprised of R1, C2, and the device input impedance yields the following response with an 80 mVrms audio input.



TL/H/5079-9

Increasing R1 lowers the boost frequency, and decreases deviation below the boost frequency. Increasing C2 only lowers the boost frequency. C1 is a coupling capacitor, and must be a low impedance compared to the sum of R1 and the device input impedance (1.5 kn).

Pin 2---Video Clamp: The video clamp restores the DC component to AC-coupled video. The video is AC-coupled to the clamp via C3. Decreasing C3 will cause a larger tilt between vertical sync pulses in the clamped video wave-form.

Pin 3—Ground: Although separate on the chip level, all ground terminate at pin 3.

Pins 4/5—Channel 4 Oscillator: Pins 4 and 5 are the collector outputs of the channel 4 oscillator. L1 and C5 set the oscillator frequency defined by $f_0 = 0.159/\sqrt{L1C5}$. Increasing L1 will increase the oscillator frequency while decreasing L1 will increase the oscillator frequency. Decreasing C5 will increase the oscillator frequency and lower the tank Q causing possible drift problems. R2 and R3 are the oscillator loads which determine the oscillator amplitude and the tank Q. Increasing these resistors increases the Q and the oscillator amplitude, possibly overdriving the RF modulator, which will increase to tank Q and may cause increased drift. C4 is an RF decoupling at RF. Decreasing C4 may introduce RF to supply coupling.

Pins 6/7—Channel 3 Oscillator; Pins 6 and 7 are the channel 3 oscillator outputs. Every component at these pins has the same purpose and effect as those at pins 4 and 5.

PIn 8—Channel 4 RF Output: Pin 8 is the channel 4 RF output and R13 is the load resistor. The RF signal is AC coupled via C15 to the output filter which is a two channel VSB filter. L5 is parallel resonant with the filter input capacitance minimizing loss in the output network. R14 terminated the filter output.

Pin 9—Channel 3 RF Output: Pin 9 is the channel 3 RF output with all components performing the same functions as those in the pin 8 description.

Pin 10—RF Modulator Sound Subcarrier Input: Pin 10 is one of the RF modulator inputs and may be used for video or sound. It is used as a sound subcarrier input in *Figure 2.* R8, R9, and R10 set the DC bias on this pin which determines the modulation depth of the RF output (see Application Notes). R12 and C11 AC-couple the sound subcarrier from the sound modulator to the RF modulator. R12 and R11 form a resistive divider that determines the level of sound at pin 10, which in turn sets the picture carrier to sound subcarrier ratio. Increasing the ratio of R11/R12 will increase the sound subcarrier at the output. C10 forms an AC ground, preventing R8, R9, and R10 from having any effects on the circuit other than setting the DC potential at pin 10. R11 and R12 also effect the FM sound modulator (see pin 13 description).

Pin Description (Continued)

Pin 11—Video Input: Pin 11, when configured as shown, is the RF modulator video input. In this application, video is coupled directly from the video clamp. Alternatively, video could be DC-coupled directly to pin 11 if it is already within the DC common-mode input range of the RF modulator (see curves). In any case, the video sync tip at pin 11 must have a constant DC level independent of video content. Because of circuit symmetry, pins 10 and 11 may be interchanged.

Pin 12—RF Supply: Pin 12 is the RF supply, with C12 and C7 serving as RF decouple capacitors. Increasing C12 or C7 may result in less effective RF decoupling, while decreasing them may cause supply interaction. It is important that C7 be grounded at the RF output ground.


Pin 13—Sound Tank: Pin 13 is the collector output of the sound oscillator. L3 and C13 determine the oscillating frequency by the relationship $f_0=0.159/\sqrt{13C13}$. Increasing L3 or C13 will lower the operating frequency, while decreasing them will raise the frequency. L3 and C13 also help define the Q of the tank, on which FM modulator deviation level depends. As C13 increases, Q increases, and frequency deviation decreases. Likewise, decreasing C13 increases deviation. The other factor concerning Q is the

external resistance across the tank. The series combination R11+R12 usually dominates the tank Q. Decreasing this resistive network will decrease Q and increase deviation. It should be noted that because the level of phase modulation of the 4.5 MHz signal remains constant, variation in Q will not effect distortion of the frequency modulation process if the audio at pin 1 is left constant. The amplitude of the sound subcarrier is directly proportional to Q, so increasing the unloaded Q or either of the resistors mentioned above will increase the sound subcarrier amplitude. For proper operation of the frequency modulator, the sound subcarrier amplitude should be greater than 2 Vp-p.

Pin 14—Sound Supply: Pin 14 is the sound supply and C14 is an RF decouple capacitor. Decreasing C14 may result in increased supply interaction.

Printed Circuit Layout

Printed circuit board layout is critical in preventing RF feedthrough. The location of RF bypass capacitors on supply is very important. *Figure 4* shows an example of a properly layed out circuit board. It is recommended that this layout be used.



TL/H/5079-10

FIGURE 4. Printed Circuit Board and Component Diagram (Component Side 1X)



Section 4 Motion Control



Section 4 Contents

Motion Control Selection Guide	4-3
LM621 Brushless Motor Commutator	4-4
LM628/LM629 Precision Motion Controllers	4-15
LM18293 Four Channel Push-Pull Driver	4-36

National Semiconductor

Motion Control Selection Guide

Dedicated Motor Control Functions

Part Number	Function	Features
LM621	Brushless D.C. Motor Commutator	Directly interfaces to PWM outputs On-chip dead-time generator Compatible with 3 ϕ and 4 ϕ motors (ϕ = Phase)
LM628/LM629	High Performance Motion Controller for D.C. and Brushless D.C. Motors	On Board 32-Bit Incremental Shaft Encoder Interface 256 µs and 341 µs Sampling Interval Versions Contains an Automatic Trajectory Generator Target Position and Velocity Programmable "On-the-Fly" Easily Programmable PID Filter Convenient 8-Bit Host Interface 8-Bit or 12-Bit Port to DAC (LM628) 8-Bit PWM Output (LM629)

H-Switches

Output Current (Amps)		Device	Supply Voltage	Full Current Saturation Voltage		Operating Temp.	Package	Description
Peak (Typical)	Continuous (Max)		(Max)	Source (Max)	Sink (Max)	Range		
2	1	LM18293	36	1.8	1.8	-40°C to +125°C	16-Pin DIP	Four Channel Push Pull Driver

Power Op-Amps*

	t Current mps	Device	Supply Voltage	Input Offset	Quiescent	Slew Rate	Operating Temp.	Package	Features
Peak (Typical)	Continous (Max)		(Max)	Voltage (Max)	Current	(Typical)	Range	T uokago	
3	1.5	LM675	60	10 mV	50 mA	8 V/μs	0°C to +70°C	5-Pin TO-220	Thermal Parole
15	10	LM12L	60	15 mV	80 mA	9 V/μs	-55°C to +125°C	4-Pin TO-3	Fully Protected
15	10	LM12CL	60	20 mV	120 mA	9 V/μs	0°C to +70°C	4-Pin TO-3	Fully Protected
15	10	LM12	80	15 mV	80 mA	9 V/μs	-55°C to +125°C	4-Pin TO-3	Fully Protected
15	10	LM12C	60	20 mV	120 mA	9 V/μs	0°C to + 70°C	4-Pin TO-3	Fully Protected

*For more information on Power Amplifiers, see the Amplifier section of the General Purpose Linear Devices Databook. For more High Power Amplifiers, refer to the Audio Amplifier section of the Special Purpose Linear Devices Databook.

National Semiconductor

LM621 Brushless Motor Commutator

General Description


The LM621 is a bipolar IC designed for commutation of brushless DC motors. The part is compatible with both three- and four-phase motors. It can directly drive the power switching devices used to drive the motor. The LM621 provides an adjustable dead-time circuit to eliminate "shoot-through" current spiking in the power switching circuitry. Operation is from a 5V supply, but output swings of up to 40V are accommodated. The part is packaged in an 18-pin, dual-in-line package.

Features

LM621

- Adjustable dead-time feature eliminates current spiking
- On-chip clock oscillator for dead-time feature

- Outputs drive bipolar power devices (up to 35 mA base current) or MOSFET power devices
- Compatible with three- and four-phase motors ...
 Bipolar drive to delta- or Y-wound motors
 - Unipolar drive to center-tapped Y-wound motors
 - Supports 30- and 60-degree shaft position sensor placements for three-phase motors
 - Supports 90-degree sensor placement for four-phase motors
- Directly interfaces to pulse-width modulator output(s) via OUTPUT INHIBIT (PWM magnitude) and DIREC-TION (PWM sign) inputs
- Direct interface to Hall sensors
- Outputs are current limited
- Undervoltage lockout



Connection Diagram

Absolute Maximum Ratings (See Notes) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V _{CC1}	+7V
V _{CC2}	+ 45V
Logic Inputs (Note 1)	V _{CC1} +0.5V, -0.5V
Logic Input Clamp Current	20 mA
Output Voltages	+45V, -0.5V
Output Currents	Internally current limited

Operating Ambient Temperature Range	
LM621	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
ESD Susceptibility (Note 10)	2000V
Lead Temperature, N pkg.	
(Soldering, 4 sec.)	260°C

Electrical Characteristics (See Notes)

Parameter	Conditions	Тур	Tested Limits	Design Limits	Units
DECODER SECTION		<u> </u>			
High Level Input Voltage HS1, HS2, HS3: 30/60 SELECT:			2.0 2.0	2.0 2.0	V min V min
High Level Input Current HS1, HS2, HS3: 30/60 SELECT:	$V_{IH} = V_{CC1}$ $V_{IH} = V_{CC1}$		100 120	200 240	μA max μA max
Low Level Input Voltage HS1, HS3 and HS2 HS1, HS3 and HS2 30/60 Select	$30/\overline{60} = 5V$ $30/\overline{60} = 0V$ $H_{SI} = H_{S3} = 5V$		0.6 0.6 0.6	0.4 0.4 0.4	V max V max V _{max}
Low Level Input Current HS1 and HS3: HS2: 30/60 SELECT	$V_{IL} = 0.35V$ $V_{IL} = 0.4V$ $V_{IL} = 0.0V$		-400 -100 -700	-600 -200 -1000	μΑ max μΑ max μΑ max
Input Clamp Voltage (Pins 2, 3, 5, 6, 7, 8, 17)	$I_{in} = 1 \text{ mA}$ $I_{in} = -1 \text{ mA}$	(V _{CC1} + 0.7) (-0.6)			v v
Output Leakage Current Sinking Outputs Sourcing Outputs	Outputs Off $V_{CC2} = 40V$, $V_{OUT} = 40V$ $V_{OUT} = 0V$	0.2		1.0 1.0	μΑ
Short-Circuit Current Sinking Outputs Sourcing Outputs	$V_{CC2} = 10V,$ $V_{OUT} = 10V$ $V_{OUT} = 0V$	50	35 35		mA min mA min
V _{sat} (sinking) V _{drop} (sourcing) = (V _{CC2} - V _{OUT})	I = 20 mA I = -20 mA	0.83 1.7		1.00 2.00	V max V max
Output Rise Time	(sourcing) C _L < 10 pF	50			ns
Output Fall Time	(sinking) C _L ≤ 10 pF	50			ns
Propagation Delay (Hall Input to Output)	Dead-Time Off	200			ns

LM621

4

2	
Ó	
-	

Parameter	Conditions	Тур	Tested Limits	Design Limits	Units
DEAD-TIME SECTION					
High Level Input Voltage DIRECTION: OUTPUT INHIBIT: DEAD-TIME ENABLE:	Pin 3 = 0V Pin 17 = 0V		2.0 2.0 2.0	2.0 2.0 2.0	V min V min V min
High Level Input Current DIRECTION: OUTPUT INHIBIT: DEAD-TIME ENABLE:	V _{in} = 5V Pin 3 = 0V		100 60 200	150 100 300	μA max μA max μA max
Low Level Input Voltage DIRECTION: OUTPUT INHIBIT: DEAD-TIME ENABLE:	Pin 3 = 0V		0.6 0.6 0.3	0.4 0.4 0.2	V max V max V max
Low Level Input Current DIRECTION: OUTPUT INHIBIT: DEAD-TIME ENABLE:	$V_{in} = 0.6V$ $V_{in} = 0.6V$ $V_{in} = 0V$		100 60 200	- 150 - 100 - 300	μΑ max μΑ max μΑ max
Propagation Delays (Inputs to Outputs) OUTPUT INHIBIT DIRECTION	Dead-Time Off, (Pin 3 = 0V)	200 200			ns ns
Minimum Clock Period, T _{CLK} (Note 3)	R = 11 kΩ C = 200 pF	2.2			μs
Clock Accuracy $f = 100 \text{ kHz}$	R = 30k C = 400 pF	±3			%
Minimum Dead-Time Minimum Dead-Time	Dead-Time Off Dead-Time On	15 2			ns T _{CLK}
COMPLETE CIRCUIT					
Total Current Drains lcc1 lcc1 lcc2 lcc2 lcc2	Outputs Off V _{CC2} = 40V	15	10 22 2 6	30 9	mA min mA max mA min mA max
Undervoltage Lockout		3.6	3.0		VMAX

Note 2. Unless otherwise noted: $V_{CC1} = +5.0V$, "recommended operating range $V_{CC} = 4.5V$ to 5.5V" $V_{CC2} = +10.0V$, ambient temperature = 25°C. Note 3. Clock oscillator period, $T_{CLK} = RC$, where T_{CLK} is in μ s, R is in $k\Omega$, and C is pF. Also see selection graph in Typical Characteristics for determining values

of R and C. Note that the value of R should be no less than 11 k Ω and C no less than 200 pF.

Note 4. Tested limits are guaranteed and 100% production tested.

Note 5. Design limits are guaranteed (but not 100% production tested) at the indicated temperature and supply voltages. These limits are not used to calculate outgoing quality levels.

Note 6. Specifications in boldface apply over junction temperature range of -40°C to +85°C.


Note 7. Typical Thermal Resistances	O _{JA} (see Note 8):
N pkg, board mounted	110°C/W

N pkg, socketed	118°C/W
-----------------	---------

Note 8. Package thermal resistance indicates the ability of the package to dissipate heat generated on the die. Given ambient temperature and power dissipation, the thermal resistance parameter can be used to determine the approximate operating junction temperature. Operating junction temperature directly effects product performance and reliability.

Note 9. This part specifically does not have thermal shutdown protection to avoid safety problems related to an unintentional restart due to thermal time constant variations. Care should be taken to prevent excessive power dissipation on the die.

Note 10: Human body model, 100 pF, discharged through a 1500 Ω resistor.



Description of Inputs and Outputs

Pin 1: V_{CC1} (+5V). The logic and clock power supply pin. Pin 2: DIRECTION. This input determines the direction of rotation of the motor; ie., clockwise vs. counterclockwise. See truth table.

Pin 3: DEAD-TIME ENABLE. This input enables or disables the dead-time feature. Connecting +5V to pin 3 enables dead-time, and grounding pin 3 disables it. Pin 3 should not be allowed to float.

Pin 4: CLOCK TIMING. This pin provides for connecting an external resistor and capacitor to control the period of the clock oscillator, which determines the amount of dead-time. See *Figure 4* and text.

Pins 5 thru 7: HS1, HS2, and HS3 (Hall-sensor inputs). These inputs receive the rotor-position sensor inputs from the motor. Three-phase motors provide all three signals; four phase motors provide only two, one of which is connected to both HS2 and HS3.

Pin 8: 30/60 SELECT. This input is used to select the required decoding for three-phase motors; ie, either "30-degree" (+5V) or "60-degree" (ground). Connect pin 8 to +5V when using a four-phase motor.

Pin 9: LOGIC GROUND. Ground for the logic power supply.

Pin 10: POWER GROUND. Ground for the output buffer supply.

Pins 11 thru 13: SOURCE OUTPUTS. The three currentsourcing outputs which drive the external power devices that drive the motor.

Pins 14 thru 16: SINK OUTPUTS. The three current-sinking outputs which drive the external power devices that drive the motor.

Pin 17: OUTPUT INHIBIT. This input disables the LM621 outputs. It is typically driven by the magnitude signal from an external sign/magnitude PWM generator. Pin 17 = +5V = outputs off.

Pin 18: V_{CC2} (+5 to +40V). This is the supply for the collectors of the three current-sourcing outputs (pins 11 thru 13). When driving MOSFET power devices, pin 18 may be connected to a voltage source of up to +40V to achieve sufficient output swing for the gate. When driving bipolar power devices, pin 18 should be connected to +5V to minimize on-chip power dissipation. Undervoltage lockout automatically shuts down all outputs if the V_{CC1} supply is too low. All outputs will be off if V_{CC1} falls below the undervoltage lockout voltage.

4

Functional Description

The commutation decoder receives Hall-sensor inputs HS1, HS2, and HS3 and a $30/\overline{60}$ SELECT input. This block decodes the gray-code sequence to the required motor-drive sequence.

The dead-time generator monitors the DIRECTION input and inhibits the outputs (pins 11 thru 16) for a time sufficient to prevent current-spiking in the external power switches when the direction is reversed.

The six chip outputs drive external power switching devices which drive the motor. Three outputs source current; the remaining three sink current. The output transistors provide up to 50 mA outputs for driving devices, or up to 40V output swings for driving MOSFETs. The LM621 logic is powered from 5V.


The undervoltage lockout section monitors the V_{CC} supply and if the voltage is not sufficient to permit reliable logic operation, the outputs are shutdown.

Three-Phase Motor Commutation

There are two popular conventions for establishing the relative phasing of rotor-position signals for three-phase motors. While usually referred to as 30-degree and 60-degree sensor placements, this terminology refers to mechanical degrees of sensor placement, not electrical degrees. The electrical angular resolution is the required 60 degrees in both cases. The phasing differences can be noted by comparing the sequences of HS1 through HS3 entries in Table I, LM621 Commutation Decoder Truth Table, which shows both the 30- and 60-degree phasings (and the 90-degree phasing for four-phase motors) and their required decoder logic truth tables, respectively. Table I shows the phasing (or codes) of the Hall-effect sensors for each 60-degree (electrical) position range of the rotor, and correlates these data to the commutator sink and source outputs required to drive the power switches. These phasings are common to several motor manufacturers. The 60-degree phasing is preferred to 30-degree phasing because the all-zeros and allones codes are not generated. The 60-degree phasing is more failsafe because the all-zeros and all-ones codes could be inadvertently generated by things like disconnected or shorted sensors.

Because the above terminology is not used consistently among all motor manufacturers, Table II, Alternative Sensor-phasing Names, will hopefully clarify some of the differences. Table II shows a different 60-degree phasing, and 120-, 240-, and 300-degree phasings. Comparison with Table I will show that these four phasings are essentially shifted and/or reversed-order versions of those used with the LM621.

Figure 1 shows the waveforms associated with the commutation decoder logic for a motor which has 60-degree rotorposition phasing, along with the generated motor-drive waveforms. As can be seen in the drawing, Hall-effect sensor signals HS1 through HS3 are separated by 60 electrical degrees, which is the required angular resolution for threephase motors.



LM621

4

Three-Phase Motor Commutation (Continued)

Sensor	Position	Sensor Inputs			Sink Outputs			Source Outputs		
Phasing	Range	HS1	HS2	HS3	1	2	3	1	2	3
	0-60	0	0	0	ON	off	off	off	ON	off
	60-120	0	0	1	ON	off	off	off	off	ON
30 deg	120-180	0	1	1	off	ON	off	off	off	
	180-240	1	1	1	off	ON	off	ON	off	off
	240300	1	1	0	off	off	ON	ON	off	off
	300-360	1	0	0	off	off	ON	off	ON	off
	0-60	1	0	1	ON	off	off	off	ON	of
	60-120	1	0	0	ON	off	off	off	off	ON
60 deg	120-180	1	1	0	off	ON	off	off	.off	
	180240	0	1	0	off	ON	off	ON	off	off
	240-300	0	1	1	off	off	ON	ON	off	off
	300-360	0	0	1	off	off	ON	off	ON	off
	0-90	0	1	HS2	off	na	off	off	na	ON
90 deg	90-180	0	0	HS2	ON	na	off	off	na	of
	180-270	1	0	HS2	off	na	ON	off	na	off
	270-360	1	1	HS2	off	na	off	ON	na	of
Pin Numbers	S:	5	6	7	16	15	14	13	12	11

Note 1: The above outputs are generated when the Direction input, pin 2, is logic high. For reverse rotation (pin 2 logic low), the above sink and source output states become exchanged.

Note 2: For four-phase motors sink and source outputs number two (pins 15 and 12) are not used; hense the "na" (not applicable) in the appropriate columns above. Figure 6 shows how the required sink and source outputs for four-phase motors are derived.

Allermete	Dealthan				hasing Names
Alternate	Position		Sensor Input	S	Corresponding LM621 Position
Phasing	Range	HS1	HS2	HS3	Range and/or Comments
	0-60	0	0	0	Same as 30-degree phasing, but in reverse
	60-120	1	0	0	order, i.e., only change is relative direction.
"60 deg"	120-180	1	1	0	
U	180-240	1	1	1	
	240-300	0	1	1 1	
	300-360	0	o	1	
	0-60	0	0	1	Same as 60-degree phasing, but with shifted
	60-120	1	0	1	order of position ranges; i.e., only change is
"120 deg"	120-180	1	0	0	relative phasing of sensor signals.
•	180-240	1	1	0	relative phasing of sensor signals.
	240-300	0	1	0	
	300-360	0	1	1	
	0-60	0	1	0	Same comment as above for "120 deg"
	60-120	1	1	0	phasing.
"240 deg"	120-180	1	O	0	F
-	180-240	1	0	1	
	240-300	0	0	1	
	300-360	0	1	1	
	0-60	0	1	1	Same as 30-degree phasing, but with shifted
	60-120	1	1	1	order of position ranges, i.e., only change is
"300 deg"	120180	1	1	0	relative phasing of sensor signals.
-	180-240	1	0	0	l localite prizering et contor orginalor
	240-300	0	0	0	
	300-360	0	0	1	

Four-Phase Motor Commutation

Four-phase motors use a 90-degree (quadrature) rotor-position sensor phasing. This phasing scheme is also shown in Table I. LM621 Commutation Decoder Truth Table. As shown in Table I, the 90-degree phasing has only two rotorposition-sensor signals, HS1 and HS2. When using the LM621 to run a four-phase motor the HS2 signal is connected to both the HS2 and HS3 chip inputs.


LM621

Dead-Time Feature

The DEAD-TIME ENABLE input is used to enable this feature (by connecting + 5V to pin 3). The reason for providing this feature is that the external power switches are usually totem-pole structures. Since these structures switch heavy currents, if either totem-pole device is not completely turned off when its complementary device turns on, heavy "shootthrough" current spiking will occur. This situation occurs when the motor DIRECTION input changes (when all output drive polarities reverse), at which time device turn-off delay can cause the undesired current spiking.

Figure 2 shows the logic of the dead-time generator. The dead-time generator includes an RC oscillator to generate a required clock. Pin 4 (CLOCK TIMING) is used to connect an external resistor and capacitor to control the frequency of this oscillator. The clock frequency should be adjusted so that two periods of oscillation just slightly exceed the worstcase turn-off time of the power switching devices. As shown by the graph in Typical Peformance Characteristics, the time of one clock period (in μ s) is approximately RC (R in k Ω and C in pF); the period can be measured with an oscilloscope at pin 4. The dead-time generator function monitors the DI-RECTION input for changes, synchronizes the direction changes with the internal clock, and inhibits the chip outputs for two clock periods.

Flip-flops FF1 through FF3 form a three-bit, shift-register delay line, the input of which is the DIRECTION input. The flip-flops are the only elements clocked by the internal clock generator. The shift register outputs must all have the same state in order to enable gate G1 or G2, one of which must be enabled to enable the chip outputs. As soon as a direction change input is sensed at the output of FF1, gates G1 and G2 will be disabled, thereby disabling the drive to the power switches for a time equal to two clock periods.



Dead-Time Feature (Continued)


Dead-time is defined as the time the outputs are blanked off (to prevent shoot-through currents) after a direction change input. See *Figure 3*. It can be seen that the dead-time is two clock periods. Since the dead-time scheme introduces delay into the system feedback control loop, which could impact system performance or stability, it is important that the dead-time be kept to a minimum. From *Figure 3* it can be seen that the time between a direction change signal and the initiation of output blanking can vary up to one clock period due to asynchronous nature of the clock and the direction signal.

Typical Applications

THREE-PHASE EXAMPLES

Figure 4 is a typical LM621 application. This circuitry is for use with a three-phase motor having 30-degree sensor phasing, as indicated by connection of the $30/\overline{60}$ SELECT input, pin 8, to a logic "1" (+5V). The same connection of the DEAD-TIME ENABLE input, pin 3, enables this feature. Typical power switches and a simple implementation of an overcurrent sensing circuit are also detailed in *Figure 4*. This application example assumes a device turn-off time of about 4.8 μ s maximum, as evidenced by the choice or R and C. See Typical Performance Characteristics. The choice of RC should be made such that two periods are at least equal to the maximum device turn-off time.

The choice of the value for Rlimit (the resistors which couple the LM621 outputs to the power switches) depends on the input current requirements of the power switching devices. These resistors should be chosen to provide only the amount of current needed by the device inputs, up to 50 mA (typical). The resistors minimize the dissipation incurred by the LM621. Although Figure 4 shows the 5-40V supply (pin 18) connected to the motor supply voltage, this was done only to emphasize the ability of the part to provide up to 40V output swings. For the bipolar power switches shown, connecting pin 18 to a 5V supply would reduce on-chip power dissipation. Driving FET power switches, however, may require connecting pin 18 to a higher voltage. Figure 5 is the three-phase application built with MOSFET power-switching components. Note that since the output Vdrop (sourcing) is at least 1.5V, V_{CC2} can be chosen to avoid overdriving the MOSFET gates.



LM621




FIGURE 5. Commutation of Three-Phase Motor (MOSFET Switches)

4-12

FOUR-PHASE EXAMPLE

Figure 6 is typical of the circuitry used to commutate a fourphase motor using the LM621. This application is seen to differ from the three-phase application example in that the LM621 outputs are utilized differently. Four-phase motors require four-phase power switches, which in turn require the commutator to provide four current-sinking outputs and four current sourcing outputs. The 18-pin package of the LM621 facilitates only three sinking and three sourcing outputs. The schematic shows the 30/60 SELECT input in the 30-degree select state (pin 8 high) and rotor-position sensor inputs HS2 and HS3 connected together. This connection truncates the number of possible rotor-position input states to four, which is consistent with the 90-degree quadrature rotor-position signals provided by four-phase motors. With the LM621 outputs connected as shown, this approach provides the needed power-switch drive signals for a fourphase motor. Note that only four of the six LM621 outputs (SINK #1 and #3, and SOURCE #1 and #3) are used

directly, and that these are also inverted to form the remaining four. SINK #2 and SOURCE #2 outputs are not used.

HALF-WAVE DRIVE EXAMPLE

The previous applications examples involved delta-configured motor windings and full-wave operation of the motor. The application shown in *Figure 7* differs in that it features half-wave operation of a motor with the windings in a Y-configuration. This approach is suitable for automotive and other applications where only low-voltage power supplies are conveniently available. The advantage of this power-switching scheme is that there is only one switch-voltage drop in series with the motor winding, thereby conserving more of the available voltage for application to the motor winding. Half-wave operation provides only undirectional current to the windings; in contrast to the bidirectional currents applied by the previous full-wave examples.





FIGURE 6. Commutation of Four-Phase Motor

TL/H/8679-11



LM621

FIGURE 7. Half-Wave Drive of Y-Configured Motor

National Semiconductor


LM628/LM629 Precision Motion Controller

General Description

The LM628/LM629 are dedicated motion-control processors designed for use with a variety of DC and brushless DC servo motors, and other servomechanisms which provide a quadrature incremental position feedback signal. The parts perform the intensive, real-time computational tasks required for high performance digital motion control. The host control software interface is facilitated by a high-level command set. The LM628 has an 8-bit output which can drive either an 8-bit or a 12-bit DAC. The components required to build a servo system are reduced to the DC motor/actuator, an incremental encoder, a DAC, a power amplifier, and the LM628. An LM629-based system is similar, except that it provides an 8-bit PWM output for directly driving H-switches. The parts are fabricated in NMOS and packaged in a 28-pin dual in-line package, and are offered in both 6 MHz and 8 MHz maximum frequency versions. The suffixes -6 and -8, respectively, are used to designate version. They incorporate an SDA core processor and cells designed by SDA.

Features

- 32-bit position, velocity, and acceleration registers
- Programmable digital PID filter with 16-bit coefficients
- Programmable derivative sampling interval
- 8- or 12-bit DAC output data (LM628)
- 8-bit sign-magnitude PWM output data (LM629)
- Internal trapezoidal velocity profile generator
- Velocity, target position, and filter parameters may be changed during motion
- Position and velocity modes of operation
- Real-time programmable host interrupts
- 8-bit parallel asynchronous host interface
- Quadrature incremental encoder interface with index pulse input



LM628/LM629

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Voltage at Any Pin with

rollago acraig r in mar	
Respect to GND (Pin 14)	-0.3V to +7.0V
Ambient Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 4 sec.)	260°C
Maximum Power Dissipation	550 mW
ESD Tolerance	
(C _{ZAP} = 120 pF, R _{ZAP} = 1.5k)	2000V

Operating Ratings

Temperature Range $-40^{\circ}C < T_{A} < +85^{\circ}C$ **Clock Frequency:** LM628N-6, LM629N-6 LM628N-8, LM629N-8 V_{DD} Range

 $1.0 \text{ MHz} < f_{CLK} < 6.0 \text{ MHz}$ 1.0 MHz < f_{CLK} < 8.0 MHz $4.5 \mathrm{V} < \mathrm{V_{DD}} < 5.5 \mathrm{V}$

DC Electrical Characteristics (V_{DD} and T_A per Operating Ratings; $f_{CLK} = 6$ M

Symbol	Parameter		Conditions	Tested Limits		Units
Symbol	Falane	lei	Conditions	Min	Max	Onite
l _{DD}	Supply Current		Outputs Open		100	mA
NPUT VOLTAG	ÈS					
ViH	Logic 1 Input Voltage			2.0		v
VIL	Logic 0 Input Voltage				0.8	v
l _{IN}	Input Currents		$0 \le V_{IN} \le V_{DD}$	-10	10	μΑ
OUTPUT VOLT	AGES				_	
VOH	Logic 1		$l_{OH} = -1.6 mA$	2.4		v
VOL	Logic 0		I _{OH} = 1.6 mA		0.4	v
lout	TRI-STATE® Output L	eakage Current	$0 \le V_{OUT} \le V_{DD}$	-10	10	μA
Ті	ming Interval	T#	Tested Min	Limits Max		Units
T	ming Interval	Т#	T# Tested Limits		Units	
			Min	Мах		
	INDEX TIMING (See Figur				·····	
	Motor-Phase Pulse Width					
MOTOL-	hase Pulse Width	T1	<u>16</u> f _{CLK}			μs
	hase Pulse Width	T1 T2	<u>16</u> f _{CLK} 8			
			fclk			μs μs
Dwell-T Index P			f _{CLK}			
Dwell-T Index P (Relativ	ime per State ulse Setup and Hold	T2 T3	FCLK 8 fCLK			μs
Dwell-T Index P (Relativ CLOCK AND RE	ime per State ulse Setup and Hold e to A and B Low)	T2 T3	FCLK 8 fCLK		· ·	μs
Dwell-T Index P (Relativ CLOCK AND RE Clock P LM62	ime per State ulse Setup and Hold re to A and B Low) ESET TIMING (See <i>Figure 3</i> ulse Width 28N-6 or LM629N-6	T2 T3 7) T4	fcLк 8 fcLк 0 78			μs μs ns
Dwell-T Index P (Relativ CLOCK AND RE Clock P LM62 LM62	ime per State ulse Setup and Hold re to A and B Low) ESET TIMING (See <i>Figure S</i> ulse Width 28N-6 or LM629N-6 28N-8 or LM629N-8	T2 T3	fclk 8 fclk 0			μs μs
Dwell-T Index P (Relativ CLOCK AND RE Clock P LM62 LM62 Clock P	ime per State ulse Setup and Hold re to A and B Low) ESET TIMING (See <i>Figure S</i> ulse Width 28N-6 or LM629N-6 28N-8 or LM629N-8	T2 T3 7) T4	fcLк 8 fcLк 0 78	· · · · · · · · · · · · · · · · · · ·		μs μs ns
Dwell-T Index P (Relativ CLOCK AND RE Clock P LM62 LM62 Clock P LM62	ime per State ulse Setup and Hold re to A and B Low) ESET TIMING (See <i>Figure 3</i> ulse Width 28N-6 or LM629N-6 28N-8 or LM629N-8 'eriod	T2 T3 7) T4 T4 T4	fclk 8 fclk 0 78 57			μs μs ns ns
Dwell-T Index P (Relativ CLOCK AND RE Clock P LM62 Clock P LM62 LM62 LM62	ime per State ulse Setup and Hold te to A and B Low) ESET TIMING (See <i>Figure 3</i> ulse Width 28N-6 or LM629N-6 28N-8 or LM629N-6 28N-6 or LM629N-6	T2 T3 7) T4 T4 T4 T5	fcLк 8 fcLK 0 78 57 166			μs μs ns ns

(V _{DD} and T _A per Operating Ratings; f_{CLK}		Tee	ted Limits		
Timing Interval	T #	Min	Max	Units	
ATUS BYTE READ TIMING (See Figure	4)	I	·		
Chip-Select Setup/Hold Time	Т7	0		ns	
Port-Select Setup Time	Т8	30		ns	
Port-Select Hold Time	Т9	30		ns	
Read Data Access Time	T10		180	ns	
Read Data Hold Time	T11	0		ns	
RD High to Hi-Z Time	T12		180	ns	
OMMAND BYTE WRITE TIMING (See Fig	ure 5)	• • • • • • • • • • • • • • • • • • •	<u> </u>	· · · · · · · · · · · · · · · · · · ·	
Chip-Select Setup/Hold Time	Т7	0		ns	
Port-Select Setup Time	Т8	30		ns	
Port-Select Hold Time	Т9	30		ns	
Busy Bit Delay	T13		(Note 2)	ns	
WR Pulse Width	T14	100		ns	
Write Data Setup Time	T15	50		ns	
Write Data Hold Time	T16	120		ns	
ATA WORD READ TIMING (See Figure 6)				
Chip-Select Setup/Hold Time	T7	0		ns	
Port-Select Setup Time	Т8	30		ns	
Port-Select Hold Time	Т9	30		ns	
Read Data Access Time	T10		180	ns	
Read Data Hold Time	T11	0		ns	
RD High to Hi-Z Time	T12		180	ns	
Busy Bit Delay	T13		(Note 2)	ns	
Read Recovery Time	T17	120		ns	
ATA WORD WRITE TIMING (See Figure)	7)				
Chip-Select Setup/Hold Time	T7	0		ns	
Port-Select Setup Time	Т8	30		ns	
Port-Select Hold Time	Т9	30		ns	
Busy Bit Delay	T13		(Note 2)	ns	
WR Pulse Width	T14	100		ns	
Write Data Setup Time	T15	50		ns	
Write Data Hold Time	T16	120		ns	
Write Recovery Time	T18	120		ns	


Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond the above Operating Ratings.

Note 2: In order to read the busy bit, the status byte must first be read. The time required to read the busy bit far exceeds the time the chip requires to set the busy bit. It is, therefore, impossible to test actual busy bit delay. The busy bit is guaranteed to be valid as soon as the user is able to read it.


4


•











4

Pinout Description (See Connection Diagrams)

Pin 1, Index (IN) Input: Receives optional index pulse from the encoder. Must be tied high if not used. The index position is read when Pins 1, 2, and 3 are low.

Pins 2 and 3, Encoder Signal (A, B) Inputs: Receive the two-phase quadrature signals provided by the incremental encoder. When the motor is rotating in the positive ("forward") direction, the signal at Pin 2 leads the signal at Pin 3 by 90 degrees. Note that the signals at Pins 2 and 3 must remain at each encoder state (See *Figure 9*) for a minimum of 8 clock periods in order to be recognized. Because of a four-to-one resolution advantage gained by the method of decoding the quadrature encoder signals, this corresponds to a maximum encoder-state capture rate of 1.0 MHz ($f_{CLK} = 8.0$ MHz) or 750 kHz ($f_{CLK} = 6.0$ MHz). For other clock state a minimum of 8 clock periods.

Pins 4 to 11, Host I/O Port (D0 to D7): Bi-directional data port which connects to host computer/processor. Used for writing commands and data to the LM628, and for reading the status byte and data from the LM628, as controlled by \overline{CS} (Pin 12), \overline{PS} (Pin 16), \overline{RD} (Pin 13), and \overline{WR} (Pin 15).

Pin 12, Chip Select (CS) Input: Used to select the LM628 for writing and reading operations.

Pin 13, Read (RD) Input: Used to read status and data.

Pin 14, Ground (GND): Power-supply return pin.

Pin 15, Write (WR) Input: Used to write commands and data.

Pin 16, Port Select (PS) Input: Used to select command or data port. Selects command port when low, data port when high. The following modes are controlled by Pin 16:

1. Commands are written to the command port (Pin 16 low),

2. Status byte is read from command port (Pin 16 low), and

3. Data is written and read via the data port (Pin 16 high).

Pin 17, Host Interrupt (HI) Output: This active-high signal alerts the host (via a host interrupt service routine) that an interrupt condition has occurred.

Pins 18 to 25, DAC Port (DAC0 to DAC7): Output port which is used in three different modes:

1. LM628 (8-bit output mode): Outputs latched data to the DAC. The MSB is Pin 18 and the LSB is Pin 25.

- 2. LM628 (12-bit output mode): Outputs two, multiplexed 6-bit words. The less-significant word is output first. The MSB is on Pin 18 and the LSB is on Pin 23. Pin 24 is used to demultiplex the words; Pin 24 is low for the less-significant word. The positive-going edge of the signal on Pin 25 is used to strobe the output data. *Figure 8* shows the timing of the multiplexed signals.
- LM629 (sign/magnitude outputs): Outputs a PWM sign signal on Pin 18, and a PWM magnitude signal on Pin 19. Pins 20 to 25 are not used in the LM629. *Figure 11* shows the PWM output signal format. Connect pin 25 to ground.

Pin 26, Clock (CLK) Input: Receives 6 MHz system clock.


Pin 27, Reset (RST) Input: Active-low, positive-edge triggered, resets the LM628 to the internal conditions shown below. Note that the reset pulse must be logic low for a minimum of 8 clock periods. Reset does the following:

- 1. Filter coefficient and trajectory parameters are zeroed.
- 2. Sets position error threshold to maximum value (7FFF hex), and effectively executes command LPEI.
- 3. The SBPA/SBPR interrupt is masked (disabled).
- 4. The five other interrupts are unmasked (enabled).
- 5. Initializes current position to zero, or "home" position.
- 6. Sets derivative sampling interval to 2048/f_{CLK} or 256 μs for an 8.0 MHz clock.
- 7. DAC port outputs 800 hex to "zero" a 12-bit DAC and then reverts to 80 hex to "zero" an 8-bit DAC.

Immediately after releasing the reset pin from the LM628, the status port should read '00'. If the reset is successfully completed, the status word will change to hex '84' or 'C4' within 1.5 ms. If the status word has not changed from hex '00' to '84' or 'C4' within 1.5 ms, perform another reset and repeat the above steps. To be certain that the reset was properly performed, execute a **RSTI** command. If the chip has reset properly, the status byte will change from hex '84' or 'C4' to hex '80'. If this does not occur, perform another reset and repeat the above steps.

Pin 28, Supply Voltage (V_{DD}): Power supply voltage (+5V).

TL/H/9219-10



Theory of Operation

The typical system block diagram (See Figure 1) illustrates a servo system built using the LM628. The host processor communicates with the LM628 through an I/O port to facilitate programming a trapezoidal velocity profile and a digital compensation filter. The DAC output interfaces to an external digital-to-analog converter to produce the signal that is power amplified and applied to the motor. An incremental encoder provides feedback for closing the position servo loop. The trapezoidal velocity profile generator calculates the required trajectory for either position or velocity mode of operation. In operation, the LM628 subtracts the actual position (feedback position) from the desired position (profile generator position), and the resulting position error is processed by the digital filter to drive the motor to the desired position. Table I provides a brief summary of specifications offered by the LM628/LM629:

POSITION FEEDBACK INTERFACE

The LM628 interfaces to a motor via an incremental encoder. Three inputs are provided: two quadrature signal inputs, and an index pulse input. The quadrature signals are used to keep track of the absolute position of the motor. Each time a logic transition occurs at one of the quadrature inputs, the LM628 internal position register is incremented or decremented accordingly. This provides four times the resolution over the number of lines provided by the encoder. See *Figure 9*. Each of the encoder signal inputs is synchronized with the LM628 clock.


The optional index pulse output provided by some encoders assumes the logic-low state once per revolution. If the LM628 is so programmed by the user, it will record the absolute motor position in a dedicated register (the index register) at the time when all three encoder inputs are logic low.

If the encoder does not provide an index output, the LM628 index input can also be used to record the home position of the motor. In this case, typically, the motor will close a switch which is arranged to cause a logic-low level at the index input, and the LM628 will record motor position in the index register and alert (interrupt) the host processor. When using the index input in this manner, the user should assure that the index input does not remain logic low during shaft rotation because LM628 internal interrupts are generated every time all three encoder inputs are logic low. These internal interrupts will cause the LM628 to malfunction if the velocity is faster than about 15,000 counts/second (when using a 6 MHz clock, or about 20,000 counts/second with an 8 MHz clock).

Position Range	-1,073,741,824 to 1,073,741,823 counts
Velocity Range	0 to 1,073,741,823/2 ¹⁶ counts/sample; ie, 0 to 16,383 counts/sample, with a resolution of 1/2 ¹⁶ counts/sample
Acceleration Range	0 to 1,073,741,823/2 ¹⁶ counts/sample/sample; ie, 0 to 16,383 counts/sample/sample, with a resolution of 1/2 ¹⁶ counts/sample/sample
Motor Drive Output	LM628: 8-bit parallel output to DAC, or 12-bit multiplexed output to DAC LM629: 8-bit PWM sign/magnitude signals
Operating Modes	Position and Velocity
Feedback Device	Incremental Encoder (quadrature signals; support for index pulse)
Control Algorithm	Proportional Integral Derivative (PID) (plus programmable integration limit)
Sample Intervals	Derivative Term: Programmable from 2048/f _{CLK} to (2048 * 256)/f _{CLK} in steps of 2048/f _{CLK} (256 to 65,536 μ s for an 8.0 MHz clock). Proportional and Integral: 2048/f _{CLK}

TABLE I. System Specifications Summary

Theory of Operation (Continued)



VELOCITY PROFILE (TRAJECTORY) GENERATION

The trapezoidal velocity profile generator computes the desired position of the motor versus time. In the position mode of operation, the host processor specifies acceleration, maximum velocity, and final position. The LM628 uses this information to affect the move by accelerating as specified until the maximum velocity is reached or until deceleration must begin to stop at the specified final position. The deceleration rate is equal to the acceleration rate. At any time during the move the maximum velocity and/or the target position may be changed, and the motor will accelerate or decelerate accordingly. *Figure 10* illustrates two typical trapezoid, velocity profiles. *Figure 10* (a) shows a simple trapezoid, while *Figure 10* (b) is an example of what the trajectory looks like when velocity and position are changed at different times during the move.

When operating in the velocity mode, the motor accelerates to the specified velocity at the specified acceleration rate and maintains the specified velocity until commanded to stop. The velocity is maintained by advancing the desired position at a constant rate. If there are disturbances to the motion during velocity mode operation, the long-time average velocity remains constant. If the motor is unable to maintain the specified velocity (which could be caused by a locked rotor, for example), the desired position will continue to be increased, resulting in a very large position error. If this condition goes undetected, and the impeding force on the motor is subsequently released, the motor could reach a very high velocity in order to catch up to the desired position (which is still advancing as specified). This condition is easily detected; see commands LPEI and LPES.

All trajectory parameters are 32-bit values. Position is a signed quantity. Acceleration and velocity are specified as 16-bit, positive-only integers having 16-bit fractions. The integer portion of velocity specifies how many counts per sampling interval the motor will traverse. The fractional portion designates an additional fractional count per sampling interval. Although the position resolution of the LM628 is limited to integer counts, the fractional counts provide increased average velocity resolution. Acceleration is treated in the same manner. Each sampling interval the commanded acceleration value is added to the current desired velocity to generate a new desired velocity (unless the command velocity has been reached).

One determines the trajectory parameters for a desired move as follows. If, for example, one has a 500-line shaft encoder, desires that the motor accelerate at one revolution per second per second until it is moving at 600 rpm, and then decelerate to a stop at a position exactly 100 revolutions from the start, one would calculate the trajectory parameters as follows:

Theory of Operation (Continued)

P = target position (units = encoder counts) let let R = encoder lines * 4 (system resolution) then R = 500 * 4 = 2000 and P = 2000 * desired number of revolutions P = 2000 * 100 revs = 200,000 counts (value to load) P (coding) = 00030D40 (hex code written to LM628) V = velocity (units = counts/sample) let let T = sample time (seconds) = 341 μ s (with 6 MHz clock) let C = conversion factor = 1 minute/60 seconds then V = R * T * C * desired rpm and V = 2000 * 341E - 6 * 1/60 * 600 rpmV = 6.82 counts/sample V (scaled) = 6.82 * 65.536 = 446.955.52 V (rounded) = 446,956 (value to load)

- V (coding) = 0006D1EC (hex code written to LM628)
- let A = acceleration (units = counts/sample/sample)
 - A = R * T * T * desired acceleration (rev/sec/sec)
- then A = 2000 * 341E-6 * 341E-6 * 1 rev/sec/sec
- and A = 2.33E 4 counts/sample/sample
 - A (scaled) = 2.33E 4 * 65,536 = 15.24
 - A (rounded) = 15 (value to load)
 - A (coding) = 0000000F (hex code written to LM628)

The above position, velocity, and acceleration values must be converted to binary codes to be loaded into the LM628. The values shown for velocity and acceleration must be multiplied by 65,536 (as shown) to adjust for the required integer/fraction format of the input data. Note that after scaling the velocity and acceleration values, literal fractional data cannot be loaded; the data must be rounded and converted to binary. The factor of four increase in system resolution is due to the method used to decode the quadrature encoder signals, see *Figure 9*.

PID COMPENSATION FILTER

The LM628 uses a digital Proportional Integral Derivative (PID) filter to compensate the control loop. The motor is held at the desired position by applying a restoring force to the motor that is proportional to the position error, plus the integral of the error, plus the derivative of the error. The following discrete-time equation illustrates the control performed by the LM628:

$$u(n) = kp^*e(n) + ki\sum_{N=0}^{n} e(n) + ki\sum_{n=0}^$$

kd[e(n') - e(n' - 1)] (Eq.1)

where u(n) is the motor control signal output at sample time n, e(n) is the position error at sample time n, n' indicates sampling at the derivative sampling rate, and kp, ki, and kd are the discrete-time filter parameters loaded by the users.

The first term, the proportional term, provides a restoring force porportional to the position error, just as does a spring obeying Hooke's law. The second term, the integration term, provides a restoring force that grows with time, and thus ensures that the static position error is zero. If there is a constant torque loading, the motor will still be able to achieve zero position error.

The third term, the derivative term, provides a force proportional to the rate of change of position error. It acts just like viscous damping in a damped spring and mass system (like a shock absorber in an automobile). The sampling interval associated with the derivative term is user-selectable; this capability enables the LM628 to control a wider range of inertial loads (system mechanical time constants) by providing a better approximation of the continuous derivative. In general, longer sampling intervals are useful for low-velocity operations.

In operation, the filter algorithm receives a 16-bit error signal from the loop summing-junction. The error signal is saturated at 16 bits to ensure predictable behavior. In addition to being multiplied by filter coefficient kp, the error signal is added to an accumulation of previous errors (to form the integral signal) and, at a rate determined by the chosen *derivative* sampling interval, the previous error is subtracted from it (to form the derivative signal). All filter multiplications are 16-bit operations; only the bottom 16 bits of the product are used.

The integral signal is maintained to 24 bits, but only the top 16 bits are used. This scaling technique results in a more usable (less sensitive) range of coefficient ki values. The 16 bits are right-shifted eight positions and multiplied by filter coefficient ki to form the term which contributes to the motor control output. The absolute magnitude of this product is compared to coefficient il, and the lesser, appropriately signed magnitude then contributes to the motor control signal.

The derivative signal is multiplied by coefficient kd each *derivative* sampling interval. This product contributes to the motor control output *every* sample interval, independent of the user-chosen *derivative* sampling interval.

The kp, limited ki, and kd product terms are summed to form a 16-bit quantity. Depending on the output mode (wordsize), either the top 8 or top 12 bits become the motor control output signal.

LM628 READING AND WRITING OPERATIONS

The host processor writes commands to the LM628 via the host I/O port when Port Select (\overrightarrow{PS}) input (Pin 16) is logic low. The desired command code is applied to the parallel port line and the Write (\overrightarrow{WR}) input (Pin 15) is strobed. The command byte is latched into the LM628 on the rising edge of the \overrightarrow{WR} input. When writing command bytes it is necessary to first read the status byte and check the state of a flag called the "busy bit" (Bit 0). If the busy bit is logic high, no command write may take place. The busy bit is never high longer than 100 μ s, and typically falls within 15 μ s to 25 μ s.

The host processor reads the LM628 status byte in a similar manner: by strobing the Read (\overline{RD}) input (Pin 13) when \overline{PS} (Pin 16) is low; status information remains valid as long as \overline{RD} is low.

Writing and reading data to/from the LM628 (as opposed to writing commands and reading status) are done with \overline{PS} (Pin 16) logic high. These writes and reads are always an integral number (from one to seven) of two-byte words, with the first byte of each word being the more significant. Each byte requires a write (WR) or read (RD) strobe. When transferring data words (byte-pairs), it is necessary to first read the status byte and check the state of the busy bit. When the


Theory of Operation (Continued)


busy bit is logic low, the user may then sequentially transfer both bytes comprising a data word, but the busy bit must again be checked and found to be low before attempting to transfer the next byte pair (when transferring multiple words). Data transfers are accomplished via LM628-internal interrupts (which are not nested); the busy bit informs the host processor when the LM628 may not be interrupted for data transfer (or a command byte). If a command is written when the busy bit is high, the command will be ignored.


The busy bit goes high immediately after writing a command byte, or reading or writing a second byte of data (See *Figures 5* thru 7).

MOTOR OUTPUTS

The LM628 DAC output port can be configured to provide either a latched eight-bit parallel output or a multiplexed 12-bit output. The 8-bit output can be directly connected to a flow-through (non-input-latching) D/A converter; the 12-bit output can be easily demultiplexed using an external 6-bit latch and an input-latching 12-bit D/A converter. The DAC output data is offset-binary coded; the 8-bit code for zero is 80 hex and the 12-bit code for zero is 800 hex. Values less than these cause a negative torque to be applied to the motor and, conversely, larger values cause positive motor torque. The LM628, when configured for 12-bit output, provides signals which control the demultiplexing process. See *Figure 8* for details. The LM629 provides 8-bit, sign and magnitude PWM output signals for directly driving switch-mode motor-drive amplifiers. *Figure 11* shows the format of the PWM magnitude output signal.







Command	Туре	Description	Hex	Data	Note
	1,100		TICA .	Bytes	
RESET	Initialize	Reset LM628	00	0	1
PORT8	Initialize	Select 8-Bit Output	05	. 0	2
PORT12	Initialize	Select 12-Bit Output	06	0	2
DFH	Initialize	Define Home	02	0	1
SIP	Interrupt	Set Index Position	03	0	1
LPEI	Interrupt	Interrupt on Error	1B	- 2	1
LPES	Interrupt	Stop on Error	1A	2	1
SBPA	Interrupt	Set Breakpoint, Absolute	20	4	1
SBPR	Interrupt	Set Breakpoint, Relative	21	4	1
MSKI	Interrupt	Mask Interrupts	1C	2 ·	1
RSTI	Interrupt	Reset Interrupts	1D	2	1
LFIL	Filter	Load Filter Parameters	1E	2 to 10	1
UDF	Filter	Update Filter	04	· 0	1
LTRJ	Trajectory	Load Trajectory	1F	2 to 14	<u> </u>
STT	Trajectory	Start Motion	01	0	3
RDSTAT	Report	Read Status Byte	None	1	1, 4
RDSIGS	Report	Read Signals Register	00	2	1
RDIP	Report	Read Index Position	09	4	1
RDDP	Report	Read Desired Position	08	4	1
RDRP	Report	Read Real Position	0A	4	1
RDDV	Report	Read Desired Velocity	07	4	1
RDRV	Report	Read Real Velocity	0B	2	1
RDSUM	Report	Read Integration Sum	0D	2	1

TABLE II. LM628 User Command Set

Note 1: Commands may be executed "On the Fly" during motion.

Note 2: Commands not applicable to execution during motion.

Note 3: Command may be executed during motion if acceleration parameter was not changed.

Note 4: Command needs no code because the command port status-byte read is totally supported by hardware.

User Command Set

GENERAL

The following paragraphs describe the user command set of the LM628. Some of the commands can be issued alone and some require a supporting data structure. As examples, the command STT (STarT motion) does not require additional data; command LFIL (Load FILter parameters) requires additional data (derivative-term sampling interval and/or filter parameters).

Commands are categorized by function: initialization, interrupt control, filter control, trajectory control, and data reporting. The commands are listed in Table II and described in the following paragraphs. Along with each command name is its command-byte code, the number of accompanying data bytes that are to be written (or read), and a comment as to whether the command is executable during motion.

Initialization Commands

The following four LM628 user commands are used primarily to initialize the system for use.

RESET COMMAND: RESET the LM628

Command Code:	00 Hex
Data Bytes:	None
Executable During Motion:	Yes

This command (and the hardware reset input, Pin 27) results in setting the following data items to zero: filter coefficients and their input buffers, trajectory parameters and their input buffers, and the motor control output. A zero motor control output is a half-scale, offset-binary code: (80 hex for the 8-bit output mode; 800 hex for 12-bit mode). During reset, the DAC port outputs 800 hex to "zero" a 12-bit DAC and reverts to 80 hex to "zero" an 8-bit DAC. The command also clears five of the six interrupt masks (only the SBPA/ SBPR interrupt is masked), sets the output port size to 8 bits, and defines the current absolute position as home. Reset, which may be executed at any time, will be completed in less than 1.5 ms. Also see commands PORT8 and PORT12.

PORT8 COMMAND: Set Output PORT Size to 8 Bits

Command Code:	05 Hex
Data Bytes:	None
Executable During Motion:	Not Applicable

The default output port size of the LM628 is 8 bits; so the PORT8 command need not be executed when using an 8-bit DAC. This command must not be executed when using a 12-bit converter; it will result in erratic, unpredictable motor behavior. The 8-bit output port size is the required selection when using the LM629, the PWM-output version of the LM628.

PORT12 COMMAND: Set Output PORT Size to 12 Bits

Command Code:	06 Hex
Data Bytes:	None
Executable During Motion:	Not Applicable

When a 12-bit DAC is used, command PORT12 should be issued very early in the initialization process. Because use of this command is determined by system hardware, there is only one foreseen reason to execute it later: if the RESET command is issued (because an 8-bit output would then be selected as the default) command PORT12 should be immediately executed. This command must not be issued when using an 8-bit converter or the LM629, the PWM-output version of the LM628.

DFH COMMAND: DeFine Home

Command Code:	02 Hex
Data Bytes:	None
Executable During Motion:	Yes

This command declares the current position as "home", or absolute position 0 (Zero). If DFH is executed during motion it will not affect the stopping position of the on-going move unless command STT is also executed.

Interrupt Control Commands

The following seven LM628 user commands are associated with conditions which can be used to interrupt the host computer. In order for any of the potential interrupt conditions to actually interrupt the host via Pin 17, the corresponding bit in the interrupt mask data associated with command MSKI must have been set to logic high (the non-masked state).

The identity of all interrupts is made known to the host via reading and parsing the status byte. Even if all interrupts are masked off via command MSKI, the state of each condition is still reflected in the status byte. This feature facilitates polling the LM628 for status information, as opposed to interrupt driven operation.

SIP COMMAND: Set Index Position

Command Code:	03 Hex
Data Bytes:	None
Executable During Motion:	Yes

After this command is executed, the absolute position which corresponds to the occurrence of the next index pulse input will be recorded in the index register, and bit 3 of the status byte will be set to logic high. The position is recorded when both encoder-phase inputs and the index pulse input are logic low. This register can then be read by the user (see description for command RDIP) to facilitate aligning the definition of home position (see description of command DFH) with an index pulse. The user can also arrange to have the LM628 interrupt the host to signify that an index pulse has occurred. See the descriptions for command MSKI and RSTI.

LPEI COMMAND: Load Position Error for Interrupt

Command Code:	1B Hex
Data Bytes:	Two
Data Range:	0000 to 7FFF Hex
Executable During Motion:	Yes

An excessive position error (the output of the loop summing junction) can indicate a serious system problem; e.g., a stalled rotor. Instruction LPEI allows the user to input a threshold for position error detection. Error detection occurs when the absolute magnitude of the position error exceeds the threshold, which results in bit 5 of the status byte being set to logic high. If it is desired to also stop (turn off) the motor upon detecting excessive position error, see command LPES, below. The first byte of threshold data written with command LPEI is the more significant. The user can have the LM628 interrupt the host to signify that an excessive position error has occurred. See the descriptions for commands MSKI and RSTI.

Interrupt Control Commands (Continued) LPES COMMAND: Load Position Error for Stopping

Command Code:	1A Hex
Data Bytes:	Two
Data Range:	0000 to 7FFF Hex
Executable During Motion:	Yes

Instruction LPES is essentially the same as command LPEI above, but adds the feature of turning off the motor upon detecting excessive position error. The motor drive is not actually switched off, it is set to half-scale, the offset-binary code for zero. As with command LPEI, bit 5 of the status byte is also set to logic high. The first byte of threshold data written with command LPES is the more significant. The user can have the LM628 interrupt the host to signify that an excessive position error has occurred. See the descriptions for commands MSKI and RSTI.

SBPA COMMAND:

Command Code:20 HexData Bytes:FourData Range:C00000Executable During Motion:Yes

Four C00000000 to 3FFFFFFF Hex

This command enables the user to set a breakpoint in terms of absolute position. Bit 6 of the status byte is set to logic high when the breakpoint position is reached. This condition is useful for signaling trajectory and/or filter parameter updates. The user can also arrange to have the LM628 interrupt the host to signify that a breakpoint position has been reached. See the descriptions for commands MSKI and RSTI.

SBPR COMMAND:

Command Code:	21 Hex
Data Bytes:	Four
Data Range:	See Text
Executable During Motion:	Yes

This command enables the user to set a breakpoint in terms of relative position. As with command SBPA, bit 6 of the status byte is set to logic high when the breakpoint position (relative to the current commanded target position) is reached. The relative breakpoint input value must be such that when this value is added to the target position the result remains within the absolute position range of the system (C000000 to 3FFFFFF hex). This condition is useful for signaling trajectory and/or filter parameter updates. The user can also arrange to have the LM628 interrupt the host to signify that a breakpoint position has been reached. See the descriptions for commands MSKI and RSTI.

MSKI COMMAND: MaSK Interrupts

Command Code:	1C Hex
Data Bytes:	Two
Data Range:	See Text
Executable During Motion:	Yes

The MSKI command lets the user determine which potential interrupt condition(s) will interrupt the host. Bits 1 through 6 of the status byte are indicators of the six conditions which are candidates for host interrupt(s). When interrupted, the host then reads the status byte to learn which condition(s) occurred. Note that the MSKI command is immediately followed by two data bytes. Bits 1 through 6 of the second (less significant) byte written determine the masked/umasked status of each potential interrupt. Any zero(s) in this

6-bit field will mask the corresponding interrupt(s); any one(s) enable the interrupt(s). Other bits comprising the two bytes have no effect. The mask controls only the host interrupt process; reading the status byte will still reflect the actual conditions independent of the mask byte. See Table III.

TABLE III. Mask and Reset Bit Allocations for Interrupts

Bit Position	Function
Bits 15 thru 7	Not Used
Bit 6	Breakpoint Interrupt
Bit 5	Position-Error Interrupt
Bit 4	Wrap-Around Interrupt
Bit 3	index-Pulse Interrupt
Bit 2	Trajectory-Complete Interrupt
Bit 1	Command-Error Interrupt
Bit 0	Not Used

RSTI COMMAND: ReSeT Interrupts

Command Code:	1D Hex
Data Bytes:	Two
Data Range:	See Text
Executable During Motion:	Yes

When one of the potential interrupt conditions of Table III occurs, command RSTI is used to reset the corresponding interrupt flag bit in the status byte. The host may reset one or all flag bits. Resetting them one at a time allows the host to service them one at a time according to a priority programmed by the user. As in the MSKI command, bits 1 through 6 of the second (less significant) byte correspond to the potential interrupt conditions shown in Table III. Also see description of RDSTAT command. Any zero(s) in this 6-bit field reset the corresponding interrupt(s). The remaining bits have no effect.

Filter Control Commands

The following two LM628 user commands are used for setting the derivative-term sampling interval, for adjusting the filter parameters as required to tune the system, and to control the timing of these system changes.

LFIL COMMAND: Load FILter Parameters

1E Hex
Two to Ten
See Text
0000 to 7FFF Hex (Pos Only)
0000 to 7FFF Hex (Pos Only)
Yes

The filter parameters (coefficients) which are written to the LM628 to control loop compensation are: kp, ki, kd, and il (integration limit). The integration limit (il) constrains the contribution of the integration term



(see Eq. 1) to values equal to or less than a user-defined maximum value; this capability minimizes integral or reset "wind-up" (an overshooting effect of the integral action). The positive-only input value is compared to the absolute

Filter Control Commands (Continued)

magnitude of the integration term; when the magnitude of integration term value exceeds il, the il value (with appropriate sign) is substituted for the integration term value.

The derivative-term sampling interval is also programmable via this command. After writing the command code, the first two data bytes that are written specify the derivative-term sampling interval and which of the four filter parameters is/are to be written via any forthcoming data bytes. The first byte written is the more significant. Thus the two data bytes constitute a filter control word that informs the LM628 as to the nature and number of any following data bytes. See Table IV.

TABLE IV.	. Filter Control	word Bit	Allocation
-----------	------------------	----------	------------

Bit Position	Function
Bit 15	Derivative Sampling Interval Bit 7
Bit 14	Derivative Sampling Interval Bit 6
Bit 13	Derivative Sampling Interval Bit 5
Bit 12	Derivative Sampling Interval Bit 4
Bit 11	Derivative Sampling Interval Bit 3
Bit 10	Derivative Sampling Interval Bit 2
Bit 9	Derivative Sampling Interval Bit 1
Bit 8	Derivative Sampling Interval Bit 0
Bit 7	Not Used
Bit 6	Not Used
Bit 5	Not Used
Bit 4	Not Used
Bit 3	Loading kp Data
Bit 2	Loading ki Data
Bit 1	Loading kd Data
Bit 0	Loading il Data

Bits 8 through 15 select the derivative-term sampling interval. See Table V. The user must locally save and restore these bits during successive writes of the filter control word.

Bits 4 through 7 of the filter control word are not used.

Bits 0 to 3 inform the LM628 as to whether any or all of the filter parameters are about to be written. The user may choose to update any or all (or none) of the filter parameters. Those chosen for updating are so indicated by logic one(s) in the corresponding bit position(s) of the filter control word.

The data bytes specified by and immediately following the filter control word are written in pairs to comprise 16-bit words. The order of sending the data words to the LM628 corresponds to the descending order shown in the above description of the filter control word; i.e., beginning with kp, then ki, kd and il. The first byte of each word is the more-significant byte. Prior to writing a word (byte pair) it is necessary to check the busy bit in the status byte for readiness. The required data is written to the primary buffers of a double-buffered scheme by the above described operations; it is not transferred to the secondary (working) registers until the UDF command is executed. This fact can be used advantageously; the user can input numerous data ahead of their actual use. This simple pipeline effect can relieve potential host computer data communications bottlenecks. and facilitates easier synchronization of multiple-axis controls.

UDF COMMAND: UpDate Filter

Command Code:	04 Hex
Data Bytes:	None
Executable During Motion:	Yes

The UDF command is used to update the filter parameters, the specifics of which have been programmed via the LFIL command. Any or all parameters (derivative-term sampling interval, kp, ki, kd, and/or il) may be changed by the appropriate command(s), but command UDF must be executed to affect the change in filter tuning. Filter updating is synchronized with the calculations to eliminate erratic or spurious behavior.

Trajectory Control Commands

The following two LM628 user commands are used for setting the trajectory control parameters (position, velocity, acceleration), mode of operation (position or velocity), and direction (velocity mode only) as required to describe a desired motion or to select the mode of a manually directed stop, and to control the timing of these system changes.

LTRJ COMMAND: Load TRaJectory Parameters

	•
Command Code:	1F Hex
Data Bytes:	Two to Fourteen
Data Ranges	
Trajectory Control Word:	See Text
Position:	C0000000 to 3FFFFFFF Hex
Velocity:	00000000 to 3FFFFFFF Hex
	(Pos Only)
Acceleration:	00000000 to 3FFFFFFF Hex
	(Pos Only)
Executable During Motion:	Conditionally, See Text

Bit Position						Selected Derivative			
	15	14	13	12	11	10	9	8	Sampling Interval
	0	0	0	0	0	0	0	0	256 µs
	0	0	0	0	0	Ó	0	1	512 µs
	0	0	0	0	0	0	1	0	768 µs
	0	0	0	0	0	0	1	1	1024 μs, etc
[
thru	1	1	1	1	1	1	1	1	65,536 μs

TABLE V. Derivative-Term Sampling Interval Selection Codes

Note: Sampling intervals shown are when using an 8.0 MHz clock. The 256 corresponds to 2048/8 MHz; sample intervals must be scaled for other clock frequencies.

Trajectory Control Commands (Continued)

The trajectory control parameters which are written to the LM628 to control motion are: acceleration, velocity, and position. In addition, indications as to whether these three parameters are to be considered as absolute or relative inputs, selection of velocity mode and direction, and manual stopping mode selection and execution are programmable via this command. After writing the command code, the first two data bytes that are written specify which parameter(s) is/are being changed. The first byte written is the more significant. Thus the two data bytes constitute a trajectory control word that informs the LM628 as to the nature and number of any following data bytes. See Table VI.

TABLE VI. Trajectory Control Word Bit Allocation

Bit Position	Function
Bit 15	Not Used
Bit 14	Not Used
Bit 13	Not Used
Bit 12	Forward Direction (Velocity Mode Only)
Bit 11	Velocity Mode
Bit 10	Stop Smoothly (Decelerate as Programmed)
Bit 9	Stop Abruptly (Maximum Deceleration)
Bit 8	Turn Off Motor (Output Zero Drive)
Bit 7	Not Used
Bit 6	Not Used
Bit 5	Acceleration Will Be Loaded
Bit 4	Acceleration Data Is Relative
Bit 3	Velocity Will Be Loaded
Bit 2	Velocity Data Is Relative
Bit 1	Position Will Be Loaded
Bit 0	Position Data Is Relative

Bit 12 determines the motor direction when in the velocity mode. A logic one indicates forward direction. This bit has no effect when in position mode.

Bit 11 determines whether the LM628 operates in velocity mode (Bit 11 logic one) or position mode (Bit 11 logic zero).

Bits 8 through 10 are used to select the method of manually stopping the motor. These bits are not provided for one to merely specify the desired mode of stopping, in position mode operations, normal stopping is always smooth and occurs automatically at the end of the specified trajectory. Under exceptional circumstances it may be desired to manually intervene with the trajectory generation process to affect a premature stop. In velocity mode operations, however, the normal means of stopping is via bits 8 through 10 (usually bit 10). Bit 8 is set to logic one to stop the motor by turning off motor drive output (outputting the appropriate offset-binary code to apply zero drive to the motor); bit 9 is set to one to stop the motor abruptly (at maximum available acceleration, by setting the target position equal to the current position); and bit 10 is set to one to stop the motor smoothly by using the current user-programmed acceleration value. Bits 8 through 10 are to be used exclusively; only one bit should be a logic one at any time.

Bits 0 through 5 inform the LM628 as to whether any or all of the trajectory controlling parameters are about to be written, and whether the data should be interpreted as absolute or relative. The user may choose to update any or all (or none) of the trajectory parameters. Those chosen for updating are so indicated by logic one(s) in the corresponding bit position(s). Any parameter may be changed while the motor is in motion; however, if acceleration is changed then the next STT command must not be issued until the LM628 has completed the current move or has been manually stopped.

The data bytes specified by and immediately following the trajectory control word are written in pairs which comprise 16-bit words. Each data item (parameter) requires two 16-bit words; the word and byte order is most-to-least significant. The order of sending the parameters to the LM628 corresponds to the descending order shown in the above description of the trajectory control word; i.e., beginning with acceleration, then velocity, and finally position.

Acceleration and velocity are 32 bits, positive only, but range only from 0 (0000000 hex) to $[2^{30}] - 1$ (3FFFFFF hex). The bottom 16 bits of both acceleration and velocity are scaled as fractional data; therefore, the least-significant integer data bit for these parameters is bit 16 (where the bits are numbered 0 through 31). To determine the coding for a given velocity, for example, one multiplies the desired velocity (in counts per sample interval) times 65,536 and converts the result to binary. The units of acceleration are counts per sample per sample. The value loaded for acceleration must not exceed the value loaded for velocity. Position is a signed, 32-bit integer, but ranges only from $-[2^{30}]$ (C000000 hex) to $[2^{30}] - 1$ (3FFFFFF Hex).

The required data is written to the primary buffers of a double-buffered scheme by the above described operations; it is not transferred to the secondary (working) registers until the STT command is executed. This fact can be used advantageously; the user can input numerous data ahead of their actual use. This simple pipeline effect can relieve potential host computer data communications bottlenecks, and facilitates easier synchronization of multiple-axis controls.

Before using LTRJ to issue a new acceleration value, a "motor off" command must first be executed (LTRJ command with bit 8 of the Trajectory Control Word set). This procedure is only necessary if the acceleration value is being changed.

STT COMMAND: STarT Motion Control

Command Code:	01 Hex
Data Bytes:	None
Executable During Motion:	Yes, if acceleration has not
	been changed

The STT command is used to execute the desired trajectory, the specifics of which have been programmed via the LTRJ command. Synchronization of multi-axis control (to within one sample interval) can be arranged by loading the required trajectory parameters for each (and every) axis and then simultaneously issuing a single STT command to all axes. This command may be executed at any time, unless the acceleration value has been changed and a trajectory has not been completed or the motor has not been manually stopped. If STT is issued during motion and acceleration has been changed, a command error interrupt will be generated and the command will be ignored.

Data Reporting Commands

The following seven LM628 user commands are used to obtain data from various registers in the LM628. Status, position, and velocity information are reported. With the exception of RDSTAT, the data is read from the LM628 data port after first writing the corresponding command to the command port.

Data Reporting Commands (Continued)

RDSTAT COMMAND: ReaD STATus Byte

Command Code:	None
Byte Read:	One
Data Range:	See Text
Executable During Motion:	Yes

The RDSTAT command is really not a command, but is listed with the other commands because it is used very frequently to control communications with the host computer. There is no identification code; it is directly supported by the hardware and may be executed at any time. The single-byte status read is selected by placing CS, PS and RD at logic zero. See Table VII.

TABLE VII. Status Byte Bit Allocation

Bit Position	Function
Bit 7	Motor Off
Bit 6	Breakpoint Reached [Interrupt]
Bit 5	Excessive Position Error [Interrupt]
Bit 4	Wraparound Occurred [Interrupt]
Bit 3	Index Pulse Observed [Interrupt]
Bit 2	Trajectory Complete [Interrupt]
Bit 1	Command Error [Interrupt]
Bit 0	Busy Bit

Bit 7, the motor-off flag, is set to logic one when the motor drive output is off (at the half-scale, offset-binary code for zero). The motor is turned off by any of the following conditions: power-up reset, command RESET, excessive position error (if command LPES had been executed), or when command LTRJ is used to manually stop the motor via turning the motor off. Note that when bit 7 is set in conjunction with command LTRJ for producing a manual, motor-off stop, the actual setting of bit 7 does not occur until command STT is issued to affect the stop. Bit 7 is cleared by command STT, except as described in the previous sentence.

Bit 6, the breakpoint-reached interrupt flag, is set to logic one when the position breakpoint loaded via command SBPA or SBPR has been exceeded. The flag is functional independent of the host interrupt mask status. Bit 6 is cleared via command RSTI.

Bit 5, the excessive-position-error interrupt flag, is set to logic one when a position-error interrupt condition exists. This occurs when the error threshold loaded via command LPEI or LPES has been exceeded. The flag is functional independent of the host interrupt mask status. Bit 5 is cleared via command RSTI.

Bit 4, the wraparound interrupt flag, is set to logic one when a numerical "wraparound" has occurred. To "wraparound" means to exceed the position address space of the LM628, which could occur during velocity mode operation. If a wraparound has occurred, then position information will be in error and this interrupt helps the user to ensure position data integrity. The flag is functional independent of the host interrupt mask status. Bit 4 is cleared via command RSTI.

Bit 3, the index-pulse acquired interrupt flag, is set to logic one when an index pulse has occurred (if command SIP had been executed) and indicates that the index position register has been updated. The flag is functional independent of the host interrupt mask status. Bit 3 is cleared by command RSTI. Bit 2, the trajectory complete interrupt flag, is set to logic one when the trajectory programmed by the LTRJ command and initiated by the STT command has been completed. Because of overshoot or a limiting condition (such as commanding the velocity to be higher than the motor can achieve), the motor may not yet be at the final commanded position. This bit is the logical OR of bits 7 and 10 of the Signals Register, see command RDSIGS below. The flag functions independently of the host interrupt mask status. Bit 2 is cleared via command RSTI.

Bit 1, the command-error interrupt flag, is set to logic one when the user attempts to read data when a write was appropriate (or vice versa). The flag is functional independent of the host interrupt mask status. Bit 1 is cleared via command RSTI.

Bit 0, the busy flag, is frequently tested by the user (via the host computer program) to determine the busy/ready status prior to writing and reading any data. Such writes and reads may be executed only when bit 0 is logic zero (not busy). Any command or data writes when the busy bit is high will be ignored. Any data reads when the busy bit is high will read the current contents of the I/O port buffers, not the data expected by the host. Such reads or writes (with the busy bit high) will not generate a command-error interrupt.

RDSIGS COMMAND: ReaD SIGnalS Register

Command Code:	0C Hex
Bytes Read:	Two
Data Range:	See Text
Executable During Motion:	Yes

The LM628 internal "signals" register may be read using this command. The first byte read is the more significant. The less significant byte of this register (with the exception of bit 0) duplicates the status byte. See Table VIII.

Bit Position	Function
Bit 15	Host Interrupt
Bit 14	Acceleration Loaded (But Not Updated)
Bit 13	UDF Executed (But Filter Not yet Updated)
Bit 12	Forward Direction
Bit 11	Velocity Mode
Bit 10	On Target
Bit 9	Turn Off upon Excessive Position Error
Bit 8	Eight-Bit Output Mode
Bit 7	Motor Off
Bit 6	Breakpoint Reached [Interrupt]
Bit 5	Excessive Position Error [Interrupt]
Bit 4	Wraparound Occurred [Interrupt]
Bit 3	Index Pulse Acquired [Interrupt]
Bit 2	Trajectory Complete [Interrupt]
Bit 1	Command Error [Interrupt]
Bit 0	Acquire Next Index (SIP Executed)

Bit 15, the host interrupt flag, is set to logic one when the host interrupt output (Pin 17) is logic one. Pin 17 is set to logic one when any of the six host interrupt conditions occur (if the corresponding interrupt has not been masked). Bit 15 (and Pin 17) are cleared via command RSTI.

Bit 14, the acceleration-loaded flag, is set to logic one when acceleration data is written to the LM628. Bit 14 is cleared by the STT command.

Data Reporting Commands (Continued)

Bit 13, the UDF-executed flag, is set to logic one when the UDF command is executed. Because bit 13 is cleared at the end of the sampling interval in which it has been set, this signal is very short-lived and probably not very profitable for monitoring.

Bit 12, the forward direction flag, is meaningful only when the LM628 is in velocity mode. The bit is set to logic one to indicate that the desired direction of motion is "forward"; zero indicates "reverse" direction. Bit 12 is set and cleared via command LTRJ. The actual setting and clearing of bit 12 does not occur until command STT is executed.

Bit 11, the velocity mode flag, is set to logic one to indicate that the user has selected (via command LTRJ) velocity mode. Bit 11 is cleared when position mode is selected (via command LTRJ). The actual setting and clearing of bit 11 does not occur until command STT is executed.

Bit 10, the on-target flag, is set to logic one when the trajectory generator has completed its functions for the last-issued STT command. Bit 10 is cleared by the next STT command.

Bit 9, the turn-off on-error flag, is set to logic one when command LPES is executed. Bit 9 is cleared by command LPEI.

Bit 8, the 8-bit output flag, is set to logic one when the LM628 is reset, or when command PORT8 is executed. Bit 8 is cleared by command PORT12.

Bits 0 through 7 replicate the status byte (see Table VII), with the exception of bit 0. Bit 0, the acquire next index flag, is set to logic one when command SIP is executed; it then remains set until the next index pulse occurs.

RDIP COMMAND: ReaD Index Position

Command Code:	09 Hex
Bytes Read:	Four
Data Range:	C0000000 to 3FFFFFFF Hex
Executable During Mot	ion: Yes

This command reads the position recorded in the index register. Reading the index register can be part of a system error checking scheme. Whenever the SIP command is executed, the new index position minus the old index position, divided by the incremental encoder resolution (encoder lines times four), should always be an integral number. The RDIP command facilitates acquiring these data for hostbased calculations. The command can also be used to identify/verify home or some other special position. The bytes are read in most-to-least significant order.

RDDP COMMAND: ReaD Desired Position

Command Code:	08 Hex
Bytes Read:	Four
Data Range:	C0000000 to 3FFFFFFF Hex
Executable During Motion:	Yes

This command reads the instantaneous desired (current *temporal*) position output of the profile generator. This is the "setpoint" input to the position-loop summing junction. The bytes are read in most-to-least significant order.

RDRP COMMAND: ReaD Real Position

Command Code:	0A Hex
Bytes Read:	Four
Data Range:	C0000000 to 3FFFFFFF Hex
Executable During Motion:	Yes

This command reads the current actual position of the motor. This is the feedback input to the loop summing junction. The bytes are read in most-to-least significant order.

RDDV COMMAND: ReaD Desired Velocity

	•
Command Code:	07 Hex
Bytes Read:	Four
Data Range:	C0000001 to 3FFFFFFF
Executable During Motion:	Yes

This command reads the integer and fractional portions of the instantaneous desired (current *temporal*) velocity, as used to generate the desired position profile. The bytes are read in most-to-least significant order. The value read is properly scaled for numerical comparison with the user-supplied (commanded) velocity; however, because the two least-significant bytes represent *fractional* velocity, only the two most-significant bytes are appropriate for comparison with the data obtained via command RDRV (see below). Also note that, although the velocity *input* data is constrained to positive numbers (see command LTRJ), the data returned by command RDDV represents a *signed* quantity where negative numbers represent operation in the reverse direction.

RDRV COMMAND: ReaD Real Velocity

Command Code:	0B Hex
Bytes Read:	Two
Data Range:	C000 to 3FFF Hex, See Text
Executable During Motion	: Yes

This command reads the *integer* portion of the instantaneous actual velocity of the motor. The internally maintained fractional portion of velocity is not reported because the reported data is derived by reading the incremental encoder, which produces only integer data. For comparison with the result obtained by executing command RDDV (or the user-supplied input value), the value returned by command RDRV must be multiplied by 2^{16} (shifted left 16 bit positions). Also, as with command RDDV above, data returned by command RDRV is a *signed* quantity, with negative values representing reverse-direction motion.

RDSUM COMMAND: ReaD Integration-Term SUMmation Value

Command Code:	0D Hex
Bytes Read:	Two
Data Range:	00000 Hex to \pm the Current
	Value of the Integration Limit
Executable During Motion:	Yes

This command reads the value to which the integration term has accumulated. The ability to read this value may be helpful in initially or adaptively tuning the system.

Typical Applications

Programming LM628 Host Handshaking (Interrupts)

A few words regarding the LM628 host handshaking will be helpful to the system programmer. As indicated in various portions of the above text, the LM628 handshakes with the host computer in two ways: via the host interrupt output (Pin 17), or via polling the status byte for "interrupt" conditions. When the hardwired interrupt is used, the status byte is also read and parsed to determine which of six possible conditions caused the interrupt.

When using the hardwired interrupt it is very important that the host interrupt service routine does not interfere with a command sequence which might have been in progress when the interrupt occurred. If the host interrupt service routine were to issue a command to the LM628 while it is in the middle of an ongoing command sequence, the ongoing command will be aborted (which could be detrimental to the application).

Two approaches exist for avoiding this problem. If one is using hardwired interrupts, they should be disabled at the host prior to issuing any LM628 command sequence, and re-enabled after each command sequence. The second approach is to avoid hardwired interrupts and poll the LM628 status byte for "interrupt" status. The status byte always reflects the interrupt-condition status, independent of whether or not the interrupts have been masked.

Typical Host Computer/Processor Interface

The LM628 is interfaced with the host computer/processor via an 8-bit parallel bus. *Figure 12* shows such an interface and a minimum system configuration.

As shown in *Figure 12*, the LM628 interfaces with the host data, address and control lines. The address lines are decoded to generate the LM628 \overline{CS} input; the host address LSB directly drives the LM628 \overline{PS} input. *Figure 12* also shows an 8-bit DAC and an LM12 Power Op Amp interfaced to the LM628.

LM628 and High Performance Controller (HPC) Interface

Figure 13 shows the LM628 interfaced to a National HPC High Performance Controller. The delay and logic associated with the $\overline{\rm WR}$ line is used to effectively increase the writedata hold time of the HPC (as seen at the LM628) by causing the $\overline{\rm WR}$ pulse to rise early. Note that the HPC CK2 output provides the clock for the LM628. The 74LS245 is used to decrease the read-data hold time, which is necessary when interfacing to fast host busses.

Interfacing a 12-Bit DAC

Figure 14 illustrates use of a 12-bit DAC with the LM628. The 74LS378 hex gated-D flip-flop and an inverter demultiplex the 12-bit output. DAC offset must be adjusted to minimize DAC linearity and monotonicity errors. Two methods exist for making this adjustment. If the DAC1210 has been socketed, remove it and temporarily connect a 15 k Ω resistor between Pins 11 and 13 of the DAC socket (Pins 2 and 6 of the LF356) and adjust the 25 k Ω potentiometer for 0V at Pin 6 of the LF356.

If the DAC is not removable, the second method of adjustment requires that the DAC1210 inputs be presented an allzeros code. This can be arranged by commanding the appropriate move via the LM628, but with no feedback from the system encoder. When the all-zeros code is present, adjust the pot for 0V at Pin 6 of the LF356.

A Monolithic Linear Drive Using LM12 Power Op Amp

Figure 15 shows a motor-drive amplifier built using the LM12 Power Operational Amplifier. This circuit is very simple and can deliver up to 8A at 30V (using the LM12L/LM12CL). Resistors R1 and R2 should be chosen to set the gain to provide maximum output voltage consistent with maximum input voltage. This example provides a gain of 2.2, which allows for amplifier output saturation at \pm 22V with a \pm 10V input, assuming power supply voltages of \pm 30V. The amplifier gain should not be higher than necessary because the system is non-linear when saturated, and because gain should be controlled by the LM628. The LM12 can also be configured as a current driver, see 1987 Linear Databook, Vol. 1, p. 2–280.

Typical PWM Motor Drive Interfaces


Figure 16 shows an LM18298 dual full-bridge driver interfaced to the LM629 PWM outputs to provide a switch-mode power amplifier for driving small brush/commutator motors. Figure 17 shows an LM621 brushless motor commutator interfaced to the LM629 PWM outputs and a discrete device switch-mode power amplifier for driving brushless DC motors.


Incremental Encoder Interface

The incremental (position feedback) encoder interface consists of three lines: Phase A (Pin 2), Phase B (Pin 3), and Index (Pin 1). The index pulse output is not available on some encoders. The LM628 will work with both encoder types, but commands SIP and RDIP will not be meaningful without an index pulse (or alternative input for this input... be sure to tie Pin 1 high if not used).


Some consideration is merited relative to use in high Gaussian-noise environments. If noise is added to the encoder inputs (either or both inputs) and is such that it is not sustained until the next encoder transition, the LM628 decoder logic will reject it. Noise that mimics quadrature counts or persists through encoder transitions must be eliminated by appropriate EMI design.

Simple digital "filtering" schemes merely reduce susceptibility to noise (there will always be noise pulses longer than the filter can eliminate). Further, any noise filtering scheme reduces decoder bandwidth. In the LM628 it was decided (since simple filtering does not eliminate the noise problem) to not include a noise filter in favor of offering maximum possible decoder bandwidth. Attempting to drive encoder signals too long a distance with simple TTL lines can also be a source of "noise" in the form of signal degradation (poor risetime and/or ringing). This can also cause a system to lose positional integrity. Probably the most effective countermeasure to noise induction can be had by using balanced-line drivers and receivers on the encoder inputs. *Figure 18* shows circuitry using the DS26LS31 and DS26LS32.





LM628/LM629



TL/H/9219-17 FIGURE 15. Driving a Motor with the LM12 Power Op Amp





FIGURE 16. PWM Drive for Brush/Commutator Motors

TL/H/9219-18



National Semiconductor

LM18293 Four Channel Push-Pull Driver

General Description

The LM18293 is designed to drive DC loads up to one amp. Typical applications include driving such inductive loads as solenoids, relays and stepper motors along with driving switching power transistors and use as a buffer for low level logic signals. The four inputs accept standard TTL and DTL levels for ease of interfacing. Two enable pins are provided that also accept the standard TTL and DTL levels. Each enable controls 2 channels and when an enable pin is disabled (tied low), the corresponding outputs are forced to the TRI-STATE® condition. If the enable pins are not connected (i.e., floating), the circuit will function as if it has been enabled. Separate pins are provided for the main power supply (pin 8), and the logic supply (pin 16). This allows a lower voltage to be used to bias up the logic resulting in reduced power dissipation. The chip is packaged in a specially designed 16 pin power DIP. The 4 center pins of this package are tied together and form the die paddle inside the package. This provides much better heat sinking capability than most other DIP packages available. The device is capable of operating at voltages up to 36 volts.

Features

- 1A output current capability per channel
- Pin for pin replacement for L293B
- Special 16 pin power DIP package
- 36 volt operation
- Internal thermal overload protection
- Logical "0" input voltage up to 1.5 volts results in high noise immunity

TL/H/8706-1

Typical Connection




FIGURE 1. Application circuit showing bidirectional and on/off control of a single DC motor using two outputs and unidirectional on/off function of two DC motors using a single output each.

Order Number LM18293N NS Package Number N16A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Output Drive Supply Voltage (VS)	36V
Logic Supply Voltage (V _{SS})	36V
Input Voltage (V _I)	7V
Enable Voltage (V _E)	7V

	~ ~
Peak Output Current (Non-Repetitive t = 5 ms)	2A
Junction Temperature (T _J)	+150°C
Thermal Resistance Junction to Case (θ_{JC})	14°C/W
Thermal Resistance Junction to Ambient (θ_{JA})	80°C/W
	ly Limited
Operating Temperature Range -40°C to	o + 125℃
Storage Temperature Range -65°C to	> + 150℃
Lead Temperature (Solder 10 seconds)	260°C

Electrical Characteristics

 $V_S = 24V$, $V_{SS} = 5V$, $T = 25^{\circ}$ C, L = 0.4V, H = 3.5V, each channel, unless otherwise noted

Symbol	Parameter	Conditions	Typical	Tested Limit (Note 1)	Design Limit (Note 2)	Units
V _S	Main Supply (Pin 8)	Maximum Supply Voltage		36		Vmax
V _{SS}	Logic Supply (Pin 16)	Minimum Logic Supply Voltage Maximum Logic Supply Voltage		4.5 36		Vmin Vmax
IS	Total Quiescent Supply Current		2 16	6 24 4		mAmax mAmax mAmax
Iss	Total Quiescent Logic Supply Current (pin 16)		44 16 16	60 22 24		mAmax mAmax mAmax
VI	Input Voltage	Min Value of Low Max Value of Low Min Value of High Max Value of High (V _{SS} \leq 7) Max Value of High (V _{SS} $>$ 7)		-0.3 1.5 2.3 V _{SS} 7		Vmin Vmax Vmin Vmax Vmax
lı 	Input Current	$V_{I} = L$ $V_{I} = H$	30	- 10 100		μAmax μAmax
VE	Enable Voltage (Pins 1, 9)	Min Value of Low Max Value of Low Min Value of High Max Value of High (V _{SS} ≤7) Max Value of High (V _{SS} >7)		-0.3 1.5 2.3 V _{SS} 7		Vmin Vmax Vmin Vmax Vmax
lE	Enable Current	$V_E = L$ $V_E = H$	-30	100 ± 10		μAmax μAmax
V _{CE} sat Top	Source Saturation Voltage	I _o = -1 amp	1.4	1.8		Vmax
V _{CE} sat Bottom	Sink Saturation Voltage	l _o = 1 amp	1.2	1.8		Vmax
t _r	Rise Time	10%-90% V _o	250			ns
t _f	Fall Time	90%–10% V _o	250			ns
t _{on}	Turn-On Delay	50% V _I to 50% V _o	450			ns
t _{off}	Turn-Off Delay	50% V _I to 50% V _o	200			ns

Note 1: Tested limits are guaranteed and 100% production tested.

Note 2: Design limits are guaranteed (but not 100% production tested) over the full supply and temperature range. These limits are not used to calculate outgoing quality levels.

Connection Diagram

		$\tau \tau$		
ENABLE 1	1	\smile	16	V _{SS}
INPUT 1	2		15	INPUT 4
OUTPUT 1	3		14	OUTPUT 4
GROUND	4		13	GROUND
GROUND	5		12	GROUND
OUTPUT 2	6		- 11	OUTPUT 3
INPUT 2	7		10	INPUT 3
٧ _s	8		9	ENABLE 2

Input/Output Truth Table

VE	(**)	V _I (Each Channel)	Vo
	н	н	н
	н	L	L
	L	н	X (*) X (*)
	L	L	X (*)

(*) High output impedance.


(**) Relative to the pertinent channel.


Enable 1 activates outputs 1 & 2

TL/H/8706-2

Enable 2 activates outputs 3 & 4

Simplified Schematic






4-39

4

Bipolar Stepping Motor Control

Step Sequencing Tables





Half Step


V _E 1	V _E 2	V _{IN} 1	V _{IN} 2	Step
н	L	L	x	1
н	н	L	L	2
L	н	Х	L	3
н	н	н	L	4
н	L	н	х	5
н	н	н	н	6
L	н	Х	н	7
н	н	L	н	8
н	L	L	х	1


H = High L = Low X = Don't care

Mounting Instructions


The junction to ambient thermal resistance of the LM18293 can be reduced by soldering the ground pins to a suitable copper area of the printed circuit board or to an external heatsink. The graph below, which shows the maximum power dissipated and junction to ambient thermal resistance as a function of the side "I" of two equal square copper areas having a thickness of 35μ , illustrates this. In addition, it is possible to use an external heatsink (see illustration below). During soldering the pins temperature must not exceed 230°C and the soldering time must not be longer than 12 seconds. The external heatsink or printed circuit copper area must be connected to electrical ground.

Staver External Heat-sink









TL/H/8706-11

LM18293

4





Section 5 Special Functions



Section 5 Contents

Special Function Selection Guide	5-3
LH0091 True RMS to DC Converter	5-7
LH0094 Multifunction Converter	5-12
LM122/LM322/LM2905/LM3905 Precision Timers	5-21
LM194/LM394 SuperMatch Pairs	5-33
LM195/LM295/LM395 Ultra Reliable Power Transistors	5-41
LM555/LM555C Timers	5-52
LM556/LM556C Dual Timers	5-60
LM565/LM565C Phase Locked Loops	5-64
LM566C Voltage Controlled Oscillator	5-72
LM567/LM567C Tone Decoders	5-76
LM903 Fluid Level Detector	5-82
LM1042 Fluid Level Detector	5-88
LM1801 Battery Operated Power Comparator	5-95
LM1812 Ultrasonic Transceiver	5-103
LM1815 Adaptive Sense Amplifier	5-111
LM1819 Air-Core Meter Driver	5-115
LM1830 Fluid Detector	5-123
LM1851 Ground Fault Interrupter	5-129
LM1893/LM2893 Carrier Current Transceivers	5-136
LM1921 1 Amp Industrial Switch	5-158
LM1946 Over/Under Current Limit Diagnostic Circuit	5-163
LM1949 Injector Drive Controller	5-174
LM1951 Solid State 1 Amp Switch	5-182
LM1964 Sensor Interface Amplifier	5-190
LM2907/LM2917 Frequency to Voltage Converters	5-194
LM3045/LM3046/LM3086 Transistor Arrays	5-208
LM3146 High Voltage Transistor Array	5-213
LM3909 LED Flasher/Oscillator	5-218
LM3914 Dot/Bar Display Driver	5-225
LM3915 Dot/Bar Display Driver	5-240
LM3916 Dot/Bar Display Driver	5-258
LMC555 CMOS Timer	5-278
LMC567 Low Power Tone Decoder	5-281
LMC568 Low Power Phase-Locked Loop	5-285
LP395 Ultra Reliable Power Transistor	5-289

National Semiconductor

Special Function Circuits Selection Guide

Communications-Related Building Blocks

PLL's AND TONE DECODERS

General purpose PLL's and tone decoders are available for applications that include FSK demodulation, tone decoding, SAP and SCA demodulation, and telemetry reception. Both bipolar and CMOS devices are offered. Special purpose PLL's for TV synchronization and FM stereo demodulation are also available for use in other low frequency signal processing applications.

		PLL and To	one Decoder Select	ion Guide		
	LM565	† LM567	LMC567* (CMOS LM567)	LMC568	LM1391	LM1800, LM1870, LM4500A
Typical Application	PLL	Tone Decoder	Tone Decoder	PLL	TV—Horizontal PLL	FM Stereo Demodulator PLL
Center Frequency Range	15 Hz 500 kHz	0.01 Hz– 500 kHz	0.01 Hz– 500 kHz	0.01 Hz 500 kHz	15 kHz– 63 kHz	
VCO Control Range	±30%	±7%	±7%	±30%	±300 Hz	
Supply Voltage	$\pm5V$ to $\pm12V$	4.75V–9V	2V-9V	2V-9V	8V-9.2V	Lowest: 7V Highest: 16V (See Datasheets)
Supply Current (Typ)	8 mA	12 mA	0.8 mA	1.2 mA	20 mA	Lowest: 21 mA Highest: 45 mA (See Datasheet)

*The CMOS LMC567 oscillator runs at twice the frequency of the bipolar LM567 oscillator. Refer to the datasheets for additional information. † Military qualified device. For more information, consult the Military/Aerospace Selection Guide.

POWER LINE CARRIER

The LM2893/LM1893 Carrier-Current Transceiver performs as a power line interface for half-duplex (bi-directional) communication of serial bit streams of virtually any coding. Applications include energy management systems, inter-office control, fire alarm systems, security systems, telemetry, and remote meter reading.

TIMERS

General purpose timers are available for generating accurate time delays or oscillation. Both bipolar and CMOS devices are offered.

Timer Selection Guide

	LM322	LM2905	† LM 555	LMC555* (CMOS LM555)	†LM556 (Dual LM555)
Trigger Pulse Relative to Output Pulse	Can Be Longer	Can Be Longer	Must Be Shorter	Must Be Shorter	Must Be Shorter
Typical Application	Monostable	Monostable	Astable	Astable	Astable
Supply Voltage	4.5V-40V	4.5V-40V	4.5V-15V	1.2V-12V	4.5V-15V
Supply Current (Typical)	2.5 mA	2.5 mA	10 mA	0.15 mA	10 mA (Each Timer Sectio

•The CMOS LMC555 can handle - 10 mA to +50 mA of output current and the bipolar LM555 can handle up to ±200 mA of output current.

† Military qualified device. For more information, consult the Military/Aerospace Selection Guide.

Communications-Related Building Blocks (Continued)

VCO AND FUNCTION GENERATOR

The LM566 is a general purpose voltage controlled oscillator which may be used to generate square and triangle waves. Typical applications include FM modulation, signal generation, function generation, frequency shift keying, and tone generation. The LM566 has very linear modulation characteristics.

Drive-Related Building Blocks

DISPLAY DRIVERS

LED flasher/oscillator and dot/bar display drivers are offered.

	Dis	splay Driver Selection Gu	ide	
	LM3909	LM3914	LM3915	LM3916
Typical Application	Flasher/ Oscillator	Dot/Bar Display Driver	Dot/Bar Display Driver	Dot/Bar Display Driver
Display Scale	N/A	Linear	Log	VU Meter
Display Type	LED, Incandescent	LED, LCD, Vacuum Fluorescent	LED, LCD, Vacuum Fluorescent	LED, LCD, Vacuum Fluorescent

METER DRIVERS

The LM1819 Air-Core Meter Driver is a function generator/ driver for air-core (moving-magnet) meter movements in tachometers and ruggedized instruments. Driver outputs are self-centering and better than 2% linearity is guaranteed over a full 305° deflection range. Signal conditioning circuitry is included on chip.

TEMPERATURE CONTROLLER

The LM3911 (Note 1) is a temperature controller containing a precision temperature sensor, op amp, and reference. It is designed for temperature sensing and closed loop temperature control applications over the -25° C to $+85^{\circ}$ C range. Note 1: See the Data Acquisition Linear Devices Databook for datasheet. † Military qualified device. For more information, consult the Military/Aerospace Selection Guide.

Precision-Related Building Blocks

CHOPPER BLOCK

The LMC669 Auto Zero Block (Note 1) is a universal commutating auto-zero block that can be used with any operational amplifier to correct offset voltage.

Note 1: See the Data Acquisition Linear Devices Databook for datasheet.

TRANSISTOR ARRAYS

A variety of matched and power transistors are offered.

	†LM394	†LM395	LM3046	LM3146
Description	NPN Transistor Pair	Power Transistor	5 NPN Transistors	5 NPN Transistors
Key Features	 Emitter-Base Voltage Matched to 50 μV 	Collector Current: 1A	• Emitter-Base Voltage Matched to ±5 mV	 Emitter-Base Voltage Matched to ±5 mV
		 Quiescent Current: 		
	• Current Gain Matched to 2%	10 mA • Switching Time: 2 μs • Current Limit	• Breakdown Voltages 	Breakdown Voltage
		• Ourient Einin	• DC—120 MHz	• DC-120 MHz
		 Thermal Limit 		
		• Safe Area		
		Protection		

Sensing-Related Building Blocks

LIQUID LEVEL SENSORS

A variety of liquid level sensing circuits are offered.

Liquid L	evel Senso	r Selection	Guide
----------	------------	-------------	-------

	LM903	LM1042	LM1812	LM1830
Output Type	Digital HI/LO	Analog	Pulse-Echo Timing	Digital HI/LO
Operation Method	Thermoresistive Probe	Thermoresistive Probe	Acoustic Transducer	Conductive Liquid

† Military qualified device. For more information, consult the Military/Aerospace Selection Guide.

Special Functions Selection Guide

A variety of special sensor amplifiers are offered.

	Special Amplifiers Selection Gu	lde
	LM1815	LM1964
Typical Application	Adaptive Sense Amplifier	Sensor Interface Amplifier
Sensor	Inductive Pickup	Lambda Sensor
Key Features	Operates from 2.5V to 12V Supply	 Normal Operation Guaranteed with Inputs up to 3V Below Ground on a Single Supply
	Adaptive Hysteresis True Zero Crossing	Fully Protected Inputs
	Timing Reference	 Input Open Circuit Detection

Special Comparator

The LM1801 Battery Operated Power Comparator is an extremely low power comparator with a high current, open collector output stage. Typical applications include intrusion alarms, water leak detectors, gas leak detectors, overvoltage crowbars and battery operated monitors. The LM1801 is designed to operate in a standby mode for 1 year, powered by a 9V alkaline battery.

Special Converters

A variety of special converters for signal transformation applications are offered.

	Special Converters Selection Guide				
	LH0091	LH0094	†LM331 (Note 1)	LM2907, LM2917	
Converter Type	True RMS-to-DC	Multifunction	Voltage-to- Frequency	Frequency-to- Voltage	
Key Features	• 0.05% Accuracy with External Trim	• $V_{OUT} = V_y \left(\frac{V_z}{V_X}\right)^m$, 0.1 $\leq m \leq 10$,	• 1 Hz to 100 kHz Frequency Range	Operates Relay, Lamp or Other Load when Input Exceeds	
	 Uncommitted Amplifier for Filtering, Gain or High Crest 	m Continuously Adjustable	Split or Single Supply Operation	a Selected Rate Ground Referenced 	
	Factor Configuration	 Applications —Precision Divider, 		Tachometer Fully Protected from Damage	
	True RMS Conversion	Multiplier —Square Root —Square —Trigonometric		Due to Swings Above Supply or Below Ground	
		Function Generator —Companding —Linearization			
		—Control Systems —Log Amp	· .		

Note 1: See the Data Acquisition Linear Devices Databook for datasheet.

†Military qualified device. For more information, consult the Military/Aerospace Selection Guide.

Ultrasonic Transceiver

The LM1812 Ultrasonic Transceiver is a general purpose ultrasonic transceiver designed for use in a variety of ranging, sensing, and communications applications. Typical uses include liquid level measurement, sonar, surface profiling, data links, hydroacoustic communications, non-contact sensing and industrial process control. Depending on the acoustic transducer, typical performance capabilities include 5 feet to 100 feet in water and 4 inches to 35 feet in air.

National Semiconductor

LH0091 True RMS to DC Converter

General Description

The LH0091, rms to dc converter generates a dc output equal to the rms value of any input per the transfer function:

$$\mathsf{E}_{\mathsf{OUT}(\mathsf{DC})} = \sqrt{\frac{1}{\mathsf{T}}} \int_{0}^{\mathsf{T}} \mathsf{E}_{\mathsf{IN}}^{2}(\mathsf{t}) \, \mathsf{d}\mathsf{t}}$$

The device provides rms conversion to an accuracy of 0.1% of reading using the external trim procedure. It is possible to trim for maximum accuracy (0.5 mV \pm 0.05% typ) for decade ranges i.e., 10 mV \rightarrow 100 mV, 0.7V \rightarrow 7V, etc.


Features

Low cost

- True rms conversion
- 0.5% of reading accuracy untrimmed
- 0.05% of reading accuracy with external trim
- Minimum component count
- Input voltage to ±15V peak for V_S=±15V
- Uncommitted amplifier for filtering, gain, or high crest factor configuration

LH0091

Military or commercial temperature range.



		a. <u></u>	-
Absolute Maximum Rati If Military/Aerospace specified dev please contact the National Sen	rices are required, Operating Tem niconductor Sales LH0091	perature	F
Office/Distributors for availability an	•		_
Supply Voltage Input Voltage	±22V Storage Temp ±15V peak LH0091 Continue LH0091C		а
Output Short Circuit Duration	Continuous Lead Temp. (Se	oldering,	1
Electrical Characteristic	CS $V_S = \pm 15V$, $T_A = 25^{\circ}C$ unless otherwise	noted	
Transfer Function = $E_{O(DC)} = \sqrt{\frac{1}{T}} \int_{0}^{T} E_{O(DC)}$	nv²(t) dt	,	-
Parameter	Conditions	Min	l
ACCURACY (See Definition of Terms)	· · · · · · · · · · · · · · · · · · ·		-
Total Unadjusted Error	50 mVrms≤V _{IN} ≤7Vrms <i>(Figure 1)</i>		L
Total Adjusted Error	50 mVrms≤V _{IN} ≤7Vrms <i>(Figure 3)</i>		
Total Unadjusted Error vs Temperature	−25°C≤T _A ≤+70°C		
Total Unadjusted Error vs Supply Voltage			
AC PERFORMANCE			
Frequency for Specified Adjusted Error	Input=7Vrms, Sinewave (Figure 3) Input=0.7Vrms, Sinewave (Figure 3) Input=0.1Vrms, Sinewave (Figure 3)	30	
Frequency for 1% Additional Error	Input=7Vrms, Sinewave (Figure 3) Input=0.7Vrms, Sinewave (Figure 3) Input=0.1Vrms, Sinewave (Figure 3)	100	
Bandwidth (3 dB)	Input=7Vrms, Sinewave <i>(Figure 3)</i> Input=0.7Vrms, Sinewave <i>(Figure 3)</i> Input=0.1Vrms, Sinewave <i>(Figure 3)</i>		
Crest Factor	Rated Adjusted Accuracy Using the High Crest Factor Circuit (<i>Figure 5</i>)	5	ļ
INPUT CHARACTERISTICS			
Input Voltage Range	For Rated Performance	±0.05	ſ
Input Impedance		4.5	ſ
OUTPUT CHARACTERISTICS			
Rated Output Voltage	R _L ≥2.5 kΩ	10	ſ
Output Short Circuit Current			ſ
Output Impedance			ſ

Operating Temperature Range LH0091 LH0091C	T _{MIN} −55°C −25°C	T _{MAX} 125℃ 85℃
Storage Temperature Range		
LH0091	-65°C to	+ 150°C
LH0091C	-25°C to	+85℃
Lead Temp. (Soldering, 10 seconds)		260°C

Тур

Max


Units


ACCURACY (See Definition of Terms)					
otal Unadjusted Error	50 mVrms≤V _{IN} ≤7Vrms <i>(Figure 1)</i>		20, ±0.5	40, ±1.0	mV, %
otal Adjusted Error	50 mVrms≤V _{IN} ≤7Vrms <i>(Figure 3)</i>		0.5, ±0.05	1, ±0.2	mV, %
otal Unadjusted Error vs Temperature	r vs Temperature $-25^{\circ}C \le T_A \le +70^{\circ}C$				mV, %/⁰C
otal Unadjusted Error vs Supply Voltage		1		mV/V	
AC PERFORMANCE					
requency for Specified Adjusted Error	Input = 7Vrms, Sinewave <i>(Figure 3)</i> Input = 0.7Vrms, Sinewave <i>(Figure 3)</i> Input = 0.1Vrms, Sinewave <i>(Figure 3)</i>	30	70 40 20		kHz KHz kHz
requency for 1% Additional Error	for 1% Additional Error Input = 7Vrms, Sinewave (Figure 3) Input = 0.7Vrms, Sinewave (Figure 3) Input = 0.1Vrms, Sinewave (Figure 3)		200 75 50		kHz kHz kHz
andwidth (3 dB)	Input=7Vrms, Sinewave <i>(Figure 3)</i> Input=0.7Vrms, Sinewave <i>(Figure 3)</i> Input=0.1Vrms, Sinewave <i>(Figure 3)</i>		2 1.5 0.8		MHz MHz MHz
Crest Factor Rated Adjusted Accuracy Using the High		5	10		
INPUT CHARACTERISTICS					
nput Voltage Range	For Rated Performance	±0.05		±11	Vpeak
nput Impedance		4.5	5	[kΩ
OUTPUT CHARACTERISTICS					
lated Output Voltage	R _L ≥2.5 kΩ	10			<u>v</u>
Putput Short Circuit Current			22		mA
Putput Impedance			1		Ω
POWER SUPPLY REQUIREMENTS					
perating Range		±5		±20	V
luiescent Current	V _S = ±15V		14	18	mA
luiescent Current	V _S =±15V		14	1	8


	Parameter	Conditions	Min	Тур	Max	Units
V _{OS}	Input Offset Voltage	R _S ≤10 kΩ		1.0	10	mV
los	Input Offset Current			4.0	200	nA
I _B	Input Bias Current			30	500	nA
R _{IN}	Input Resistance			2.5		MΩ
AOL	Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L \ge 2 k\Omega$	15	160		V/mv
Vo	Output Voltage Swing	R=10 kΩ	±10	±13		v
VI	Input Voltage Range		±10			v
CMRR	Common-Mode Rejection Ratio	R _S ≤10 kΩ		90		dB
PSRR	Supply Voltage Rejection Ratio	R _S ≤10 kΩ		96		dB
Isc	Output Short-Circuit Current			25		mA
Sr	Slew Rate (Unity Gain)			0.5		V/µs
BW	Small Signal Bandwidth			1.0		MHz

Refer to RETS0091D drawing for Military specifications.


Typical Performance Characteristics







Typical Applications (All applications require power supply by-pass capacitors.)




 $C_{EXT} \ge 1 \mu F$; frequency $\ge 1 \text{ kHz}$




5



LH0091




Typical Applications (Continued)



Note. When converting signals with a crest factor ≥ 2 , the LH0091 should be connected as shown. Note that this circuit utilizes a 20k resistor to drop the input current by a factor of five. The frequency response will correspond to a voltage which is 1/5 e_{IN}.

Note that the extra op amp in the LH0091 may be used to build a gain of 5 amplifier to restore the output voltage.



101

TL/H/5694-7

_H0091

Note. Response time of the dc output voltage is dominated by the RC time constant consisting of the total resistance between pins 9 and 10 and the external capacitor, C_{EX} .

FIGURE 5. High Crest Factor Circuit

Definition of Terms

True rms to dc Converter: A device which converts any signal (ac, dc, ac+dc) to the dc equivalent of the rms value.

Error: is the amount by which the actual output differs from the theoretical value. Error is defined as a sum of a fixed term and a percent of reading term. The fixed term remains constant, regardless of input while the percent of reading term varies with the input.

Total Unadjusted Error: The total error of the device without any external adjustments.

Bandwidth: The frequency at which the output dc voltage drops to 0.707 of the dc value at low frequency.

Frequency for Specified Error: The error at low frequency is governed by the size of the external averaging capacitor. At high frequencies, error is dependent on the frequency response of the internal circuitry. The frequency for specified error is the maximum input frequency for which the output will be within the specified error band (i.e., frequency for 1% error means the input frequency must be less than 200 kHz to maintain an output with an error of less than 1% of the initial reading.

Crest Factor: is the peak value of a waveform divided by the rms value of the same waveform. For high crest factor signals, the performance of the LH0091 can be improved by using the high crest factor connection.

National Semiconductor

LH0094 Multifunction Converter

General Description

The LH0094 multifunction converter generates an output voltage per the transfer function:

 $E_0 = V_y \left(\frac{V_z}{V_X}\right)^m$, 0.1 ≤ m ≤ 10, m continuously adjustable

m is set by 2 resistors.

Features

- Low cost
- Versatile

LH0094


- High accuracy-0.05%
- Wide supply range-±5V to ±22V

- Minimum component count
- Internal matched resistor pair for setting m=2 and m=0.5


Applications

- Precision divider, multiplier
- Square root
- Square
- Trigonometric function generator
- Companding
- Linearization
- Control systems
- Log amp


Block and Connection Diagrams



Order Number LH0094D or LH0094CD See NS Package Number D16D



Simplified Schematic



Absolute Maximum Rat	ings (Note 1)		
If Military/Aerospace specified de please contact the National Se Office/Distributors for availability a	miconductor Sales	Operating Temperature Range LH0094CD LH0094D	-25°C to +85°C -55°C to +125°C
Supply Voltage	±22V	Storage Temperature Range	
Input Voltage	±22V	LH0094D	-65°C to +150°C
Output Short-Circuit Duration	Continuous	LH0094CD	-55°C to +125°C

Lead Temperature (Soldering, 10 seconds)

Electrical Characteristics

Parameter	Conditions		H0094			Units		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
ACCURACY								
Multiply	$E_0 = V_Z V_Y (0.03 \le V_Y \le 10V; 0.01 \le V_Z \le 10V)$							% F.S.
Untrimmed	(Figure 2)		0.25	0.45		0.45	0.9	(10V)
External Trim	(Figure 3)		0.10			0.1		% F.S.
	vs. Temperature		0.2			0.2		mV/°C
Divide	$E_0 = 10V_Z/V_X$							
Untrimmed	<i>(Figure 4),</i> 0.5≤V _X ≤10; 0.01≤V _Z ≤10)		0.25	0.45		0.45	0.9	% F.S
External Trim	<i>(Figure 5)</i> , (0.1≤V _X ≤10; 0.01≤V _Z ≤10)		0.10			0.1		% F.S.
	vs. Temperature		0.2			0.2		mV/°C
Square Root	$E_0 = 10\sqrt{V_Z/10}$							
Untrimmed	<i>(Figure 8)</i> , (0.03≤V _Z ≤10		0.25	0.45		0.45	0.9	% F.S.
External Trim	<i>(Figure 9)</i> , (0.01≤V _Z ≤10		0.15			0.15		% F.S.
Square	$E_0 = 10 (V_Z / 10)^2 (0.1 \le V_Z \le 10)$		i					
Untrimmed	(Figure 6)	0.5	1.0		1.0	2.0	% F.S.	
External Trim	(Figure 7)	0.15			0.15		% F.S.	
Low Level	E _O ≕√10V _Z ; 5.0mV≤V _Z ≤10V, <i>(Figure 10)</i>		0.05			0.05		% F.S.
Square Root								
Exponential	$m = 0.2, E_0 = 10 (V_Z/10)^2$ (Figure 11), $(0.1 \le V_Z \le 10)$		0.05			0.08		% F.S.
Circuits	$m = 5.0, E_0 = 10 (V_Z/10)^5$ (Figure 11), $(1.0 \le V_Z \le 10)$		0.05			0.08		% F.S.
OUTPUT OFFSET	r							r—
	$V_X = 10V, V_Y = V_Z = 0$		2.0	5.0		5.0	10	mV
AC CHARACTERIS	TICS							
3 dB Bandwidth	$m = 1.0, V_X = 10V, V_Y = 0.1 V_{rms}$		10			10		kHz
Noise	10 Hz to 1.0 kHz, m = 1.0, $V_Y = V_Z = OV$			ļ			ļ	
	V _X =10V		100			100		μV/rm
	V _X =0.1V		300			300		μV/rm
EXPONENT								
m		0.2 to	0.1 to		0.2 to	0.1 to		
		5.0	10		5.0	10		
INPUT CHARACTE	RISTICS							
Input Voltage	(For Rated Performance)	0		10	0		10	v
Input Impedance	(All Inputs)	98	100		98	100		kΩ
OUTPUT CHARAC	TERISTICS							
Output Swing	(R _L ≤10k)	10	12		10	12		v
Output Impedance			1.0			1.0		Ω
Supply Current	$(V_{S} = \pm 15V)$ (Note 1)	1	3.0	5.0		3.0	5.0	mA

Note 1: Refer to RETS0094D drawing for specifications of the military LH00940 version.

5

LH0094

260°C

H0094

Applications Information

GENERAL INFORMATION

Power supply bypass capacitors (0.1 µF) are recommended for all applications.

The LH0094 series is designed for positive input signals only. However, negative input up to the supply voltage will not damage the device.

A clamp diode (Figure 1) is recommended for those applications in which the inputs may be subjected to open circuit or negative input signals.

For basic applications (multiply, divide, square, square root) it is possible to use the device without any external adjustments or components. Two matched resistors are provided internally to set m for square or square root.


When using external resistors to set m, such resistors should be as close to the device as possible.

SELECTION OF RESISTORS TO SET m


Internal Matched Resistors

RA and RB are matched internal resistors. They are $100\Omega \pm 10\%$, but matched to 0.1%.





(b) $m = 0.5^{\circ}$




*No external resistors required, strap as indicated


External Resistors

The exponent is set by 2 external resistors or it may be continuously varied by a single trim pot. (R1 + R2 \leq 500 Ω .


(a) m = 1

(b) m < 1





(c) m>1



ACCURACY (ERROR)

The accuracy of the LH0094 is specified for both externally adjusted and unadjusted cases.

Although it is customary to specify the errors in percent of full-scale (10V), it is seen from the typical performance curves that the actual errors are in percent of reading. Thus, the specified errors are overly conservative for small input voltages. An example of this is the LH0094 used in the multiplication mode. The specified typical error is 0.25% of fullscale (25 mV). As seen from the curve, the unadjusted error is \approx 25 mV at 10V input, but the error is less than 10 mV for inputs up to 1V. Note also that if either the multiplicand or the multiplier is at less than 10V, (5V for example) the unadjusted error is less. Thus, the errors specified are at fullscale-the worst case.

The LH0094 is designed such that the user is able to externally adjust the gain and offset of the device-thus trim out all of the errors of conversion. In most applications, the gain adjustment is the only external trim needed for super accuracy-except in division mode, where a denominator offset adjust is needed for small denominator voltages.

EXPONENTS

The LH0094 is capable of performing roots to 0.1 and powers up to 10. However, care should be taken when applying these exponent-otherwise, results may be misinterpreted. For example, consider the 1/10th power of a number: i.e., 0.001 raised to 0.1 power is 0.5011; 0.1 raised to the 0.1 power is 0.7943; and 10 raised to the 0.1 power is 1.2589. Thus, it is seen that while the input has changed 4 decades, the output has only changed a little more than a factor of 2. It is also seen that with as little as 1 mV of offset, the output will also be greater than zero with zero input.

Applications Information (Continued)








FIGURE 1. Clamp Diode Connection

2. MULTIPLY







 $E_0 = V_1$


0.1≤m≤10

Note. This clamp diode connection is recommended for those applications


in which the inputs may be subject to


open circuit or negative signals.

FIGURE 2b. Typical Performance of LH0094 in Multiply Mode Without External Adjustment




5







5



5-18





Note. The LH0094 may be used in direct measurement of gas flow.



P = Absolute pressureT = Absolute temperature $\Delta P = Pressure drop$

FIGURE 13. Mass Gas Flow Circuit


5


LH0094

TL/H/5695-9



Typical Applications (Continued)





TL/H/5695-10

Note. The LH0094 may also be used to generate the Log of a ratio of 2 voltages. The output is taken from pin 14 of the LH0094 for the Log application.

$$E_{LOG} = K1 \frac{KT}{q} \ell n \frac{Vz}{Vx}$$

where K1 = $\frac{R1 + R2}{R2}$
If K1 = $\frac{1}{KT/q \ell n 10}$
then $E_{LOG} = Log_{10} \frac{Vz}{Vx}$
R1 = 15.9 R2
R2 ≈ 4000

R2 must be a thermistor with a tempco of \approx 0.33%/°C to be compensated over temperature.



National Semiconductor

LM122/LM322/LM2905/LM3905 Precision Timers

General Description

The LM122 series are precision timers that offer great versatility with high accuracy. They operate with unregulated supplies from 4.5V to 40V while maintaining constant timing periods from microseconds to hours. Internal logic and regulator circuits complement the basic timing function enabling the LM122 series to operate in many different applications with a minimum of external components.

The output of the timer is a floating transistor with built in current limiting. It can drive either ground referred or supply referred loads up to 40V and 50 mA. The floating nature of this output makes it ideal for interfacing, lamp or relay driving, and signal conditioning where an open collector or emitter is required. A "logic reverse" circuit can be programmed by the user to make the output transistor either "on" or "off" during the timing period.

The **trigger** input to the LM122 series has a threshold of 1.6V independent of supply voltage, but it is fully protected against inputs as high as $\pm 40V$ —even when using a 5V supply. The circuitry reacts only to the rising edge of the trigger signal, and is immune to any trigger voltage during the timing periods.

An internal 3.15V regulator is included in the timer to reject supply voltage changes and to provide the user with a convenient reference for applications other than a basic timer. External loads up to 5 mA can be driven by the regulator. An internal 2V divider between the reference and ground sets the timing period to 1 RC. The timing period can be voltage controlled by driving this divider with an external source through the V_{ADJ} pin. Timing ratios of 50:1 can be easily achieved.


The comparator used in the LM122 utilizes high gain PNP input transistors to achieve 300 pA typical input bias current over a common mode range of 0V to 3V. A **boost** terminal allows the user to increase comparator operating current for timing periods less than 1 ms. This lets the timer operate over a 3 μ s to multi-hour timing range with excellent repeatability.

The LM122 operates over a temperature range of -55° C to $+125^{\circ}$ C. An electrically identical LM322 is specified from 0°C to $+70^{\circ}$ C. The LM2905/LM3905 are identical to the LM122 series except that the **boost** and **V**_{ADJ} pin options are not available, limiting minimum timing period to 1 ms.

Features

- Immune to changes in trigger voltage during timing interval
- Timing periods from microseconds to hours
- Internal logic reversal
- Immune to power supply ripple during the timing interval
- Operates from 4.5V to 40V supplies
- Input protected to ±40V
- Floating transistor output with internal current limiting
- Internal regulated reference
- Timing period can be voltage controlled
- TTL compatible input and output

Connection Diagrams



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Dissipation	500 mW
V ⁺ Voltage	40V
Collector Output Voltage	40V
V _{REF} Current	5 mA
Trigger Voltage	±40V
V _{ADJ} Voltage (Forced)	5V

Logic Reverse Voltage	5.5V
Output Short Circuit Duration (No	te 1)
Lead Temperature (Soldering, 10 sec.)	260°C
Operating Temperature Range	
LM122	−55°C ≤ T _A ≤ +125°C
LM322	0°C ≤ T _A ≤ +70°C
LM2905	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
LM3905	0°C ≤ T _A ≤ +70°C

Electrical Characteristics (Note 2)

Parameter	Conditions	LM122			LM322			LM2905/LM3905			Units
Farameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Timing Ratio	$T_A = 25^{\circ}C, 4.5V \le V^+ \le 40V$ Boost Tied to V ⁺ , (Note 3)	0.626 0.620	0.632 0.632	0.638 0.644	0.620 0.620	0.632 0.632	0.644 0.644	0.620	0.632	0.644	
Comparator Input Current	$T_{A} = 25^{\circ}C, 4.5V \le V^{+} \le 40V$ Boost Tied to V ⁺		0.3 30	1.0 100		0.3 30	1.5 100		0.5	1.5	nA nA
Trigger Voltage	$T_{\text{A}} = 25^{\circ}\text{C}, 4.5\text{V} \le \text{V}^+ \le 40\text{V}$	1.2	1.6	2	1.2	1.6	2	1.2	1.6	2	<u>v</u>
Trigger Current	$T_A = 25^{\circ}C, V_{TRIG} = 2V$		25			25			25		μΑ
Supply Current	$T_{A} \geq 25^{\circ}C, 4.5V \leq V^{+} \leq 40V$		2.5	4		2.5	4.5		2.5	4.5	mA
Timing Ratio	$4.5V \le V^+ \le 40V$ Boost Tied to V ⁺	0.62 0.62		0.644 0.644	0.61 0.61	. *	0.654 0.654	0.61		0.654	
Comparator Input Current	$4.5V \le V^+ \le 40V$ Boost Tied to V ⁺ , (Note 4)	-5		5 100	-2		2 150	-2.5		2.5	nA nA
Trigger Voltage	$4.5V \le V^+ \le 40V$	0.8		2.5	0.8		2.5	0.8		2.5	v
Trigger Current	V _{TRIG} = 2.5V			200			200			200	μΑ
Output Leakage Current	$V_{CE} = 40V$			1			5			5	μA
Capacitor Saturation Voltage	$\begin{array}{l} R_t \geq 1 \; M\Omega \\ R_t = \; 10 \; k\Omega \end{array}$		2.5 25			2.5 25			2.5 25		mV mV
Reset Resistance			150			150			150		Ω
Reference Voltage	$T_A = 25^{\circ}C$	3	3.15	3.3	3	3.15	3.3	3	3.15	3.3	v
Reference Regulation	0 ≤ I _{OUT} ≤ 3 mA 4.5V ≤ V ⁺ ≤ 40V		20 6	50 25		20 6	50 25		20 6	50 25	mV mV
Collector Saturation Voltage	$I_L = 8 \text{ mA}$ $I_L = 50 \text{ mA}$		0.25 0.7	0.4 1.4		0.25 0.7	0.4 1.4		0.25 0.7	0.4 1.4	V V
Emitter Saturation Voltage	$T_A = 25^{\circ}C, I_L = 3 \text{ mA}$ $T_A = 25^{\circ}C, I_L = 50 \text{ mA}$		1.8 2.1	2.2 3		1.8 2.1	2.2 3		1.8 2.1	2.2 3	v v
Average Temperature Coefficient of Timing Ratio			0.003			0.003			0.003		%/°C
Minimum Trigger Width	V _{TRIG} = 3V		0.25			0.25			0.25		μs


Note 1: Continuous output shorts are not allowed. Short circuit duration at ambient temperatures up to 40°C may be calculated from t = $120/V_{CE}$ seconds, where V_{CE} is the collector to emitter voltage across the output transistor during the short.


Note 2: These specifications apply for $T_{AMIN} \le T_A \le T_{AMAX}$ unless otherwise noted.

Note 3: Output pulse width can be calculated from the following equation: $t = (R_t) (C_t) [1 - 2(0.632 - r) - V_C/V_{REF})$ where r is timing ratio and V_C is capacitor saturation voltage. This reduces to $t = (R_t) (C_t)$ for all but the most critical applications.

Note 4: Sign reversal may occur at high temperatures (> 100°C) where comparator input current is predominately leakage. See typcial curves.


Note 5: Refer to RETS122X drawing of military LM122H version for specifications.





LM122/LM322/LM2905/LM3905

5-24



Pin Function Description

One of the main features of the LM122 is its great versatility. Since this device is unique, a description of the functions and limitations of each pin is in order. This will make it much easier to follow the discussion of the various applications presented in this note.

 \mathbf{V}^+ is the positive supply terminal of the LM122. When using a single supply, this terminal may be driven by any voltage between 4.5V and 40V. The effect of supply variations on timing period is less than 0.005%/V, so supplies with high ripple content may be used without causing pulse width changes. Supply bypassing on \mathbf{V}^+ is not generally needed but may be necessary when driving highly reactive loads.

Quiescent current drawn from the V⁺ terminal is typically 2.5 mA, independent of the supply voltage. Of course, additional current will be drawn if the reference is externally loaded.

The V_{REF} pin is the output of a 3.15V series regulator referenced to the ground pin. Up to 5.0 mA can be drawn from this pin for driving external networks. In most applications the timing resistor is tied to V_{REF}, but it need not be in situations where a more linear charging current is required. The regulated voltage is very useful in applications where the LM122 is not used as a timer; such as switching regulators, variable reference comparators, and temperature con-

Pin Function Description (Continued)

trollers. Typical temperature drift of the reference is less than $0.01\%/^{\circ}\text{C}.$

The **trigger** terminal is used to start a timing cycle (see functional diagram). Initially, Q1 is saturated, C_t is discharged and the latching buffer output (V1) is latched high. A trigger pulse unlatches the buffer, V1 goes low and turns Q1 off. The timing capacitor C_t connected from R/C to GND will begin to charge. When the voltage at the R/C terminal reaches the 2.0V threshold of the comparator, the comparator toggles, latching the buffer output (V1) in the high state. This turns on Q1, discharges the capacitor C_t and the cycle is ready to begin again.

If the **trigger** is held high as the timing period ends, the comparator will toggle and V1 will go high exactly as before. However, V1 will not be latched and the capacitor will not discharge until the trigger again goes low. When the trigger goes low, V1 remains high but is now latched.

Trigger threshold is typically 1.6V at 25°C and has a temperature dependence of -5.0 mV/°C. Current drawn from the trigger source is typically 20 μ A at threshold, rising to 600 μ A at 30V, then leveling off due to FET action of the series resistor, R5. For negative input trigger voltages, the only current drawn is leakage in the nA region. The trigger can be driven from supplies as high as \pm 40V, even when device supply voltage is only 5V.

The **R/C** pin is tied to the non-inverting side of the comparator and to the collector of Q1. Timing ends when the voltage on this pin reaches 2.0V (1 RC time constant referenced to the 3.15V regulator). Q1 turns on only if the trigger voltage has dropped below threshold. In comparator or regulator applications of the timer, the trigger is held permanently high and the **R/C** pin acts just like the input to an ordinary comparator. The maximum voltages which can be applied to this pin are ± 5.5 V and -0.7V. Current from the **R/C** pin is typically 300 pA when the voltage is negative with respect to the **V**_{ADJ} terminal. For higher voltages, the current drops to leakage levels. In the boosted mode, input current is typically 30 nA. Gain of the comparator is very high, 200,000 or more, depending on the state of the logic reverse pin and the connection of the output transistor.

The ground pin of the LM122 need not necessarily be tied to system ground. It can be connected to any positive or negative voltage as long as the supply is negative with respect to the V^+ terminal. Level shifting may be necessary for the input trigger if the trigger voltage is referred to system ground. This can be done by capacitive coupling or by actual resistive or active level shifting. One point must be kept in mind; the emitter output must not be held above the ground terminal with a low source impedance. This could occur, for instance, if the emitter were grounded when the ground pin of the LM122 was tied to a negative supply.

The terminal labled V_{ADJ} is tied to one side of the comparator and to a voltage divider between V_{REF} and ground. The divider voltage is set at 63.2% of V_{REF} with respect to ground—exactly one RC time constant. The impedance of the divider is increased to about 30k with a series resistor to

present a minimum load on external signals tied to VADJ. This resistor is a pinched type with a typical variation in nominal value of -50%, +100% and a TC of 0.7%/°C. For this reason, external signals (typically a pot between VREF and ground) connected to VADJ should have a source resistance as low as possible. For small changes in VADJ, up to several k Ω is all right, but for large variations, 250 Ω or less should be maintained. This can be accomplished with a 1k pot, since the maximum impedance from the wiper is 250 Ω . If a voltage is forced on V_{ADJ} from a hard source, voltage should be limited to -0.5, and +5.0V, or current limited to ±1.0 mA. This includes capacitively coupled signals because even small values of capacitors contain enough energy to degrade the input stage if the capacitor is driven with a large, fast slewing signal. The VADJ pin may be used to abort the timing cycle. Grounding this pin during the timing period causes the timer to react just as if the capacitor voltage had reached its normal RC trigger point; the capacitor discharges and the output charges state. An exception to this occurs if the trigger pin is held high, when the V_{AD,I} pin is grounded. In this case, the output changes state, but the capacitor does not discharge.

If the trigger drops while V_{ADJ} is being held low, discharge will occur immediately and the cycle will be over. If the trigger is still high when V_{ADJ} is released, the output may or may not change state, depending on the voltage across the timing capacitor. For voltages below 2.0V across the timing capacitor, the output will change state immediately, then once more as the voltage rises past 2.0V. For voltages above 2.0V, no change will occur in the output. This pin is not available on the LM2905/LM3905.

In noisy environments or in comparator-type applications, a bypass capacitor on the **V**_{ADJ} terminal may be needed to eliminate spurious outputs because it is high impedance point. The size of the cap will depend on the frequency and energy content of the noise. A 0.1 μ F will generally suffice for spike suppression, but several μ F may be used if the timer is subjected to high level 60 Hz EMI.

The emitter and the collector outputs of the timer can be treated just as if they were an ordinary transistor with 40V minimum collector-emitter breakdown voltage. Normally, the emitter is tied to the ground pin and the signal is taken from the collector, or the collector is tied to \mathbf{V}^+ and the signal is taken from the emitter. Variations on these basic connections are possible. The collector can be tied to any positive voltage up to 40V when the signal is taken from the emitter. However, the emitter will not be pulled higher than the supply voltage on the V+ pin. Connecting the collector to a voltage less than the V+ voltage is allowed. The emitter should not be connected to a low impedance load other than that to which the ground pin is tied. The transistor has built-in current limiting with a typical knee current of 120 mA. Temporary short circuits are allowed; even with collectoremitter voltages up to 40V. The power x time product, however, must not exceed 15 watt-seconds for power levels above the maximum rating of the package. A short to 30V,

LM122/LM322/LM2905/LM3905

Pin Function Description (Continued)

for instance, cannot be held for more than 4 seconds. These levels are based on 40°C maximum initial chip temperature. When driving inductive loads, always use a clamp diode to protect the transistor from inductive kick-back.

A **boost** pin is provided on the LM122 to increase the speed of the internal comparator. The comparator is normally operated at low current levels for lowest possible input current.

For timing periods less than 1 ms, where low input current is not needed, comparator operating current can be increased several orders of magnitude. Shorting the boost terminal to V⁺ increases the emitter current of the vertical PNP drivers in the differential stage from 25 nA to 5 μ A. This pin is not available on the LM2905/LM3905.

With the timer in the unboosted state, timing periods are accurate down to about 1 ms. In the boosted mode, loss of accuracy due to comparator speed is only about 800 ns, so timing periods of several microseconds can be used. The 800 ns error is relatively insensitive to temperature, so temperature coefficient of pulse width is still good.

The **Logic** pin is used to reverse the signal appearing at the output transistor. An open or "high" condition on the **logic** pin programs the output transistor to be "off" during the timing period and "on" all other times. Grounding the **logic** pin reverses the sequence to make the transistor "on" during the timing period. Threshold for the **logic** pin is typically 100 mV with 150 μ A flowing out of the terminal. If an active drive to the **logic** pin is desired, a saturated transistor drive is recommended, either with a discrete transistor or the open collector output of integrated logic. A maximum Voltages that may appear on the **logic** pin are 0 and +5.0, respectively.

Typical Applications

Basic Timers

Figure 1 is a basic timer using the collector output. R_t and C_t set the time interval with R_L as the load. During the timing interval the output may be either high or low depending on the connection of the logic pin. Timing waveforms are shown in the sketch along side *Figure 1*. Note that the trigger pulse may be either shorter or longer than the output pulse width.

Figure 2 is again a basic timer, but with the output taken from the emitter of the output transistor. As with the collector output, either a high or low condition may be obtained during the timing period.

Simulating a Thermal Delay Relay

Figure 3 is an application where the LM122 is used to simulate a thermal delay relay which prevents power from being applied to other circuitry until the supply has been on for some time. The relay remains de-energized for R_t C_t seconds after V_{CC} is applied, then closes and stays energized until V_{CC} is turned off. *Figure 4* is a similar circuit except that the relay is energized as soon as V_{CC} is applied. R_t C_t seconds later, the relay is de-energized and stays off until the V_{CC} supply is recycled.







FIGURE 3. Time Out on Power Up (Relay Energized $R_t C_t$ Seconds after V_{CC} is Applied)


+ 5V Supply Driving 28V Relay

Figure 5 shows the timer interfacing 5V logic to a high voltage relay. Although the V⁺ terminal could be tied to the +28V supply, this may be an unnecessary waste of power in the IC or require extra wiring if the LM122 is on a logic card. In either case, the threshold for the trigger is 1.6V.



TL/H/7768-14





TL/H/7768-15 FIGURE 5. 5V Logic Supply Driving 28V Relay

30V Supply Interfacing with 5V Logic

Figure 6 indicates the ability of the timer to interface to digital logic when operating off a high supply voltage. V_{OUT} swings between +5V and ground with a minimum fanout of 5 for medium speed TTL. If the logic is sensitive to rise/fall time of the trailing edge of the output pulse, the trigger pin should be low at that time.




FIGURE 6. 30V Supply Interfacing with 5V Logic

Astable Operation

The LM122 can be made into a self-starting oscillator by feeding the output back to the trigger input through a capacitor as shown in *Figure 7*. Operating frequency is $1/(R_t + R_1)(C_t)$. The output is a narrow negative pulse whose width is approximately $2R_2 C_f$. For optimum frequency stability, C_f should be as small as possible. The minimum value is deter-

mined by the time required to discharge C_t through the internal discharge transistor. A conservative value for C_f can be chosen from the graph included with *Figure 20*. For frequencies below 1 kHz, the frequency error introduced by C_f is a few tenths of one percent or less for $R_t \geq 500k.$





FIGURE 7. Oscillator

One Hour Timer with Reset and Manual Cycle End

Figure 8 shows the LM122 connected as a one hour timer with manual controls for start, reset, and cycle end. S1 starts timing, but has no effect after timing has started. S2 is a center off switch which can either end the cycle prematurely with the appropriate change in output state and discharge of C_t, or cause C_t to be reset to OV without a change in output. In the latter case, a new timing period starts as soon as S2 is released.



Typical Applications (Continued)

The average charging current through R_t is about 30 nA, so some attention must be paid to parts layout to prevent stray leakage paths. The suggested timing capacitor has a typical self time constant of 300 hours and a guaranteed minimum of 25 hours at $+25^{\circ}$ C. Other capacitor types may be used if sufficient data is available on their leakage characteristics.


Two Terminal Time Delay Switch

The LM122 can be used as a two terminal time delay switch if an "on" voltage drop of 2V to 3V can be tolerated. In *Figure 9*, the timer is used to drive a relay "on" $R_t \circ C_t$ seconds after application of power. "Off" current of the switch is 4 mA maximum, and "on" current can be as high as 50 mA.

Zero Power Dissipation Between Timing Intervals

In some applications it is desirable to reduce supply current drain to zero between timing cycles. In *Figure 10* this is accomplished by using an external PNP as a latch to drive the V⁺ pin of the timer.

Between timing periods Q1 is off and no supply current is drawn. When a trigger pulse of 5V minimum amplitude is received, the LM122 output transistor and Q1 latch for the duration of the timing period. D1 prevents the step on the V⁺ pin from coupling back into the trigger pin. If the trigger input is a short pulse, C1 and R2 may be eliminated. R_L must have a minimum value of (V_{CC})/(2.5 mA).






Frequency to Voltage Converter


An accurate frequency to voltage converter can be made with the LM122 by averaging output pulses with a simple one pole filter as shown in *Figure 11*. Pulse width is adjusted with R2 to provide initial calibration at 10 kHz. The collector of the output transistor is tied to V_{REF}, giving constant amplitude pulses equal to V_{REF} at the emitter output. R4 and C1 filter the pulses to give a dc output equal to, (Rt)(Ct)(V_{REF})(f). Linearity is about 0.2% for a 0V to 1V output. If better linearity is desired R5 can be tied to the summing node of an op amp which has the filter in the feedback path. If a low output impedance is desired, a unity gain buffer such as the LM110 can be tied to the output. An analog meter can be driven directly by placing it in series with R5 to ground. A series RC network across the meter to provide damping will improve response at very low frequencies.


Pulse Width Detector


By driving the logic terminal of the LM122 simultaneous to the trigger input, a simple, accurate pulse width detector can be made *(Figure 12)*.














 $\label{eq:VOUT} \begin{array}{l} \text{ V}_{OUT} = 0 \text{ for W } R_1 \ C_1 \\ \text{Pulse Out} = W - R_1 \ C_1 \text{ for W } R_1 \ C_1 \\ \hline \textbf{FIGURE 12. Pulse Width Detector} \end{array}$


LM122/LM322/LM2905/LM3905

Typical Applications (Continued)

In this application the logic terminal is normally held high by R3. When a trigger pulse is received, Q1 is turned on, driving the logic terminal to ground. The result of triggering the timer and reversing the logic at the same time is that the output does not change from its initial low condition. The only time the output will change states is when the trigger input stays high longer than one time period set by R_t and C_t. The output pulse width is equal to the input trigger width minus R_t • C_t. C2 insures no output pulse for short (<RC) trigger pulses by prematurely resetting the timing capacitor when the trigger pulse drops. C_L filters the narrow spikes which would occur at the output due to propagation delays during switching.

5V Switching Regulator

Figure 13 is an application where the LM122 does not use its timing function. A switching regulator is made using the internal reference and comparator to drive a PNP transistor switch. Features of this circuit include a 5.5V minimum input voltage at 1A output current, low part count, and good efficiency (> 75%) for input voltages to 10V. Line and load regulation are less than 0.5% and output ripple at the switching frequency is only 30 mV. Q1 is an inexpensive plastic device which does not need a heatsink for ambient temperature up to 50°C. D1 should be a fast switching diode. Output voltage can be adjusted between 1V and 30V by choosing proper values for R2, R3, R4, and R5. For outputs less than 2V, a divider with 250 Ω Thevinin resistance must be connected between V_{REF} and ground with its tap point tied to V_{ADJ}.



*No. 22 Wire Wound on Molybdenum Permalloy Core TL/H/7768-24 FIGURE 13. 5V Switching Regulator with 1 Amp Output and 5.5V Minimum Input

Application Hints

Aborting a Timing Cycle

The LM122 does not have an input specifically allocated to a stop-timing function. If such a function is desired, it may be accomplished several ways:

- Ground V_{ADJ}
- · Raise R/C more positive than VADJ
- · Wire "OR" the output

Grounding V_{ADJ} will end the timing cycle just as if the timing capacitor had reached its normal discharge point. A new timing cycle can be started by the trigger terminal as soon as the ground is released. A switching transistor is best for driving V_{ADJ} to as near ground as possible. Worst case sink current is about 300 μ A.

A timing cycle may also be ended by a positive pulse to a resistor ($R \le R_t/100$) in series with the timing capacitor. The pulse amplitude must be at least equal to V_{ADJ} (2.0V), but should not exceed 5.0V. When the timing capacitor discharges, a negative spike of up to 2.0V will occur across the resistor, so some caution must be used if the drive pulse is used for other circuitry.




FIGURE 14. Cycle Interrupt

The output of the timer can be wire ORed with a discrete transistor or an open collector logic gate output. This allows overriding of the timer output, but does not cause the timer to be reset until its normal cycle time has elapsed.

Using the LM122 as a Comparator

A built-in reference and zero volt common mode limit make the LM122 very useful as a comparator. Threshold may be adjusted from zero to three volts by driving the V_{ADJ} terminal with a divider tied to V_{REF}. Stability of the reference voltage is typically ±1% over a temperature range of $-55^{\circ}C$ to $+125^{\circ}C$. Offset voltage drift in the comparator is typically 25 μ V/°C in the boosted mode and 50 μ V/°C unboosted. A resistor can be inserted in series with the input to allow overdrives up to ±50V as shown in *Figure 15*. There is actually no limit on input voltage as long as current is limited to ±1 mA. The resistor shown contributes a worst case of 5 mV to initial offset. In the unboosted mode, the error drops to 0.25 mV maximum. The capability of operating off a single 5V supply with internal reference should make this comparator very useful.

Application Hints (Continued)





FIGURE 15. Comparator with 0V to 3V Threshold

Eliminating Timing Cycle Upon Initial Application of Power

The LM122 will normally start a timing cycle (with no trigger input) when V⁺ is first turned on. If this characteristic is undesirable, it can be defeated by tying the timing capacitor to V_{REF} instead of ground as shown in *Figure 16*. This connection does not affect operation of the timer in any other way. If an electrolytic timing capacitor is used, be sure the negative end is tied to the R/C pin and the positive end to V_{REF}. A 1.0 k Ω resistor should be included in series with the timing capacitor to limit the surge current load on V_{REF} when the capacitor is discharged.






Using Dual Supplies

The LM122 can be operated off dual supplies as shown in *Figure 17*. The only limitation is that the emitter terminal cannot be tied to ground, it must either drive a load referred to V⁻ or be actually tied to V⁻ as shown. Although capacitive coupling is shown for the trigger input (to allow 5V triggering), a resistor can be substituted for C1. R2 must be chosen to give proper level shifting between the trigger signal and the trigger pin of the timer. Worst case "lo" on the trigger pin (with respect to V⁻) is 0.8V, and worst case

"high" is 2.5V. R2 may be calculated from the divider equation with R1 to give these levels.



*Select for Proper Level Shift

Emitter Terminal or Emitter Load must be Tied to GND Pin of Timer FIGURE 17. Operating Off Dual Supplies

Linearizing the Charging Sweep

In some applications (such as a linear pulse width modulator) it may be desirable to have the timing capacitor charge from a constant current source. A simple way to accomplish this is shown in *Figure 18*.




FIGURE 18. Temperature Compensated Linear Charging Sweep

Q1 converts the current through R1 to a current source independent of the voltage across C_t. R2, R3, D1, and D2 are added to make the current through R1 independent of supply variations and temperature changes. (D2 is a low TC type) D2 and R3 can be omitted if the V⁺ supply is stable and D1 and R2 can be omitted also if temperature stability is not critical. With D1, D2, R2 and R3 omitted, the current through R1 will change about 0.015%/°C with a 15V supply and 0.1%/°C with a 5.0V supply.

-M122/LM322/LM2905/LM3905

Application Hints (Continued)

Triggering with Negative Edge

Although the LM122 is triggered by a positive going trigger signal, a differentiator tied to a normally "high" trigger will result in negative edge triggering. In Figure 19, R1 serves the dual purpose of holding the trigger pin normally high and differentiating the input trigger pulse coupled through C1. The timing diagram included with Figure 21 shows that triggering actually occurs a short time after the negative going trigger, while positive going triggers have no effect. The delay time between a negative trigger signal and actual starts of timing is approximately (0.5 to 1.5) (R1 • C1) depending on the trigger amplitude, or about 2.5 to 7.5 μ s with the values shown. This time will have to be increased for Ct larger than 0.01 μ F because Ct is charged to V_{REF} whenever the trigger pin is kept high and must reset itself during the short time that the trigger pin voltage is low. A conservative value for C1 is:

$$C1 \ge \frac{C_t}{10}$$

Chain of Timers

The LM122 can be connected as a chain of timers quite easily with no interface required. In *Figure 20A* and *20B*, two





FIGURE 19. Timer Triggered by Negative Edge of Input Pulse

possible connections are shown. In both cases, the output of the timer is low during the timing period so that the positive going signal at the end of the timing period can trigger the next timer. There is no limitation on the timing period of one timer with respect to any other timer before or after it, because the trigger input to any timer can be high or low when that timer ends its timing period.



National Semiconductor

LM194/LM394 Supermatch Pair

General Description

The LM194 and LM394 are junction isolated ultra wellmatched monolithic NPN transistor pairs with an order of magnitude improvement in matching over conventional transistor pairs. This was accomplished by advanced linear processing and a unique new device structure.

Electrical characteristics of these devices such as drift versus initial offset voltage, noise, and the exponential relationship of base-emitter voltage to collector current closely approach those of a theoretical transistor. Extrinsic emitter and base resistances are much lower than presently available pairs, either monolithic or discrete, giving extremely low noise and theoretical operation over a wide current range. Most parameters are guaranteed over a current range of 1 μ A to 1 mA and 0V up to 40V collector-base voltage, ensuring superior performance in nearly all applications.

To guarantee long term stability of matching parameters, internal clamp diodes have been added across the emitterbase junction of each transistor. These prevent degradation due to reverse biased emitter current—the most common cause of field failures in matched devices. The parasitic isolation junction formed by the diodes also clamps the substrate region to the most negative emitter to ensure complete isolation between devices.


The LM194 and LM394 will provide a considerable improvement in performance in most applications requiring a closely matched transistor pair. In many cases, trimming can be eliminated entirely, improving reliability and decreasing costs. Additionally, the low noise and high gain make this device attractive even where matching is not critical.

The LM194 and LM394/LM394B/LM394C are available in an isolated header 6-lead TO-5 metal can package. The LM394/LM394B/LM394C are available in an 8-pin plastic dual-in-line package. The LM394C is also available in a 8 pin plastic dual-in-line package. The LM194 is identical to the LM394 except for tighter electrical specifications and wider temperature range.

Features

- Emitter-base voltage matched to 50 µV
- Offset voltage drift less than 0.1 µV/°C
- Current gain (hFE) matched to 2%
- Common-mode rejection ratio greater than 120 dB
- Parameters guaranteed over 1 µA to 1 mA collector current
- Extremely low noise
- Superior logging characteristics compared to conventional pairs
- Plug-in replacement for presently available devices

Typical Applications



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 4)

(
Collector Current	20 mA
Collector-Emitter Voltage	V _{MAX}
Collector-Emitter Voltage	35V
LM394C	20V
Collector-Base Voltage	35V
LM394C	20V
Collector-Substrate Voltage	35V
LM394C	20V
Collector-Collector Voltage	35V
LM394C	20V

Base-Emitter Current Power Dissipation	± 10 mA 500 mW
Junction Temperature LM194 LM394/LM394B/LM394C	−55°C to +125°C −25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Soldering Information Metal Can Package (10 sec.) Dual-In-Line Package (10 sec.) Small Outline Package	260°C 260°C
Vapor Phase (60 sec.) Infrared (15 sec.)	215°C 220°C

See AN-450 "Surface Mounting and their Effects on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (T_J = 25°C)


Parameter	Conditions		LM194			LM394		LM394B/394C			Units
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Current Gain (h _{FE})	$\begin{split} V_{CB} &= 0V \text{ to } V_{MAX} \text{ (Note 1)} \\ I_{C} &= 1 \text{ mA} \\ I_{C} &= 100 \ \mu\text{A} \\ I_{C} &= 10 \ \mu\text{A} \\ I_{C} &= 1 \ \mu\text{A} \end{split}$	350 350 300 200	700 550 450 300		300 250 200 150	700 550 450 300		225 200 150 100	500 400 300 200		
Current Gain Match, (h _{FE} Match) = $\frac{100 [\Delta I_B] [h_{FE(MIN)}]}{I_C}$			0.5 1.0	2		0.5 1.0	4		1.0 2.0	5	%
Emitter-Base Offset Voltage	$V_{CB} = 0$ $I_C = 1 \ \mu A \text{ to } 1 \text{ mA}$		25	100		25	150		50	200	°μV
Change in Emitter-Base Offset Voltage vs Collector-Base Voltage (CMRR)	(Note 1) $I_C = 1 \ \mu A$ to 1 mA, $V_{CB} = 0V$ to V_{MAX}		10	25		10	50	- "	10	100	μV
Change in Emitter-Base Offset Voltage vs Collector Current	$V_{CB} = 0V,$ $I_{C} = 1 \ \mu A \text{ to } 0.3 \text{ mA}$		5	25		5	50		5	50	μV
Emitter-Base Offset Voltage Temperature Drift	$I_{C} = 10 \ \mu A$ to 1 mA (Note 2) $I_{C1} = I_{C2}$ V_{OS} Trimmed to 0 at 25°C		0.08 0.03	0.3 0.1		0.08 0.03	1.0 0.3		0.2 0.03	1.5 0.5	μV/°C μV/°C
Logging Conformity	I _C = 3 nA to 300 μA, V _{CB} = 0, (Note 3)		150			150			150		μV
Collector-Base Leakage	$V_{CB} = V_{MAX}$		0.05	0.25		0.05	0.5		0.05	0.5	nA
Collector-Collector Leakage	$V_{CC} = V_{MAX}$		0.1	2.0		0.1	5.0		0.1	5.0	nA
Input Voltage Noise	$I_{C} = 100 \ \mu$ A, $V_{CB} = 0$ V, f = 100 Hz to 100 kHz		1.8			1.8			1.8		nV/√Hz
Collector to Emitter Saturation Voltage	$I_{C} = 1 \text{ mA}, I_{B} = 10 \ \mu \text{A}$ $I_{C} = 1 \text{ mA}, I_{B} = 100 \ \mu \text{A}$		0.2			0.2 0.1			0.2 0.1		v v

Note 1: Collector-base voltage is swept from 0 to V_{MAX} at a collector current of 1 µA, 10 µA, 100 µA, and 1 mA.

Note 2: Offset voltage drift with $V_{OS} = 0$ at $T_A = 25^{\circ}$ C is valid only when the ratio of I_{C1} to I_{C2} is adjusted to give the initial zero offset. This ratio must be held to within 0.003% over the entire temperature range. Measurements taken at $+25^{\circ}$ C and temperature extremes.


Note 3: Logging conformity is measured by computing the best fit to a true exponential and expressing the error as a base-emitter voltage deviation.

Note 4: Refer to RETS194X drawing of military LM194H version for specifications.




5

Typical Applications (Continued)



High Accuracy One Quadrant Multiplier/Divider



LM194/LM394

Typical Applications (Continued) High Performance Instrumentation Amplifier O 15V R2 R1 **\$**80k 0 1% **₹**80k 0.1% 0.1% 3 6 O OUTPUT LM108 C1 50 nF ň 15V LM194 R11 ₹^{18k} INPUTS 0.1% R3 18k 0 1% LM394 R10 8.2M 5% R4 Ş 2k 2k R20 0.1% 0.1% 100k 0.1% R5 2k 5% LM194 $\frac{10^6}{R_S}$ *Gain = R6 Ş 4k R7 D1 R8 5% 89 LM113 ξ 10k 10k 50 1.2V 0.1% 0 1% CERMET D2 1N457 -15V n **Performance Characteristics** G = 10,000 G = 1,000 G = 100 G = 10Linearity of Gain (±10V Output) ≤0.01 ≤0.01 ≤0.05 ≤0.02 % Common-Mode Rejection Ratio (60 Hz) dB ≥120 ≥120 ≥110 ≥90 Common-Mode Rejection Ratio (1 kHz) ≥110 ≥110 ≥90 ≥70 dB Power Supply Rejection Ratio + Supply >110 >110 >110 >110 dB - Supply >110 >110 >90 >70 dB Bandwidth (-3 dB) 50 50 50 50 kHz Slew Rate 0.3 0.3 0.3 0.3 V/µs Offset Voltage Drift** ≤0.25 ≤0.4 2 ≤10 μV/°C

TL/H/9241-7

5

>109

>3 x 10⁸

5

75

1.5

±11

 ± 13

>109

6

75

1.5

±11

±13

>109

 $>3 \times 10^8 > 3 \times 10^8 > 3 \times 10^8$

12

75

1.5

±11

±13

>109

70

75

1.5

±10

±13

Ω

Ω nV

√Hz

'nΑ

nΑ

٧

۷

Common-Mode Input Resistance

Input Referred Noise (100 Hz \leq f \leq 10 kHz)

**Assumes ≤ 5 ppm/°C tracking of resistors

Differential Input Resistance

Input Bias Current


Input Offset Current

Common-Mode Range

Output Swing ($R_L = 10 k\Omega$)



Typical Performance Characteristics Small Signal Current Gain vs Unity Gain Frequency (ft) vs Collector Current **DC Current Gain vs Temperature Collector Current** 1000 1400 1000 V_{CE} = 5V SMALL SIGNAL CURRENT GAIN . 100 Hz 1200 800 25"C DC CURRENT GAIN 100 1000 10 600 800 f_T (MHz) 10 400 600 Å, 400 200 200 = 5V VCE Ľ, ٥ 0.1 0.001 0.01 0.1 -25 25 75 125 175 -75 0.001 0.01 0.1 10 Ic - COLLECTOR CURRENT (mA) - JUNCTION TEMPERATURE ("C) - COLLECTOR CURRENT (mA T, I_c **Small Signal Input** Base-Emitter On Voltage vs **Offset Voltage Drift vs Initial** Resistance (hie) **Offset Voltage Collector Current** vs Collector Current V_{beioni} – Base-Emitter on voltage (V) 0.7 10 - 5V 0,8 100 H 1.E - INPUT RESISTANCE (MΩ) 0.6 0.4 (געק) אר/_{מס}ער 0.6 0.2 ٥ 0.1 -0.2 0.5 -04 ~0.6 0.01 -0.8 Ti = 25"C -1 0.4 0.00 -200 -100 0 100 200 0 001 0.01 0,1 1 10 0.001 0.01 0.1 10 INITIAL OFFSET VOLTAGE (µV) In -- COLLECTOR CURRENT (mA) - COLLECTOR CURRENT (mA) I_c **Collector-Emitter** Small Signal Output Conductance Saturation Voltage Input Voltage Noise vs vs Collector Current vs Collector Current Frequency 100 100 - OUTPUT CONDUCTANCE (µmhos) VCF V_{CE(SAT)} – COLLECTOR EMITTER SATURATION VOLTAGE (V) E_N - INPUT NOISE (nV/\Hz) 10 1 0.1 10 0.1 ao^r 0.01 0.01 Į 1 0.001 0.01 0.1 0.001 0.01 0.1 1 10 0.01 0 1 1 10 100 Ic - COLLECTOR CURRENT (mA) Ic - COLLECTOR CURRENT (mA) f - FREQUENCY (kHz) **Collector to Collector Capacitance vs Reverse Base Current Noise Noise Figure vs** vs Frequency **Collector Current Bias Voltage** 100 12 40 I_b - CURRENT NOISE (pA//Hz) 10 10 NF - NOISE FIGURE (48)



30 40 50

TL/H/9241-8

5-38

0.01

8

6

4

2

0

0.001

10

10 100


1

f - FREQUENCY (kHz)

0.1

0.01


0.01 0.1




5

LM194/LM394

Connection Diagram



Order Number LM194H, LM394H, LM394BH or LM394CH See NS Package Number H06C **Dual-In-Line and Small Outline Packages**



TL/H/9241-13

Order Number LM394CM, LM394N, LM394BN or LM394CN See NS Package Number M08A or N08E

National Semiconductor

LM195/LM295/LM395 Ultra Reliable Power Transistors

General Description

The LM195/LM295/LM395 are fast, monolithic power transistors with complete overload protection. These devices, which act as high gain power transistors, have included on the chip, current limiting, power limiting, and thermal overload protection making them virtually impossible to destroy from any type of overload. In the standard TO-3 transistor power package, the LM195 will deliver load currents in excess of 1.0A and can switch 40V in 500 ns.

The inclusion of thermal limiting, a feature not easily available in discrete designs, provides virtually absolute protection against overload. Excessive power dissipation or inadequate heat sinking causes the thermal limiting circuitry to turn off the device preventing excessive heating.

The LM195 offers a significant increase in reliability as well as simplifying power circuitry. In some applications, where protection is unusually difficult, such as switching regulators, lamp or solenoid drivers where normal power dissipation is low, the LM195 is especially advantageous.

The LM195 is easy to use and only a few precautions need be observed. Excessive collector to emitter voltage can destroy the LM195 as with any power transistor. When the device is used as an emitter follower with low source impedance, it is necessary to insert a 5.0k resistor in series with the base lead to prevent possible emitter follower oscillations. Although the device is usually stable as an emitter follower, the resistor eliminates the possibility of trouble without degrading performance. Finally, since it has good high frequency response, supply bypassing is recommended.


For low-power applications (under 100 mA), refer to the LP395 Ultra Reliable Power Transistor.

The LM195/LM295/LM395 are available in standard TO-3 power packages and solid Kovar TO-5. The LM195 is rated for operation from -55° C to $+150^{\circ}$ C, the LM295 from -25° C to $+150^{\circ}$ C and the LM395 from 0°C to $+125^{\circ}$ C.

Features


- Internal thermal limiting
- Greater than 1.0A output current
- 3.0 µA typical base current
- 500 ns switching time
- 2.0V saturation
- Base can be driven up to 40V without damage
- Directly interfaces with CMOS or TTL
- 100% electrical burn-in

Simplified Circuit



5


Connection Diagrams



TL/H/6009-2


TL/H/6009-4

Bottom View Order Number LM195K, LM295K or LM395K See NS Package Number K02A



Order Number LM395T See NS Package Number T03B


TO-5 Metal Can Package



15 20011 200

Bottom View

Order Number LM195H, LM295H or LM395H See NS Package Number H03B



Order Number LM395P See NS Package Number P03A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Collector to Emitter Voltage LM195, LM295 LM395	42V 36V
Collector to Base Voltage LM195, LM295 LM395	42V 36V
Base to Emitter Voltage (Forward) LM195, LM295 LM395	42V 36V

Base to Emitter Voltage (Reverse)	20V
Collector Current	Internally Limited
Power Dissipation	Internally Limited
Operating Temperature Range	
LM195	-55°C to +150°C
LM295	25°C to +150°C
LM395	0°C to + 125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C

Preconditioning

100% Burn-In In Thermal Limit

Electrical Characteristics (Note 1)

Parameter	Conditions	LM195, LM295				Units		
Falameter	conutions	Min	Тур	Max	Min	Тур	Max	Units
Collector-Emitter Operating Voltage (Note 3)	$I_Q \le I_C \le I_{MAX}$			42			36	v
Base to Emitter Breakdown Voltage	$0 \le V_{CE} \le V_{CEMAX}$	42			36	60		v
Collector Current TO-3, TO-220 TO-5, TO-202	$V_{CE} \le 15V$ $V_{CE} \le 7.0V$	1.2 1.2	2.2 1.8		1.0 1.0	2.2 1.8		A
Saturation Voltage	I _C ≤ 1.0A, T _A = 25°C		1.8	2.0		1.8	2.2	v
Base Current	$0 \le I_C \le I_{MAX}$ $0 \le V_{CE} \le V_{CEMAX}$		3.0	5.0		3.0	10	μΑ
Quiescent Current (I _Q)	$V_{be} = 0$ $0 \le V_{CE} \le V_{CEMAX}$		2.0	5.0		2.0	10	mA
Base to Emitter Voltage	$I_{\rm C} = 1.0$ A, $T_{\rm A} = +25^{\circ}$ C		0.9			0.9		V
Switching Time	$V_{CE} = 36V, R_{L} = 36\Omega,$ $T_{A} = 25^{\circ}C$		500			500		ns
Thermal Resistance Junction to	TO-3 Package (K)		2.3	3.0		2.3	3.0	°C/W
Case (Note 2)	TO-5 Package (H)		12	15		12	15	°C/W
	TO-220 Package (T)					4	6	°C/W
	TO-202 Package (P)					12	15	°C/W

Note 1: Unless otherwise specified, these specifications apply for $-55^{\circ}C \le T_j \le +150^{\circ}C$ for the LM195, $-25^{\circ}C \le T_j \le +150^{\circ}C$ for the LM295 and $0^{\circ}C \le +125^{\circ}C$ for the LM395.

Note 2: Without a heat sink, the thermal resistance of the TO-5 package is about + 150°C/W, while that of the TO-3 package is + 35°C/W.

Note 3: Selected devices with higher breakdown available.


Note 4: Refer to RETS195H and RETS195K drawings of military LM195H and LM195K versions for specifications.

Typical Performance Characteristics (for K and T Packages) **Collector Characteristics** Short Circuit Current **Bias Current** 2.4 2.5 2.4 TA = +25"C то.з TA = +25"C SHORT CIRCUIT CURRENT (A) 2.0 2.0 2.O COLLECTOR CURRENT (A) то з 81AS CURRENT (µA) 1.6 1.6 Τ. ~55"C 1.5 TA = +125°C 1.2 1.2 TA = +125" 1.0 -55°C TA 0.8 0.8 0.5 0.4 0.4 V RDA D e 5.0 10 15 20 25 30 35 0 5.0 10 15 20 25 30 35 0 0.4 0.8 1.2 1.6 2.0 COLLECTOR-EMITTER VOLTAGE (V) COLLECTOR-EMITTER VOLTAGE (V) COLLECTOR CURRENT (A) **Quiescent Current Base Emitter Voltage Base Current** 2.8 1.4 1.0 0 2.4 1.2 BASE-EMITTER VOLTAGE (V) TA = +125°C QUIESCENT CURRENT (mA) -1.0 BASE CURRENT (µA) 2.0 1.0 = 1.5/ = -55°C +25°C т. -2.0 = 1 0 1.6 0.8 -3.0 +25°C 1.Z 0.6 Γ, -4.0 0.8 0.4 66 ~5.0 0.4 0.2 -6.0

0


-55 -35 -15 5.0 25


TEMPERATURE (°C)



COLLECTOR VOLTAGE (V)

0 5.0 10 15 20 25 30 35






BASE EMITTER VOLTAGE (V)


--7.0

-0.8 -0.4 0 0.4 0.8 1.2 20 40

45 65 85 105 125


TL/H/6009-6






5-46

LM195/LM295/LM395





5

LM195/LM295/LM395

150k

₹ R3 47k

01 2N2222 R5

100k


C1

10µF


1003 BULB

TL/H/6009-16


Typical Applications (Continued)



1.0 Amp Positive Voltage Regulator




Fast Optically Isolated Switch



Optically Isolated Power Transistor

TL/H/6009-18



LM195/LM295/LM395

40V Switch

40V

OUTPUT

TL/H/6009-23

TL/H/6009-25

C1

0.22µF

R1

40

Q2

D2

v+

Q1 LM195

LM195

Q1 LM195

12V Q1 LM195 DRIVE* (.T. TL/H/6009-22 OV - 40V TL/H/6009-21 *Drive Voltage 0V to \geq 10V \leq 42V 6.0V Shunt Regulator with Crowbar Two Terminal 100 mA Current Regulator R_{S} Vout D1 5.0V Q2 LM195 01 **R1** 2N2222 Q1 1.0k **₹**R1 1.0k R2 ٤ C1 -12 50 p F R2 1.0k D1 LM113 - 1N4002 TL/H/6009-24 Low Level Power Switch **Power One-Shot** 12V 12V D2 ξ $R_L \ge 12\Omega$ 1N914 R2 1.5M OUTPUT R1 Ş **₹**^{R1} 511 12k 51k Q2 LM195 **Q**2 2N2905 D1 1N914 01 2N2222 INPUT Turn ON = 350 mVTL/H/6009-26 1.8V MIN Turn OFF = 200 mV R2 33k $R_{L} \ge 12\Omega$

Two Terminal Current Limiter

Typical Applications (Continued)

- +12V

CMOS or TTL Lamp Interface

VIN


TL/H/6009-27

T = R1CR2 = 3R1 $R2 \le 82k$

OUTPUT


5





Typical Applications (Continued)

6.0 Amp Variable Output Switching Regulator



*Sixty turns wound on Arnold Type A-083081-2 core.

**Four devices in parallel

†Solid tantalum

National Semiconductor

LM555/LM555C Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

Features


- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes

Schematic Diagram

- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator



TL/H/7851-1

LM555/LM555C

Absolute Maximum Ratings

If Military/Aerospace spec please contact the Natio Office/Distributors for avail	nal Semiconductor Sales
Supply Voltage	+ 18V
Power Dissipation (Note 1)	LM555H, LM555CH 760 mW
Operating Temperature Range	es
	LM555N, LM555CN 1180 mW
LM555C	0°C to +70°C
LM555	-55°C to + 125°C
Storage Temperature Range	-65°C to +150°C

Soldering Information	
Dual-In-Line Package	
Soldering (10 Seconds)	260°C
Small Outline Package	
Vapor Phase (60 Seconds)	215°C
Infrared (15 Seconds)	220°C
One ANI 450 HOurstean Manualtan Markada	and These Process

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = +5V$ to +15V, unless othewise specified)

		Limits						
Parameter	Conditions		LM555			Units		
		Min	Тур	Max	Min	Тур	Max	
Supply Voltage		4.5		18	4.5		16	V
Supply Current	$V_{CC} = 5V, R_L = \infty$ $V_{CC} = 15V, R_L = \infty$ (Low State) (Note 2)		3 10	5 12		3 10	6 15	mA mA
Timing Error, Monostable Initial Accuracy Drift with Temperature	R _A = 1k to 100 kΩ, C = 0.1 μF, (Note 3)		0.5 30			1 50		% ppm/°C
Accuracy over Temperature Drift with Supply			1.5 0.05			1.5 0.1		% %/V
Timing Error, Astable Initial Accuracy Drift with Temperature	R _A , R _B = 1k to 100 kΩ, C = 0.1 μF, (Note 3)		1.5 90			2.25 150		% ppm/°C
Accuracy over Temperature Drift with Supply			2.5 0.15			3.0 0.30		% %/V
Threshold Voltage			0.667			0.667		× V _{CC}
Trigger Voltage	$V_{CC} = 15V$ $V_{CC} = 5V$	4.8 1.45	5 1.67	5.2 1.9		5 1.67		V V
Trigger Current			0.01	0.5		0.5	0.9	μΑ
Reset Voltage		0.4	0.5	1	0.4	0.5	1	v
Reset Current			0.1	0.4		0.1	0.4	mA
Threshold Current	(Note 4)		0.1	0.25		0.1	0.25	μA
Control Voltage Level	$V_{CC} = 15V$ $V_{CC} = 5V$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	V V
Pin 7 Leakage Output High			1	100		1	100	nA
Pin 7 Sat (Note 5) Output Low Output Low	$V_{CC} = 15V, I_7 = 15 \text{ mA}$ $V_{CC} = 4.5V, I_7 = 4.5 \text{ mA}$		150 70	100		180 80	200	mV mV

LM555/LM555C

Electrical Characteristics $T_A = 25^{\circ}C$, $V_{CC} = +5V$ to +15V, (unless othewise specified) (Continued)

			Limits							
Parameter	Conditions		LM555				Units			
		Min	Тур	Max	Min	Тур	Max			
Output Voltage Drop (Low)	$V_{CC} = 15V$									
	$I_{SINK} = 10 \text{ mA}$		0.1	0.15	а. С	0.1	0.25	v		
	$I_{SINK} = 50 \text{ mA}$		0.4	0.5		0.4	0.75	v		
	$I_{SINK} = 100 \text{ mA}$	}	2	2.2		2	2.5	v		
	$I_{SINK} = 200 \text{ mA}$		2.5			2.5		v		
	$V_{CC} = 5V$									
	$I_{SINK} = 8 \text{ mA}$		0.1	0.25	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -			۰V		
	I _{SINK} = 5 mA					0.25	0.35	V		
Output Voltage Drop (High)	$I_{\text{SOURCE}} = 200 \text{ mA}, V_{\text{CC}} = 15 \text{V}$		12.5			12.5		v		
	$I_{\text{SOURCE}} = 100 \text{ mA}, V_{\text{CC}} = 15 \text{V}$	13	13.3	1	12.75	13.3		v		
	$V_{CC} = 5V$	3	3.3		2.75	3.3		V		
Rise Time of Output			100			100		ns		
Fall Time of Output			100			100		ns		

Note 1: For operating at elevated temperatures the device must be derated above 25°C based on a +150°C maximum junction temperature and a thermal resistance of 164°c/w (T0-5), 106°c/w (DIP) and 170°c/w (S0-8) junction to ambient.

Note 2: Supply current when output high typically 1 mA less at $V_{CC} = 5V$.


Note 3: Tested at $V_{CC} = 5V$ and $V_{CC} = 15V$.

Note 4: This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total ($R_A + R_B$) is 20 M Ω .

Note 5: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.

Note 6: Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.


Connection Diagrams



TL/H/7851-2

Top View Order Number LM555H or LM555CH See NS Package Number H08C


Dual-In-Line and Small Outline Packages



TL/H/7851-3

Order Number LM555J, LM555CJ, LM555CM or LM555CN See NS Package Number J08A, M08A or N08E

Top View



5

Applications Information

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (*Figure 1*). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than $1/3 V_{CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of t = 1.1 R_A C, at the end of which time the voltage equals 2/3 V_{CC}. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. *Figure 2* shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.




Top Trace: Input 5V/Div. Middle Trace: Output 5V/Div. Bottom Trace: Capacitor Voltage 2V/Div.

FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied. When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R, C values for various time delays.


NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.





ASTABLE OPERATION

If the circuit is connected as shown in *Figure 4* (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.






In this mode of operation, the capacitor charges and discharges between 1/3 V_{CC} and 2/3 V_{CC} . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

LM555/LM555C

Applications Information (Continued)

Figure 5 shows the waveforms generated in this mode of operation.



TL/H/7851-9

 $\begin{array}{ll} V_{CC}=5V & \mbox{Top Trace: Output 5V/Div.} \\ TIME=20\ \mu s/DIV. & \mbox{Bottom Trace: Capacitor Voltage 1V/Div.} \\ R_A=3.9\ k\Omega \\ R_B=3\ k\Omega \\ C=0.01\ \mu F \end{array}$

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

 $t_1 = 0.693 (R_A + R_B) C$

And the discharge time (output low) by:

t₂ = 0.693 (R_B) C


Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)}$$

Figure 6 may be used for quick determination of these RC values.




TL/H/7851-10

FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of *Figure 1* can be used as a frequency divider by adjusting the length of the timing cycle. *Figure 7* shows the waveforms generated in a divide by three circuit.



TL/H/7851-11

 $\begin{array}{ll} V_{CC} = 5V & Top \mbox{ Trace: Input 4V/Div.} \\ TIME = 20 \ \mu s/DIV. & Middle \mbox{ Trace: Cutput 2V/Div.} \\ R_A = 9.1 \ k\Omega & Bottom \mbox{ Trace: Capacitor 2V/Div.} \\ C = 0.01 \ \mu F \end{array}$

FIGURE 7. Frequency Divider

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. *Figure* \mathcal{B} shows the circuit, and in *Figure* \mathcal{B} are some waveform examples.





FIGURE 8. Pulse Width Modulator



TL/H/7851-13


 $\begin{array}{lll} V_{CC} = 5V & \mbox{Top Trace: Modulation 1V/Div.} \\ TIME = 0.2 \mbox{ ms/DIV.} & \mbox{Bottom Trace: Output Voltage 2V/Div.} \\ R_A = 9.1 \ k\Omega & \mbox{C} = 0.01 \ \mu F \\ \end{array}$

FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR


This application uses the timer connected for astable operation, as in *Figure 10*, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. *Figure 11* shows the waveforms generated for a triangle wave modulation signal.

Applications Information (Continued)



TL/H/7851-14





 $V_{CC} = 5V$ TIME = 0.1 ms/DIV. $R_A = 3.9 \ k\Omega$ $R_B = 3 k\Omega$ $C = 0.01 \ \mu F$

Top Trace: Modulation Input 1V/Div. Bottom Trace: Output 2V/Div.

FIGURE 11. Pulse Position Modulator

LINEAR RAMP

When the pullup resistor, $\mathsf{R}_\mathsf{A},$ in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 12 shows a circuit configuration that will perform this function.





FIGURE 12

Figure 13 shows waveforms generated by the linear ramp. The time interval is given by:

$$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{R_1 V_{CC} - V_{BE} (R_1 + R_2)}$$
$$V_{BE} \approx 0.6V$$



TL/H/7851-17

 $R_1 = 47 \ k\Omega$ Bottom Trace: Capacitor Voltage 1V/Div. $R_2 = 100 \text{ k}\Omega$ $R_E = 2.7 \text{ k}\Omega$

 $C = 0.01 \ \mu F$


FIGURE 13. Linear Ramp

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors R_A and R_B may be connected as in Figure 14. The time period for the out-

Applications Information (Continued)

put high is the same as previous, $t_1=0.693\ R_A\ C.$ For the output low it is t_2 =



Thus the frequency of oscillation is $f = \frac{1}{t_1 + t_2}$




FIGURE 14. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than 1/2 R_A because the junction of R_A and R_B cannot bring pin 2 down to 1/3 V_{CC} and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1 μ F in parallel with 1 μ F electrolytic.

Lower comparator storage time can be as long as 10 μs when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10 μs minimum.

Delay time reset to output is 0.47 μs typical. Minimum reset pulse width must be 0.3 μs , typical.

Pin 7 current switches within 30 ns of the output (pin 3) voltage.

National Semiconductor

LM556/LM556C Dual Timer

General Description

The LM556 Dual timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. The 556 is a dual 555. Timing is provided by an external resistor and capacitor for each timing function. The two timers operate independently of each other sharing only V_{CC} and ground. The circuits may be triggered and reset on falling waveforms. The output structures may sink or source 200 mA.

Features


- Direct replacement for SE556/NE556
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Replaces two 555 timers

Schematic Diagram

- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible .
- Temperature stability better than 0.005% per °C
- Normally on and normally off output

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+ 18V
Power Dissipation (Note 1)	
LM556J, LM556CJ	1785 mW
LM556CN	1620 mW
Operating Temperature Ranges	
LM556C	0°C to +70°C
LM556	-55°C to +125°C

Storage Temperature Range	-65°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Met	hods and Their Effect

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = +5V$ to +15V, unless otherwise specified)

Parameter	Conditions	LM556			LM556C			Units
		Min	Тур	Max	Min	Тур	Max	onito
Supply Voltage		4.5		18	4.5		16	v
Supply Current (Each Timer Section)	$V_{CC} = 5V, R_L = \infty$ $V_{CC} = 15V, R_L = \infty$ (Low State) (Note 2)		3 10	5 11		3 10	6 14	mA _mA
Timing Error, Monostable Initial Accuracy Drift with Temperature Accuracy over Temperature Drift with Supply	${\sf R}_{A}$ = 1k to 100 k $\Omega,$ C = 0.1 $\mu{\sf F},$ (Note 3)		0.5 30 1.5 0.05			0.75 50 1.5 0.1		% ppm/°C % %/V
Timing Error, Astable Initial Accuracy Drift with Temperature Accuracy over Temperature Drift with Supply	$R_A, R_B = 1k$ to 100 kΩ, C = 0.1 μF, (Note 3)		1.5 90 2.5 0.15			2.25 150 3.0 0.30		% ppm/°C % %/V
Trigger Voltage	$V_{CC} = 15V$ $V_{CC} = 5V$	4.8 1.45	5 1.67	5.2 1.9	4.5 1.25	5 1.67	5.5 2.0	v v
Trigger Current			0.1	0.5		0.2	1.0	μA
Reset Voltage	(Note 4)	0.4	0.5	1	0.4	0.5	1	v
Reset Current			0.1	0.4		0.1	0.6	mA
Threshold Current	$V_{TH} = V$ -Control (Note 5) $V_{TH} = 11.2V$		0.03	0.1 250		0.03	0.1 250	μA nA
Control Voltage Level and Threshold Voltage	$V_{CC} = 15V$ $V_{CC} = 5V$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	v v
Pin 1, 13 Leakage Output High			1	100		1	100	nA
Pin 1, 13 Sat Output Low Output Low	(Note 6) V _{CC} = 15V, I = 15 mA V _{CC} = 4.5V, I = 4.5 mA		150 70	240 100		180 80	300 200	mV mV

Parameter	Conditions	LM556			LM556C			Units
		Min	Тур	Max	Min	Тур	Max	Units
Output Voltage Drop (Low)	$V_{CC} = 15V$							
	$I_{SINK} = 10 \text{ mA}$		0.1	0.15		0.1	0.25	v
	$I_{SINK} = 50 \text{ mA}$		0.4	0.5		0.4	0.75	v
	$I_{SINK} = 100 \text{ mA}$		2	2.25		2	2.75	V I
	$I_{SINK} = 200 \text{ mA}$		2.5			2.5		V
	$V_{CC} = 5V$							
	I _{SINK} = 8 mA		0.1	0.25				° V
	I _{SINK} = 5 mA					0.25	0.35	. V -
Output Voltage Drop (High)	$I_{\text{SOURCE}} = 200 \text{ mA}, V_{\text{CC}} = 15 \text{V}$		12.5			12.5		v
	$I_{\text{SOURCE}} = 100 \text{ mA}, V_{\text{CC}} = 15V$	13	13.3		12.75	13.3		V I
	$V_{CC} = 5V$	3	3.3		2.75	3.3		V
Rise Time of Output			100			100		ns
Fall Time of Output			100	· '.		100		ns
Matching Characteristics	(Note 7)							-
Initial Timing Accuracy			0.05	0.2		0.1	2.0	%
Timing Drift with Temperature			±10			±10		ppm/°0
Drift with Supply Voltage			0.1	0.2		0.2	0.5	%/V

Note 1: For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 70°C/W (Ceramic), 77°C/W (Plastic DIP) and 110°C/W (SO-14 Narrow).

Note 2: Supply current when output high typically 1 mA less at $V_{CC} = 5V$.

Note 3: Tested at $V_{CC} = 5V$ and $V_{CC} = 15V$.


Note 4: As reset voltage lowers, timing is inhibited and then the output goes low.

Note 5: This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total ($R_A + R_B$) is 20 M Ω .

Note 6: No protection against excessive pin 1, 13 current is necessary providing the package dissipation rating will not be exceeded.

Note 7: Matching characteristics refer to the difference between performance characteristics of each timer section.

Note 8: Refer to RETS556X drawing for specifications of military LM556J version.



LM556/LM556C

National Semiconductor

LM565/LM565C Phase Locked Loop

General Description

The LM565 and LM565C are general purpose phase locked loops containing a stable, highly linear voltage controlled oscillator for low distortion FM demodulation, and a double balanced phase detector with good carrier suppression. The VCO frequency is set with an external resistor and capacitor, and a tuning range of 10:1 can be obtained with the same capacitor. The characteristics of the closed loop system—bandwidth, response speed, capture and pull in range—may be adjusted over a wide range with an external resistor and capacitor. The loop may be broken between the VCO and the phase detector for insertion of a digital frequency divider to obtain frequency multiplication.

The LM565H is specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The LM565CH and LM565CN are specified for operation over the 0°C to $+70^{\circ}$ C temperature range.

Features


- 200 ppm/°C frequency stability of the VCO
- Power supply range of ±5 to ±12 volts with 100 ppm/% typical
- 0.2% linearity of demodulated output

Connection Diagrams

- Linear triangle wave with in phase zero crossings available
- TTL and DTL compatible phase detector input and square wave output
- Adjustable hold in range from $\pm 1\%$ to > $\pm 60\%$

Applications

- Data and tape synchronization
- Modems
- FSK demodulation
- FM demodulation
- Frequency synthesizer
- Tone decoding
- Frequency multiplication and division
- SCA demodulators
- Telemetry receivers
- Signal regeneration
- Coherent demodulators



Supply Voltage

Power Dissipation (Note 1)

Differential Input Voltage

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Operating Temperature Range	
LM565H	-55°C to +125°C
LM565CH, LM565CN	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C

Electrical Characteristics AC Test Circuit, $T_A = 25^{\circ}C$, $V_{CC} = \pm 6V$

±12V


±1V

1400 mW

Parameter	Conditions		LM565		LM565C			Units
		Min	Тур	Max	Min	Тур	Max	Units
Power Supply Current			8.0	12.5		8.0	12.5	mA
Input Impedance (Pins 2, 3)	$-4V < V_2, V_3 < 0V$	7	10			5		kΩ
VCO Maximum Operating Frequency	C _o = 2.7 pF	300	500		250	500		kHz
VCO Free-Running Frequency	$C_{o} = 1.5 \text{ nF}$ $R_{o} = 20 \text{ k}\Omega$ $f_{o} = 10 \text{ kHz}$	-10	0	+10	-30	0	+30	%
Operating Frequency Temperature Coefficient			- 100			-200		ppm/°C
Frequency Drift with Supply Voltage			0.1	1.0		0.2	1.5	%/V
Triangle Wave Output Voltage		2	2.4	3	2	2.4	3	V _{p-p}
Triangle Wave Output Linearity			0.2			0.5		%
Square Wave Output Level		4.7	5.4		4.7	5.4		V _{p-p}
Output Impedance (Pin 4)			5			5		kΩ
Square Wave Duty Cycle		45	50	55	40	50	60	%
Square Wave Rise Time			20			20		ns
Square Wave Fall Time			50			50		ns
Output Current Sink (Pin 4)		0.6	1		0.6	1		mA
VCO Sensitivity	f _o = 10 kHz		6600			6600		Hz/V
Demodulated Output Voltage (Pin 7)	±10% Frequency Deviation	250	300	400	200	300	450	mV _{p-p}
Total Harmonic Distortion	±10% Frequency Deviation		0.2	0.75		0.2	1.5	%
Output Impedance (Pin 7)			3.5			3.5		kΩ
DC Level (Pin 7)		4.25	4.5	4.75	4.0	4.5	5.0	v
Output Offset Voltage $ V_7 - V_6 $			30	100		50	200	mV
Temperature Drift of $ V_7 - V_6 $			500			500		μV/°C
AM Rejection		30	40			40		dB
Phase Detector Sensitivity KD			.68			.68		V/radiar

Note 1: The maximum junction temperature of the LM565 and LM565C is + 150°C. For operation at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of +150°C/W junction to ambient or +45°C/W junction to case. Thermal resistance of the dual-in-line package is +85°C/W.

Typical Performance Characteristics



RESISTANCE BETWEEN PINS 6 AND 7 (2)

RELATIVE FREE RUNNING VCO FREQUENCY .

TL/H/7853-4

+61


25°C

C -100 pl

C = 1000 pF

100k 1M


Vcc = ±6V




5-67


CM565/LM565C

LM565/LM565C




Typical Applications





Typical Applications (Continued)



Applications Information

In designing with phase locked loops such as the LM565, the important parameters of interest are:

FREE RUNNING FREQUENCY

$$f_0 \cong \frac{0.3}{R_0 C_0}$$

LOOP GAIN: relates the amount of phase change between the input signal and the VCO signal for a shift in input signal frequency (assuming the loop remains in lock). In servo theory, this is called the "velocity error coefficient."

Loop gain =
$$K_0 K_D \left(\frac{1}{\sec}\right)$$

 $K_0 = \text{oscillator sensitivity} \left(\frac{\text{radians/sec}}{\text{volt}}\right)$
 $K_D = \text{phase detector sensitivity} \left(\frac{\text{volts}}{\text{radian}}\right)$

The loop gain of the LM565 is dependent on supply voltage, and may be found from:

$$\mathsf{K}_{\mathsf{O}}\,\mathsf{K}_{\mathsf{D}}=\frac{33.6\;\mathsf{f}_{\mathsf{O}}}{\mathsf{V}_{\mathsf{C}}}$$

 $f_0 = VCO$ frequency in Hz

V_c = total supply voltage to circuit

Loop gain may be reduced by connecting a resistor between pins 6 and 7; this reduces the load impedance on the output amplifier and hence the loop gain.

HOLD IN RANGE: the range of frequencies that the loop will remain in lock after initially being locked.


 $f_{H}=\ \pm \frac{8\ f_{O}}{V_{c}}$

 $f_0 =$ free running frequency of VCO


 $V_c =$ total supply voltage to the circuit

THE LOOP FILTER

In almost all applications, it will be desirable to filter the signal at the output of the phase detector (pin 7); this filter may take one of two forms:



TL/H/7853-11



TL/H/7853-12

A simple lag filter may be used for wide closed loop bandwidth applications such as modulation following where the frequency deviation of the carrier is fairly high (greater than 10%), or where wideband modulating signals must be followed. The natural bandwidth of the closed loop response may be found from:

$$f_{\rm n} = \frac{1}{2\pi} \sqrt{\frac{{\rm K_o\,K_D}}{{\rm R_1C_1}}}$$

Associated with this is a damping factor:

$$\delta = \frac{1}{2} \sqrt{\frac{1}{\mathsf{R}_1 \mathsf{C}_1 \mathsf{K}_0 \mathsf{K}_D}}$$

For narrow band applications where a narrow noise bandwidth is desired, such as applications involving tracking a slowly varying carrier, a lead lag filler should be used. In general, if $1/R_1C_1 < K_0 K_D$, the damping factor for the loop becomes quite small resulting in large overshoot and possible instability in the transient response of the loop. In this case, the natural frequency of the loop may be found from


$$f_n = \frac{1}{2\pi} \sqrt{\frac{K_0 \overline{K_D}}{\tau_1 + \tau_2}}$$
$$\tau_1 + \tau_2 = (R_1 + R_2) C_1$$

 R_2 is selected to produce a desired damping factor δ , usually between 0.5 and 1.0. The damping factor is found from the approximation:


$$\delta \approx \pi \tau_2 f_n$$

These two equations are plotted for convenience.

Filter Time Constant vs Natural Frequency



TL/H/7853-13 Damping Time Constant vs Natural Frequency



TL/H/7853-14

Capacitor C_2 should be much smaller than C_1 since its function is to provide filtering of carrier. In general $C_2 \leq 0.1 \ C_1.$

LM566C

National Semiconductor

LM566C Voltage Controlled Oscillator

General Description

The LM566CN is a general purpose voltage controlled oscillator which may be used to generate square and triangular waves, the frequency of which is a very linear function of a control voltage. The frequency is also a function of an external resistor and capacitor.

The LM566CN is specified for operation over the 0°C to +70°C temperature range.

Features

- Wide supply voltage range: 10V to 24V
- Very linear modulation characteristics

Connection Diagram

Dual-In-Line Package GND 1 Vcc SCHMITT TRIGGER TIMING CAPACITOR SQUARE WAVE CURRENT 6 TIMING RESISTOR SOURCES OUTPUT MODULATION TRIANGLE WAVE OUTPUT 1M566CN TL/H/7854-2


Order Number LM566CN See NS Package Number N08E

- High temperature stability
- Excellent supply voltage rejection
- 10 to 1 frequency range with fixed capacitor
- Frequency programmable by means of current, voltage, resistor or capacitor

Applications

- FM modulation
- Signal generation
- Function generation
- Frequency shift keying
- Tone generation

Typical Application



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage	26V
Power Dissipation (Note 1)	1000 mW
Operating Temperature Range, LM566CN	0°C to +70°C
Lead Temperature (Soldering, 10 sec.)	+260°C

Electrical Characteristics $V_{CC} = 12V$, $T_A = 25^{\circ}C$, AC Test Circuit

Parameter	Conditions	1	Units			
Falancici	Conditions	Min	Тур	Max		
Maximum Operating Frequency	R0 = 2k $C0 = 2.7 pF$	0.5	1		MHz	
VCO Free-Running Frequency	$C_{O} = 1.5 \text{ nF}$ $R_{O} = 20k$ $f_{O} = 10 \text{ kHz}$	-30	0	+ 30	%	
Input Voltage Range Pin 5		3/4 V _{CC}		V _{CC}		
Average Temperature Coefficient of Operating Frequency			200		ppm/°C	
Supply Voltage Rejection	10-20V		0.1	2	%/V	
Input Impedance Pin 5		0.5	1		MΩ	
VCO Sensitivity	For Pin 5, From 8–10V, $f_0 = 10 \text{ kHz}$	6.0	6.6	7.2	kHz/V	
FM Distortion	±10% Deviation		0.2	1.5	%	
Maximum Sweep Rate			1		MHz	
Sweep Range			10:1			
Output Impedance Pin 3			50		Ω	
Pin 4			50		Ω	
Square Wave Output Level	$R_{L1} = 10k$	5.0	5.4		Vp-p	
Triangle Wave Output Level	R _{L2} = 10k	2.0	2.4		Vp-p	
Square Wave Duty Cycle		40	50	60	%	
Square Wave Rise Time			20		ns	
Square Wave Fall Time			50		ns	
Triangle Wave Linearity	+ 1V Segment at 1/2 VCC		0.5		%	

Note 1: The maximum junction temperature of the LM566CN is 150°C. For operation at elevated junction temperatures, maximum power dissipation must be derated based on a thermal resistance of 115°C/W, junction to ambient.

Applications Information

The LM566CN may be operated from either a single supply as shown in this test circuit, or from a split (±) power supply. When operating from a split supply, the square wave output (pin 3) is TTL compatible (2 mA current sink) with the addition of a 4.7 k Ω resistor from pin 3 to ground.


A 0.001 μF capacitor is connected between pins 5 and 6 to prevent parasitic oscillations that may occur during VCO switching.

$$f_{\rm O} = \frac{2.4(V^+ - V_5)}{R_{\rm O} C_{\rm O} V^+}$$


where $2K < R_O < 20K \label{eq:rescaled}$ and V_5 is voltage between pin 5 and pin 1.

LM566C

LM566C



5-74



5

5-75

National Semiconductor

LM567/LM567C Tone Decoder

General Description

The LM567 and LM567C are general purpose tone decoders designed to provide a saturated transistor switch to ground when an input signal is present within the passband. The circuit consists of an I and Q detector driven by a voltage controlled oscillator which determines the center frequency of the decoder. External components are used to independently set center frequency, bandwidth and output delay.

Features


- 20 to 1 frequency range with an external resistor
- Logic compatible output with 100 mA current sinking capability
- **Connection Diagrams**




- High rejection of out of band signals and noise
- Immunity to false signals
- Highly stable center frequency
- Center frequency adjustable from 0.01 Hz to 500 kHz

Applications

- Touch tone decoding
- Precision oscillator
- Frequency monitoring and control
- Wide band FSK demodulation
- Ultrasonic controls
- Carrier current remote controls
- Communications paging decoders



Dual-In-Line and Small Outline Packages



Top View

Order Number LM567CM See NS Package Number M08A Order Number LM567CN See NS Package Number N08E

LM567/LM567C

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Pin	9V
Power Dissipation (Note 1)	1100 mW
V ₈	15V
V ₃	-10V
V ₃	$V_4 + 0.5V$
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
LM567H	-55°C to +125°C
LM567CH, LM567CM, LM567CN	0°C to +70°C

Soldering Information			
Dual-In-Line Package			
Soldering (10 sec.)			260°C
Small Outline Package			
Vapor Phase (60 sec.)			215°C
Infrared (15 sec.)			220°C
a	 	 	·

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.


Electrical Characteristics AC Test Circuit, $T_A = 25^{\circ}C$, $V^+ = 5V$


Parameters	Conditions	LM567			LMS	Units		
Falaneters	Conditions	Min	Тур	Max	Min	Тур	Max	
Power Supply Voltage Range		4.75	5.0	9.0	4.75	5.0	9.0	V
Power Supply Current Quiescent	R _L = 20k		6	8		7	10	mA
Power Supply Current Activated	R _L = 20k		11	13		12	15	mA
Input Resistance		18	20		15	20		kΩ
Smallest Detectable Input Voltage	$I_L = 100 \text{ mA}, f_i = f_0$		20	25		20	25	mVrms
Largest No Output Input Voltage	$I_{C} = 100 \text{ mA}, f_{i} = f_{o}$	10	15		10	15		mVrms
Largest Simultaneous Outband Signal to Inband Signal Ratio			6			6		dB
Minimum Input Signal to Wideband Noise Ratio	$B_n = 140 \text{ kHz}$		-6			-6		dB
Largest Detection Bandwidth		12	14	16	10	14	18	% of fo
Largest Detection Bandwidth Skew			1	2		2	3	% of fo
Largest Detection Bandwidth Variation with Temperature			±0.1			±0.1		%/°C
Largest Detection Bandwidth Variation with Supply Voltage	4.75 — 6.75V		±1	±2		±1	±5	%V
Highest Center Frequency		100	500		100	500		kHz
Center Frequency Stability (4.75-5.75V)	0 < T _A < 70 -55 < T _A < +125		35 ± 60 35 ± 140			35 ±60 35 ± 140		ppm/°C ppm/°C
Center Frequency Shift with Supply Voltage	4.75V — 6.75V 4.75V — 9V		0.5	1.0 2.0		0.4	2.0 2.0	%/V %/V
Fastest ON-OFF Cycling Rate			f _o /20			f _o /20		
Output Leakage Current	V ₈ = 15V		0.01	25		0.01	25	μΑ
Output Saturation Voltage	$e_i = 25 \text{ mV}, I_8 = 30 \text{ mA}$ $e_i = 25 \text{ mV}, I_8 = 100 \text{ mA}$		0.2 0.6	0.4 1.0		0.2 0.6	0.4 1.0	v
Output Fall Time			30			30		ns
Output Rise Time			150			150		ns

Note 1: The maximum junction temperature of the LM567 and LM567C is 150°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient or 45°C/W, junction to case. For the DIP the device must be derated based on a thermal resistance of 110°C/W, junction to ambient. For the Small Outline package, the device must be derated based on a thermal resistance of 160°C/W, junction to ambient.


Note 2: Refer to RETS567X drawing for specifications of military LM567H version.


LM567/LM567C





5





The bandwidth of the filter may be found from the approximation

$$BW = 1070 \sqrt{\frac{V_i}{f_0 C_2}} \text{ in } \% \text{ of } f_0$$

Where:

 V_i = Input voltage (volts rms), $V_i \le 200 \text{ mV}$ C_2 = Capacitance at Pin 2 (μ F)

 $f_i = 100 \text{ kHz} + 5\text{V}$ *Note: Adjust for $f_o = 100 \text{ kHz}$.

7

2

C2

.005

.02

6

3

SIGNAL +5V

INPUT

.01

5

4

1 μF

5

LM567/LM567C

TL/H/6975-9

National Semiconductor

LM903 Fluid Level Detector


General Description


The LM903 uses the thermal-resistive probe technique to measure the level of nonflammable fluids. A low fluid level is indicated by a warning lamp operating in continuous or flashing mode. All supervisory requirements to control the thermal-resistive probe, including short and open circuit probe detection, are incorporated within the device. The circuit has possible applications in the detection of hydraulic fluid, oil level, etc., and may be used with partially conducting fluids.

Features

- Flashing or continuous warning indication
- Warning threshold externally adjustable
- Control circuitry for thermal-resistive probe
- Switch on reset and delay to avoid transients
- 600 mA flashing lamp drive capability
- Short and open circuit probe detection
- 70V transient protection on supply and control input
- 7V-18V supply range
- Internally regulated supply
- -40°C to +80°C operation

Connection Diagram





TL/H/5699-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are r please contact the National Semiconducto Office/Distributors for availability and specifica	Sales
Supply Voltage, V _{CC}	18V
Control Input Voltage (Pin 7)	18V
Transient Voltage (Pins, 6, 7, 9) 10 ms (Note 1)	70V
Output Current (Pin 4) I ₄ (Sink)	10 mA

Operating Temperature Range	-40°C to +85°C
Storage Temperature	-55°C to +150°C
Maximum Junction Temperature	+150°C
Lead Temperature (Soldering, 10 sec.)	260°C


Electrical Characteristics V_{CC} = 12V, C_T = 33 μ F, R_T = 7.5 k Ω , T_A within operating range except where stated otherwise

.


Symbol	Parameter	Conditions	Tested (Not		D	Units		
			Min	Max	Min	Тур	Max	
V _{CC}	Supply Voltage		7.0	18	7.0	13	18	v
IS	Supply Current			50			50	mA
V _{REG}	Regulated Voltage		5.5	6.2	5.3	5.8	6.3	V
	Regulation Temperature Drift	V _{CC} = 7.2V-18V		105		500		mV µV/°C
V ₆ -V ₃	Probe Current Reference Voltage		2.0	2.35	1.95	2.20	2.40	v
V _{REF}	Measurement Reference Voltage		790	900	780	850	910	mV
R _{REF}	Reference Input Resistor					1.2		kΩ
V ₇	Start Input Logic High Level				1.6			v
V ₇	Start Input Logic Low Level						1.0	v
l ₇	High Input Current	Latch Off					100	nA
I ₇	Latch Holding Current	Latch On				2.5		nA
R ₇	Resistance Pin 7	Latch On				22		kΩ
I ₁₂	Ramp Current	See Timing Diagram						
	Charging	$V_{12} = 0V - 1V$	600	1100	590		1100	μΑ
		$V_{12} = 1V - 4V$	53	93	50		96	μA
	Discharging	$V_{12} = 4.1V$	-700	-450	-710		-440	μA
		$V_{12} = 0.5V$	-650	-400	-660		390	μΑ
V ₁₂	Ramp Threshold	See Timing Diagram						
	Probe Current Start		570	850	550	710	870	mV
	First Measurement		910	1200	890	1055	1220	mV
	Second Measurement		910	1240	890	1080	1270	mV
V ₁	Probe Input Voltage Range	$V_{CC} = 7.5V - 18V$			1		V _{REG} -1.0	v
V5	Probe Open-Circuit Threshold	At Pin 5			V _{REG} -0.85	V _{REG} -0.6		v
V ₅	Probe Short-Circuit Threshold					0.6	0.85	v
l ₁	Pin 1 Input Leakage Current	Pin 1 = 300 mV	-3.5	+ 3.5			+ 5.0	nA
I ₁₅	Pin 15 Leakage Current	$V_{15} = 2V, V_7 = 12V$	-3.5	3.5				μΑ
	Pin 15 Charging Current	$V_{15} = 4V, V_7 = 12V$	60					μA
fg	Lamp Oscillation Frequency	$C_L = 3.3 \mu\text{F}$	-		0.5	1.5	2.5	Hz
l9	Lamp Driver Current	Flashing Mode					600	mA
Vg	Lamp Driver Saturation	l ₉ = 200 mA		200			250	mA

5

5-83



5-84



Circuit Operation

A measurement is initiated when the supply is applied, provided the control input pin 7 is low. Once a measurement is commenced, pin 7 is latched low and the ramp capacitor on pin 12 begins to charge. After 25 ms when switch-on transients have subsided, a constant current is applied to the thermo-resistive probe. The value of probe current, which is supplied by an external PNP transistor, is set by an external resistor across an internally generated 21V reference. The lamp current is applied at the start of probe current.

35 ms after switch-on, the voltage across the probe is sampled and held on external capacitor C1 (leakage current at pin 1 less than 1 nA). After a further 1.5 seconds the difference between the present probe voltage and the initial probe voltage is measured, multiplied by 3 and compared with a reference voltage of 850 mV (externally adjustable via pin 16). If the amplified voltage difference is less than the reference voltage the lamp is switched off, otherwise the lamp commences flashing at 1 Hz to 2 Hz. 10 ms later the measurement latch operates to store the result and after a further 8 ms the probe current is switched off.

A second measurement can only be initiated by interrupting the supply. An external CR can be arranged on pin 7 to prevent a second measurement attempt for 1 minute. The measurement condition stored in the latch will control the lamp.

PROBES


The circuit effectively measures the thermal resistance of the probe. This varies depending on the surrounding medium (*Figure 1*). It is necessary to be able to heat the probe with the current applied and, for there to be sufficient change in resistance with the temperature change, to provide the voltage to be measured.

Probes require resistance wire with a high resistivity and temperature coefficient. Nickel cobalt alloy resistance wires are available with resistivity of 50 μ Ωcm and temperature coefficient of 3300 ppm which can be made into suitable probes. Wires used in probes for use in liquids must be designed to drain freely to avoid clogging. A possible arrangement is shown in *Figure 2*.

The probe voltage has to be greater than 0.7V to prevent short circuit probe detection less than 5V to avoid open circuit detection. With a 200 mA probe current this gives a probe resistance range of 4Ω to 25Ω . This low value makes it possible to use the probe in partially conducting fluids.

Using resistance wire of 50 $\mu\Omega$ cm resistivity, 8 cm of 0.08 mm (40 AWG) give approximately 8 Ω at 25°C. Such a probe will give about 500 mV change between first and second measurements in air, and 100 mV change with oil, hydraulic fluid, etc., in the application circuit. With an alarm threshold of 280 mV (typ) lack of fluid can readily be detected. As the probe current, measurement reference and measurement period are all externally adjustable, there is freedom to use different probes and fluids.

Another possibility is the use of high temperature coefficient resistors made for special applications and positive temperature coefficient thermistors. The encapsulation must have a sufficiently low thermal resistance so as not to mask the change due to the different surrounding mediums, and the thermal time constant must be quick enough to enable the temperature change to take place between the two measurements. The ramp timing could be adjusted to assist this. Probes in liquids must be able to drain freely.




PROBE TEMPERATURE (°C)





TL/H/5699-5

-W903



5-86

LM903

Application Hints

INTERNAL COMBUSTION ENGINE OIL LEVEL

The basic system provides a single shot measurement when the supply is applied and has a primary application in automotive oil, hydraulic fluid and coolant monitoring. Particularly in the case of the oil level, a valid measurement is only possible before the oil is disturbed. The application circuit shown is arranged such that the measurement is made when the ignition is switched on via switch A. Switch B is the oil pressure sensor and is closed before the engine starts, keeping pin 7 low and enabling the measurement.

STALLING AND RESTART PROTECTION

The 4M7 resistor and 10 μ F capacitor connected to pin 7 provide the restart protection. When oil pressure builds up, switch B opens and the 10 μ F capacitor charges through the bulb. At switch-off, the capacitor discharges slowly and is capable of preventing a low state on pin 7 for 1 minute. Unless pin 7 is low, a new measurement can not be made and the previous measurement result stored in the memory capacitor on pin 15 is used to control the output.

MEMORY

The pin 15 memory output goes high if a correct measurement is made (lamp off). If the power is removed, pin 15 leakage is less than 3 μ A and the memory status is retained for some time. Provided pin 15 voltage does not fall below

3V, the memory capacitor will be refreshed on powering up again. There is no internal pull down on detecting an incorrect measurement. If it is required to use pin 15 as an output indicating the measurement result, an external pull down resistor and buffer will be required.

CONTINUOUS WARNING LAMP

The lamp can be arranged to light continuously by disabling the oscillator with a resistor of 150k or less, connected between pins 10 and 11.

REPETITIVE MEASUREMENTS

Measurements may be repeated by strobing the supply to pin 6. The probe current regulator transistor must have the same supply as pin 6, but the warning lamp can be permanently powered. The lamp will light during each measurement and will flash in between measurements when incorrect conditions are detected.

ALTERNATIVE APPLICATIONS

Gas flow detection: The cooling effect of gas flowing over a probe could be used to provide a warning signal from the LM903 in the event of gas failure.

Automatic top up: With the LM903 strobed continuously, the output may be stored, buffered, and used to drive solenoid valves to correct a fluid level as required.

National Semiconductor

LM1042 Fluid Level Detector

General Description

The LM1042 uses the thermal-resistive probe technique to measure the level of non-flammable fluids. An output is provided proportional to fluid level and single shot or repeating measurements may be made. All supervisory requirements to control the thermal-resistive probe, including short and open circuit probe detection, are incorporated within the device. A second linear input for alternative sensor signals may also be selected.

Features

- Selectable thermal-resistance or linear probe inputs
- Control circuitry for thermal-resistive probe
- Single-shot or repeating measurements
- Switch on reset and delay to avoid transients
- Output amplifier with 10 mA source and sink capability
- Short or open probe detection
- +50V transient protection on supply and control input
- 7.5V to 18V supply range
- Internally regulated supply
- -40°C to +80°C operation

PROBE DRIVER CONTROL INPUT CONTROL TIMEBASE LEVEL RAMP LOGIC & DETECTORS GENERATOR LATCH +۷₅ 6 i 11 VREG SUPPLY 15 REGULATOR 5 OPEN & SHORT PROBE DETECTOR 2.6K VREG FEEDBACK REPEAT OSCILLATOR ¢₆=8 PROBE 2 10 PROBE 1 16 V_{REG} GAIN Сы INPU1 ADJUS TL/H/8709-1

Block Diagram

Absolute Maximum Ratings			
If Military/Aerospace specified devices are	required,	Output Current Pin 11 (source)	25 mA
please contact the National Semiconduct		Output Current Pin 16	± 10 mA
Office/Distributors for availability and specific	cations.	Operating Temperature Range	-40°C to +80°C
Supply Voltage V _{CC}	32V	Storage Temperature Range	-55°C to +150°C
Voltage at Pin 8	32V	Lead Temperature (Soldering 10 sec.)	260°C
Positive Peak Voltage (Pins 6, 8, 3) (Note 1) 10 ms 2A	50V	Package Power Dissipation $T_A = 25^{\circ}C$ (Note 8)	1.8W
Output Current Pin 4, (I ₄)(sink)	10 mA	Device Power Dissipation	0.9W

Electrical Characteristics

 V_{CC} = 13V, T_A within operating range except where stated otherwise. C_T = 22 $\mu F,\,R_T$ = 12k

Symbol	Parameter	Conditions	Tested Li (Note 2		Design Limits (Note 3)			Units
			Min	Max	Min	Тур	Мах	
V _{CC}	Supply Voltage		7.5	18	7.5	. 13	18	v
IS	Supply Current			35			35	mA
V _{REG}	Regulated Voltage	Pins 15 and 11 connected	5.7	6.15	5.65	5.9	6.2	v
	Stability Over V _{CC} Range	Referred to value at $V_{CC} = 13V$ (Note 4)		±0.5			±0.5	%
V ₆ -V ₃	Probe Current Reference Voltage		2.15	2.35	2.10	2.25	2.40	v
	Probe Current Regulation Over V _{CC} Range	(Note 4)		±0.5			±0.8	%
T ₁	Ramp Timing	See <i>Figure 5</i>	20	37	15	31	42	ms
T ₂ -T ₁					3		16	ms
T ₄ -T ₁	Ramp Timing		1.4	2.1	1.4	1.75	2.1	s
T _{STAB}	Ramp Timing Stability	Over V _{CC} Range		+5			±5	%
RT	Ramp Resistor Range		3	15	3		15.0	kΩ
V ₈	Start Input Logic High Level		1.7		1.7			v
V ₈	Start Input Logic Low Level			0.5			0.5	v
l ₈	Start Input Current	$V_8 = V_{CC}$		100			100	nA
l ₈	Start Input Current	$V_8 = 0V$		300			300	nA
V ₁₆	Maximum Output Voltage	$R_L = 600\Omega$ from	V _{REG} -0.3		V _{REG} -0.3			v
	Minimum Output Voltage	Pin 16 to V _{REG}		0.5		0.2	0.6	v
G ₁	PROBE 1 Probe 1 Gain	Pin 1 80 mV to 520 mV (Notes 6, 7)	9.9	10.4		10.15		
	Non-linearity of G ₁	Pin 1 80 mV to 520 mV (Note 7)	-1	+1	-2	0	2	%
OS ₁	Pin 1 Offset	(Note 7)				±5		mV
G ₂	PROBE 2 Probe 2 Gain	Pin 7 240 mV to 1.562V	3.31	3.49		3.4		
	Non-linearity of G ₂	(Note 7) Pin 7 240 mV to 1.562V (Note 7)	-1	+1	-2	0.2	2	%
OS ₇	Pin 7 Offset	(Note 7)				±5		mV
R ₇	Input impedance					5		MΩ

LM1042

Electrical Characteristics

$V_{CC} = 13$	', T _A within	operating ran	e except wher	e stated otherwise.	Ст =	22 μ F, R _T =	= 12k (Continued)
---------------	--------------------------	---------------	---------------	---------------------	------	------------------------------	-------------------


Symbol	Parameter	Conditions		l Limits te 2)		Units		
			Min	Max	Min	Тур	Max	l
V ₁	Probe 1 Input Voltage Range	$V_{CC} = 9V \text{ to } 18V$ $V_{CC} = 7.5V, I_4 < 2.5 \text{ mA}$ $(V_{REG} = 6.0V)$	1	5	1		5 3.5	v v
V ₅	Probe 1 Open Circuit Threshold	At Pin 5	V _{REG} -0.7	V _{REG} -0.5	V _{REG} -0.85	V _{REG} -0.6	V _{REG} -0.35	v
V ₅	Probe 1 Short Circuit Threshold		0.5	0.7	0.35	0.6	0.85	v
I ₁₄	Pin 14 Input Leakage Current	Pin 14 = 4V	-2.0	2.0			2.0	nA
11	Pin 1 Input Leakage Current	Pin 1 = 300 mV	-5.0	5.0		1.5	5.0	nA
TR	Repeat Period	C _R = 22 μF (Note 5)	12	28	9.1	17	36	s
	C _R Discharge Time	$C_{R} = 22 \mu F$				70	135	ms
C _M	Memory Capacitor Value						0.47	μF
C ₁	Input Capacitor Value						0.47	μF

Sensitivity fo Electrostatic Discharge-

Pins 7, 10, 13, and 14 will withstand greater than 1500V when tested using 100 pF and 1500Ω in accordance with National Semiconductor standard ESD test procedures.

All other pins will withstand in excess of 2 kV.

Note 1: Test circuit for over voltage capability at pins 3, 6, 8.



TL/H/8709-2

Note 2: Guaranteed and 100% production tested at 25°C. These limits are used to calculate outgoing quality levels.

Note 3: Limits guardbanded to include parametric variations. $T_A = -40^\circ$ C to $+80^\circ$ C and from $V_{CC} = 7.5V$ to 18V. These limits are not used to calculate AOQL figures.

Note 4: Variations over temperature range are not production tested.


Note 5: Time for first repeat period, see Figure 6.

Note 6: Probe 1 amplifier tests are measured with pin 12 ramp voltage held between the T₃ and T₄ conditions (pin 12 \approx 1.1V) having previously been held above 4.1V to simulate ramp action. See Figure 5.

Note 7: When measuring gain separate ground wire sensing is required at pin 2 to ensure sufficiently accurate results.

Linearity is defined as the difference between the predicted value of VB (VB*) and the measured value.

Note 8: Above $T_A = 25^{\circ}C$ derate with $\theta_{jA} = 70^{\circ}C/W$.




For probe 1 and probe 2—Gain (G) =
$$\frac{V_C - V_A}{V_C - V_a}$$

Input offset =
$$\left[\frac{V_{C}}{G} - V_{c}\right]$$

Linearity = $\left[\frac{V_{B}^{*}}{V_{B}} - 1\right] \times 100\%$
 $V_{B}^{*} = V_{A} + G(V_{b} - V_{a})$

$$V_{B}^{*} = V_{A} + G(V_{b} - V_{a})$$

TL/H/8709-15



Pin Function Description

Pin 1 Input amplifier for thermo-resistive probe with 5 nA maximum leakage. Clamped to ground at the start of a probe 1 measurement.

PIN 7 VOLTAGE (V)

- Pin 2 Device ground 0V.
- Pin 3 This pin is connected to the emitter of an external PNP transistor to supply a 200 mA constant current to the thermo-resistive probe. An internal reference maintains this pin at V_{SUPPLY} 2V.
- Pin 4 Base connection for the external PNP transistor.
- Pin 5 This pin is connected to the thermo-resistive probe for short and open circuit probe detection.
- Pin 6 Supply pin, +7.5V to +18V, protected against +50V transients.
- Pin 7 High Impedance input for second linear voltage probe with an input range from 1V to 5V. The gain may be set externally using pin 10.
- Pin 8 Probe select and control input. If this pin is taken to a logic low level, probe 1 is selected and the timing cycle is initiated. The selection logic is subsequently latched low until the end of the measurement. If kept at a low level one shot or repeating probe 1 measurements will be made depending upon pin 9 conditions. A high input level selects probe 2 except during a probe 1 measurement period.
- Pin 9 The repeat oscillator timing capacitor is connected from this pin to ground. A 2 μ A current charges up the capacitor towards 4.3V when the probe 1 measurement cycle is restarted. If this pin is grounded the repeat oscillator is disabled and only one probe 1 measurement will be made when pin 8 goes low.

Pin 10 A resistor may be connected to ground to vary the gain of the probe 2 input amplifier. Nominal gain when open circuit is 1.2 and when shorted to ground 3.4. DC conditions may be adjusted by means of a resistor divider network to V_{REG} and ground.

TL/H/8709-3

PIN 14 VOLTAGE (V)

- Pin 11 Regulated voltage output. Requires to be connected to pin 15 to complete the supply regulator control loop.
- Pin 12 The capacitor connected from this pin to ground sets the timing cycle for probe 1 measurements.
- Pin 13 The resistor connected between this pin and ground defines the charging current at pin 12. Typically 12k, the value should be within the range 3k to 15k.
- Pin 14 A low leakage capacitor, typical value 0.1 μF and not greater than 0.47 μF, should be connected from this pin to the regulated supply at pin 11 to act as a memory capacitor for the probe 1 measurement. The internal leakage at this pin is 2 nA max for a long memory retention time.
- Pin 15 Feedback input for the internal supply regulator, normally connected to V_{REG} at pin 11. A resistor may be connected in series to adjust the regulated output voltage by an amount corresponding to the 1 mA current into pin 15.
- Pin 16 Linear voltage output for probe 1 and probe 2 capable of driving up to \pm 10 mA. May be connected with a 600 Ω meter to $V_{REG}.$

Application Notes

THERMO-RESISTIVE PROBES — OPERATION AND CONSTRUCTION

These probes work on the principle that when power is dissipated within the probe, the rise in probe temperature is dependent on the thermal resistance of the surrounding material and as air and other gases are much less efficient conductors of heat than liquids such as water and oil it is possible to obtain a measurement of the depth of immersion of such a probe in a liquid medium. This principle is illustrated in *Figure 1*.




FIGURE 1

During the measurement period a constant current drive I is applied to the probe and the voltage across the probe is sampled both at the start and just before the end of the measurement period to give ΔV . R_{TH} Air and R_{TH} Oil represent the different thermal resistances from probe to ambient in air or oil giving rise fo temperature changes ΔT_1 and ΔT_2 respectively. As a result of these temperature changes the probe resistance will change by ΔR_1 or ΔR_2 and give corresponding voltage changes ΔV_1 or ΔV_2 per unit length. Hence

$$\Delta V = \frac{L_A}{L} \Delta V_1 + \frac{(L - L_A)}{L} \Delta V_2$$

and for $\Delta V_1 > \Delta V_2$, R_{TH} Air > R_{TH} Oil, ΔV will increase as the probe length in air increases. For best results the probe needs to have a high temperature coefficient and low thermal time constant. One way to achieve this is to make use of resistance wires held in a suitable support frame allowing free liquid access. Nickel cobalt iron alloy resistance wires are available with resistivity 50 $\mu\Omega$ cm and 3300 ppm temperature coefficient which when made up into a probe with 4 \times 2 cm 0.08 mm diameter strands between supports (10 cm total) can give the voltage vs time curve shown in Figure 2 for 200 mA probe current. The effect of varying the probe current is shown in Figure 3. To avoid triggering the probe failure detection circuits the probe voltage must be between 0.7V and 5.3V (V_{REG} - 6V), hence for 200 mA the permissible probe resistance range is from 3.5Ω to 24Ω . The example given has a resistance at room temperature of 9Ω which leaves plenty of room for increase during measurements and changes in ambient temperature.

Various arrangements of probe wire are possible for any given wire gauge and probe current to suit the measurement range required, some examples are illustrated schematically in *Figure 4*. Naturally it is necessary to reduce the probe






FIGURE 2

current with very fine wires to avoid excessive heating and this current may be optimized to suit a particular type of wire. The temperature changes involved will give rise to noticeable length changes in the wire used and more sophisticated holders with tensioning devices may be devised to allow for this.





Probes need not be limited to resistance wire types as any device with a positive temperature coefficient and sufficiently low thermal resistance to the encapsulation so as not to mask the change due to the different surrounding mediums, could be used. Positive temperature coefficient thermistors are a possibility and while their thermal time constant is likely to be longer than wire the measurement time may be increased by changing C_T to suit.




Application Notes (Continued)

CIRCUIT OPERATION

1) Thermo-Resistive Probes


These probes require measurements to be made of their resistance before and after power has been dissipated in them. With a probe connected as probe 1 in the connection diagram the LM1042 will start a measurement when pin 8 is taken to a logic low level ($V_8 < 0.5V$) and the internal timebase ramp generator will start to generate the waveform shown in Figure 5. At 0.7V, T1, the probe current drive is switched on supplying a constant 200 mA via the external PNP transistor and the probe failure circuit is enabled. At 1V pin 1 is unclamped and C1 stores the probe voltage corresponding to this time, T2. The ramp charge rate is now reduced as CT charges toward 4V. As the 4.1V threshold is passed a current sink is enabled and CT now discharges. Between 1.3V and 1.0V, T₃ and T₄, the amplified pin 1 voltage, representing the change in probe voltage since T₂ (and as the current is constant this is proportional to the resistance change) is gated onto the memory capacitor at pin 14. At 0.7V, T₅, the probe current is switched off and the measurement cycle is complete. In the event of a faulty probe being detected the memory capacitor is connected to the regulated supply during the gate period. The device leakage at pin 14 is a maximum of 2 nA to give a long memory retention time. The voltage present on pin 14 is amplifed by 1.2 to drive pin 16 with a low impedance, ±10 mA capability, between 0.5V and 4.7V. A new measurement can only be started by taking pin 8 to a low level again or by means of the repeat oscillator.






With a capacitor connected between pin 9 and ground the repeat oscillator will run with a waveform as shown in *Figure* 6 and a thermo-resistive probe measurement will be triggered each time pin 9 reaches a threshold of 4.3V, provided pin 8 is at a logic low level. The repeat oscillator runs independently of the pin 8 control logic.

As the repetition rate is increased localized heating of the probe and liquid being measured will be the main consideration in determining the minimum acceptable measurement intervals. Measurements will tend to become more dependent on the amount of fluid movement changing the rate of heat transfer away from the probe. The typical repeat time versus timing capacitor value is shown in *Figure 7*.



3) Second Probe Input

A high impedance input for an alternative sensor is available at pin 7. The voltage applied to this input is amplified and output at pin 16 when the input is selected with a high level on pin 8. The gain is defined by the feedback arrangement shown in *Figure 8* with adjustment possible at pin 10. With pin 10 open the gain is set at a nominal value of 1.2, and this may be increased by connecting a resistor between pin 10 and ground up to a maximum of 3.4 with pin 10 directly grounded. A variable resistor may be used to calibrate for the variations in sensitivity of the sensor used for probe 2.




POWER SUPPLY REGULATOR

The arrangement of the feedback for the supply regulator is shown in *Figure 9.* The circuit acts to maintain pin 15 at a constant 6V and when directly connected to pin 11 the regulated output is held at 6V. If required a resistor R may be connected between pins 15 and 11 to increase the output voltage by an amount corresponding typically to 1 mA flowing in R. In this way a variable resistor may be used to trim out the production tolerance of the regulator by adjusting for $V_{\text{REG}} \ge 6.2V$.

LM1042


LM1042

Application Notes (Continued)



PROBE CURRENT REFERENCE CIRCUIT

The circuit defining the probe circuit is given in *Figure 10*. A reference voltage is obtained from a bandgap regulator derived current flowing in a diode resistor chain to set up a voltage 2 volts below the supply. This is applied to an amplifier driving an external PNP transistor to maintain pin 3 at 2V below supply. The emitter resistance from pin 3 to supply defines the current which, less the base current, flows in the probe. Because of the sensitivity of the measurement to probe current evident in *Figure 3* the current should be adjusted by means of a variable resistor to the desired value. This adjustment may also be used to take out probe tolerances.



TYPICAL APPLICATIONS CIRCUIT

A typical automotive application circuit is shown in *Figure 11* where the probe selection signal is obtained from the oil pressure switch. At power up (ignition on) the oil pressure switch is closed and pin 8 is held low by R4 causing a probe 1 (oil level) measurement to be made. Once the engine has started the oil pressure switch opens and D1 pulls pin 8 high changing over to the second auxiliary probe input. The capacitor C₅ holds pin 8 high in the event of a stalled engine so that a second probe 1 measurement can not occur in disturbed oil. Non-automotive applications may drive pin 8 directly with a logic signal.




FIGURE 11. Typical Application Circuit

TL/H/8709-14

National Semiconductor

LM1801 Battery Operated Power Comparator

General Description

The LM1801 is an extremely low power comparator with a high current, open-collector output stage. The typical supply current is only 7 μ A, yet in its switched state the comparator can source or sink 0.5A. The LM1801 is designed to operate in a standby mode for 1 year, powered by a 9V alkaline battery. Provision is made for operation from supplies of up to 14V. An internal 14.5V zener clamp may be used for supply regulation in line operated applications.


The low battery detector and stand-by current drain are externally programmed by resistors. A parallel output is provided to "OR" as many as 9 comparators, and a feedback pin allows adding hysteresis or latching functions. Two on-chip voltage sources can serve as bias points for the comparator inputs or as references for other circuit functions.

Features

- 8V to 14V operation
- Direct drive to horn
- Internal zener for supply regulation
- Parallel comparator capability
- Extremely low stand-by current drain
- 2 references on chip
- Low battery detector
- 0.5A output transistor
- Output clamp diodes on chip

Applications

- Intrusion alarms
- Water leak detectors
- Gas leak detectors
- Overvoltage crowbars
- Battery operated monitors



*Alarm sounds when probe conductors are bridged with water droplets. A suitable probe can be etched in copper clad board. FIGURE 1. Water Leak Detector

> Order Number LM1801N See NS Package Number N14A

5

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	-	-	14V
Input Voltage		-0	.3V to 14V
Input Differential Voltage			±14V

Electrical Characteristics (Note 2)

Power Dissipation (Note 1) Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec.) ESD rating to be determined.

1176 mW 0°C to +70°C −65°C to +125°C 260°C

Parameter	Conditions	Min	Тур	Max	Units
Comparator					
Input Offset Voltage			5	15	mV
Input Bias Current			2	10	nA
Input Offset Current			0.5	8	nA
Pin 6 Output Low	I _{SINK} = 100 μA		1.5		v
Output Stage (Pin 8)					
Leakage Current			5	100	nA
Saturation Voltage	$I_8 = 200 \text{ mA}$		0.7	1.3	v
Saturation Voltage	$l_8 = 500 \text{mA}$		1.9		v
Common Alarm Line (Pin 10)					
Drive Capabilities	V4 > V5				
Output Voltage High			6.8		v
Output Current	V10 = 0.0V		6.5		mA
Driver Requirements	V5 > V4				
Input Voltage			3.6		v
Input Current	$V8 = 1.5V, I_8 = 200 \text{ mA}$		0.4		mA
Regulator					
Pin 2 Reference Voltage			5.8		v
Temperature Coefficient			5		mV/°C
Pin 3 Reference Voltage			5.2		v
Temperature Coefficient			7		mV/°C
Battery Check Oscillator					
Threshold Voltage (Pin 12)		5.5	6.0	6.5	v
Period	$V^+ = 7.5V, C1 = 10 \mu F$		40	50	s
Beep Pulse Width	$V^+ = 7.5V, C1 = 10 \mu F$		60		ms
Supply Current (Note 3)			6	8	μA
Zener Clamp Voltage, V9	$I_9 = 1 \text{ mA}$		14.5		v

Note 1: For operating at elevated temperatures, the device must be derated based on a 125°C maximum junction temperature and a thermal resistance of 85°C/W junction to ambient.

Note 2: R_{SET} = 10 M Ω , V⁺ = 9V, T_A = 25°C, (Figure 1). Note 3: Output OFF.

TIMING CAPACITOR SENSE PARALLEL OUTPUT OUTPUT LOW BATTERY DETECTOR INPUT ۷+ COLLECTOR DARLINGTON 8 14 10 11 **BIAS STRING** OUTPUT 1 3 11 11 D4 Q11 11 1/4 . . /∡ 01 . . I. D7 D۶ 016 11 0 k 11 Q2 Q3 Q12 11 D10 . 11 . Ş 5 k 11 • -SUPPLY ZENER 11 018 . 11 010 Q7 014 D3 Q8 Q15 D13 11 D12 ' ı 6.6V I 201 1 11 Q9 11 11 . • - -STEERING LOGIC + 5 6 13 1 2 3 4 7 COMPARATOR LOW BATTERY

FIGURE 2. LM1801 Internal Schematic

COMPARATOR

OUTPUT

INPUTS

GROUND

5

DETECTOR

BIAS

5.8V 5.2V

REFERENCES

5-97

TL/H/9139-2

EMITTER

Applications Hints

The LM1801 includes a bias string, comparator, steering logic, output transistor, supply clamp, low voltage detector, and reference. An internal schematic is shown in *Figure 2*.

The chip is biased by a group of current sources that are controlled externally by a fixed resistor, R_{set} . In normal, or standby operation the supply current drain is nominally 6 times the set current at pin 1. The voltage at pin 1 is two forward diode potentials (D1 + D2 = 1.2V typical) less than the positive supply voltage. Practical values of R_{set} range from 100 k Ω to 10 M Ω . Higher currents are useful where speed is important, while lower currents promote long battery life.

The total standby current drain of the LM1801 will include, in addition to the above, the current drawn by the external circuits connected at pins 2, 3, and 12. These are the resistive dividers used to set the low battery threshold and comparator threshold.

The voltage comparator consists of devices Q1 through Q10. The input features a common mode range from less than 300 mV to V⁺ - 1.2V. If the non-inverting input is within this range, the output state remains valid for inverting inputs of 0V to V⁺. If the inverting input is within the common mode range, valid comparisons hold for non-inverting inputs of 300 mV to V⁺. The comparator may not switch low if the positive input is grounded.

With a set resistance of 10 M Ω , comparator input bias currents of 2 nA are typical. This allows the use of high-value resistors (10 M Ω) at the comparator inputs which help minimize total supply current. The comparator's output is available through a steering diode (D3) for latching or hysteresis functions.

The comparator output is also coupled internally to the steering logic (Q11-Q13). The comparator, low battery detector, and parallel output (pin 10) functions are OR'd in the logic circuit. In addition, the comparator output is steered to the parallel output. If the parallel outputs (pin 10) of two or more chips are wired together along with a common ground, the comparator on any one chip can cause all of the other output stages to switch, as well as its own output. Outputs are switched when the inverting comparator input is positive with respect to the non-inverting input. Low battery functions are coupled to the steering logic via Q12, and therefore do not affect the parallel output (Q13).

If the sense outputs (pin 11) of two or more chips are wired together, the comparator and low battery detector will cause all outputs to switch.

The output transistor is a 0.5A Darlington. Included in this structure are two clamp diodes. D4 clamps positive collector voltage excursions to the supply, and D5 clamps negative excursions to ground.

The output transistor is normally operated with the emitter grounded. Under these conditions the collector is guaranteed to saturate no higher than 1.3V at 200 mA. 1.9V saturation voltage is typical at 500 mA. The emitter may also be used as an output, and it can swing from ground potential up to 5V on a 9V supply. Emitter swing in the positive direction is limited in the parallel output mode.

A low battery detector with a 6V threshold is also included on chip. This circuit consists of Q16, Q17, D11, and D12. When pin 12, the battery sense input, is higher than 6V, D12 clamps the emitter of Q16 to 6.6V, and the output from the current source flows through the zener to ground. If pin 14 drops below 6V, Q16 is biased ON, and current is drawn away from the zener and into Q16. The SCR formed by Q16 and Q17 is triggered when Q16 is biased ON. The capacitor at pin 14 is discharged, part of its charge flows to the steering logic to pulse the output transistor, and the remainder holds the SCR in its ON state.

When the timing capacitor has discharged, conduction in Q16 and Q17 is commutated. Note that the output from the current source is less than the sustaining current required by the SCR. The current source slowly charges the capacitor until the voltage across it rises 0.6V above pin 12, where the cycle repeats itself. If pin 12 rises above 6V, the zener clamps the voltage at pin 14 and the low battery detector remains OFF.

Pin 12 is biased from an external resistive divider. The divider should be designed to detect at no lower than V⁺ = 7V. The detector will continue to work at lower voltages providing pin 12 is at least 1V below the supply. For a 9V alkaline battery a threshold of 8.2V is common. A resistive divider of 2.7 M Ω and 7.5 M Ω provides the appropriate threshold.

In many applications the on-chip references can provide bias points. The references are driven from D13, and buffered by Q18 and Q19. If only one bias point is needed the first reference (pin 2) should be used, and the unused output (pin 3) may be left open. The tiny leakage currents in Q18 can cause Q19 (pin 3) to drift upward if a 10 M Ω load resistor is not included at pin 2. The combined output current from pins 2 and 3 should not exceed 1 mA. If neither reference output is used, pins 2 and 3 should be left open.

The last section of the LM1801 is the supply zener. It is built from a series combination of two diodes and two zeners. The breakdown voltage at 1 mA is 14.5V, and the series resistance is about 200Ω . In line operated applications the zener may be used for supply regulation or transient protection. The zener is designed to carry up to 10 mA.

Applications Hints (Continued) DESIGN HINTS

If the comparator inputs are subjected to electrostatic discharges (ESD), a series resistance is recommended to provide protection. Given the low input bias currents, 100 kΩ resistors can be added without affecting circuit performance, yet they greatly enhance static protection. The LM1801 is not designed to withstand reverse battery.

With a 10 M Ω R_{set}, the LM1801 responds to an input in approximately 2.5 μs , and turns OFF in 200 μs . Higher set currents decrease the response time. With R_{set} = 1 M Ω , the output switches low in 0.5 μs , and high in 50 μs , and with R_{set} = 100 k Ω , the response times are reduced to 0.2 μs and 12 μs .

When the circuit is in the standby state (V5 > V4), the current consumption in a typical application such as *Figure 1* is less than approximately 7 μ A. However, when the comparator switches LOW (V4 > V5), the supply current increases to 3 mA owing to the Darlington base current. Therefore, to realize maximum battery life, any application should be devised so that V5 > V4 in the standby or resting state. The output stage can drive lamps, LEDs, buzzers, beepers, relays, motors, and solenoids. However, the low battery detector is not compatible with every load. Since the low battery detector generates only a short pulse (60 ms typical), it is intended for use with buzzers and beepers. Depending on the response time and resonant frequency, some buzzers may only produce a single click. Self-oscillating beepers usually start instantly and produce a recognizable "tweet" when a low battery condition is detected. Incandescent lamps, large relays and solenoids will do absolutely nothing when pulsed by the low battery detector.

Self-oscillating beepers are readily available, such as the Sonalert SNP428 and the Panasonic EAL-069A. These units are guaranteed to self-start when power is applied.

To defeat the low battery detector, short pins 12 and 14 together, and do not connect them to anything else.

Circuit board assembly procedures should include a thorough cleaning to remove flux and other residues. The input pins are often biased by very high impedance sources and even a 10 M Ω leakage path can upset circuit operation.





FIGURE 3. Under (Over) Voltage Indicator


LM1801



$$\begin{split} &\mathsf{R}_1 \,+\, \mathsf{R}_2 \,=\, 10 \;\mathsf{M}\Omega \\ &\mathsf{V}_{\mathsf{TRIP}} = \left(\frac{\mathsf{R}_1 \,+\, \mathsf{R}_2}{\mathsf{R}_2}\right) 5.8\mathsf{V} \end{split}$$

*Use series resistor for supplies > 14V. †Optional filter capacitor, 1 nF to 100 nF.

FIGURE 4. Overvoltage Crowbar



To set trip point, trim V_{REF} to 4.5V. Trim R_{SENSOR} at room temperature (23°C) for:

$$V_{\text{SENSOR}} = 4.5 \left(\frac{273 + 23}{T_{\text{X}} + 273} \right)$$


where T_X is the desired trip point temperature in °C. As shown, the alarm is activated for over temperature conditions. Reverse the comparator connections for under temperature alarm. The 20 k Ω potentiometer allows an adjustment range of -55° C to $+60^{\circ}$ C. Add a 10k fixed resistance in series with the potentiometer for a $+50^{\circ}$ C to $+125^{\circ}$ C adjustment range. R_{SENSOR} can be replaced by a fixed resistor once the desired value is found. V_{REF} is used as a final adjustment.

FIGURE 5. Over (Under) Temperature Alarm

LM1801

Applications Hints (Continued)

LM1801



National Semiconductor

LM1812 Ultrasonic Transceiver

General Description

The LM1812 is a general purpose ultrasonic transceiver designed for use in a variety of ranging, sensing, and communications applications. The chip contains a pulse-modulated class C transmitter, a high gain receiver, a pulse modulation detector, and noise rejection circuitry.

A single LC network defines the operating frequency for both the transmitter and receiver. The class C transmitter output drives up to 1A (12W) peak at frequencies up to 325 kHz. The externally programmed receiver gain provides a detection sensitivity of 200 μ Vp-p. Detection circuitry included on-chip is capable of rejecting impulse noise with external programming. The detector output sinks up to 1A.

Applications include sonar systems, non-contact ranging, and acoustical data links, in both liquid and gas ambients.


Features

- One or two-transducer operation
- Transducers interchangeable without realignment

- No external transistors
- Impulse noise rejection
- No heat sinking
- Protection circuitry included
- Detector output drives 1A peak load
- Ranges in excess of 100 feet in water, 20 feet in air
- 12W peak transmit power

Applications

- Liquid level measurement
- Sonar
- Surface profiling
- Data links
- Hydroacoustic communications
- Non-contact sensing
- Industrial process control



tNote: Echo returns are displayed by a neon lamp on a motor driven disc. Connections to the neon are made through brushes and slip rings. Rotating with and counterbalancing the neon lamp is a permanent magnet whose field induces a pulse in a stationary coil (L8) as it passes by. This pulse keys the LM1812's transmitter.

*Available from Toko America, 1250 Feehanville Drive, Mount Prospect, Illinois 60056 Tel. (312) 297-0070

**Available from Massa Products Corporation, 280 Lincoln Street, Hingham, Massachusetts 02043 Tel. (617) 749-4800 FIGURE 1. 200 kHz Depth Sounder, 5 Feet to 100 Feet

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V+ (Pin 12)	18V
Power Dissipation (Note 1)	1700 mW
Peak Current (Pins 6, 14)	1A
Input Current (Pins 4, 8)	50 mA

Operating Temperature	0°C
Storage Temperature Range	−65°C t
Lead Temperature (Soldering, 10 sec.)	

TL/H/7892-2

Electrical Characteristics $V^+ = 12V$, $T_A = 25^{\circ}C$, unless otherwise noted

Parameter	Conditions	Min	Тур	Max	Units
Input Sensitivity (Note 2) Input Noise	Figure 2		200 10	600	μVp-p μVp-p
Transmitter Output, V _{SAT}	I ₆ = 1A	ļ	1.3	3	V
Transmitter Output Leakage	V6 = 36V V8 = 0V		0.01	1	mA
Detector Output, V _{SAT}	I ₁₄ = 1A		1.5	3	v
Detector Output Leakage	V14 = 36V		0.01	1	mA
Transmitter Key Threshold	l ₈ = 1 mA	0.55	0.7	0.9	v
Supply Current	l ₁ + l ₁₂ Receive Mode	5	8.5	20	mA
V8 for Receive Mode				0.3	V
Maximum Operating Frequency	Transmit Mode	200	325		kHz

Note 1: For operating at high temperatures, the LM1812 must be derated based upon a 125°C maximum junction temperature and a thermal resistance of 58°C C/W which applies for the device soldered in a printed circuit board and operating in a still air ambient. Due to the low duty cycle operation, only a small average power is dissipated in the package.

Note 2: A 47k resistor is added in parallel with the receiver tank at pin 1 to swamp variations in the coil's unloaded Q. The resistor reduces sensitivity (see equation 4) and is unnecessary in an actual applications circuit.

Test Circuit





FIGURE 2. Sensitivity Test Circuit

			xternal Component Descriptions	· · · · · · · · · · · · · · · · · · ·
Pin	Component	Typical Values	Pin Description	Component Function
1	L1, C1	500 μH–50 mH 250 pF–2.2 nF	Second gain stage output/ transmitter oscillator	Set the operating frequency (f _O) for the transmit oscillator and receiver
2	C2	500 pF-10 nF	Second gain stage input	Couples first and second gain stage
3	R3	5.1 kΩ	First gain stage output	Terminates emitter-follower output
4	C4	100 pF-10 nF	First gain stage input	Input coupling for the first gain stage
6	L6	50 μH–10 mH	Transmitter output	Matches LM1812 to the transducer
7	_	_	Transmitter driver	
8	R8	1 kΩ–10 kΩ	Transmitter key	Current limiter for keying pulses up to 12
9	C9	100 nF-10 μF	Receiver second stage delay	Sets the receiver turn-on delay after transmit (<i>Figure 10</i>)
11	C11	220 nF-2.2 μF	Detector output duty cycle limit	Limits the duty cycle of the detector output (short to ground to defeat)
13	C13	100 μF–1000 μF	Transmitter supply decoupling	Decouples the transmitter power supply
14	T14	L _p ≥ 50 mH N _S /N _P ≅ 10	Detector output	Drives neon display lamp
16	_	_	Output driver	
17	R17, C17	22kOpen 10 nF10 μF	Pulse integrator	Controls integration time constant (<i>Figure 13</i>)
18	C18	1 nF–100 μF	Pulse integrator reset	Controls integrator reset time constant (<i>Figure 14</i>)

TRANSDUCERS

The most common transducer used with the LM1812 is the piezo-ceramic type which is electrically similar to a quartz crystal. Piezo-ceramic transducers are resistive at only two frequencies, termed the resonant and antiresonant (f_r , f_a) frequencies. Elsewhere these transducers exhibit some reactance as shown in *Figure 3*.



TL/H/7892-3

FIGURE 3. Phase and Magnitude of Transducer Impedance

For transmitting (to maximize electrical to mechanical efficiency), the transducer should be operated at its resonant frequency. For receiving (to maximize mechanical to electrical efficiency), optimum operation is at antiresonance. In two-transducer systems the resonant frequency of the transmit transducer is matched to the antiresonant frequency of the receiver. The LM1812 is primarily used with a single transducer performing both transmit and receive functions. In this mode, maximum echo sensitivity will occur at a frequency close to resonance.


Transducer ringing is a troublesome phenomenon of single transducer systems. After a transducer has been electrically driven in the transmit mode, some time is required for the mechanical vibrations to stop. Depending on the amount of damping, this ringing may last from 10 to 1000 cycles. This mechanical ring produces an electrical signal strong enough (>200 μ Vp-p) to hold the detector ON, thus masking any echo signals occurring during this time.

A solution to this ring problem is to vary the receiver gain from a minimum, just after transmit, to a maximum, when the ring signal has dropped below the full-gain detection threshold. Since near-range echo signals are much stronger than ring signals, close echos will still be detected in spite of the reduced gain.

The gain is varied by attenuating the signal between pins 2 and 3 of the LM1812. *Figure 4* shows such an arrangement.

An externally generated 12V pulse (*Figure 17*) keys the transmitter and activates the attenuator. This pulse charges C to a voltage set by P8, turning the FET OFF. C slowly discharges through R, decreasing the gate voltage, which in turn decreases the attenuation of the signal passing from pin 3 to pin 2. R and C are selected so that the FET is not

LM1812



TL/H/7892-4

*Available from National Semiconductor Corporation FIGURE 4. Time Variable FET Attenuator

completely turned ON until all detectable ringing has stopped. The duration of the ring is rarely specified by the transducer manufacturer and must be experimentally determined.

When designing an ultrasonic ranging system, three *transducer* parameters are very important:

- 1) resonant impedance (R_T in Figure 3b)
- 2) maximum peak-to-peak voltage

3) resonant frequency, fr

This data, used in conjunction with the curves given in *Figure 6*, results in a functional output stage design.

TRANSMITTER

The transmitter (*Figure 5*) consists of an oscillator, a 1 μs one-shot, and a power amplifier.

When the transmitter is keyed ON at pin 8 the L1-C1 tank is switched to the oscillator mode. An on-chip 1 μ s one-shot is triggered with each cycle of the oscillator and, in turn, drives a power amplifier. This one-shot has a reset time of 2 μ s, limiting the maximum operating frequency to about 325 kHz. A transformer couples the transducer to the output stage. The oscillator frequency is set by L1-C1 and can be calculated from

$$f_{\rm O} = \frac{1}{2\pi\sqrt{L1C1}} \tag{1}$$

The L1-C1 tank must have a minimum R_p of 10 k Ω where $R_P = 2\pi f_0 QL1$ (2)

and Q = unloaded Q of L1-C1 tank.

The output transformer (L6) is designed with the aid of *Figure 6*. Curves are shown for two common frequencies: 40 kHz and 200 kHz. For a given load impedance (R_T , *Figure 3b*), a turns ratio for L6 is determined. In order not to exceed the transducer's specifications, the peak-to-peak output voltage may need to be adjusted using the equation:

$$Vp-p = 2V + \left(\frac{N_S}{N_P}\right)$$
(3)

To ensure that the output stage is not overloaded, a current measurement must be made at pin 6. While the first few pulses of each transmit period may reach 2A or 3A, the steady-state current spikes must not exceed 1A. Current spikes are reduced by decreasing the turns ratio of L6.

The secondary of L6 tunes with C6 at the operating frequency, ${\rm f}_{\rm O}.$





FIGURE 6. L6 Turns Ratio vs Load Resistance




Where additional power is desired, a pulse amplifier or a pulse stretcher can be used as shown in *Figure 7*. The pulse amplifier (*Figure 7a*) increases output current up to 5A. The pulse stretcher (*Figure 7b*) increases output current *and* pulse width. The wider pulse of *Figure 7b* is especially useful at lower frequencies where the relatively narrow 1 μ s pulse creates a large peak current demand for a given power level. Pulse width as a function of R is plotted in *Figure 8*.

Pin 8 performs the function of switching the LM1812 into either the transmit or receive mode. When pin 8 is held high, the chip is in the transmit mode. When held low, it is in the receive mode. The input current at pin 8 should be designed to operate within a 1 mA-10 mA range.


RECEIVER

The receiver section (*Figure 9*) contains two separate gain stages.

In some applications large voltages are applied across the transducer during transmit. Since the receiver input is cou-







pled to the transducer, some protection is necessary to limit the input current spikes to less than 50 mA. Where the voltage across the transducer is less than 200 Vp-p, a C4 reactance of 5 k Ω at the operating frequency is adequate protection. Above 200 Vp-p, a 5 k Ω resistor should be inserted in series with C4.

Since the L1-C1 tank circuit is shared with the oscillator, both the transmitter and receiver are always tuned to the same frequency. The second stage voltage gain is given by:

$$A_{\rm V} = \frac{\rm Q}{70} \sqrt{\frac{\rm L1}{\rm C1}} \tag{4}$$

where Q = unloaded Q of L1-C1 tank.

When the LM1812 is in the transmit mode, the second gain stage is turned OFF. When switching back to the receive mode, the gain stage does not turn ON immediately, but instead turns ON after a slight delay as programmed by C9. This delay blanks the receiver (and therefore the detector) momentarily, giving the transducer time to stop ringing.




FIGURE 7b. Pulse Stretcher




FIGURE 9. Receiver Section


Delay as a function of C9 is plotted in *Figure 10*. The second gain stage may be shut OFF independently of pin 8 by pulling pin 9 low.

Due to the high gain of the receiver, care must be taken to avoid oscillations. Oscillation problems are reduced by keeping the components associated with pins 1 and 4 well separated (*Figure 11*). The transducer must be connected to the circuit with shielded cable. This not only helps avoid oscillation, but also reduces electrical noise pick-up. As a last resort, receiver gain can be reduced with R3 as in *Figure 11*.

PULSE DETECTOR

The pulse detector circuitry (*Figure 12*) consists of five distinct stages: 1) threshold detector, 2) pulse integrator reset, 3) pulse integrator, 4) output driver, 5) power output stage.

The detector (Q1, Q2) switches on all pin 1 signals that exceed 1.4 Vp-p. Since noise pulses are also detected, filtering is done by an integrator stage, C17 and R17, whose time constant is typically 10% to 50% of the transmit time. Integration starts when Q3 turns OFF, which occurs at the same moment Q1 and Q2 detect a signal. Pins 16 and 14 go low after the integration delay.




When the voltage at pin 1 becomes too small to activate the detector (< 1.4 Vp-p), the integrator is reset by Q3 after a delay introduced by C18. A delay of 1 to 10 cycles of the transmitted frequency is typical. These integration and reset delays, as a function of the external component values, are shown in *Figures 13* and 14.


Pin 16 provides a CMOS compatible logic output. For driving high-intensity displays, pin 14 will sink up to 1A. When driving a transformer such as T14 in *Figure 1*, it is possible for the primary current to integrate up to destructive levels under conditions of multiple echo reception. Pin 11 is employed to protect the power output (pin 14). C11 integrates an internal current source while pin 14 is low. When V11 reaches a 0.7V threshold, the second gain stage is turned OFF. With the receiver OFF, no signal will be applied to the

detector, and pin 14 will turn OFF. After another delay C11 is discharged and the receiver is then again activated. With C11 = 680 nF and a continuous echo return, the receiver will cycle ON and OFF every 6 ms. This function can be defeated by grounding pin 11.

TYPICAL OPERATION

Figure 15 shows typical waveforms at pins 1 and 16 for 200 kHz operation, with pin 9 left open. The pin 1 oscillator signal (5 Vp-p) lasts for 200 μ s. The next 900 μ s show a ring signal so strong that it is clipped by the receiver. The exponential nature of the decaying ring is seen for the next 500 μ s. An echo return appears at 3.9 ms. Note that the detector is held low during the transmit period and for the duration of the ring.





National Semiconductor

LM1815 Adaptive Sense Amplifier

General Description

The LM1815 is an adaptive sense amplifier and default gating circuit for motor control applications. The sense amplifier provides a one-shot pulse output whose leading edge coincides with the negative-going zero crossing of a ground referenced input signal such as from a variable reluctance magnetic pick-up coil.

In normal operation, this timing reference signal is processed (delayed) externally and returned to the LM1815. A logic input is then able to select either the timing reference or the processed signal for transmission to the output driver stage.

The adaptive sense amplifier operates with a positive-going threshold which is derived by peak detecting the incoming signal and dividing this down. Thus the input hysteresis varies with input signal amplitude. This enables the circuit to sense in situations where the high speed noise is greater than the low speed signal amplitude. Minimum input signal is 100 mVp-p.


Features

- Adaptive hysteresis
- Single supply operation
- Ground referenced input
- True zero crossing timing reference
- Operates from 2V to 12V supply voltage
- Handles inputs from 100 mV to over 120V with external resistor
- CMOS compatible logic

Applications

- Position sensing with notched wheels
- Zero crossing switch
- Motor speed control
- Tachometer
- Engine testing

Connection Diagram



Truth Table

Signal Input	Input Select	Timing Input	Gated Output
Pulses	L	х	Pulses
x	н	Pulses	Pulses

5

Absolute Maximum Ratings If Military/Aerospace specified devices are required,

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Junction Temperature (Note 2)	+ 125°C
Input Current	\pm 30 mA
Lead Temperature (Soldering, 10 sec.)	260°C

Supply Voltage	12V
Power Dissipation (Note 1)	1250 mW
Operating Temperature Range	-40°C to +125°C

Electrical Characteristics ($T_A = 25^{\circ}C$, $V_{CC} =$	= 10V, unless otherwise specified, see Figure 1)
---------------------------------------------------------------	--------------------------------------------------

Parameter	Conditions	Min	Тур	Max	Units
Operating Supply Voltage		2.5	10	12	v
Supply Current	$f_{IN} = 500 \text{ Hz}$, Pin 9 = 2V, Pin 11 = 0.8V		3.6	6	mA
Reference Pulse Width	f _{IN} = 1 Hz to 2 kHz	70	100	130	μs
Input Bias Current	$V_{IN} = 2V$, (Pin 9 and Pin 11)			5	μA
Input Bias Current	$V_{IN} = 0V dc$, (Pin 3)		200		nA
Input Impedance	V _{IN} = 5 Vrms, (Note 3)	12	20	28	kΩ
Zero Crossing Threshold	V _{IN} = 100 mVp-p, (Pin 3)			25	mV
Logic Threshold	(Pin 9 and Pin 11)	0.8	1.1	2.0	v
V _{OUT} High	$R_L = 1 k\Omega$, (Pin 10)	7.5	8.6		v
V _{OUT} Low	I _{SINK} = 0.1 mA, (Pin 10)		0.3	0.4	v
Input Arming Threshold	Pin 5 Open, $V_{IN} \le 135 \text{ mVp-p}$	30	45	60	mV
	Pin 5 Open, $V_{IN} \ge 230 \text{ mVp-p}$	40	80	90	% of V ₃ Pk
	Pin 5 to V+	200			mV
	Pin 5 to Gnd	-25		25	mV
Output Leakage Pin 12	Output Leakage Pin 12 V ₁₂ = 11V		0.01	10	μΑ
Saturation Voltage P12 I ₁₂ = 2 mA			0.2	0.4	v

Note 1: For operation at elevated temperatures, the device must be derated based on a 125°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient.

Note 2: Temporary excursions to 150°C can be tolerated.

Note 3: Measured at input to external 18 k Ω resistor. IC contains 1 k Ω in series with a diode to attenuate the input signal.





FIGURE 1. LM1815 Adaptive Sense Amplifier

TL/H/7893-2



5

5-113




FIGURE 2. LM1815 Oscillograms

Application Hints

Input Clamp

The signal input at pin 3 is internally clamped. Current limit is provided by an external resistor which should be selected to allow a peak current of 3 mA in normal operation. Positive inputs are clamped by a 1 k Ω resistor and series diode, while an active clamp limits pin 3 to -350 mV for negative inputs (see R4, Q12, Q11 in internal schematic diagram).

Operation of Zero Crossing Detector

The LM1815 is designed to operate as a zero crossing detector, triggering an internal one shot on the negative-going edge of the input signal. Unlike other zero crossing detectors, the LM1815 cannot be triggered until the input signal has crossed an "arming" threshold on the positive-going portion of the waveform. The arming circuit is reset when the chip is triggered, and subsequent zero crossings are ignored until the arming threshold is exceeded again. This threshold varies depending on the connection at pin 5. Three different modes of operation are possible:

MODE 1, Pin 5 open. The adaptive mode is selected by leaving pin 5 open circuit. For input signals of less than 135 mVp-p, the input arming threshold is typically 45 mV. Under these conditions the input signal must first cross the 45 mV threshold in the positive direction to arm the zero crossing detector, and then cross zero in the negative direction to trigger it. If the signal is less than 30 mV peak (minimum rating in Electrical Characteristics), the one shot is guaranteed to not trigger.

Input signals of greater than 230 mVp-p cause the arming threshold to track at 80% of the peak input voltage. A peak detector (pin 7) stores a value relative to the positive input peaks to establish the arming threshold. Input signals must exceed this threshold in the positive direction to arm the zero crossing detector, which can then be triggered by a negative-going zero crossing. The peak detector tracks rapidly as the input signal amplitude increases, and decays by virtue of the resistor connected externally at pin 7 to track decreases in the input signal.

Note that since the input is clamped, the waveform observed at pin 3 is not identical to the waveform observed at the variable reluctance sensor. Similarly, the voltage stored at pin 7 is not identical to the peak voltage appearing at pin 3.

MODE 2, Pin 5 connected to V+. The input arming threshold is fixed at 200 mV minimum when pin 5 is connected to the positive supply. The chip has no output for signals of less than 200 mV peak, and triggers on the next negative-going zero crossing when the threshold is exceeded.

MODE 3, Pin 5 grounded. With pin 5 grounded, the input arming threshold is set to 0V (\pm 25 mV maximum). Positive-going zero crossings arm the chip, and the next negative zero crossing triggers it.

The one shot timing is set by a resistor and capacitor connected to pin 14. The output pulse width is

pulse width = 0.673 RC (1)

In some systems it is necessary to externally generate pulses, such as during stall conditions when the variable reluctance sensor has no output. External pulse inputs at pin 9 are gated through to pin 10 when Input Select (pin 11) is pulled high. Pin 12 is a direct output for the one shot and is unaffected by the status of pin 11.

Input/output pins 9, 11, 10 and 12 are all CMOS logic compatible. In addition, pins 9, 11 and 12 are TTL compatible. Pin 10 is not guaranteed to drive a TTL load.

Pins 1, 4, 6 and 13 have no internal connections and can be grounded.

National Semiconductor

LM1819 Air-Core Meter Driver

General Description


The LM1819 is a function generator/driver for air-core (moving-magnet) meter movements. A Norton amplifier and an NPN transistor are included on chip for signal conditioning as required. Driver outputs are self-centering and develop $\pm 4.5V$ swing at 20 mA. Better than 2% linearity is guaranteed over a full 305-degree operating range.

Features

- Self-centering 20 mA outputs
- 12V operation
- Norton amplifier
- Function generator

Applications

- Air-core meter driver
- Tachometers
- Ruggedized instruments



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage, V⁺ (pin 13) 20V

Supply Voltage, V+ (pin 13)	20V
Power Dissipation (note 1)	1300 mW

 Operating Temperature
 -40°C to +85°C

 Storage Temperature
 -65°C to -150°C

 Lead Temp. (Soldering, 10 seconds)
 260°C

 BV_{CEO}
 20V_{MIN}

Symbol	Parameter	Pin(s)	Conditions	Min	Тур	Max	Units
IS	Supply Current	13	Zero Input Frequency (See <i>Figure 1</i>)			65	mA
V _{REG}	Regulator Voltage	11	I _{REG} = 0 mA	8.1	8.5	8.9	V
	Regulator Output Resistance	11	I _{REG} = 0 mA to 3 mA		13.5		Ω
V _{REF}	Reference Voltage	4	I _{REF} = 0 mA	1.9	2.1	2.3	V
	Reference Output Resistance	4	$I_{\text{REF}} = 0 \ \mu \text{A} \text{ to } 50 \ \mu \text{A}$	а	5.3		kΩ
	Norton Amplifier Mirror Gain	5, 6	l _{BIAS} ≃ 20 μA	0.9	1.0	1.1	
h _{FE}	NPN Transistor DC Gain	9, 10			125		
	Function Generator Feedback Bias Current	1	V ₁ = 5.1V		1.0		mA
	Drive Voltage Extremes, Sine and Cosine	2, 12	I _{LOAD} = 20 mA	±4	±4.5		v
	Sine Output Voltage with Zero Input	2	V ₈ = V _{REF}	-350	0	+ 350	mV
	Function Generator Linearity		FSD = 305°			±1.7	%FSD
k	Function Generator Gain		Meter Deflection/ΔV8	50.75	53.75	56.75	°/V

Electrical Characteristics $V_S = 13.1V T_A = 25^{\circ}C$ unless otherwise specified

Note 1: For operation above 25°C, the LM1819 must be derated based upon a 125°C maximum junction temperature and a thermal resistance of 76°C/W which applies for the device soldered in a printed circuit board and operating in a still-air ambient.

Application Hints AIR-CORE METER MOVEMENTS

Air-core meters are often favored over other movements as a result of their mechanical ruggedness and their independence of calibration with age. A simplified diagram of an aircore meter is shown in Figure 2. There are three basic pieces: a magnet and pointer attached to a freely rotating axle, and two coils, each oriented at a right angle with respect to the other. The only moving part in this meter is the axle assembly. The magnet will tend to align itself with the vector sum of H fields of each coil, where H is the magnetic field strength vector. If, for instance, a current passes through the cosine coil (the reason for this nomenclature will become apparent later) as shown in Figure 3(a), the magnet will align its magnetic axis with the coil's H field. Similarly, a current in the sine coil (Figure 3(b)) causes the magnet to align itself with the sine H field. If currents are applied simultaneously to both sine and cosine coils, the magnet will turn to the direction of the vector sum of the two

H fields (*Figure 3(c)*). H is proportional to the voltage applied to a coil. Therefore, by varying both the polarity and magnitude of the coil voltages the axle assembly can be made to rotate a full 360°. The LM1819 is designed to drive the meter through a minimum of 305°.





FIGURE 2. Simplified Diagram of an Air Core Meter.




In an air-core meter the axle assembly is supported by two nylon bushings. The torque exerted on the pointer is much greater than that found in a typical d'Arsonval movement. In contrast to a d'Arsonval movement, where calibration is a function of spring and magnet characteristics, air-core meter calibration is only affected by the mechanical alignment of the drive coils. Mechanical calibration, once set at manufacture, can not change.

Making pointer position a linear function of some input is a matter of properly ratioing the drive to each coil. The **H** field contributed by each coil is a function of the applied current, and the current is a function of the coil voltage. Our desired result is to have θ (pointer deflection, measured in degrees) proportional to an input voltage:

$$\theta = kV_{IN}$$
 [1]

where k is a constant of proportionality, with units of degrees/volt. The vector sum of each coils' H field must follow the deflection angle θ . We know that the axle assembly always points in the direction of the vector sum of H_{SINE} and H_{COSINE}. This direction (see *Figure 4*) is found from the formula:



TL/H/5263-4

FIGURE 4. The vector sum of H_{COSINE} and H_{SINE} points in a direction θ measured in a clockwise direction from H_{COSINE} .

Comparing [3] to [2] we see that if H_{SINE} varies as the sine of θ , and H_{COSINE} varies as the cosine of θ , we will generate a net H field whose direction is the same as θ . And since the axle assembly aligns itself with the net H field, the pointer will always point in the direction of θ .

THE LM1819

Included in the LM1819 is a function generator whose two outputs are designed to vary approximately as the sine and cosine of an input. A minimum drive of ± 20 mA at $\pm 4V$ is available at pins 2 (sine) and 12 (cosine). The common side of each coil is returned to a 5.1V zener diode reference and fed back to pin 1.

For the function generator, $k\!\simeq\!54^\circ/V$ (in equation 1). The input (pin 8) is internally connected to the Norton amplifier's output. V_{IN} as considered in equation [1] is actually the difference of the voltages at pins 8 (Norton output/function generator input) and 4. Typically the reference voltage at pin 4 is 2.1V. Therefore,

$$P = k(V_8 - V_{BFF}) = 54 (V_8 - 2.1)$$
 [4]

As V_8 varies from 2.1V to 7.75V, the function generator will drive the meter through the chip's rated 305° range.

Air-core meters are mechanically zeroed during manufacture such that when only the cosine coil is driven, the pointer indicates zero degrees deflection. However, in some applications a slight trim or offset may be required. This is accomplished by sourcing or sinking a DC current of a few microamperes at pin 4.

A Norton amplifier is available for conditioning various input signals and driving the function generator. A Norton amplifier was chosen since it makes a simple frequency to voltage converter. While the non-inverting input (pin 6) bias is at one diode drop above ground, the inverting input (5) is at 2.1V, equal to the pin 4 reference. Mirror gain remains essentially flat to $I_{MIRROR} = 5$ mA. The Norton amplifier's output (8) is designed to source current into its load. To bypass the Norton amplifier simply ground the non-inverting input, tie the inverting input to the reference, and drive pin 8 (Norton output/function generator input) directly.

An NPN transistor is included on chip for buffering and squaring input signals. Its usefulness is exemplified in *Figures 1 & 6* where an ignition pulse is converted to a rectangular waveform by an RC network and the transistor. The emitter is internally connected to ground. It is important not to allow the base to drop below $-5V_{dc}$, as damage may occur. The 2.1V reference previously described is derived from an 8.5V regulator at pin 11. Pin 11 is used as a stable supply for collector loads, and currents of up to 5 mA are easily accommodated.

Application Hints (Continued) TACHOMETER APPLICATION

A measure of the operating level of any motor or engine is the rotational velocity of its output shaft. In the case of an automotive engine the crankshaft speed is measured using the units "revolutions per minute" (RPM). It is possible to indirectly measure the speed of the crankshaft by using the signal present on the engine's ignition coil. The fundamental frequency of this signal is a function of engine speed and the number of cylinders and is calculated (for a four-stroke engine) from the formula:

 $f = n\omega/120$ (Hz) (5)

where n = number of cylinders, and ω = rotational velocity of the crankshaft in RPM. From this formula the maximum frequency normally expected (for an 8 cylinder engine turning 4500RPM) is 300 Hz. In certain specialized ignition systems (motorcycles and some automobiles) where the coil waveform is operated at twice this frequency ($f = \omega/60$). These systems are identified by the fact that multiple coils are used in lieu of a single coil and distributor. Also, the coils have two outputs instead of one.

A typical automotive tachometer application is shown in Figure 1. The coil waveform is filtered, squared and limited by the RC network and NPN transistor. The frequency of the pulse train at pin 9 is converted to a proportional voltage by the Norton amplifier's charge pump configuration. The ignition circuit shown in Figure 5 is typical of automotive systems. The switching element "S" is opened and closed in synchronism with engine rotation. When "S" is closed, energy is stored in Lp. When opened, the current in Lp diverts from "S" into C. The high voltage produced in Ls when "S" is opened is responsible for the arcing at the spark plug. The coil voltage (see Figure 6) can be used as an input to the LM1819 tachometer circuit. This waveform is essentially constant duty cycle. D4 rectifies this waveform thereby preventing negative voltages from reaching the chip. C4 and R5 form a low pass filter which attenuates the high frequency ringing, and R7 limits the input current to about 2.5mA. R6 acts as a base bleed to shut the transistor OFF when "S" is closed. The collector is pulled up to the internal requlator by R_{REG}. The output at pin 9 is a clean rectangular pulse.

Many ignition systems use magnetic, hall effect or optical sensors to trigger a solid state switching element at "S." These systems (see the LM1815) typically generate pulses of constant *width* and amplitude suitable for driving the charge pump directly.

The charge pump circuit in *Figure 7* can be operated in two modes: constant input pulse width (C1 acts as a coupling capacitor) and constant input duty cycle (C1 acts as a differentiating capacitor). The transfer functions for these two modes are quite diverse. However, deflection is always directly proportional to R2 and ripple is proportional to C2.

The following variables are used in the calculation of meter deflection:

symbol description

- n number of cylinders
- ω, ωIDLE engine speed at redline and idle, RPM
- θ pointer deflection at redline, degrees
- δ charge pump input pulse width, seconds
- VIN peak to peak input voltages, volts
- $\Delta \theta$ maximum desired ripple, degrees
- k function generator gain, degrees/volt
- f, fIDLE input frequency at redline and idle, Hz

Where the NPN transistor and regulator are used to create a pulse V_{IN} = 8.5V. Acceptable ripple ranges from 3 to 10 degrees (a typical pointer is about 3 degrees wide) depending on meter damping and the input frequency.

The constant pulse width circuit is designed using the following equations:

(1) 100
$$\mu$$
A < $\frac{V_{IN}}{R1}$ < 3 mA

(2)
$$C_1 \ge \frac{108}{R_1}$$

(3)
$$R_2 = \frac{R_1\theta}{V_{IN}\delta kf} = \frac{120R_1\theta}{V_{IN}n\omega\delta k}$$

(4)
$$C_2 = \frac{1}{R_2 \Delta \theta f_{\text{IDLE}}} = \frac{1}{R_2 \Delta \theta n \omega_{\text{IDLE}}}$$

The constant duty cycle equations are as follows:

 $R_{REG} \ge 3 k\Omega$


$$R_1 \leq V_{IN} \times 10^4 - R_{REG}$$

$$C_1 \le \delta / 10(R_{REG} + R_1)$$


$$R_{Z} = \theta/3.54n\omega C_{1} = \theta/425fC_{1}$$


 $C_2 = 425C_1/\Delta\theta$

The values in *Figure 1* were calculated with n=4, ω =6000RPM, θ =270 degrees, δ =1 ms, V_{IN} is V_{REG}-0.7V, and $\Delta\theta$ =3 degrees in the constant duty cycle mode. For distributorless ignitions these same equations will apply if ω /60 is substituted for *f*.



LM1819






5

Typical Applications (Continued)

LM1819



National Semiconductor

LM1830 Fluid Detector

General Description

The LM1830 is a monolithic bipolar integrated circuit designed for use in fluid detection systems. The circuit is ideal for detecting the presence, absence, or level of water, or other polar liquids. An AC signal is passed through two probes within the fluid. A detector determines the presence or absence of the fluid by comparing the resistance of the fluid between the probes with the resistance internal to the integrated circuit. An AC signal is used to overcome plating problems incurred by using a DC source. A pin is available for connecting an external resistance in cases where the fluid impedance is of a different magnitude than that of the internal resistor. When the probe resistance increases above the preset value, the oscillator signal is coupled to the base of the open-collector output transistor. In a typical application, the output could be used to drive a LED, loud speaker or a low current relay.

Features


- Low external parts count
- Wide supply operating range
- One side of probe input can be grounded
- AC coupling to probe to prevent plating
- Internally regulated supply
- AC or DC output

Applications

- Beverage dispensers
- Water softeners
- Irrigation
- Sump pumps
- Aquaria
- Radiators
- Washing machines
- Reservoirs
- Boilers

TL/H/5700-1

Logic and Connection Diagram



Dual-In-Line Package

Order Number LM1830N See NS Package Number N14A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Output Sink Current Operating Temperature Range --Storage Temperature Range --Lead Temp. (Soldering, 10 seconds)

20 mA -40°C to +85°C -40°C to +150°C 260°C


Supply Voltage	28V
Power Dissipation (Note 1)	1400 mW

Electrical Characteristics ($V^+ = 16V$, $T_A = 25^{\circ}C$ unless otherwise specified)


Parameter	Conditions	Min	Тур	Max	Units
Supply Current			5.5	10	mA
Oscillator Output Voltage Low High			1.1 4.2		v v
Internal Reference Resistor Detector Threshold Voltage Detector Threshold Resistance		8 5	13 680 10	25 15	kΩ mV kΩ
Output Saturation Voltage Output Leakage Oscillator Frequency	$I_0 = 10 \text{ mA}$ $V_{PIN 12} = 16V$ $C1 = 0.00 1 \mu F$	4	0.5 7	2.0 10 12	V μA kHz

Note 1: The maximum junction temperature rating of the LM1830N is 150°C. For operation at elevated temperatures, devices in the dual-in-line plastic package must be derated based on a thermal resistance of 89°C/W.

Schematic Diagram



TL/H/5700-2



TL/H/5700-3

5

LM1830

Application Hints

The LM1830 requires only an external capacitor to complete the oscillator circuit. The frequency of oscillation is inversely proportional to the external capacitor value. Using 0.001μ F capacitor, the output frequency is approximately 6 kHz. The output from the oscillator is available at pin 5. In normal applications, the output is taken from pin 13 so that the internal 13k resistor can be used to compare with the probe resistance. Pin 13 is coupled to the probe by a blocking capacitor so that there is no net dc on the probe.

Since the output amplitude from the oscillator is approximately 4 VBF, the detector (which is an emitter base junction) will be turned "ON" when the probe resistance to ground is equal to the internal 13 kn resistor. An internal diode across the detector emitter base junction provides symmetrical limiting of the detector input signal so that the probe is excited with $\pm 2~V_{BE}$ from a 13 k Ω source. In cases where the 13 k Ω resistor is not compatible with the probe resistance range, an external resistor may be added by coupling the probe to pin 5 through the external resistor as shown in Figure 2. The collector of the detecting transistor is brought out to pin 9 enabling a filter capacitor to be connected so that the output will switch "ON" or "OFF" depending on the probe resistance. If this capacitor is omitted, the output will be switched at approximately 50% duty cycle when the probe resistance exceeds the reference resistance. This can be useful when an audio output is required and the output transistor can be used to directly drive a loud speaker. In addition, LED indicators do not require dc excitation. Therefore, the cost of a capacitor for filtering can be saved

In the case of inductive loads or incandescent lamp loads, it is recommended that a filter capacitor be employed.

In a typical application where the device is employed for sensing low water level in a tank, a simple steel probe may be inserted in the top of the tank with the tank grounded. Then when the water level drops below the tip of the probe, the resistance will rise between the probe and the tank and the alarm will be operated. This is illustrated in *Figure 3*. In situations where a non-conductive container is used, the probe may be designed in a number of ways. In some cases a simple phono plug can be employed. Other probe designs include conductive parallel strips on printed circuit boards.

It is possible to calculate the resistance of any aqueous solution of an electrolyte for different concentrations, provided the dimensions of the electrodes and their spacing is known.

The resistance of a simple parallel plate probe is given by:

$$R = \frac{1000}{c.p} \bullet \frac{d}{A} \Omega$$

where A = area of plates (cm²)

d = separation of plates (cm)

c=concentration (gm. mol. equivalent/litre)

p = equivalent conductance

$$(\Omega^{-1} \text{ cm}^2 \text{ equiv.} ^{-1})$$

(An equivalent is the number of moles of a substance that gives one mole of positive charge and one mole of negative charge. For example, one mole of NaCl gives Na⁺ + Cl⁻ so the equivalent is 1. One mole of CaCl₂ gives Ca⁺ + 2Cl⁻ so the equivalent is 1/2.)


Usually the probe dimensions are not measured physically, but the ratio d/A is determined by measuring the resistance of a cell of known concentration c and equivalent conductance of 1. A graph of common solutions and their equivalent conductances is shown for reference. The data was derived from D.A. MacInnes, "The Principles of Electrochemistry," Reinhold Publishing Corp., New York., 1939.

In automotive and other applications where the power source is known to contain significant transient voltages, the internal regulator on the LM1830 allows protection to be provided by the simple means of using a series resistor in the power supply line as illustrated in *Figure 4*. If the output load is required to be returned directly to the power supply because of the high current required, it will be necessary to provide protection for the output transistor if the voltages are expected to exceed the data sheet limits.

Although the LM1830 is designed primarily for use in sensing conductive fluids, it can be used with any variable resistance device, such as light dependent resistor or thermistor or resistive position transducer.


The following table lists some common fluids which may and may not be detected by resistive probe techniques.

Conductive Fluids	Non-Conductive Fluids
City water	Pure water
Sea water	Gasoline
Copper sulphate solution	Oil
Weak acid	Brake fluid
Weak base	Alcohol
Household ammonia	Ethylene glycol
Water and glycol mixture	Paraffin
Wet soil	Dry soil
Coffee	Whiskey



⁵

LM1830



National Semiconductor

LM1851 Ground Fault Interrupter

General Description


The LM1851 is designed to provide ground fault protection for AC power outlets in consumer and industrial environments. Ground fault currents greater than a presettable threshold value will trigger an external SCR-driven circuit breaker to interrupt the AC line and remove the fault condition. In addition to detection of conventional hot wire to ground faults, the neutral fault condition is also detected.

Full advantage of the U.S. UL943 timing specification is taken to insure maximum immunity to false triggering due to line noise. Special features include circuitry that rapidly resets the timing capacitor in the event that noise pulses introduce unwanted charging currents and a memory circuit that allows firing of even a sluggish breaker on either half-cycle of the line voltage when external full-wave rectification is used.

Features

- Internal power supply shunt regulator
- Externally programmable fault current threshold
- Externally programmable fault current integration time
- Direct interface to SCR
- Operates under line reversal; both load vs line and hot vs neutral
- Detects neutral line faults

Block and Connection Diagram



TL/H/5177-1

Order Number LM1851M or LM1851N See NS Package Number M08A or N08E

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Current	19 mA
Power Dissipation (Note 1)	1250 mW
Operating Temperature Range	-40°C to +70°C
Storage Temperature Range	-55°C to +150°C

Soldering Information	
Dual-In-Line Package (10 sec.)	260°C
Small Outline Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

See AN-450 "Surface Mounting and Their Effects on Product Reliability" for other methods of soldering surface mount devices.

DC Electrical Characteristics T_A=25°C, I_{SS}=5 mA

Parameter	Conditions	Min	Тур	Max	Units
Power Supply Shunt Regulator Voltage	Pin 8, Average Value	22	26	30	V
Latch Trigger Voltage	Pin 7	15	17.5	20	V
Sensitivity Set Voltage	Pin 8 to Pin 6	6	7	8.2	V
Output Drive Current	Pin 1, With Fault	0.5	1	2.4	mA
Output Saturation Voltage	Pin 1, Without Fault		100	240	mV
Output Saturation Resistance	Pin 1, Without Fault		100		Ω
Output External Current Sinking Capability	Pin 1, Without Fault, V _{pin 1} Held to 0.3V (Note 4)	2.0	5		mA
Noise Integration Sink Current Ratio	Pin 7, Ratio of Discharge Currents Between No Fault and Fault Conditions	2.0	2.8	3.6	μΑ/μΑ

AC Electrical Characteristics $T_A = 25^{\circ}C$, $I_{SS} = 5 \text{ mA}$

Parameter	Conditions	Min	Тур	Max	Units
Normal Fault Current Sensitivity	Figure 1 (Note 3)	3	5	7	mA
Normal Fault Trip Time	500 Ω Fault, <i>Figure 2</i> (Note 2)		18		ms
Normal Fault with Grounded Neutral Fault Trip Time	500 Ω Normal Fault, 2 Ω Neutral, <i>Figure 2</i> (Note 2)		18		ms

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 125°C maximum junction temperature and a thermal resistance of 80°C/W junction to ambient for the DIP and 162°C/W for the SO Package.

Note 2: Average of 10 trials.

Note 3: Required UL sensitivity tolerance is such that external trimming of LM1851 sensitivity will be necessary.

Note 4: This externally applied current is in addition to the internal "output drive current" source.






FIGURE 1. Normal Fault Sensitivity Test Circuit


TL/H/5177-2




5

Typical Performance Characteristics





Output Drive Current vs Output Voltage 1400 OUTPUT DRIVE CURRENT @ PIN 1 (µA) 1200 1000 800 600 400 200 n 0 15 20 25 35 5 10 30 OUTPUT VOLTAGE @ V_{PIN1} (V)



TL/H/5177-4

Circuit Description

(Refer to Block and Connection Diagram)

The LM1851 operates from 26V as set by an internal shunt regulator, D3. In the absence of a fault (I_f =0) the feedback path status signal (V_S) is correspondingly zero. Under these conditions the capacitor discharge current, I_1 , sits quiescently at three times its threshold value, I_{TH} , so that noise induced charge on the timing capacitor will be rapidly removed. When a fault current, I_f , is induced in the secondary of the external sense transformer, the operational amplifier, A1, uses feedback to force a virtual ground at the input as it

extracts I_f. The presence of I_f during either half-cycle will cause V_S to go high, which in turn changes I₁ from 3I_{TH} to I_{TH}. Although I_{TH} discharges the timing capacitor during both half-cycles of the line, I_f only charges the capacitor during the half-cycle in which I_f exits pin 2. Thus during one half-cycle I_f-I_{TH} charges the timing capacitor, while during the other half-cycle I_{TH} discharges it. When the capacitor voltage reaches 17.5V, the latch engages and turns off Q3 permitting I₂ to drive the gate of an SCR.

Application Circuits

A typical ground fault interrupter circuit is shown in *Figure 2*. It is designed to operate on 120 V_{AC} line voltage with 5 mA normal fault sensitivity.

A full-wave rectifier bridge and a 15k/2W resistor are used to supply the DC power required by the IC. A 1 µF capacitor at pin 8 used to filter the ripple of the supply voltage and is also connected across the SCR to allow firing of the SCR on either half-cycle. When a fault causes the SCR to trigger, the circuit breaker is energized and line voltage is removed from the load. At this time no fault current flows and the IC discharge current increases from ITH to 3ITH (see Circuit Description and Block Diagram). This quickly resets both the timing capacitor and the output latch. At this time the circuit breaker can be reset and the line voltage again supplied to the load, assuming the fault has been removed. A 1000:1 sense transformer is used to detect the normal fault. The fault current, which is basically the difference current between the hot and neutral lines, is stepped down by 1000 and fed into the input pins of the operational amplifier through a 10 µF capacitor. The 0.0033 µF capacitor between pin 2 and pin 3 and the 200 pF between pins 3 and 4 are added to obtain better noise immunity. The normal fault sensitivity is determined by the timing capacitor discharging current, ITH. ITH can be calculated by:

$$I_{TH} = \frac{7V}{R_{SET}} \div 2$$
(1)

At the decision point, the average fault current just equals the threshold current, $\ensuremath{\mathsf{I}_{\text{TH}}}$.

$$I_{TH} = \frac{I_{f(rms)}}{2} \times 0.91$$
 (2)

where $I_{f(rms)}$ is the rms input fault current to the operational amp and the factor of 2 is due to the fact that I_f charges the timing capacitor only during one half-cycle, while I_{TH} discharges the capacitor continuously. The factor 0.91 converts the rms value to an average value. Combining equations (1) and (2) we have

$$R_{SET} = \frac{7V}{I_{f(rms)} \times 0.91}$$
(3)

For example, to obtain 5 mA(rms) sensitivity for the circuit in *Figure 2* we have:


$$R_{SET} = \frac{\frac{7V}{5 \text{ mA} \times 0.91}}{\frac{1000}{1000}} = 1.5 \text{ M} \Omega$$
 (4)

The correct value for R_{SET} can also be determined from the characteristic curve that plots equation (3). Note that this is an approximate calculation; the exact value of R_{SET} depends on the specific sense transformer used and LM1851 tolerances. Inasmuch as UL943 specifies a sensitivity "window" of 4 mA-6 mA, provision should be made to adjust R_{SET} on a per-product basis.

Independent of setting sensitivity, the desired integration time can be obtained through proper selection of the timing capacitor, C_t . Due to the large number of variables involved, proper selection of C_t is best done empirically. The following design example, then should only be used as a guideline.

Assume the goal is to meet UL943 timing requirements. Also assume that worst case timing occurs during GF1 $\,$

start-up (S1 closure) with both a heavy normal fault and a 2Ω grounded neutral fault present. This situation is shown diagramatically below.



UL943 specifies \leq 25 ms average trip time under these conditions. Calculation of C_t based upon charging currents due to normal fault only is as follows:

≤25 ms Specification

- -3 ms GFI turn-on time (15k and 1 μ F)
- -8 ms Potential loss of one half-cycle due to fault current sense of half-cycles only
- -4 ms Time required to open a sluggish circuit breaker

 \leq 10 ms Maximum integration time that could be allowed

8 ms Value of integration time that accommodates component tolerances and other variables

$$t = \frac{1 \times T}{V}$$
(5)

where T = integration time

С

V = threshold voltage

I = average fault current into Ct

$$I = \underbrace{\left(\frac{120 \text{ V}_{AC(rms)}}{\text{R}_{B}}\right)}_{\text{heavy fault}} \times \underbrace{\left(\frac{\text{R}_{N}}{\text{R}_{G} + \text{R}_{N}}\right)}_{\text{sportion of fault current generated}}$$

$$\times \left(\frac{1 \text{ turn}}{1000 \text{ turns}}\right) \times \left(\frac{1}{2}\right) \times (0.91) \tag{6}$$

rms to

average

conversion

current C_t charging division of on halfinput sense cycles only transformer

therefore:

$$C_{t} = \frac{\left[\left(\frac{120}{500} \right) \times \left(\frac{0.4}{1.6+0.4} \right) \times \left(\frac{1}{1000} \right) \times \left(\frac{1}{2} \right) \times (0.91) \right] \times 0.0008}{17.5}$$
(7)

5

Application Circuits (Continued)

in practice, the actual value of C1 will have to be modified to include the effects of the neutral loop upon the net charging current. The effect of neutral loop induced currents is difficult to quantize, but typically they sum with normal fault currents, thus allowing a larger value of C1.

For UL943 requirements, 0.015 µF has been found to be the best compromise between timing and noise.

For those GFI standards not requiring grounded neutral detection, a still larger value capacitor can be used and better noise immunity obtained. The larger capacitor can be accommodated because R_N and R_G are not present, allowing the full fault current, I, to enter the GFI.

In Figure 2, grounded neutral detection is accomplished by feeding the neutral coil with 120 Hz energy continuously and allowing some of the energy to couple into the sense transformer during conditions of neutral fault.

Typical Application






FIGURE 2. 120 Hz Neutral Transformer Approach

Definition of Terms


Normal Fault: An unintentional electrical path, R_B , between the load terminal of the hot line and the ground, as shown by the dashed lines.



Grounded Neutral Fault: An unintentional electrical path between the load terminal of the neutral line and the ground, as shown by the dashed lines.



Normal Fault plus Grounded Neutral Fault: The combination of the normal fault and the grounded neutral fault, as shown by the dashed lines.



National Semiconductor



LM1893/LM2893 Carrier-Current Transceiver†

General Description

Carrier-current systems use the power mains to transfer information between remote locations. This bipolar carriercurrent chip performs as a power line interface for half-duplex (bi-directional) communication of serial bit streams of virtually any coding. In transmission, a sinusoidal carrier is FSK modulated and impressed on most any power line via a rugged on-chip driver. In reception, a PLL-based demodulator and impulse noise filter combine to give maximum range. A complete system may consist of the LM1893, a COPSTM controller, and discrete components.

Features

- Noise resistant FSK modulation
- User-selected impulse noise filtering
- Up to 4.8 kBaud data transmission rate
- Strings of 0's or 1's in data allowed
- Sinusoidal line drive for low RFI

Typical Application

- Output power easily boosted 10-fold
- 50 to 300 kHz carrier frequency choice
- TTL and MOS compatible digital levels
- Regulated voltage to power logic
- Drives all conventional power lines

Applications

- Energy management systems
- Home convenience control
- Inter-office communication
- Appliance control
- Fire alarm systems
- Security systems
- Telemetry
- Computer terminal interface




FIGURE 1. Block diagram of carrier—current chip with a complement of discrete components making a complete $F_0 = 125 \text{ kHz}$, $f_{DATA} = 360$ Baud transceiver. Use caution with this circuit—dangerous line voltage is present.

†Carrier-Current Transceivers are also called Power Line Carrier (PLC) transceivers.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply voltage	30 V
Voltage on pin 12	55 V
Voltage on pin 10 (Note 1)	41 V
Voltage on pins 5 and 17	40 V
5.6 V DC zener current	100 mA
Junction temperature: transmit mode	150°C
receive mode	125°C
Electro-Static Discharge (120 pF, 1500 Ω)	1KV

Maximum continuous of		
plastic DIP N (Note 2):	transmit mode	1.66 W
, , ,	receive mode	1.33 W
Operating ambient tem	p. range	-40 to 85°C
Storage temperature ra	inge	-65 to 150°C
Lead temp., soldering,	7 seconds	260°C

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Electrical specifications are not ensured when operating the device above guaranteed limits but below absolute maximum limits, but there will be no device degradation.

General Electrical Characteristics

(Note 3). The test conditions are: $V^+ = 18V$ and $F_O = 125$ kHz, unless otherwise noted.

#	Parameter	Conditions	Typical	Test Limit (Note 4)	Design Limit (Note 5)	Limit Units
1	5.6 V Zener voltage, V _Z	Pin 11, I _Z = 2 mA	5.6	5.2 5.9		V min. V max.
2	5.6 V Zener resistance, RZ	Pin 11, $R_Z = (V_Z@10 \text{ mA} - V_Z@1 \text{ mA})/(10 \text{ mA} - 1 \text{ mA})$	5			Ω
3	Carrier I/O peak survivable transient voltage, V _{OT}	Pin 10, discharge 1 μF cap. charged to V_{OT} thru $<1\Omega$	80	60		V max.
4	Carrier I/O clamp voltage, V _{OC}	Pin 10, I _{OC} = 10 mA, RX mode 2N2222 diode pin 8 to 9	44	41 50		V min. V max.
5	Carrier I/O clamp resistance, R10	Pin 10, I _{OC} =10 mA	20			Ω
6	TX/RX low input voltage, VIL	Pin 5	1.8	0.8		V max.
7	TX/RX high input voltage, VIH	Pin 5 (Note 9)	2.2	2.8		V min.
8	TX/RX low input current, IIL	Pin 5 at 0.8 V	-2	-20 1		μA min. μA max.
9	TX/RX high input current, I _{IH}	Pin 5 at 40 V	10-4	-1 10	0	μA min. μA max.
10	RX-TX switch-over time, T _{RT}	Time to develop 63% of full current drive thru pin 10	10			μs
11	TX-RX switch-over time, T _{TR}	1 bit time, $T_B = 1/(2F_{DATA})$. Time T_{TR} is user controlled with C_M , see Apps. Info.	2			bit
12	ICO initial accuracy of F _O	TX mode, $R_0 = 6.65 \text{ k}\Omega$, $C_0 = 560 \text{ pF}$ $F_0 = (F_1 + F_2)/2$	125	113 137		kHz min. kHz max.
13	ICO temperature coefficient of FO	TX or RX mode, (FOMAX-FOMIN)/(TJMAX-TJMIN)	- 100			PPM/°C
14	Temperature drift of FO	TX or RX mode, $-40 \le T_J \le T_{JMAX}$	±2.0		± 5.0	% max.

Transmitter Electrical Characteristics (Note 3). The test conditions are: $V^+ = 18$ V and $F_0 = 125$ kHz unless otherwise noted. The transmit center frequency is F_0 , FSK low is F_1 , and FSK high is F_2 .

#	Parameter	Conditions	Typical	Test Limit (Note 4)	Design Limit (Note 5)	Limit Units
15	Supply voltage, V ⁺ , range	Meets test 17 spec. at T _J = 25°C and: (F ₁ [14V] - F ₁ [18V])/F ₁ [18V] <0.01 (F ₁ [24V] - F ₁ [18V])/F ₁ [18V] <0.01	13 40	14 24	15 23	V min. V max.
16	Total supply current, I _{QT}	Pin 15. Pin 12 high. I_{QT} is I_Q through pin 15 and the average current I_{ODC} of the Carrier I/O through pin 10	52	79		mA max.
17	Carrier I/O output current, IO	100 Ω load on pin 10	70	45		mApp min.
18	Carrier I/O lower swing limit, V _{ALC}	Pin 10. Set internally be ALC. 2N2222 diode pin 8 to 9	4.7	4.0 5.7		V min. V max.
19	THD of I _O (Note 6)	Q of 10 tank driving 10 Ω line 100 Ω load, no tank	0.6 5.5		5.0 9	% max. % max.
20	FSK deviation, $F_2 - F_1$	$(F_2 - F_1)/([F_2 + F_1]/2)$	4.4	3.7 5.2		% min. % max.
21	Data In. low input voltage, VIL	Pin 17	1.7	0.8		V max.
22	Data In. high input voltage, VIH	Pin 17 (Note 9)	2.1	2.8		V min.
23	Data In. low input current, I _{IL}	Pin 17 at 0.8 V	-1	-10 1		μA min. μA max.
24	Data In. high input current, I _{IH}	Pin 17 at 40 V	10-4	-1 10	0	μA min. μA max.

LM1893/LM2893

#	Parameter	Conditions	Typical	Test Limit (Note 4)	Design Limit (Note 5)	Limit Units
25	Supply voltage, V+, range	Functional receiver (Note 7)	12 37	13 30	13.5 28	V min. V max.
26	Supply current, IQT	I_{QT} is pin 15 (V ⁺) plus pin 10 (Carrier I/O) current. 2.4 k Ω Pin 13 to GND.	11	5 14	-	mA min. mA max.
27	Carrier I/O input resistance, R ₁₀	Pin 10	19.5	14 30		kΩ min. kΩ max.
28	Max. data rate, F _{MD}	Functional receiver (Note 7), $C_F = 100 \text{ pF}$, $R_F = 0\Omega$, no tank, 2.4 kHz = 4.8 kBaud	10	4.8	2.4	kBaud
29	PLL capture range, F _C	$C_F = 100 \text{ pF}, R_F = 0 \Omega$	± 40	± 15	±10 ·	% min.
30	PLL lock range, FL	$C_F = 100 \text{ pF}, R_F = 0 \Omega$	±45	±15		% min.
31	Receiver input sensitivity, S _{IN}	For a functional receiver (Note 8) Referred to chip side (pin 10) of the line-coupling XFMR: $F_0 = 50$ kHz $F_0 = 300$ kHz Referred to line side of XFMR: (assuming a 7.07:1 XFMR) $F_0 = 50$ kHz $F_0 = 300$ kHz	1.8 2.0 1.4 0.26 0.29 0.20	10	12	mV _{RMS} mV _{RMS} mV _{RMS} mV _{RMS} mV _{RMS}
32	Tolerable input dc voltage offset range, V _{INDC}	Pin 10 lower than pin 15 by V _{INDC}	2	0.1		V max.
33	Data Out. breakdown voltage	Pin 12, leakage I≤20 µA	70	55		V min.
34	Data Out. low output, VOL	Pin 12, sat. voltage at I _{OL} = 2 mA	0.15	0.4		V max.
35	Impulse noise filter current, il	Pin 13 charge and discharge current	± 55	±45 ±85		μA min. μA max.
36	Offset hold cap. bias voltage, V_{CM}	Pin 6	2.0	1.3 3.5		V min. V max.
37	Offset hold capacitor max. drive current, I _{MCM}	Pin 6. V(pin 3) – V(pin 4) = $\pm 250 \text{ mV}$	±55	±25 ±80		μA min. μA max.
38	Offset hold bias current, I _{OHB}	Pin 6, TX mode. Bias pin 6 as it self- biased during test 31.	-0.5	-20	-40 40	nA min. nA max.
39	Phase comparator current, I _{PC}	Bias pins 3 and 4 at 8.5 V I _{PC} = I(pin 3) + I(pin 4), TX mode	100	50 200		μA min. μA max.
40	Phase detector output resistance, R _{PD}	Pins 3 and 4. R _{PD} = (V@100µA V@50µA)/(50µA)	10	6 18		kΩ min. kΩ max.
41	Phase detector demodulated output voltage, V _{PD}	Pin 3 to 4, measured after filtering out the $2F_O$ component	100	60 180		mVpp min mVpp max
42	Fast offset cancel voltage "window" -to-V _{PD} ratio, V _W /V _{PD}	$V_{PIN3} - V_{PIN4} = \pm V_{WINDOW} + DC offset$ Drive for ±1 µA pin 6 current	0.95	0.70 1.20		V/V min. V/V max
43	Power supply rejection, PSRR	$C_{I} = 0.1 \mu\text{F.PSRR} = \text{CMRR.} 120 \text{Hz}$	80			dB min.

Note 1: More accurately, the maximum voltage allowed on pin 10 is V_{OC}, and V_{OC} ranges from 41 to 50V. Also, transients may reach above 60V; see the transient peak voltage characteristic curve.

Note 2: The maximum power dissipation rating should be derated for device operation above 25°C to insure that the junction temperature remains below the maximum rating. Use a θ_{JA} of 75°C/W for the N package using a socket in still air (which is the worst case). Consult the Application Information section for more detail.

Note 3: The **boldface** values apply over the full junction temperature range for the specified supply voltage range. All other numbers apply at $T_A = T_J = 25^{\circ}$ C. Pin numbers refer to LM1893. LM2893 tested by shorting Carrier In to Carrier Out and testing it as an LM1893.

Note 4: Guaranteed and 100% production tested.

Note 5: Guaranteed (but not 100% production tested) over the temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.


Note 6: Total harmonic distortion is measured using THD = [I_{RMS} (all components at or above 2F_O)]/[I_{RMS} (fundamental)].

Note 7: Receiver function is defined as the error-free passage of 1 cycle of 50% duty-cycle 2.4 kHz square-wave data (2 sequential 208 μ S bits), with the first bit being a "1." All of the data transitions (edges) must fall within \pm 10% (\pm 20.8 μ s) of their noise-free positions. RX time delay is minimized by using no impulse noise filter cap. C₁ for this test.

Note 8: During the sensitivity check, note 7 requirements are followed with these exceptions: (1) data rate $F_{DATA} = 1.2 \text{ kHz}$, (2) all of the data transitions must fall within $\pm 20\%$ ($\pm 41.6 \mu$ s) of their noise-free positions, and (3), a time-domain filter capacitor (C₁) is used. The time delay of C₁ is $\frac{1}{2}$ bit, or 208 μ s. (C₁ is approximately 6200 pF).


Note 9: For TTL compatibility use a pull-up resistor to increase min. V_{OH} to above 2.8 V.

Typical Performance Characteristics ($V^+ = 18V$, $F_0 = 125$ kHz, circuit of *Figure 1*, pin numbers for LM1893)



5

TL/H/6750-38




Application Information*

THE DATA PATH

The BI-LINETM chip serves as a power line interface in the carrier-current transceiver (CCT) system of *Figure 3. Figure 4* shows the interface circuit now discussed. The controller may select either the transmit (TX) or receive (RX) mode. Serial data from the controller is used to generate a FSK-modulated 50 to 300 kHz carrier on the line in the TX mode. In the RX mode line signal passes through the coupling transformer into the PLL-based receiver. The recreated serial bit stream drives the controller.


With the IC in the TX mode (pin 5 a logic high), baseband data to 5 kHz drive the modulator's Data In pin to generate a switched 0.9781/1.022l control current to drive the low TC, triangle-wave, current-controlled oscillator to ±2.2% deviation. The tri-wave passes through a differential attenuator and sine shaper which deliver a current sinusoid through an automatic level control (ALC) circuit to the gain of 200 current output amplifier. Drive current from the Carrier I/O develops a voltage swing on T1's (Figure 4) resonant tank proportional to line impedance, then passes through the step-down transformer and coupling capacitor C_C onto the line. Progressively smaller line impedances cause reduced signal swing, but never clipping-thus avoiding potential radio frequency interference. When large line impedances threaten to allow excessive output swing on pin 10, the ALC shunts current away from the output amplifier, holding the voltage swing constant and within the amp's compliance limit. The amplifier is stable with a load of any magnitude or phase angle.

In the RX mode (pin 5 a logic low), the TX sections on the chip are disabled. Carrier signal, broad-band noise, transient spikes, and power line component impinge of the receiver's input highpass filter, made up of C_C and T₁, and the tank bandpass filter. In-band carrier signal, band-limited noise, heavily attenuated line frequency component, and attenuated transient energy pass through to produce voltage swing on the tank, swinging about the positive supply to drive the Carrier I/O receiver input. The balanced Norton-input limiter amplifier removes DC offsets, attenuates line frequency, performs as a bandpass filter, and limits the signal to drive the PLL phase detector differentially. The differential demodulated output signal from the phase detector, containing AC and DC data signal, noise, system DC offsets, and a large twice-the-carrier-frequency component, passes through a 3-stage RC lowpass filter to drive the offset cancel circuit differentially. The offset cancelling circuit works by insuring that the (fixed) ±50 mV signal delivered to the data squaring ("slicing") comparator is centered around the 0 mV comparator switch point. Whenever the comparator signal plus DC offset and noise moves outside the carefully matched ±50 mV voltage "window" of the offset cancel circuit, it adjusts its DC correction voltage in series with the differential signal to force the signal back into the window. While the signal is within the \pm 50 mV window, the DC offset is stored on capacitor C_M. By grace of the highly non-linear offset hold capacitor charging during offset cancelling, the DC cancellation is done much more quickly than with an AC coupling capacitor normally used in place of the offset cancel circuit. Since impulse noise spikes normally ring the signal symmetrically around 0 V, the fully bilateral offset cancel topology affords excellent noise rejection. The switched current output of the comparator drives the impulse noise filter integrator capacitor that rejects all data pulses of less than the integrator charge time. Noise appears as duty-cycle jitter at the open collector serial data output.



*Unless otherwise noted, all pin references refer to LM1893, but hold true

for equivalent LM2893 pin.



5-142

#	Recommended	Purpose	Effect of making the	Notes	
	Value	T dipose	Smaller	Larger	noico
C _O R _O	560 pF 6.2 kΩ	Together, C _O and R _O set ICO F _O .	Increases F _O Increases F _O <5.6 k not recommended.	Decreases F _O Decreases F _O >7.6 k not recommended.	\pm 5% NPO ceramic. Use low TC 2 k pot and 5.6 k fixed R. Poor F _O TC with < 5.6 k R _O .
•	0.047 μF 3.3 kΩ	PLL loop filter pole PLL loop filter zero	Less noise immune, higher f _{DATA} , more PLL stability. PLL less stable, allows less C _F . Less ringing.	More noise immune, lower f _{DATA} , less PLL stability. PLL more stable, allows more C _F . More ringing.	Depending on R _F value and F _O , PLL unstable with large C _F . See Apps. Info. C _F and R _F values not critical.
CC	0.22 μF	Couples F_0 to line, C _C and T ₁ low-pass attenuates 60 Hz.	Low TX line amplitude. Less 60 Hz T ₁ current. Less stored charge.	Drives lower line Z. More 60 Hz T ₁ current. More stored charge.	\geq 250 V non-polar. Use 2C _C on hot and neutral for max. line isolation, safety.
_	0.033 μF Use recommended XFMR	Tank matches line Z, bandpass filters, isolates from line, and attenuates transients.	$\begin{array}{l} \mbox{Tank } F_O \mbox{ up or increase} \\ \mbox{L of } T_1 \mbox{ for constant } F_O. \\ \mbox{Smaller } L: \mbox{ higher } F_O \mbox{ or } \\ \mbox{increase } C_C; \mbox{ decreased } F_O \\ \mbox{line pull.} \end{array}$	Tank F_O down or decrease L of T_1 for constant F_O . Larger L: lower F_O or decrease C_C ; increased F_O line pull.	100 V nonpolar, low TC, \pm 10% High large-signal Q needed. Optimize for low F _O line pull with control of F _O TC and Q.
	0.1 μF 10 kΩ	ALC pole ALC zero	Noise spikes turn ALC off. Less stable ALC.	Slower ALC response. More stable ALC.	R_A optional. ALC stable for $C_A \ge 100 \text{ pF}.$
CL	0.047 µF	Limiter 50 kHz pole, 60 Hz rejection.	Higher pole F, more 60 Hz reject. F _O attenuation?	Lower pole F, less 60 Hz reject, more noise BW.	Any reasonably low TC cap. 300 pF guarantees stability.
С _М	0.47 μF	Holds RX path V_{OS}	Less noise immune, shorter V_{OS} hold, faster V_{OS} aquisition, shorter preamble.	More noise immune, longer V_{OS} hold, slower V_{OS} aquisition, longer preamble.	
CI	0.047 μF	Rejects short pulses like impulse noise.	Less impulse reject, less delay, more pulse jitter.	More impulse reject, more delay, less pulse jitter.	C_1 charge time $\frac{1}{2}$ bit nom. Must be <1 bit worst-case.
R _C	10 kΩ	Open-col. pull-up	Less available sink I.	Less available source I.	$R_C \ge 1.5 \text{ k}\Omega$ on 5.6 V
Rz	12 kΩ	5.6 V Zener bias	Larger shunt current, more chip dissipation.	Smaller shunt current, less V ⁺ current draw.	1 < I _Z < 30 mA recommended. (Chip power-up needs 5.6 V)
R _T	≥44 V BV <60 V peak 4.7 Ω ≥44V BV	Transient clamp Transient I limit Over-drive Clamp	Z_T failure, higher series R-excess peak V, Zener and chip damage, less ruggedness. Damage Z_T , pull up V ⁺ . Failure on Transient	Z _T costly, lower series R gives enhanced transient clamp, more ruggedness. Excessive TX attenuation. Costly	Recommend Zener rated for \geq 500 W for 1 ms. Carbon comp. recommended. IRF 11DQ05 or 1N5819
R _B Q _B	180 Ω Power NPN 1.1 Ω	Base bleed Boost gain device Current setting R	Faster, lower THD I_{O} . Excessive T _J and V _{SAT} . More I_{O} , need higher h_{fe} .	Inadequate turn-off speed. More rugged, but costly. Less I _O , lower min. h _{fe} .	Boost optional. $Q_B F(-3 dB)$ of >200 MHz. R_B > 24 Ohm. $I_O = 70[(10 + R_G)/R_G]$ mApp.
CB	≥47 μF	Supply bypass	Transients destroy chip.	Less supply spike.	V ⁺ never over abs. max.
ZA	5.1V	Stop ALC charge in RX mode	Excess ALC current flow	ALC RX charging not inhibited over T _{.1}	Z _A optional - 5.1V ±20% low leakage type

FIGURE 5. A quick explanation of the external component function using the circuit of *Figure 4*. Values given are for V⁺ = 18 V, $F_0 = 125 \text{ kHz}$, $f_{DATA} = 360 \text{ Baud}$ (180 Hz), using a 115 V 60 Hz power line

Component Selection

Assuming the circuit of *Figure 4* is used with something other than the nominal 125 kHz carrier frequency, 180 Hz data rate, 18V supply voltage, etcetera, the component values listed in *Figure 5* will need changing. This section will help direct the CCT designer in finding the required component values with emphasis placed on look-up tables and charts. It is assumed that the designer has selected values for carrier center frequency, F_Q; data rate, f_{DATA}; supply voltage, V⁺; power line voltage, V^L; and power line frequency, F_L. If one or more of those parameters is not defined, one may read the data sheet and make an educated guess.

Maxims to keep in mind, based on CCT electrical perform-

ance considerations only, are: 1) the higher the F_O the better, 2) the lower the maximum data rate the better, and 3) the more time and frequency filtering the better.

Use *Figure 5* as a quick reference to the external component function.

THE TRANSMITTER

Co

Central to chip operation is the low TC of F_O emitter-coupled oscillator. With proper C_O, the F_O of the $2V_{BE}$ amplitude triangle-wave oscillator output may vary from near DC to above 300 kHz. While C_O may have any value, C_O should

LM1893/LM2893

Component Selection (Continued)

be made above 10 pF so that parasitic capacitance is not dominant. Excessive or unbalanced common-mode-toground capacitance should be avoided. A low temperature coefficient (TC) of capacitance (<100 PPM/°C), such as a monolithic NPO ceramic multilayer type, preserves low TC of F_O. *Figure 6* finds a C_O value given F_O.

Ro

Resistor R_O is used by the IC to generate a V_{BE}/R related current that is multiplied by 2 to produce the 200 μ A ICO control current that sets F_O. The control current TC "bucks" the V_{BE} related tri-wave amplitude across C_O to effect a low TC of F_O. Vary R_O to trim F_O, within limits. Raising F_O more than 20% above its untrimmed value by means of decreasing R_O more than 20% is not recommended. Low R_O, and so high control current, risks ICO saturation and poor TC under worst-case conditions. Raising R_O reduces the demodulated signal amplitude from the phase detector; raising R_O by more than a factor of 2 (1 octave) is not recommended.

Since lower TC pots are relatively costly, it is recommended that R_0 be made up of a 5.6 k fixed (<100 PPM/°C) resistor with a 2 k Ω (<250 PPM/°C) series pot.

C_A and R_A

Components C_A and R_A control the dynamic characteristics of the transmitter output envelope. Their values are not critical. Use the values given in *Figure 5*. C_A and R_A are functions of loaded T₁ tank Q, R_O, f_{DATA}, and line impulse noise. Any changes made in C_A and R_A should be made based on empirical measurements of a CCT on the line. Roughly, C_A acts as an ALC pole and R_A an ALC zero.

T1

At this point, the CCT system designer may choose to use one of the recommended transformers or to design custom T₁. Consult "The Coupling Transformer" section to help with the design of T₁ if a new or boost-capable transformer is needed. The recommended 125 kHz transformer functions with an I_O of up to 600 mApp.

It is recommended that CCT systems use the recommended transformers, described in *Figure 7*, for T₁. The 3 transformers are optimized for use in the ranges of 50–100 kHz, 100–200 kHz, and 200–400 kHz with unloaded Q's (Q_U) of about 35, and loaded Q's (Q_L) of about 12. Three secondary taps are supplied with nominal 7.07, 10, and 14.1 turns ratios (N) to drive industrial and residential power line impedances of 3.5, 7, and 14Ω respectively. All are inexpensive, all have the same pin-outs for easy exchange in a PC board, and all are small - on the order of 10 mm diameter at the base.

CQ

Tank resonant frequency $F_{\rm Q}$ must be correct to allow passage of transmitter signal to the line. Use *Figure 8* to find $C_{\rm Q}$'s value. Trimming $F_{\rm Q}$ to equal $F_{\rm Q}$ is done with T₁'s trimming slug. The inductance of T₁ has a TC of + 150 PPM/°C which may be cancelled by using a -150 PPM/°C cap such as polystyrene. Since circulating current in the tank is 1/4 $A_{\rm RMS}, C_{\rm Q}$ should have a low series resistance (a 1 Ω series resistance is too much). Polypropelene caps are excellent, "orange drop" mylars are adequate, while many other mylars are inadequate. A 100V rating is needed for transient protection.




FIGURE 7. The recommended T₁ transformers, available through: Toko America, 1250 Feehanville Drive, Mount Prospect, IL, 60056, (312) 297-0070

cc

Capacitor C_C's primary function is to block the power line voltage from T₁'s line-side winding. Also, C_C and T₁'s line-side winding comprise a LC highpass filter. The self-inductance of T₁ is far too low to support a direct line connection. C_C must have a low enough impedance at F_O to allow T₁ to drive transmitted energy onto the line. To drive a 14Ω power line, the impedance of C_C should be below 14Ω.

Use *Figure 9* to find the reactive impedance of C_C to check that it is less than the line impedance. Then check *Figure 10* to see that the power line current is small enough to keep T_1 well out of saturation; the recommended transformers can withstand a 10 Amp-turn magnetizing force (1 Amp through the worst-case 10 turn line-side winding).

Caution is required when choosing C_C to avoid series resonance of the series combination of C_C , the transformer inductance, and the reflected tank impedance. The low resistance of the network under series resonance will load the line, possibly decreasing range. For your particular line coupling circuit, measure for series resonance using some expected line impedance load.

RB

This base-bleed resistor turns Q_B off quickly - important since the amplifier output swing is about 200V/ μs . An R_B below about 24 Ω will conduct excessive current and overload the chip amplifier and is not recommended.




FIGURE 9. C_C's impedance should be, as a rule-of-thumb, smaller than the lowest expected line impedance

R_G

This resistor, in parallel with the internal 10 Ω resistor, fixes the current gain of the output amplifier, and so the output current amplitude. *Figure 11* gives output current and minimum AC current gain h_{fe} for Q_B when R_G is used to boost output current.


QB


The boost gain transistor Q_B must be fast. Double-diffused devices with 50 MHz F_T 's work, slower transistors (epi-base types) do not preserve a sinusoidal waveform when F_O is high or will cause the output amp. to oscillate. Q_B must have a certain minimum h_{fe} for given boost levels, as shown in *Figure 11. Figure 12* shows the power Q_B must dissipate continuously operating with a shorted output. BV_{CER} (R = R_B) must be 60V or greater and Q_B must have adequate SOA for transient survival.


Ζ_T


Unfortunately, potentially damaging transient energy passes through transformer ${\sf T}_1$ onto the Carrier I/O pin (instanta-


neous power of greater than 1 kW has been measured using the recommended transformers). For self protection, the Carrier I/O has an internal 44V voltage clamp with a 20Ω series resistance. A parallel low impedance 44V external transient suppression diode will then conduct the lion's share of any current when transients force the Carrier I/O to a high voltage.














 Z_T must be used unless some precaution is taken to protect the Carrier I/O pin from line transients or transients caused when stored line energy in C_C is discharged by the random phase of power line connection and disconnection. Worst case, C_C may discharge a full peak-to-peak line voltage into the tuned circuit. Another way to reduce the need for Z_T is by placing another magnetic circuit in the signal path that relies on a high, but easily saturated, permeability to couple a primary and secondary winding - a toroidal transformer for example. Toroids cost more than Z_T .

Use an avalanche diode designed specifically for transient suppression — they have orders of magnitude higher pulse

power capability than standard avalanche diodes rated for equal DC dissipation. Metal oxide varistors have not proven useful because of their inferior clamping coefficient and are not recommended. Specifications for an example minimum diode are given in *Figure 13*.

Breakdown Voltage	44-49V @ 1 mA
Maximum Leakage	1μA @ 40V
Capacitance	300 pF @ BV
Maximum Clamp Voltage	64.5V @ 7.8A
Peak Non-Repetitive Pulse Power	10 kW for 1 μ s
(REA Standard Exponential Pulse)	
Surge Current	70A for 1/120s

FIGURE 13. Key specifications for a recommended transient suppressor Z_T available from General Semiconductor, 2001 West Tenth Place, Tempe, AZ 85281, 602–968-3101, part no. SA40A

RT

 R_T acts as a voltage divider with Z_T , absorbing transient energy that attempts to pull the Carrier Input pin above 44V. Make the resistor a carbon composition 1/4W. When experiments discharging C_C charged to the peak-to-peak 620V AC thru a 1 Ω power line were carried out, film resistors blew open-circuit.

DT

This Schottky diode is placed in parallel with the CCT chip's substrate diode to pass the majority of the current drawn from ground when the Carrier Input or Carrier Output is pulled below ground by a larger-than-twice-the supply-swing on the tank. Note that Z_T is in parallel with the substrate diode, but is ineffective due to its high forward voltage drop and high diffusion capacitance caused by its low forward speed. Tests proved that a 1N5818 kept a receive-path functional with a 20X boost transmitter with a 7:1 transformer attempted to swing the receiver's Carrier I/O to ±100V (300 mA peak ground current in the receiver). Without D_T, the receiver momentarily stops functioning at a 100 times lower ground current.

This diode is not needed if the Carrier I/O never swings below ground. If your CCT systems all run on the same regulated voltage with all matched transformers and turns ratios, it is not needed. Otherwise, it is.

THE RECEIVER

The receiver and transmitter share components C_C , T_1 , C_Q , R_T , Z_T , C_O , R_O , and peripheral supply and bias components that are not in need of change for RX mode operation. Values for the balance of the components are now found.

Line-Frequency Rejection

To use the ultimate sensitivity of the device, fully 110 dB of 115 V, 60 Hz attenuation is required between the line and the limiter amplifier output. Using the circuit topology of *Figure 4*, the combined attenuation of the C_C/T_1 highpass, the tuned transformer, and the bandpass filter attenuation of the limiter amplifier give far more line rejection than the above-stated minimum. However, if some other CCT line coupling circuit is used, line rejection will become important to the system designer.

Receiver input power supply rejection (PSRR) and commonmode rejection (CMRR) are one-in-the-same using the supply-referenced signal input of *Figure 4*. Ripple swings both differential inputs of the Norton amp. equally, while the single-ended input signal swings only the positive input. Overall PSRR consists of the input CMRR (set by the input stage component matching) and the ripple-frequency attenuation of the input amplifier bandpass response that passes carrier frequency but stops low frequencies. A typical 1% resistor and 1 mV n-p-n mirror offsets give 26 dB of attenuation, the bandpass gives 54 dB 120 Hz attenuation, for an overall 80 dB PSRR to allow tens of volts of ripple before impacting ultimate sensitivity.


Cc

A value was chosen earlier. Knowing T_1 's secondary inductance allows a check of LC line attenuation using *Figure 14*.

C_L


The Norton input limiter amplifier has a bandpass filter for enhanced receiver selectivity, noise immunity, and line frequency rejection. The nominal response curve for $F_0 = 50$ kHz is shown in *Figure 15*. The 300 kHz pole is fixed. The 50 kHz pole is set by C_L's value. After C_L is found, the resulting line frequency attenuation is found for the bandpass filter.


Use *Figure 15* to find a C_L value given for F_O. The approximate line frequency attenuation of the bandpass filter may then be found in *Figure 16. Figure 15* returns a value for C_L 33% larger than nominal, giving a low frequency pole 33% low to allow for component tolerances.



TL/H/6750-15


FIGURE 14. The 60 Hz line rejection of the highpass filter made up of C_C and T_1 's line-side winding (neglecting capacitive coupling)





$C_{\rm F}$ and $R_{\rm F}$

These phase-locked loop (PLL) loop filter components remove some of the noise and most of the $2F_O$ components present in the demodulated differential output voltage signal from the phase detector. They affect the PLL capture range, loop bandwidth, damping, and capture time. Because the PLL has an inherent loop pole due to the integrator action of the ICO (via C_O), the loop pole set by C_F and the zero set by R_F gives the loop filter a classical 2nd-order response.



Q_-POLE-SETTING CAPACITANCE (#F) TL/H/6750-18 FIGURE 16. The Norton-input limiter amplifier bandpass filter line-frequency signal attenuation given CL




FIGURE 17. Find C_F given F_O. *Figure 19* gives the maximum data rate

No $C_{\rm F}$ and $R_{\rm F}$ give the most stable PLL with the fastest response. Large $C_{\rm F}$'s with a too-small $R_{\rm F}$ cause PLL loop instability leading to poor capture range and poor step response or oscillation.

Calculation of C_F and R_F is quite difficult, involving not only the 2nd-order loop step response, but also the PLL non-dominant poles, the tuned transformer stepped-frequency response, and the RC lowpass step response (for data rates approaching 1 kHz). C_F and R_F values are best found empirically. Tolerance is not critical. Component values are selected to give the best possible impulse noise rejection while preserving a $\pm 20\%$ capture range and wide stability margin. *Figures 17* and *18* give C_F and R_F values versus F_O, where "f_{DATA} << MAX DATA RATE" means that f_{DATA} should be less than the maximum data rate, in kHz, from *Figure 19* divided by 10.

Note that C_F and R_F are a function of data rate only for high data rates and are not plotted against data rate - as one might expect. The reason for this is important to understand if the CCT system designer wishes to find C_F and R_F empirically. Data signal is, loosely speaking, passed through the PLL loop and is therefore potentially attenuated if the loop bandwidth is on the order of the 3rd harmonic of the data rate, or less. Overall loop bandwidth is held as low as possible for maximum noise rejection while passing the data. Loop bandwidth is roughly proportional to the geometric mean of the unfiltered loop bandwidth and the filter pole set by C_F . Therefore, C_F is related to data rate. Unfortunately, the loop capture range falls to critically low values when large enough values of C_F are used to reduce loop bandwidth of the 100's of Hz range, for low data rates. The

obvious way out is to then reduce the unfiltered loop bandwidth. That bandwidth is approximately proportional to the value of C_O. For a fixed F_O, unfiltered loop bandwidth reduction requires a larger C_O and larger control current. With this chip, changing the control current is not allowed. So one is forced to choose a C_F/R_F combination with some minimum capture range, say $\pm 20\%$, that is within some guardband from the point of loop instability. Happily, impulse noise tends to last only fractions of a millisecond so that the lack of low bandwidth loop response with low data rates is not a heavy penalty. As long as there is adequate capture range, the impulse noise filter performs admirably. Note that reducing F_O will reduce the no-filter loop bandwidth, and indeed the maximum data rate falls below the limit set by the RC lowpass filter as F_O falls below 100 kHz (*Figure 19*).

The tuned transformer characteristics will affect the demodulated data waveform more than C_F and R_F at low data rates. Tank Q and off-tuning will affect overshoot during the FSK frequency steps. This is a property of tuned circuits. The maximum data rate of *Figure 19* is measured from the receiver input to the Data Out and does not include the data bandwidth reducing effects of T_I.

СМ

Capacitor C_M stores a voltage corresponding to a correction factor required to cancel the phase detector differential output DC offsets. The stored voltage is $\frac{5}{6}$ of the DC offset plus some bias level of about 2.2 V. A large C_M value increases the time required to bias-up the receive path at the beginning of transmission. A large C_M does filter well and store its bias voltage long. Because of the initial random charge of C_M , the receiver must be given a data transition to charge to the proper bias voltage. Therefore, reducing C_M 's value to one that may be charged in less than 2 bit-times will not save biasing time and is not recommended.






FIGURE 18. Find R_F given F_O with F_{DATA} a parameter



Use *Figure 20* to find C_M 's value knowing f_{DATA} , assuming the standard 2 bit receive charge time is desired. The cap. value and TC are not critical, but the capacitor should have low leakage.







CI

The impulse noise filter integrator capacitor C_I is used to disallow the passage of any pulse shorter than the integrator charge time. That charge time, set to a nominal $1/_2$ bit time, is the time required for a $\pm 50~\mu A$ charge current to swing C_I over a 2 V_{BE} range. Charge time under worst case conditions must never be greater than a bit time since no signal could then pass. Using a $\pm 10\%$ capacitor, full junction temperature range, and full specified current range, a *Figure 21* gives C_I versus data rate under those conditions.

R_C

The collector pull-up resistor is sized to supply adequate pull-up current drive and speed while preserving adequate output low current drive.





ΖA

The 5.1V silicon zener diode Z_A is required when a short RX-to-TX switch-over time is needed at the same time that the chip is operating in the RX mode with a pin 10 input signal swing approaching or exceeding twice the supply voltage. Predominant causes of these large swings impinging on the RX input are: 1) a transmitter's supply voltage higher than the receiver's supply voltage, 2) a TX and RX pair that are electrically close, or, 3) a higher RX T₁ step-up turns ratio than the TX T₁ step-down ratio.

Normally, when in the RX mode with small incoming signal on pin 10, the ALC remains off with pin 7 at a 6V ($V_Z - 2V_{BE}$) bias voltage. C_A is then charged to 6V. TX mode may then be selected with 6V on C_A allowing 100% TX power to pump T₁'s tuned circuit, and so the AC line, quickly for fast RX-to-TX switch time. As TX output swing increases so that pin 10 swings below V_{ALC} (4.7V typically), that ALC activates to charge C_A to about 6.6V to reduce TX output drive. However, if in the RX mode pin 10 ever swings below V_{ALC}, C_A will charge to above 6.6V. Now, when the TX mode is selected with C_A at 6.6V, somewhere from 0 to 100% TX output drive is available to pump T₁'s tuned circuit resulting in a slower rising line signal - effectively reducing the RX-to-TX switch time.


Use a 5.1V Z_A driven by a 0 to 0.8V logic low signal to guarantee over-temp. operation. R_A must be in series with Z_A to limit current flow and should never fall below 1 k Ω . If R_A is less than 1 k Ω , then put a 2 k Ω resistor in series with Z_A . Logic high voltages above 10V will cause current flow into pin 7 that must be limited to 1 mA (with R_A or a series R).

Breadboarding Tips

During CCT system evaluation, some techniques listed below will simplify certain measurements.

- Use caution when working on this circuit dangerous line voltages may be present.
- When evaluating PLL operation, offset cancel circuit operation, and loop filter values, use the filter of *Figure 22* to view the demodulated signal minus the 2F_O and noise components. This filter models the RC lowpass filter on chip.

TL/H/6750-25



TL/H/6750-24

FIGURE 22. Circuit to view the differential demodulated data signal, minus the noise and 2F_O components, conveniently with a single-ended gain-of-one output

Breadboarding Tips (Continued)

- When evaluating CCT system noise performance on a real power line, it is desirable to vary the signal amplitude to the receiver. This is not easy. An in-line lineproof L-pad is fine except that the line impedance is unknown and variable and so the L-pad will rarely match. Instead, the power output of a chip transmitter may be controlled using the circuit of *Figure 23*. This circuit controls the ALC.
- It is sometimes desirable to place impulse noise on the line. A simple light dimmer with a 100 W light bulb load produces representative impulse noise.
- Do not allow peak currents of over 1 A through the 5.6 V Zener. In other words, don't short charged capacitors into this low-impedance device. Take care not to momentarily short pins 10 and 11 - chip damage may result.
- Figure 24 shows some typical signals beginning with serial data transmitted to received signal.

Tuning Procedure

This procedure applies to circuits similar to *Figure 4* LM1893 or LM2893 circuit.

First, trim F_O by putting the chip in the TX mode, setting a logical high data input, and measuring the TX high frequency, 1.022 F_O , on the Carrier I/O using these steps:

- 1. Take pin 17 to a logic low.
- 2. Take pin 5 to a logic high.
- 3. Place a counter on pin 10.
- 4. Adjust R_O on pin 18 for $F = 1.022F_O$.

Second, the line transformer is tuned. The chip is placed in the TX mode, a resistive line load is connected to disable the ALC by reducing tank voltage swing below its limit. FSK data is then passed through the tank so that the tank envelope may be adjusted for equal amplitude for high and low data frequency.

- 1. Take pin 5 to a logic high.
- 2. Place a logic-level square wave at or below the receiver's maximum data rate on pin 17.
- 3. Temporarily place a 330 Ω resistor across the tank.
- 4. Place a scope on pin 10.
- 5. Adjust the transformer slug for the least envelope modulation.

In lieu of the 330 Ω resistive load, T₁ may be coupled to the power line to better simulate actual load and tank pull conditions during tank tuning. Alternatively, a passive network

representing an average line impedance may be connected to the line side of T_1 . The circuit of *Figure 23* should then be used to defeat the leveling effect of the ALC.




FIGURE 23. A means of transmitter output amplitude control is shown

Thermal Considerations

It is desirable to place the largest possible signal on the power line for maximum range, limited only by the chip power dissipation and maximum junction temperature T_J. The falling output power at elevated TJ allows a more optimal power output - high power at low TJ and lower power at high T_{.1} for chip self-protection. However, it is still possible to exceed the maximum TJ within the specified ambient temperature limit (T_A = 85°C) under worst case conditions of 100% TX duty cyle, high supply, shorted load, poor PC board layout (with small copper foil area), and an above nominal current part. Under those conditions, a part may dissipate 2140 mW, reaching a T_J = 170°C worst-case (admittedly a rare occurrence). Proper system design includes the measurement or calculation of T₁ max. to guarantee function under worst-case operation. Like all devices with failure modes modeled by the Arrhenius model, the high chip reliability is further enhanced by keeping the die temperature mercifully below the absolute maximum rating.

A direct method of measuring operating junction temperature is to measure the V_{BE} voltage on pin 18, which is always available under all operating modes. The graph of *Figure 25* may be used to find T_J, knowing V_{BE} at the operating point in question and V_{BE} at T_A = T_J = 25°C. V_{BE} is found by powering up a chip (in RX mode) that has been dissipating zero power at some T_A for some time and measuring V_{BE} in less than 1 s (for better than 5°C accuracy).

Alternately, T_J may be calculated using:

$$T_{J} = T_{A} + \theta_{JA} P_{D} \tag{1}$$

where θ_{JA} is 75°C/W for the plastic (N) package using a socket. That θ_{JA} value is for a high confidence level; nomi-




FIGURE 24. Oscillogram revealing signals at several important nodes under weak signal (0.5 mV_{RMS}) conditions with SCR spikes on an otherwise quiet 115 V, 60 Hz power line. The signals are: 1) transmitted data, 2) RX carrier on the tuned transformer, 3) demodulated signal from the PLL after passing thru circuit of *Figure 22*, 4) signal after RC lowpass, 5) data at impulse noise filter integrator, and 6) received data. Horizontal scale is 10 ms per div.

Thermal Considerations (Continued)

nal θ_{JA} for an N package is 60°C/W, lower with good PC board layout. Since P_D is a relatively strong function of T_J, an iterative solution process starting with an initial guess for T_J is used. With the estimated T_J, find the total supply current found in the typical performance characteristics.




FIGURE 25. T_J may be found by using the temperature coefficient of pin 18 V_{BE} if V_{BE} is known at 25°C

TL/H/6750-27

Transmit-To-Receive Switch-Over Time

An important figure-of-merit for a half-duplex CCT link, affecting effective data rate, is the TX-to-RX switch time T_{TR} . Using the recommended component values gives this part a nominal 2 bit-time (1 bit time = $1/[2f_{DATA}])$ over a wide range of operating conditions, where the receiver requires 1 data transition. T_{TR} cannot be decreased significantly but does increase as noise filtering, especially via C_M , is increased. Impulse noise at switch, signals near the limiting sensitivity, poor F_O match between receiver and transmitter because of poor trim or worst-case conditions, and the statistical nature of PLL signal acquisition may all contribute to increase T_{TR} to possibly 4 bit-times.

 T_{TR} is lower when a pair of LM1893's handshake rapidly. The receiver was designed to "remember" the RX-mode DC operating points on C_M and C_F while in the TX mode. Under noisy worst case conditions, C_M will discharge to the point of false operation after 35 bit-times in the TX mode (1400 bit times with no noise and a nominal part, $f_{DATA}=$ 180 Hz). T_{TR} is about 0.8 ms (proportional to the selected F_O) plus $1/_2$ bit-time.

The major components of T_{TR} are described below for a nominal 125 kHz F_O, 180 Hz f_{DATA}, lightly-loaded tank with a Q of 20, and the circuit of *Figure 4*. The remote CCT has been operating in the TX mode with a 26.6 V_{PP} tank swing and is now selected as a receiver. An incoming signal requiring the ultimate receiver sensitivity immediately is placed on the line.

First, the tank stored energy at the transmit frequency must decay to a level below the 2.8 mV_{PP} swing caused by the 0.14 mV_{RMS} incoming line signal containing the information to be received.

decay time =
$$\frac{Q}{\pi F_0} \ln \left(\frac{V_1}{V_0} \right) =$$

 $\frac{20}{\pi \times 125\ 000} \ln \left(\frac{26.6}{0.0028} \right) = 0.466 \text{ ms}$ (2)

That is 0.47 ms of delay (proportional to I/F_O and Q).

Second, the PLL must acquire the signal; it must lock and settle. Acquisition time is statistical and may take any length of time, but average acquisition time depends on the loop filter components C_F and R_F and the difference in center frequencies, ΔF_O , of the TX/RX pair. Using the recom-

mended C_F and R_F (47 nF and 6.2 k Ω) with a ±4.4% Δ F_O (a ± 100 mV DC offset on C_F and R_F), lock was measured to take less than 50 cycles of F_O. That is a 0.40 ms delay (proportional to 1/F_O).

Acquisition is incomplete until the second order PLL loop settles. For the above-mentioned C_F and R_F , the loop natural frequency F_N and damping factor are found to be 2.3 kHz and 1.0 respectively. Settling to within \pm 25 mV of the \pm 100 mV DC offset change requires 2.7 periods of F_N , or 1.2 ms (a function of C_F and $R_F).$

Third, the RC lowpass filter introduces a 0.12 ms delay. Fourth, C_M must charge up to \pm (5%)100 = 83 mV depending on the polarity of F_O. Borderline data squaring with zero noise immunity is possible with only \pm (5%) 50 mV of charging. C_M charge current is an asymptotic function approximated by assuming a 50 μ A charge current and the full 83 mV charge voltage. C_M charge time is then 1.7 ms (proportional to 1/f_{DATA}).

Fifth, the impulse noise filter adds a $1\!\!\!/_2$ bit-time delay. Total T_{TR} is 3.9 ms plus $1\!\!\!/_2$ bit-time for a total of 1.9 bit-times at 360 Baud.

Receive-To-Transmit Switch-Over Time

Assume the chip has been in the RX mode and the TX mode is now selected. In less than 10 μ s, full output current is exponentially building tank swing. 50% of full swing is achieved in less than 10 cycles - or under 80 μ s at 125 kHz. In the same 10 μ s that the output amp went on, the phase detector and loop filter are disconnected and the modulator input is enabled. FSK modulation is produced in 10 μ s after switching to TX mode.

Power Line Impedance

Irrespective of how wide the limits on power line impedance Z_L are placed, there are no guarantees. However, since the CCT design requires an estimate of the lowest expected line impedance Z_{LN} encountered for the most efficient transmitter-to-line coupling, line impedance should be measured and Z_L limits fixed to a given confidence level. Reasonable values for T_1 turns ratio, loaded Q, and tank resonant frequency pull F_Q may be found to enable a CCT system design that functions with the overwhelming majority of power lines.

A limited sampling of Z_L was made, during the LM1893 design, of residential and commercial 115V 60 Hz power line. Data was also drawn from the research of Nicholson and Malack (reference 1), among others, to produce *Figures 26* and *27*. All measured impedances are contained within the shaded portions of *Figure 27*. A nominal 3.5, 7.0 and 14 Ω Z_{LN} is used throughout the application information with a nominal 45° phase angle (0° is sometimes used for simplicity).






FIGURE 26. Measured line impedance range for residential and commercial 115V, 60 Hz lines



Power Line Attenuation

The wiring in most US buildings is a flat 3 conductor cable called Amerflex, BX, or Romex. All referenced line impedances refer to hot-to-neutral impedances with a grounded center conductor. The cable has a 100 Ω characteristic impedance, a 125 kHz quarter-wavelength of 600 m (250 m at 300 kHz), and a measured 7 dB attenuation for a 50 m run with a 10 Ω termination. Generally, line loads may be treated as lumped impedances. Instrument line cords exhibit about 0.7 μ H and 30 pF per meter.

Limited tests of CCT link range using this chip show extensive coverage while remaining on one phase of a distribution transformer (100's of m), with link failure often occuring across transformer phases or through transformers unless coupling networks are utilized. Total line attenuation allowed from full signal to limiting sensitivity is more than 70 dB. Typically, signal is coupled across transformer phases by parasitic winding capacitance, typically giving 40 dB attenuation between phased 115 V windings. Coupling capacitors may be installed for improved link operation across phases. Power factor correcting capacitor banks on industrial lines or filter capacitors across the power lines of some electronic gear short carrier signal and should be isolated with inductors. Increasing range is sometimes accomplished by electing to install the isolating inductors (Figure 28) and coupling capacitors, as well as by electing to use the boost option. Frequency translating or time division multiplexed repeaters will also increase range.



TL/H/6750-40

FIGURE 28. An isolation network to prevent: 1) noise from some device from polluting the AC line, and 2) to stop some low impedance device (measured at F_0) from shorting carrier signal. Component values given as an example for $F_0 = 125$ kHz on residential power lines

The Coupling Transformer

The design arrived at for T_1 is the result of an unhappy compromise - but a workable one. The goals of 1) building

T₁ with a stable resonant frequency, F_Q, that is little affected by the de-tuning effect of the line impedance Z_L, and of 2) building a tightly line-coupled transformer for transmitted carrier with loose coupling for transients, are somewhat mutually exclusive. The tradeoffs are exposed in the following example for the CCT designer attempting a new boost-capable, or different core, transformer design.

The compromises are eased by separating the TX output and RX input in the LM2893. An untuned TX coupling transformer with only core coupling (not air-coupled solenoid windings) would employ a high permeability, high magnetic field, low loss, square saturating, toroidal core. The resonant RX path would be isolated from line-pull problems by a unilateral amplifier that operates at line voltages with much more than 110 dB of dynamic range, or by a capacitively coupled pulse transformer driving a unilateral amplifier and filter, for increased selectivity. See the LM2893-specific applications section.

For a LM1893-style transformer application, first, choose the turns ratio N based on an estimated lowest Z_L likely encountered, Z_{LN} . *Figure 29* shows graphically how N affects line signal. N should be as large as possible to drive Z_{LN} with full signal. If T_1 has an unloaded Q, Q_U, of well less than 35, a guess of N somewhat high should be used and later checked for accuracy. The recommended transformers have secondary taps giving a choice of N=7.07, 10, and 14.1 (nominally) for driving Z_{LN} 's of 14, 7.0, and 3.5 Ω respectively (at $T_J = 25^{\circ}$ C, V + = 18V, and Q_U = 35).

The resonating inductance of the tuned primary, L₁, is sought. Note that, while standard transformer design gives a transformer self-inductance with an impedance at operating frequency well above load impedance, the tuned transformer requires a low L₁ for adequate Q_U and minimum line pull. Result: relatively poor mutual coupling.


$$L_1 = \frac{R}{2\pi F_0 Q}$$
(3)

It is known that resonant frequency $F_Q = F_O$ and some minimum bandwidth, or maximum Q, will be required to pass signal under full load conditions.

$$L_{1} = \frac{R_{Q} \parallel |Z_{LN}|'}{2\pi F_{Q}Q_{L}}$$
(4)

 $|Z_{LN}|'$ is the reflected Z_{LN} , Q_L is the loaded Q, and parallel resistance R_Q models all transformer losses and sets Q_O . $R_Q \parallel |Z_{LN}|'$ is found knowing that it absorbs full rated power.

The Coupling Transformer (Continued)



TL/H/6750-32

FIGURE 29. Impressed line voltage for a given Z_L for each of the 3 taps available on the recommended transformers

$$P_{O} = I_{O}V_{O} = \frac{I_{OPP}}{2\sqrt{2}} \left[\frac{2(-V_{ALC} + V_{+})}{2\sqrt{2}} \right] = \frac{(-4.7 + V_{+})I_{O}}{4}$$
(5)

where IO is in amps peak-to-peak at an elevated TJ

$$P_{O} = \frac{(18 - 4.7) \, 0.06}{4} = 0.200 \, W \tag{6}$$

$$R_{Q} \| |Z_{LN}|' = \frac{V_{O}^{2}}{P_{O}} = \frac{(-V_{ALC} + V_{+})\sqrt{2}}{I_{O}} = 442 \ \Omega \tag{7}$$

 R_{Q} is found using Z_{LN} and the value for N found when assuming $Q_{U}\,=\,35.$

$$|Z_{LN}|' = N^2 Z_{LN} = (7.07)^2 \, 13.9 = 695 \, \Omega$$
 (8)

$$R_{Q} = \frac{1}{\frac{1}{|R_{Q}||/2} ||'|} - \frac{1}{|Z_{Q}||'} = \frac{1}{\frac{1}{|A|^{2}} - \frac{1}{|A|^{2}}} = 1210 \,\Omega \qquad (9)$$

$$R_{QS} = \frac{R_Q}{1 + Q_U^2} = \frac{1210}{1 + 35^2} = 1 \,\Omega \tag{10}$$

Only Q_L remains to be found to calculate L_1 . Q_L is related to the -3 dB (half-power) bandwidth by

$$Q_{L} = \frac{1}{BW (\% \text{ of } F_{O})}$$
(11)

An iterative solution is forced where line pull, ΔF_Q , must be guessed to find Q_L and L_1 . L_1 is then used to check the line pull guess; a large error requires a new guess. Try a BW of 8.7% - that is 4.4% for deviation, 1% for TC of F_O , and 3.3% for ΔF_Q - giving $Q_L = 11.5$.

$$L_1 = \frac{442}{2\pi \times 125\,000 \times 11.5} = 49.0\,\mu\text{H} \tag{12}$$

Knowing the core inductance per turn, L, and L₁, the number of turns is found.

$$T_{1} = \sqrt{\frac{L_{1}}{L}} = \sqrt{\frac{49.0 \ \mu H}{20 \ nH/T}} = 49 \ \frac{1}{2} \text{ turns}$$
(13)

T is normally an integer, but these transformers require so few turns that half-turns are specified, remembering that the remaining $\frac{1}{2}$ turn is completed on the P.C. board and is loosely coupled. The secondary turns are calculated

$$T_2 = \frac{T_1}{N} = \frac{49.5}{7.07} = 7.00 = 7 \text{ turns}$$
 (15)

giving an L_2 of 0.98 $\mu H.$ Note that the recommended 125 kHz transformer mirrors these specifications. The resonating capacitor is

$$C_{Q} = \frac{1}{(2\pi F_{Q})^{2} L_{1}} = 33.1 \times 10^{-9} = 33 \text{ nF}$$
(16)

Line pull ΔF_Q was calculated (reference 3) for a Z_L magnitude of 14Ω and up with any phase angle from -90° to 90° . ΔF_Q was 6.4%- well above the 3.3% estimate. Referring to (11), an 11.8\% bandwidth is required, forcing L_1 to be reduced to reduce Q. That fix was not implemented; some signal attenuation under worst-case drift and ΔF_Q is allowed. L_1 is already so small that the 31 gauge winding conducts a 1_A^\prime ARMS circulating current.

Line Carrier Detection

While the addition of a carrier detection circuit (for a mute or squelch function) will only decrease receiver ultimate sensitivity, there is sometimes good reason to employ it to free the controller from watching for RX signal when no carrier is incoming, or to employ it to reduce the probability of line collisions (when multiple transmitters operate simultaneously to cause one or more transmissions to fail). Unless the detector is heavily filtered or uses a high carrier amplitude threshold, there will be false outputs that force the controller to have Data Out data checking capability just as is required when using no carrier detector. If false triggering is minimized, the probability of line collisions is increased due to the inability to sense low carrier amplitudes and because of sense delay. The property of the LM1893 to change output state infrequently (although the polarity is undefined) when in the RX mode, with no incoming carrier, reduces the desire to implement carrier detection and preserves the full ultimate sensitivity. Also, many impulse-noise insensitive transmission schemes, like handshaking, are easily modified to recover from line collisions.

Regarding this, it should be stated that for very complicated industrial systems with long signal runs and high line noise levels, it is probably wise to use a protocol which is inherently collision free so that no carrier detect hardware or software is needed. A token passing protocol is an example of such a system.

Figure 30 shows a low cost carrier amplitude detection circuit.

Audio Transmission

The LM1893 is designed to allow analog data transmission and reception. Base-band audio-bandwidth signals FM modulate the carrier passing through the tuned transformer (placing a limit on the usable percent modulation) onto the power line to be linearly demodulated by the receiver PLL. Because the receiver data path beyond the phase detector will pass only digital signal, external audio filtering and amplification is required. *Figure 31* shows a simple audio transmitter and receiver circuit utilizing a carrier detection mute circuit. A single LM339 quad. comparator may be used to build the carrier detect and mute. Filter bandwidth is held to a minimum to minimize noise, especially line-related correlated noise.

Communication and System Protocols

The development of communication and system protocols has historically been the single most time consuming element in design of carrier current systems. The protocols are defined as the following:

1. Communication protocol: a software method of encoding and decoding data that remains constant for every transmis-





FIGURE 30. A simple carrier amplitude detector with output low when carrier is detected



TL/H/6750-34

FIGURE 31. A simple linear analog audio transmitter and receiver are shown. The carrier and 1.6V inputs are derived from the carrier detector of *Figure 30*. The remaining 2 LM339 comparators may be used to build the carrier detector circuit.

Communication and System

Protocols (Continued)

sion in a system. Its first purpose is to put data in a baseband digital form that is more easily recognized as a real message at the receive end. Secondly, it incorporates encoding techniques to ensure that noise induced errors do not easily occur; and when they do, they can always be detected. Lastly, the software algorithms that are used on the receive end to decode incoming data prevent the reception of noise induced "phantom" messages, and insure the recovery of real messages from an incoming bit stream that has been altered by noise.

2. System protocol: the manner in which messages are coordinated between nodes in a system. Its first purpose is to ensure message retransmission to correct errors (handshake). Secondly it coordinates messages for maximum utilization and efficiency on the network. Lastly, it ensures that messages do not collide on the network. Common system protocols include master-slave, carrier detect multiple access, and token passing. Token passing and master slave have been found to be the most useful since they are inherently collision free.

TL/H/6750-33

Both protocols usually reside as software in a single microcontroller that is connected to the LM1893/2893 I/O. In any case, some sort of intelligence is needed to process incoming and outgoing messages. UARTs have no usefulness in

Communication and System

Protocols (Continued)

carrier current applications since they do not have the intelligence needed to distinguish between real messages and noise induced phantoms.

The difficulty in designing special protocols arises out of the special nature of the AC line, an environment laden with the worst imaginable noise conditions. The relatively low data rates possible over the AC line (typically less than 9600 baud) make it even more imperative that systems utilize the most sophisticated means available to ensure network efficiency.

With these facts in mind, the designer is referred to a publication intended to aid in the development of carrier current systems. This is literature #570075 The Bi-Line Carrier Current Networking System, a 200 pp. book that functions as the "bible" of Bi-Line system design. It has sections on LM1893 circuit optimization, protocol design, evaluation kit usage, critical component selection, and the Datachecker/ DTS case study.

Basic Data Encoding (please refer to the previously mentioned publications for advanced techniques)


At the beginning of a received transmission, the first 0 to 2 bits may be lost while the chip's receiver settles to the DC bias point required for the given transmitter/receiver pair carrier frequency offset. With proper data encoding, dropped start bits can be tolerated and correct communication can take place. One simple data encoding scheme is now discussed.


Generally, a CCT system consists of many transceivers that normally listen to the line at all times (or during predetermined time windows), waiting for a transmission that directs one or more of the receivers to operate. If any receiver finds its address in the transmitted data packet, further action such as handshaking with the transmitter is initiated. The receiver might tell the transmitter, via retransmission, that it received this data, waiting for acknowledgement before acting on the received command. Error detecting and correcting codes may be employed throughout. The transmitter must have the capability to retransmit after a time if no response from the receiver is heard - under the assumption that the receiver didn't detect its address because of noise, or that the response was missed because of noise or a line collision. (A line collision happens when more than 1 transmitter operates at one time - causing one or more of the communications to fail). After many re-transmissions the transmitter might choose to give up. Collision recovery is achieved by waiting some variable amount of time before retransmission, using a random number of bits delay or a delay based on each transmitter's address, since each transceiver has a unique address.

An example of a simple transmission data packet is shown in Figure 32. The 8 bit 50% duty-cycle preamble is long enough to allow receiver biasing with enough bits left over to allow the receiver controller to detect the square-wave that signals the start of a transmission. If there had been no transmission for some time, the receiver would simply need to note that a data transition had occurred and begin its watch for a square-wave. If the receive controller detected the alternating-polarity data square-wave it would then use the sync. bit to signal that the address and data were immediately following. The address data would then be loaded, assuming the fixed format, and tested against its own. If the address was correct, the receiver would then load and store the data. If the address was not correct, either the transmission was not meant for this receiver or noise has fooled the receiver. In the former case, when the transmission was not meant for the receiver, the controller should immediately return to watching the incoming data for its address. If the later case were true, then the receive controller would continue to detect edges, tieing itself up by loading false data and being forced to handshake. The square-wave detection and address load and check routines should be fast to minimize the time spent in loops after being false-triggered by noise. If the controller detects an error (a received data bit that does not conform to the pre-defined encoding format) it should immediately resume watching the LM1893's Data Out for transmissions, the next bit would be shifted in and the process repeated.

A line-synchronous CCT system passing 3 bits per half-cycle may replace the long 8 bit preamble and sync pulse with a 2 bit start-of-transmission bias preamble. The receive controller might then assume that preamble always starts after bit 1 (the first bit after zero-crossing) so that any data transition at a zero crossing must be the start of the address bits and is tested as such. The line synchronous receiver operates with a simpler controller than an asynchronous system.

Discussion has assumed that the controller has always known when the Data Out is high or low. The controller must sample at the proper time to check the Data Out state. Since noise shows itself as pulse width jitter, symmetrically placed about the no-noise switch-points, optimum Data Out sampling is done in the center of the received data pulse. The receive data path has a time delay that, at low data rates, is dominated by the impulse noise filter integrator and is nominally $\frac{1}{2}$ bit. At a 2 kHz data rate, an additional delay of approximately $\frac{1}{10}$ bit is added because of the cumulative delay of the remainder of the receiver. *Figure 33* shows that Data Out sampling occurs conveniently at the transmitted





Basic Data Encoding (Continued)




FIGURE 33. Operating waveforms of a linesynchronized transceiver pair are shown. The diagram shows how the transmitted data transitions may be used as received data sampling points

data edges for the line synchronous data transmission scheme mentioned in the previous paragraph. With the asynchronous system suggested, the receive controller must sample the Data Out pin often to determine, with several bits of accuracy, where the square-wave data transitions take place, average their positions assuming a known data rate, and calculate where the center of the data bits are and will continue to be as the address and data are read. A long preamble is helpful. Software that continuously updates the center-of-bit time estimate, as address and data are received, works even better. Alternatively, a coding scheme employing an embedded clock can be used.

LM2893 Application Hints

The LM2893 is intended for advanced applications where special circuitry is used in the transmit and receive paths. The LM2893 makes this possible by featuring separate transmit output and receive input pins.

Examples of enhancements that can be added to the basic LM1893/2893 circuit include separate transmit and receive windings on the coupling transformer, high quality ceramic or LC filters in the receive path, and simple impulse noise blanking circuits.

In many applications, the additional performance to be gained outweighs the extra cost of the additional circuitry. More than likely, high performance industrial applications such as building energy management will fit into this category, since they require the utmost in reliability.

Because of the specialized nature of individual LM2893 applications, it is not possible to give one circuit that will satisfy all requirements for performance and cost effectiveness. Therefore no specific application examples will be given. Instead the subsequent text describes in general terms the types of circuits that can be used to increase performance along with their advantages and disadvantages. It is intended to be a springboard for ideas.

LM2893 COUPLING NETWORKS

The main disadvantages of the typical LM1893 coupling network are that it functions as the bandpass filter, has loose coupling between primary and secondary, and has a single secondary. The LM1893 coupling network was designed this way mainly because of the restraint that the carrier input and output are tied together. Because the coupling transformer is used as a filter, the LM1893 circuit is susceptible to pulling of the center frequency under conditions of changing line impedances or when several LM1893 circuits are close in proximity on the AC line. Because the tuned transformer has a high value of "Q", ringing also occurs in the presence of impulsive noise. This ringing occurs at the center frequency and increases the error rate of transmissions, especially at relatively high data rates (>2000 baud). Because it is the only tuned circuit in the system, the selectivity characteristics leave a lot to be desired.

The LM2893, having separate receive input and transmit output pins, removes the limitations on coupling transformer design, allowing the design of circuits devoid of the previous limitations.

The first enhancement that can be made with the LM2893 circuit is the use of a high permeability ferrite toroid for line coupling along with a separate filter. The transformer would be of broadband design (untuned) with two secondaries, one for coupling to the transmit output and one for coupling to the transmit output and one for coupling of both the transmitter and receiver, with the result of quite a bit more receive sensitivity.

Because of the increased signal and separate receive signal path, a 3 or 6 db pad can be used before the selective stages to eliminate pulling of the center frequency due to changes in line impedance.

Another advantage of the toroidal transformer is that it can be designed for use at very low line impedances due to its inherent tight coupling.

SEPARATE FILTER

Because of the separate receive path of the LM2893, a relatively high quality bandpass filter can be used for selectivity. Inexpensive ceramic filters are available that have bandpass and center frequency characteristics compatible with carrier current operation. Futhermore, the use of these filters allows multichannel operation, previously made difficult by the single tuned network of the LM1893. These filters are easily cascaded for even more off-frequency rejection. If the pad is added before the filter, there will be negligible pulling due to changes in line impedance reflected through the coupling transformer.


Alternatively, a Butterworth/Chebyshev bandpass LC filter or an active filter can be used in place of the ceramic filter.

IMPULSE NOISE BLANKER

Although the LM2893 has adequate impulse noise rejection for most applications, there is reason to employ impulse blanking to improve error rates in severe AC line environments. Typically, errors occur due to pulse jitter in the LM1893/2893 data output that originates when the internal time domain filter smooths out an incoming noise pulse.

The solution involves removing the impulse completely and not simply trying to filter it. Moreover, the pulse should be removed in the receive signal path before the selective portions of the circuit to eliminate ringing. This also allows the receiver filter to smooth out the blanks that also occur in the desired incoming carrier signal.

If a carrier detect circuit is desired in conjunction with the LM2893 it can be located after the filter and impulse blanker. Because impulse noise is removed, the false triggering that plagues these circuits will be greatly reduced. LM1893/LM2893



LM1893/LM2893

References

- Nicholson, J.R. and J.A. Malack; "RF Impedance of Power Lines and Line Impedance Stabilization Network in Conducted Interference Measurements;" IEEE Transactions on Electromagnetic Compatibility; May 1973; (line impedance data)
- 2. Southwick, R.A.; "Impedance Characteristics of Single-Phase Power Lines;" Conference Rec.; 1973 IEEE Int. Symp. on Electromagnetic Compatibility; (line impedance data)
- 3. Hayt, William H. Jr. and Jack E. Kemmerly; "Engineering Circuit Analysis;" McGraw-Hill Books; 1971; pp. 447– 453; (linear transformer reflected impedance)

- 4. FCC, "Notice of Proposed Rule Making," Docket 20780, adopted Apr. 14, 1976, (Proposed regulation)
- Monticelli, Dennis M. and Michael E. Wright; "A Carrier Current Transceiver IC for Data Transmission Over the AC Power Lines;" IEEE J. Solid-State Circuits; vol. SC-17; Dec. 1982; pp. 1158-1165; (LM1893 circuit description)
- Lee, Mitchell; "A New Carrier Current Transceiver IC;" IEEE Trans. on Consumer Electronics; vol. CE-28; Aug. 1982; pp. 409–414; (Application of LM1893)

National Semiconductor

LM1921 1 Amp Industrial Switch

General Description

The LM1921 Relay Driver incorporates an integrated power PNP transistor as the main driving element. The advantages of this over previous integrated circuits employing NPN power elements are several. Greater output voltages are available off the same supply for driving grounded loads; typically 4.5 volts for a 500 mA load from a 5.0 volt supply. The output can swing below ground potential up to 57 volts negative with respect to the positive power supply. This can be used to facilitate rapid decay times in inductive loads. Also, the IC is immune to negative supply voltages or transients. The inherent Safe Operating Area of the lateral PNP allows use of the IC as a bulb driver or for capacitive loads.


Familiar integrated circuit features such as short circuit protection and thermal shutdown are also provided. The input voltage threshold levels are designed to be TTL, CMOS, and LSTTL compatible over the entire operating temperature range. If several drivers are used in a system, their inputs and/or outputs may be combined and wired together if their supply voltages are also common.

Features

- 1 Amp output drive
- Load connected to ground
- Low input-output voltage differential
- +60 volt positive transient protection
- -50 volt negative transient protection
- Automotive reverse battery protection
- Short circuit proof
- Internal thermal overload protection
- Unclamped output for fast decay times
- TTL, LSTTL, CMOS compatible input
- Plastic TO-220 package
- 100% electrical burn-in

Applications

- Relays
- Solenoids
- Valves
- Motors
- Lamps
- Heaters



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Input Voltage Internal Power Dissipation Operating Temperature Range – Maximum Junction Temperature Storage Temperature Range – Lead Temp. (Soldering, 10 seconds) LM1921

nput Voltage	
Operating Range	
Overvoltage Protection (100 ms)	

26V -50V to +60V


Internally Limited
-40°C to +125°C
150°C
-65°C to +150°C
230°C

Electrical Characteristics (V_{CC} =12V, I_{O} =500 mA, T_{J} =25°C, V_{IN} =2V, unless otherwise specified.)


Parameter	Conditions	Тур	Tested Limits (Note 1)		Design Limits (Note 2)		Units
			Min	Max	Min	Max	
Supply Voltage Operational Survival Transient	100 ms, 1% Duty Cycle		4.75 15 50	26 60	6	24	V V _{DC} V
Supply Current $V_{IN} = 0$ $V_{IN} = 2V$	$l_0 = 0 \text{ mA}$ $l_0 = 250 \text{ mA}$ $l_0 = 500 \text{ mA}$ $l_0 = 1A$	0.6 6 285 575 1.3		10 350 700 1.5		1.5	mA mA mA MA
Input to Output Voltage Drop	$l_0 = 500 \text{ mA}$ $l_0 = 1\text{A}$	0.5 1.0		0.8			V V
Short Circuit Current	6V≤V _{CC} ≤24V	1.4	1.0	2.0	.75	3.0	A A
Output Leakage Current	V _{IN} =0	0.1				50	μΑ
Input Voltage Threshhold	6V≤V _{CC} ≤24V	1.3	0.8	2.0	0.8	2.0	v v
Input Current		15	10	30			μΑ
Overvoltage Shutdown		32			26	36	v
Thermal Resistance junction-case case-ambient	θјс θса	3 50					°C/W °C/W
Inductive Clamp Output Voltage	V _{IN} =0, I _o =100 mA	-60			-120	-45	v
Fault Conditions Output Current Input Floating Ground Floating Reverse Voltage Reverse Transient Overvoltage Supply Current	Pin 5 Open Pin 3 & Pin 4 Open $V_{CC} = -15V$ $V_{CC} = -50V$ $V_{CC} = +60V$ Pin 1 & Pin 2 Short, No load	0.1 0.1 0.01 100 0.01 10			-1	50 50 1 40	μΑ μΑ mA mA mA

Note 1: Guaranteed and 100% production tested.

Note 2: Guaranteed, not necessarily 100% production tested. Not used to calculate outgoing AQL . Limits are for the temperature range of -40°C <T i < 150°C.



5-160



5-161

1201MJ

5

Application Hints

HIGH CURRENT OUTPUT

The 1 Amp output is fault protected against overvoltage. If the supply voltage rises above approximately 30 volts, the output will automatically shut down. This protects the internal circuitry and enables the IC to survive higher voltage transients than would otherwise be expected. The 1921 will survive transients and DC voltages up to 60 volts on the supply. The output remains off during this time, independent of the state of the input logic voltage. This protects the load. The high current output is also protected against short circuits to either ground or supply voltage. Standard thermal shutdown circuits are employed to protect the 1921 from over heating.

FLYBACK RESPONSE

Since the 1921 is designed to drive inductive as well as any other type of load, inductive kickback can be expected whenever the output changes state from on to off (see waveforms on *Figure 1*). The driver output was left unclamped since it is often desirable in many systems to achieve a very rapid decay in the load current. In applications where this is not true, such as in *Figure 2*, a simple external diode clamp will suffice. In this application, the integrated current in the inductive load is controlled by varying the duty cycle of the input to the driver IC. This technique achieves response characteristics that are desirable for certain automotive transmission solenoids, for example.

For applications requiring a rapid controlled decay in the solenoid current, such as fuel injector drivers, an external zener and diode can be used as in *Figure 3*. The voltage rating of the zener should be such that it breaks down before the output of the LM1921. The minimum output break-down voltage of the IC output is rated at -57 volts with respect to the supply voltage. Thus, on a 12 volt supply, the

combined zener and diode breakdown should be less than 45 volts.

The LM1921 can be used alone as a simple relay or solenoid driver where a rapid decay of the load current is desired, but the exact rate of decay is not critical to the system. If the output is unclamped as in Figure 1, and the load is inductive enough, the negative flyback transient will cause the output of the IC to breakdown and behave similarly to a zener clamp. Relying upon the IC breakdown is practical, and will not damage or degrade the IC in any way. There are two considerations that must be accounted for when the driver is operated in this mode. The IC breakdown voltage is process and lot dependent. Clamp voltages ranging from -60 to -120 volts (with respect to the supply voltage) will be encountered over time on different devices. This is not at all critical in most applications. An important consideration, however, is the additional heat dissipated in the IC as a result. This must be added to normal device dissipation when considering junction temperatures and heat sinking requirements. Worst case for the additional dissipation can be approximated as:

Additional $P_D = I^2 x L x f$ (Watts)

where: I = peak solenoid current (Amps)

L = solenoid inductance (Henries)

f = maximum frequency input signal (Hz)

For solenoids where the inductance is less than ten millihenries, the additional power dissipation can be ignored.

Overshoot, undershoot, and ringing can occur on certain loads. The simple solution is to lower the Q of the load by the addition of a resistor in parallel or series with the load. A value that draws one tenth of the current or DC voltage of the load is usually sufficient.




FIGURE 2. Diode Clamp




FIGURE 3

Zener clamp for rapid controlled current decay

National Semiconductor

LM1946 Over/Under Current Limit Diagnostic Circuit

General Description

The LM1946 provides the industrial or automotive system designer with over or under current limit detection superior to that of ordinary transistor or comparator-based circuits.

Each of the five independent comparators can be used to monitor a separate load as either an over current or under current limit detector. Two comparators monitoring a single load can function as a current window monitor.

Current is sensed by monitoring the voltage drop across the wiring harness, pc board trace, or external sense resistor that feeds the load.

Provisions for compensating the user set limits for wiring harness resistance variations over temperature and supply voltage variations are also available.

When a limit is reached in one of the comparators, it turns on its output which can drive an external LED or microprocessor.

One side of the load can be grounded (not possible with ordinary comparator designs), which is important for automotive systems.


Features

- Five independent comparators
- Capable of 30 mA per output
- Low power drain
- User set input threshold voltages
- Reverse battery protection
- 60V load dump protection on supply and all inputs
- \blacksquare Input common mode range exceeds V_CC
- Short circuit protection
- Thermal overload protection
- Prove-out test pin
- Available in plastic DIP and SO packages

Applications

- Lamp fault detector
- Motor stall detector
- Power supply bus monitoring

Typical Application Circuit—Lamp Fault Detector $(I_L > 1A)$



TL/H/8707-2

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC} and Input Pins)
Survival Voltage (T \leq 100 ms)
Operational Voltage
Internal Power Dissipation (Note 1)

-50V to +60V 9V to 26V Internally Limited


Electrical Characteristics $9V \le V_{CC} \le 16V$, Iset = 20 μ A, T_j = 25°C (unless otherwise specified)

Parameter	Conditions	Min	Тур	Max	Units
Quiescent Current	All Outputs "Off"		1.40	3.00	mA _{dc}
Reference Voltage	$I_{ref} = 10 \ \mu A$	5.8	6.4	7.0	V _{dc}
Reference Voltage Line Regulation	$9V \le V_{CC} \le 16V$, $I_{ref} = 10 \ \mu A$		±5	±50	mV _{dc}
Iset Voltage	lset = 20 μA	1.20	1.40	1.60	V _{dc}
Input Offset Voltage	At Output Switch Point. $V_O = 2V$ 9V $\leq V_{CM} \leq 16V$		±1.0	±5.0	mV _{dc}
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, 9V \le V_{CM} \le 16V$		±0.10	±1.00	μA _{dc}
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$, 9V $\leq V_{CM} \leq 16V$	18.00	20.00	22.00	μA _{dc}
Input Common Mode Voltage Range		4.00		26.0	V _{dc}
Maximum Positive Input Transient	Either Input. T \leq 100 ms	60	70		v
Maximum Negative Input Transient	Either Input. T \leq 100 ms	-50	-60	_	v
Output Saturation	$I_{O} = 2 \text{ mA}, 5V \le V_{CC} \le 16V$		0.80	1.00	V _{dc}
Voltage	$I_{O} = 10 \text{ mA}, 5V \le V_{CC} \le 16V$		1.00	1.20	V _{dc}
Output Short Circuit Current	$V_{O} = 0V_{dc}$, Comparator "ON"	30	45	120.0	mA _{dc}
Output Leakage Current	$V_{O} = 0V_{dc}$. Comparator "Off"		0.01	1.00	μA _{dc}
Test Threshold Voltage	At Switch Point on Any Output $V_0 = 2V$ (Note 2)	0.80	1.25	2.00	V _{dc}
Test Threshold Current			0.2		μA _{dc}

Note 1: Thermal resistance from junction to ambient is typically 53°C/W (board mounted).

Note 2: The test pin is an active high input, i.e. all five will be forced high when this pin is driven high.

Note 3: $C_{ESD} = 100 \text{ pF}$, $R_{ESD} = 1.5 \text{k}$




5

LM1946

Typical Performance Characteristics (Continued)

LM1946



Application Hints THEORY OF OPERATION: UNDER-CURRENT LIMIT DETECTOR




FIGURE 3. Equivalent Automotive Lamp Circuit

The diagram of *Figure 3* represents the typical lamp circuit found in most automobiles. Switch S1 represents a dashboard switch, discrete power device, relay and/or flasher circuit used for turn signals. Sense resistor R_s can be an actual circuit component (such as a 0.10 1W carbon resistor) or it can represent the resistance of some or all of the wiring harness. The load, represented here as a single bulb, can just as easily be two or more bulbs in parallel, such as front and rear parking lights, or left and right highbeams, etc.

One of the easiest methods to electronically monitor proper bulb operation is to sense the voltage developed across $R_{\rm S}$ by the bulb current I_L . If a fault occurs due to an open bulb filament, the load current, and sense voltage $V_S,$ drop to zero (or to half their former values in the case of two bulbs wired in parallel). A comparator circuit can then monitor this sense voltage, and alert the system or system user (e.g. power an LED) if this sense voltage drops below a predetermined level (defined as the threshold voltage).

Typical sense voltages range from tens to hundreds of millivolts. Not only does this sense voltage vary nonlinearly with the battery voltage, it may vary significantly with ambient temperature depending on the temperature coefficient (TC) of the sense resistor or wiring harness. Since these nonlinear characteristics can vary from system to system, and sometimes even within a single system, provisions must be made to accommodate them. There are two general methodologies to accomplish this.


The first method uses only one bulb per monitoring circuit. A sense resistor is selected to give 50–100 mV of sense voltage in an operational circuit, and a comparator threshold detecting voltage of approximately 10 mV is set. Even if component tolerances, battery line variations, and temperature coefficients cause the sense voltage to vary 3:1 or more, circuit operation will not be affected.

The second method must be used if two or more bulbs are wired in parallel and it is necessary to detect if any single lamp fails. This is often desirable as it reduces the number of comparators and displays and system cost by at least a factor of two. In this case, the sense voltage will drop by only half (or less) of it's original value. For example, a nominal 100 mV drop across the sense resistor will drop to 50 mV if one of two bulbs fail. Therefore, a threshold detection voltage between 50 and 100 mV is required (since a 10 mV threshold would alert the system only if **both** bulbs failed). Yet a fixed threshold of 75 mV may not work if the nominal 100 mV sense voltage can vary 3:1 due to the factors mentioned earlier. What is required is a comparator with a threshold-detecting voltage that tracks the nominal sense voltage as battery line and ambient temperature change. Thus, while the sense voltage may nominally be anywhere from 50 to 150 mV, the threshold voltage will always be roughly 75% of it, or 37 mV to 112 mV, and will detect the failure of either of two bulbs.

The LM1946 integrated circuit contains five comparators especially designed for lamp monitoring requirements. Since all lamps in a system share the same battery voltage and ambient temperature, accommodations for these variations need to be made only once at the IC, and each threshold of the five comparators then tracks these variations.

SETTING THE COMPARATOR THRESHOLD VOLTAGE

The threshold voltage at which the comparator output changes state is user-set in order to accommodate the many possible system designs. The input bias currents are purposely high to accomplish this, and are each equal to the user-set current into the lset pin (more on this later). Typically around 20 µA, the effect of this across the sense resistor Rs compared to a typical load measured in amps is negligible and can be ignored. However, when resistors R1 and R2 (Figure 4) are added to the circuit, a shift in the threshold voltage is effected. This occurs since each input has been affected by different IR drops. The LM1946 behaves like any other comparator in that the output switches when the input voltage at the IC pins is zero millivolts (ignoring offset voltage for the moment). If the output therefore has just switched states due to just the right threshold voltage across the sense resistor, then the sum of voltages around the resistor loop should equal zero:



5

Application Hints (Continued)

Typical values are:

 $\begin{aligned} \mathsf{R1} &= 6.2k \pm 5\% \\ \mathsf{R2} &= 1.2k \pm 5\% \\ \mathsf{lset} &= 20 \; \mu \mathsf{A} @ 25^\circ \mathsf{C} \\ \mathsf{Vthrshld} &= 20 \; \mu \mathsf{A} \; (6.2k - 1.2k) = 100 \; \mathsf{mV} \end{aligned}$

For values of sense voltages greater than 100 mV, the comparator output is off (low). Sense voltages less than 100 mV turn the output on (high).

It's also important that the output of the comparator be in the "off" state when the inputs are taken to ground, i.e. S1 is opened and the lamp is turned "off". The input section of LM1946 has been designed to turn "off" when the inputs are grounded and therefore not deliver an erroneous bulb out indication. The comparator is only activated when the inputs are above ground by at least 3V.

R1 and R2 are necessary for another reason. These resistors protect the input terminals of the IC from the many transients in an automobile found on the battery line, some of which can exceed a thousand volts for a few microseconds. A minimum value of approximately 1 k Ω is therefore recommended.

COMPENSATING FOR BATTERY VOLTAGE

The current through a typical automotive lamp, whether a headlight or dashboard illumination lamp, will vary as battery voltage changes. The change, however, is nonlinear. Doubling the battery voltage does not double the lamp current.





FIGURE 5

This occurs since a higher voltage will heat the filament more, increasing its resistance and allowing less current to flow than expected. *Figure 5* shows this effect. A best fit straight line over the normal battery range of 9V to 16V for this particular example can be given by:

 I_L (Amps) = 0.62 + 0.069 • Vbattery




TL/H/8707-10

$$lset = \frac{V_{CC} - 1.4}{R4} + \frac{Vref - 1.4}{R3}$$
$$lset = \frac{V_{CC}}{R4} + \frac{Vref}{R3} - 1.4 \left(\frac{1}{R3} + \frac{1}{R4}\right)$$
$$FIGURE 6$$

Thus, in actual use, the LM1946 threshold voltage should track the variations in bulb current with respect to battery voltage. To accomplish this, lset should have a component that varies with the battery. As shown in the LM1946 circuit schematic of *Figure 18*, the lset pin is two diode drops above ground, or approximately 1.4V. A resistor from this pin to the 6.4V reference sets the fixed component of lset; a resistor to the battery line sets the variable component. Thus, the best fit straight line in *Figure 5* can be realized exactly with only two resistors. The result is shown in *Figure 6*, giving a nominal lset of 20 μ A that tracks the bulb current as supply varies from 9V to 16V. The graph of *Figure 7* shows the final result comparator threshold voltage as the supply varies.

COMPENSATING FOR AMBIENT TEMPERATURE VARIATION

If the sense resistors used in a system are perfect components with no temperature coefficient, then the compensation to be subsequently detailed here is unnecessary. However, resistors of the very small values usually required in a lamp monitoring system are sometimes difficult or expensive to acquire. A convenient alternative is the wiring harness, a length of wire, or even a trace on a printed circuit board. All of these are of copper material and therefore can vary by as much as 3900 ppm/°C. The LM1946 has been designed to accommodate a wide range of temperature compensation techniques. If the lset current is designed to increase or decrease with temperature, nearly any temperature coefficient can be produced in the threshold voltage of the five input pairs.



Application Hints (Continued)


One solution is to use a low cost thermistor in conjunction with some low-TC resistors (see *Figure 8*).

There are three fixed resistors and one thermistor. This is an NTC thermistor, since it has a **negative** temperature coefficient. This is what is required in order to have lset **Increase** as the temperature rises. The data sheet with the thermistor described a number of ways to establish different final TC's. The thermistor itself has a very large TC which is somewhat difficult to describe mathematically. But, if it is used with some other fixed resistors, such as Rmin and Rmax, definite end point limits can be established and an approximate staight line TC generated. See *Figure 9* for a graphic representation of the ideal calculated values of lset and the actual measured values generated. Notice that there is very close agreement between the two graphs. The circuit actually creates an S-shaped curve around the ideal.

The low-cost thermistor is available from Keystone and is listed as follows: RL2008-52.3K-155-D1.

OVER-CURRENT LIMIT DETECTOR

Other applications include an over-current detector, as shown in *Figure 10*. The load represented here can be either a single component or an entire system. Resistors R3






FIGURE 9. Iset vs Temperature with Figure 8 Circuit

5

-M1946

Application Hints (Continued)




FIGURE 10. Using the LM1946 as an Over-Current Limit Detector

and R4 again allow the system designer to tailor the threshold limit to the V/I characteristics of each particular system. The input threshold voltage is determined by, and directly proportional to, lset into pin 20. R3, from the on-chip reference voltage, provides a current and threshold that is independent of the supply voltage, V_{CC}. R4 provides a current directly proportional to supply. These resistors allow thresholds to be either independent of, or directly proportional to supply voltage, or anything in between. For example, the values in Figure 10 are tailored to match the V/I characteristics of the bulb filament used in earlier examples. However, if the load had purely resistive characteristics, lset and the threshold would be set with R4 only, eliminating R3. Likewise, if the load current was independent of supply, such as in many systems powered by a voltage regulator, lset would be better set by R3 only, eliminating R4. Further details on this and how to handle variations with ambient temperature with resistor and thermistor combinations are discussed in detail in previous sections. Compensation for temperature variations, however, is rarely necessary since short circuit or over-current values are usually much greater than the nominal value. For example, if the load in Figure 10 represented a DC motor, the circuit could be used to detect the motor stall condition. Stall current through the sense resistor, Rs, would typically be five times the nominal running current. By setting the threshold at three times the nominal current value, enough margin exists that minor variations due to temperature can be ignored. The variation in stall current due to battery or supply voltage can be significant, however. Being approximately proportional, Iset would best be set in this case by R4 only.

WINDOW DETECTOR

The availability of more than one comparator per IC allows many other applications. One is the current sense window detector. Many times it is useful to know that a certain current is within both an upper and lower limit. Using two of the LM1946 comparators and the circuit of *Figure 11* will acomplish this. In this particular case, high and low limits

are approximately 3A and 1A respectively. The outputs can be kept separate or wired-or, as shown, to a single output load as a simple out-of-bounds detector.




FIGURE 11. Current Limit Window Detector

COMPARATOR INPUT STAGE

The LM1946 IC consists of five specially designed comparator input circuits to monitor the IR drop across the wiring harness or the sense resistor between the battery and the light bulb. These comparators have been designed to accommodate a wide range of input signals without damage to the IC or the load circuitry. The inputs can easily withstand a common mode voltage above the positive supply since the inputs are the emitters of two matched PNP devices (see *Figure 12*). This is vital in a system which must operate in the conditions present under the hood of an automobile. The inputs or also survive when taken well below ground. If a negative voltage is present at the inputs of the compartor, the two emitter-base PNP junctions become reverse biased and block any current flow in or out of the device.

Application Hints (Continued)




FIGURE 12. Comparator Input Stage

THE OUTPUT SECTION

The output section of the LM1946 is different from most automotive comparators as it employs high beta proprietary PNP transistors which are very rugged and capable of higher output currents. Each of the five comparator outputs is capable of about 25 mA of drive and are internally current limited and protected against supply overvoltage. The LM1946 is therefore capable of driving LED's directly and larger bulbs via an external grounded base NPN (see *Figures 13* and *14*). The outputs can also be wired-or together without harm.

For use in systems with a microprocessor flag instead of a dashboard indicator, the LM1946 can be powered by a standard 5V logic supply. This prevents the LM1946 output from swinging above the microprocessor supply which might cause latch problems. Since the input common mode range is independent of supply, the inputs can still operate at any level up to 26V. Since the outputs can source current only, pull-down resistors as in *Figure 15* are required, their value depending on the input drive requirements of the particular microprocessor used.





FIGURE 13

TL/H/8707-19




TL/H/8707-14

LM1946

TEST PIN

The test pin is a high impedance logic input. Forcing this pin high (\geq 2V) forces all five comparator outputs on. This is used to test the indicator LED display (or other output load). The usual application circuit connects this pin to the ignition crank line. During engine crank, therefore, the LM1946 output display will light, similar to the usual dashboard indicators. The test pin was designed to operate with the usual transient voltages found on the crank line as long as a limiting resistor (e.g. 30k) separates them (*Figure 1*).

Minimum pulse width (ms) \approx 0.01 + 1.5 • C1 (μ F)





Application Hints (Continued)

MORE NOISE FILTERING

The current flowing through the sense resistor and certain loads can sometimes be very noisy, particularly when the load is a DC motor, or switching supply. Large amounts of noise on the supply line can also cause problems when threshold voltages are set to very small values. In these cases, while the average current level may remain well below the threshold trip point, noise peaks may exceed it. A LED display could then flicker or appear dimly lit, or excessive software routines and processor time may be required for a µP to disregard such noise. Often such noise must be filtered directly at the inputs, using the input resistors R1 and R2 and a capacitor. Care must be taken, however, that such a filter will not cause an erroneous output state upon power-up or whenever switch S1 is closed. The most effective general methodology to achieve this is to split the resistor in the positive input lead into two resistor values and connect a capacitor from here to the negative input. For example, the 1.2k resistor R2 of Figure 10 could be replaced with 3.9k and 1.2k resistors as shown in Figure 16a (R1 increasing from 6.2k to 10k to compensate). The value of capacitor C2 depends upon the degree of filtering reguired, the amount of noise present, and the response times desired. The choice of values for the new resistors is almost arbitrary. Generally the larger value is attached to the sense resistor for better decoupling. The smaller value must be large enough so that the DC voltage across it upon powerup exceeds the maximum offset voltage expected of the comparator (i.e. lset*R2b>5.0mV). It is this requirement that guarantees that the output will not be in an erroneous high state upon power-up or whenever S1 is closed. (Should this feature be unnecessary to a particular application circuit, the methodology described can be replaced with a simple capacitor across the comparator input pins).

For extremely severe cases, additional filter stages can be cascaded at the inputs (see *Figure 17*). Since the input bias currents of the comparator are equal at the input threshold level, the voltage drops across the 1k resistors cancel and do not affect the DC operation of the circuit (ignoring resistor match tolerance and los). If an application circuit is noisy enough to require such an elaborate filter, then ferrite beads, shown here as L1 and L2, will also probably help.





9761MJ

National Semiconductor

LM1949 Injector Drive Controller

General Description

The LM1949 linear integrated circuit serves as an excellent control of fuel injector drive circuitry in modern automotive systems. The IC is designed to control an external power NPN Darlington transistor that drives the high current injector solenoid. The current required to open a solenoid is several times greater than the current necessary to merely hold it open; therefore, the LM1949, by directly sensing the actual solenoid current, initially saturates the driver until the "peak" injector current is four times that of the idle or "holding" current (Figure 3-Figure 7). This guarantees opening of the injector. The current is then automatically reduced to the sufficient holding level for the duration of the input pulse. In this way, the total power consumed by the system is dramatically reduced. Also, a higher degree of correlation of fuel to the input voltage pulse (or duty cycle) is achieved, since opening and closing delays of the solenoid will be reduced.

Normally powered from a 5V \pm 10% supply, the IC is typically operable over the entire temperature range (-55° C to $+125^{\circ}$ C ambient) with supplies as low as 3 volts. This is particularly useful under "cold crank" conditions when the battery voltage may drop low enough to deregulate the 5-volt power supply.


The LM1949 is available in the plastic miniDIP, (contact factory for other package options).

Features

- Low voltage supply (3V-5.5V)
- 22 mA output drive current
- No RFI radiation
- Adaptable to all injector current levels
- Highly accurate operation
- TTL/CMOS compatible input logic levels
- Short circuit protection
- High impedance input
- Externally set holding current, IH
- Internally set peak current (4 × I_H)
- Externally set time-out
- Can be modified for full switching operation
- Available in plastic 8-pin miniDIP

Applications

- Fuel injection
- Throttle body injection
- Solenoid controls
- Air and fluid valves
- DC motor drives



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 8V 1235 mW

Power Dissipation (Note 1)


Input Voltage Range -0.3V to V_{CC} **Operating Temperature Range** -40°C to +125°C -65°C to +150°C Storage Temperature Range Junction Temperature 150°C 260°C Lead Temp. (Soldering 10 sec.)


Electrical Characteristics (V_{CC}=5.5V, V_{IN}=2.4V, T_j=25°C, Figure 1, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
lcc	Supply Current					
	Off	V _{IN} = 0V		11	23	mA
	Peak	Pin 8 = 0V		28	54	mA
	Hold	Pin 8 Open		16	26	mA
V _{OH}	Input On Level	$V_{CC} = 5.5V$		1.4	2.4	v
-		$V_{CC} = 3.0V$		1.2	1.6	V
V _{OL}	Input Off Level	$V_{CC} = 5.5V$	1.0	1.35		v
		$V_{\rm CC} = 3.0 V$	0.7	1.15		v
I _B	Input Current		-25	3	+ 25	μΑ
I _{OP}	Output Current					
	Peak	Pin 8 = 0V	-10	-22		mA
	Hold	Pin 8 Open	-1.5	-5		mA
VS	Output Saturation Voltage	10 mA, $V_{IN} = 0V$		0.2	0.4	· V
	Sense Input					
Vp	Peak Threshold	$V_{\rm CC} = 4.75V$	350	386	415	mV
V _H	Hold Reference		88	94	102	mV
t	Time-out, t	t÷R _T C _T	90	100	110	%


NOTE 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 100°C/W junction to ambient.

Typical Circuit Waveforms








LM1949



Typical Performance Characteristics (Continued)







TL/H/5062-5


Application Hints

The injector driver integrated circuits were designed to be used in conjunction with an external controller. The LM1949 derives its input signal from either a control oriented processor (COPSTM), microprocessor, or some other system. This input signal, in the form of a square wave with a variable duty cycle and/or variable frequency, is applied to Pin 1. In a typical system, input frequency is proportional to engine RPM. Duty cycle is proportional to the engine load. The circuits discussed are suitable for use in either open or closed loop systems. In closed loop systems, the engine exhaust is monitored and the air-to-fuel mixture is varied (via the duty cycle) to maintain a perfect, or stochiometric, ratio.

INJECTORS

Injectors and solenoids are available in a vast array of sizes and characteristics. Therefore, it is necessary to be able to design a drive system to suit each type of solenoid. The purpose of this section is to enable any system designer to use and modify the LM1949 and associated circuitry to meet the system specifications.

Fuel injectors can usually be modeled by a simple RL circuit. Figure 3 shows such a model for a typical fuel injector. In actual operation, the value of L_1 will depend upon the status of the solenoid. In other words, L_1 will change depending



TL/H/5062-6

FIGURE 3. Model of a Typical Fuel Injector

upon whether the solenoid is open or closed. This effect, if pronounced enough, can be a valuable aid in determining the current necessary to open a particular type of injector. The change in inductance manifests itself as a breakpoint in the initial rise of solenoid current. The waveforms on Page 2 at the sense input show this occurring at approximately 130 mV. Thus, the current necessary to overcome the constrictive forces of that particular injector is 1.3 amperes.

PEAK AND HOLD CURRENTS

The peak and hold currents are determined by the value of the sense resistor R_S . The driver IC, when initiated by a logic 1 signal at Pin 1, initially drives Darlington transistor Q_1 into saturation. The injector current will rise exponentially from zero at a rate dependent upon L_1 , R_1 , the battery volt-

age and the saturation voltage of Q_1 . The drop across the sense resistor is created by the solenoid current, and when this drop reaches the peak threshold level, typically 385 mV, the IC is tripped from the peak state into the hold state. The IC now behaves more as an op amp and drives Q_1 within a closed loop system to maintain the hold reference voltage, typically 94 mV, across R_S . Once the injector current drops from the peak level to the hold level, it remains there for the duration of the input signal at Pin 1. This mode of operation is preferable when working with solenoids, since the current required to overcome kinetic and constriction forces is often a factor of four or more times the current necessary to hold the injector open. By holding the injector current at one fourth of the peak current, power dissipation in the solenoids and Q_1 is reduced by at least the same factor.

In the circuit of *Figure 1*, it was known that the type of injector shown opens when the current exceeds 1.3 amps and closes when the current then falls below 0.3 amps. In order to guarantee injector operation over the life and temperature range of the system, a peak current of approximately 4 amps was chosen. This led to a value of R_S of 0.1 Ω . Dividing the peak and hold thresholds by this factor gives peak and 0.94 amps respectively.

Different types of solenoids may require different values of current. The sense resistor R_S may be changed accordingly. An 8-amp peak injector would use R_S equal to $.05\Omega$, etc. Note that for large currents above one amp, IR drops within the component leads or printed circuit board may create substantial errors unless appropriate care is taken. The sense input and sense ground leads (Pins 4 and 5 respectively), should be Kelvin connected to R_S. High current should not be allowed to flow through any part of these traces or connections. An easy solution to this problem on double-sided PC boards (without plated-through holes) is to have the high current trace and sense trace attach to the R_S lead from opposite sides of the board.

TIMER FUNCTION

The purpose of the timer function is to limit the power dissipated by the injector or solenoid under certain conditions. Specifically, when the battery voltage is low due to engine cranking, or just undercharged, there may not be sufficient voltage available for the injector to achieve the peak current. In the *Figure 2* waveforms under the low battery condition, the injector current can be seen to be leveling out at 3

Timer Function (Continued)

amps, or 1 amp below the normal threshold. Since continuous operation at 3 amps may overheat the injectors, the timer function on the IC will force the transition into the hold state after one time constant (the time constant is equal to R_TC_T). The timer is reset at the end of each input pulse. For systems where the timer function is not needed, it can be disabled by grounding Pin 8. For systems where the initial peak state is not required, (i.e., where the solenoid current rises immediately to the hold level), the timer can be used to disable the peak function. This is done by setting the time constant equal to zero, (i.e., $C_T = 0$). Leaving R_T in place is recommended. The timer will then complete its time-out and disable the peak condition before the solenoid current has had a chance to rise above the hold level.

The actual range of the timer in injection systems will probably never vary much from the 3.9 milliseconds shown in *Figure 1*. However, the actual useful range of the timer extends from microseconds to seconds, depending on the component values chosen. The useful range of R_T is approximately 1k to 240k. The capacitor C_T is limited only by stray capacitances for low values and by leakages for large values.


The capacitor reset time at the end of each controller pulse is determined by the supply voltage and the capacitor value. The IC resets the capacitor to an initial voltage (V_{BE}) by discharging it with a current of approximately 15 mA. Thus, a 0.1 μ F cap is reset in approximately 25 μ s.

COMPENSATION

Compensation of the error amplifier provides stability for the circuit during the hold state. External compensation (from Pin 2 to Pin 3) allows each design to be tailored for the characteristics of the system and/or type of Darlington power device used. In the vast majority of designs, the value or type of the compensation capacitor is not critical. Values of 100 pF to 0.1 μ F work well with the circuit of *Figure 1*. The value shown of .01 μ F (disc) provides a close optimum in choice between economy, speed, and noise immunity. In some systems, increased phase and gain margin may be acquired by bypassing the collector of Q₁ to ground with an appropriately rated 0.1 μ F capacitor. This is, however, rarely necessary.

FLYBACK ZENER


The purpose of zener Z₁ is twofold. Since the load is inductive, a voltage spike is produced at the collector of Q1 anytime the injector current is reduced. This occurs at the peakto-hold transition. (when the current is reduced to one fourth of its peak value), and also at the end of each input pulse, (when the current is reduced to zero). The zener provides a current path for the inductive kickback, limiting the voltage spike to the zener value and preventing Q1 from damaging voltage levels. Thus, the rated zener voltage at the system peak current must be less than the guaranteed minimum breakdown of Q1. Also, even while Z1 is conducting the majority of the injector current during the peak-to-hold transition (see Figure 4), Q1 is operating at the hold current level. This fact is easily overlooked and, as described in the following text, can be corrected if necessary. Since the error amplifier in the IC demands 94 mV across R_S, Q1 will be biased to provide exactly that. Thus, the safe operating area (SOA) of Q1 must include the hold current with a VCF of Z1 volts. For systems where this is not desired, the zener anode may be reconnected to the top of Rs as shown in Figure 5. Since the voltage across the sense resistor now accurately portrays the injector current at all times, the error



amplifier keeps Q_1 off until the injector current has decayed to the proper value. The disadvantage of this particular con-

to the proper value. The disadvantage of this particular configuration is that the ungrounded zener is more difficult to heat sink if that becomes necessary.

The second purpose of Z_1 is to provide system transient protection. Automotive systems are susceptible to a vast array of voltage transients on the battery line. Though their duration is usually only milliseconds long, Q_1 could suffer permanent damage unless buffered by the injector and Z_1 . This is one reason why a zener is preferred over a clamp diode back to the battery line, the other reason being long decay times.



POWER DISSIPATION

The power dissipation of the system shown in *Figure 1* is dependent upon several external factors, including the frequency and duty cycle of the input waveform to Pin 1. Calculations are made more difficult since there are many discontinuities and breakpoints in the power waveforms of the various components, most notably at the peak-to-hold transition. Some generalizations can be made for normal operation. For example, in a typical cycle of operation, the majority of dissipation occurs during the hold state. The hold state is usually much longer than the peak state, and in the peak state nearly all power is stored as energy in the magnetic field of the injector, later to be dumped mostly through the zener. While this assumption is less accurate in the case of low battery voltage, it nevertheless gives an unexpectedly accurate set of approximations for general operation.

The following nomenclature refers to *Figure 1*. Typical values are given in parentheses:

 R_S = Sense Resistor (0.1 Ω)

V_H = Sense Input Hold Voltage (.094V)

Vp = Sense Input Peak Voltage (.385V)

 $V_Z = Z_1$ Zener Breakdown Voltage (33V)

VBATT = Battery Voltage (14V)

L₁ = Injector Inductance (.002H)

 $R_1 =$ Injector Resistance (1 Ω)

n = Duty Cycle of Input Voltage of Pin 1 (0 to 1)

f = Frequency of Input (10Hz to 200Hz)

Q1 Power Dissipation:

$$P_Q \approx n \bullet V_{BATT} \bullet \frac{V_H}{R_S}$$
 Watts

Zener Dissipation:

$$P_Z \approx V_Z \bullet L_1 \bullet f \bullet \frac{(V_P^2 + V_H^2)}{((V_Z - V_{BATT}) \bullet R_S^2)}$$
 Watts

Injector Dissipation:

$$P_{I} \approx n \bullet R_{1} \bullet \frac{V_{H}^{2}}{R_{S}^{2}}$$
 Watts

Sense Resistor:

$$\begin{split} \mathsf{P}_\mathsf{R} &\approx \, \mathsf{n} \, \frac{\mathsf{V}_\mathsf{H}^2}{\mathsf{R}_\mathsf{S}^2} \text{ Watts} \\ \mathsf{P}_\mathsf{R} \text{ (worst case)} &\approx \, \mathsf{n} \, \frac{\mathsf{V}_\mathsf{P}^2}{\mathsf{R}_\mathsf{S}^2} \text{ Watts} \end{split}$$

SWITCHING INJECTOR DRIVER CIRCUIT

The power dissipation of the system, and especially of Q1, can be reduced by employing a switching injector driver circuit. Since the injector load is mainly inductive, transistor Q1 can be rapidly switched on and off in a manner similar to switching regulators. The solenoid inductance will naturally integrate the voltage to produce the required injector current, while the power consumed by Q1 will be reduced. A note of caution: The large amplitude switching voltages that are present on the injector can and do generate a tremendous amount of radio frequency interference (RFI). Because of this, switching circuits are not recommended. The extra cost of shielding can easily exceed the savings of reduced power. In systems where switching circuits are mandatory, extensive field testing is required to guarantee that RFI cannot create problems with engine control or entertainment equipment within the vicinity.

The LM1949 can be easily modified to function as a switcher. Accomplished with the circuit of *Figure 7*, the only additional components required are two external resistors, R_A and R_B . Additionally, the zener needs to be reconnected, as shown, to R_S . The amount of ripple on the hold current is easily controlled by the resistor ratio of R_A to R_B . R_B is kept small so that sense input bias current (typically 0.3 mA) has negligible effect on V_H . Duty cycle and frequency of oscillation during the hold state are dependent on the injector characteristics, R_A , R_B , and the zener voltage as shown in the following equations.

Hold Current
$$\approx \frac{V_H}{R_S}$$

Minimum Hold Current
$$\approx \frac{\left(V_{H} - \frac{R_{B}}{R_{A}} \bullet V_{Z}\right)}{R_{C}}$$

Ripple or
$$\Delta I$$
 Hold $\approx \frac{R_B}{R_A} \bullet V_Z \bullet \frac{1}{R_S}$

$$f_{0} \approx \frac{R_{S}}{L_{1}} \bullet \frac{R_{A}}{R_{B}} \bullet \frac{V_{BATT}}{V_{Z}} \bullet \left(1 - \frac{V_{BATT}}{V_{Z}}\right)$$
$$f_{0} = \text{Hold State Oscillation Frequency}$$

Duty Cycle of
$$f_0 \approx \frac{V_{BATT}}{V_Z}$$

Component Power Dissipation


$$P_{Q} \approx n \cdot \left(1 - \frac{V_{BATT}}{V_{Z}}\right) \cdot \frac{V_{SAT}}{R_{S}} \cdot V_{H}$$


$$V_{SAT} = Q_{1} \text{ Saturation Volt } @ \sim 1 \text{ Amp (1.5V)}$$

$$P_{Z} \approx n \cdot \frac{V_{BATT} \cdot V_{H}}{R_{S}}$$

$$P_{RA} \approx \frac{V_{B} \cdot V_{Z}}{R_{S}}$$

As shown, the power dissipation by Q_1 in this manner is substantially reduced. Measurements made with a thermocouple on the bench indicated better than a fourfold reduction in power in Q_1 . However, the power dissipation of the zener (which is independent of the zener voltage chosen) is increased over the circuit of *Figure 1*.





National Semiconductor

LM1951 Solid State 1 Amp Switch

General Description


The LM1951 is a high current, high voltage, high side (PNP) switch with a built-in error detection circuit.

The LM1951 is guaranteed to deliver 1 Amp output current and is capable of withstanding up to \pm 85V transients. The built-in error detection provides an error flag output under the following fault conditions: output short to ground or supply, open load, current limit, overvoltage or thermal shutdown. The LM1951 will drive all types of resistive or inductive loads. The output has a built-in negative voltage clamp ($\approx -30V$) to provide a quick energy discharge path for inductive loads. The LM1951 features TTL and CMOS compatible logic input with hysteresis. Switching times, both turn on and turn off, are 2 μ s ($C_{load} < 0.005 \ \mu$ F). In addition, its quiescent current in the OFF state is typically less than 0.1 μ A at room temperature and less than 10 μ A over the entire operating temperature and voltage range.

The LM1951 features make it well suited for industrial and automotive applications.

Features

- 0.1 µA typical quiescent current (OFF state)
- 1 Amp output current guaranteed
- ±85V transient protection
- Reverse voltage protection
- Negative output voltage clamp
- Error flag output
- Internal overvoltage shutdown
- Internal thermal shutdown
- Short circuit proof
- High speed switching (up to 50 kHz)
- Inductive or resistive loads
- Low ON resistance (1Ω maximum)
- TTL, CMOS compatible input with hysteresis
- Plastic TO-220 5-lead package
- ESD protected
- 4.5V to 26V operation



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage		
Operational Voltage		26 V _{DC}
Sustained Voltage	$-40 V_{DC} \ge V_S$	≤ 85 V _{DC}
Transient Voltage Protection		$\pm 85V$
(τ = 100 ms, 1% Duty Cycle,	, R _S ≥ 10Ω)	
Pins 4, 5		26 V _{DC}

Power Dissipation (Note 1)	Internally Limited
Load Inductance	1H
Operating Temperature Range (T _A)	-40°C to +125°C
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	260°C
ESD Tolerance (Note 4):	2000V

Electrical Characteristics

 V_S = 12V, I_{out} = 500 mA, C_{out} = 0.001 $\mu F,$ T_A = 25°C unless otherwise specified


Parameter	Conditio	ons	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Units
Supply Voltage, V _S				4.5		V _{min}
Operational				26		V _{max}
Transient	$ au = 100$ ms, 1% Duty Cycle, R _S $\geq 10\Omega$			-85		v
				85		v
Supply Current	$I_{out} = 0 \text{ mA}, V_{in} = 0.8 \text{V}$		0.1	10	100	μA _{max}
	$I_{out} = 250 \text{ mA}, V_{in} = 2.0 \text{V}$		260	270		mA _{max}
	$I_{out} = 600 \text{ mA}, V_{in} = 2.0 \text{V}$		630	650		mA _{max}
	$I_{out} = 1A, V_{in} = 2.0V$		1.06	1.2		A _{max}
Voltage Drop	$I_{out} = 600 \text{ mA}, V_{in} = 2.0 \text{V}$		400	600		mV _{max}
$(V_{\rm S} - V_{\rm O})$	$I_{out} = 1A, V_{in} = 2.0V$			1.0		V _{max}
Short Circuit Current	$V_0 = 0V, V_{in} = 2V$		1.3	1.0		A _{min}
				2.5		A _{max}
Input Threshold, Pin 5	$4.5V \le V_S \le 26V$	Turn ON	1.4	2.0	2.0	V _{max}
		Turn OFF	1.2	0.8	0.8	V _{min}
Input Current, Pin 5	$0.8V \le V_{in} \le 5.5V$		25	50		μΑ _{ma}
				10		μA _{min}
Output Clamp	l _{out} ≤ 600 mA		-30	-40		V _{min}
			-30	-24		V _{max}
Delay t _d , ON	$R_{load} = 20\Omega, C_{load} = 0.001 \mu\text{F}$		1	3		μs _{max}
Time t _d , OFF			1	3		μs _{max}
Rise Time			1	3		μs _{max}
Fall Time			1	3		μs _{max}
Error Flag Characteristics: Output Voltage Error Condition, Pin 4 Low, Sinking 10 mA		0.3	0.8		V _{max}	
Sink Current	Error Condition, Pin $4 = 0.3V$		10	3		mA _{mir}
Output Leakage Current	No Error, Pin 4 = 26V		0.01	1		μA _{ma}
Response Time	$V_{LOGIC} = 5V, R_{LOGIC} = 2 kG$	$\Omega_{\rm r}$, Ciocic = 0 μ F	1		1	μs

Note 1: Thermal resistance junction-to-case is 3°C/W. Thermal resistance case-to-ambient is 50°C/W.


Note 2: Tested Limits are guaranteed and 100% production tested.


Note 3: Design Limits are guaranteed (but not 100% production tested) over the operating temperature and supply voltage range. These limits are not used to calculate outgoing quality levels.


Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.



Error Flag Output Characteristics








TL/H/9133-13

Truth Table


Fault Condition	Vin*	Vout	Error Flag
Normal	L	L	Н
	н	н	Н
Overvoltage	L	L	L
	Н	L	L
Thermal Shutdown	L	L	L
	н	L	L
V _o Short to GND	L	L	н
	н	L	L
Vo Short to Vsupply	L	н	L
	н	н	L
Open Load	L	L	н
	Н	н	L
Current Limit	L	L	н
	Н	н	L

* L \approx 0 \leq V_{in} \leq 0.8V H \approx 2V \leq V_{in} \leq 26V



LM1951

FIGURE 3. 25A Switch with Short Circuit Foldback






FIGURE 6. DC Motor Driver

TL/H/9133-9







FIGURE 7. Over-Voltage Crowbar



TL/H/9133-10

•	Operation	Switch Type
	Empty	Normally Open
	Fill	Normally Closed





LM1951

Application Hints

When inductive loads are turned OFF, they produce a negative voltage spike. The LM1951 contains a voltage clamp that limits these spikes to approximately -30V, thus an external clamp is not necessary in most applications.

Loads with an inductance of greater than 1H, driven to full output current, may damage the clamp simply by exceeding the power capabilities of the LM1951. An LM1951 can dissipate 25W continuous at 25°C ambient when mounted on a large heatsink. If the load current is limited to 800 mA, the sustained spike from an infinitely large inductance can be handled. Sustained spikes produced by higher currents and high inductances will exceed the 25W limit.

For inductances above 1H, care should be taken to see that the output current does not exceed a value that could damage the clamp. While 800 mA is acceptable for the device running at 25°C ambient on a heatsink, derate this current for smaller heatsinks or higher ambient temperatures to limit the junction temperature to 150°C. Alternatively, an external clamp or resonating capacitor can be added to handle any combination of load inductance, load current, and device temperature. This is especially important if the output current is boosted, such as the application shown in *Figure 3*. A peak power of 750W could be developed in the internal clamp if an inductive load is switched without external clamping.

Another case where the clamp's power capability may be exceeded is when driving a solenoid. The inductance of a solenoid is greatest when energized, with the plunger pulled in. As the plunger is pulled out of the solenoid, the inductance goes down. Under certain conditions of high solenoid inductance and fast mechanical time constants, the current may actually **increase** when the solenoid is turned OFF. Since the energy stored in an inductor cannot change instantaneously, the current must increase to conserve energy when the inductance decreases. This condition is traced by observing the load current with a current probe and storage oscilloscope.

Load capacitances larger than 1 nF will slow rise and fall times. Inductive loads having a capacitive component larger than 1 nF will also exhibit overshoot. Furthermore, ringing may be evident in a combination inductive/capacitive load, or in an inductive load with supply decoupling capacitors in the range of 100 nF to 1 μ F. For fast rise and fall times and minimum ringing with inductive loads, a supply decoupling capacitor of 10 nF and an output capacitor of 1 nF is recommended. These should be located as close to the IC pins as possible.

The error flag is an open collector output that pulls low under certain fault conditions. These errors include overvoltage (V_S > 26V), overcurrent (I_{OUT} > 1.3A), undercurrent (I_{OUT} < 2 mA), output short circuit to ground, output short circuit to supply, and junction temperature greater than 150°C. By connecting a 2 k Ω resistor from the error flag output to a 5V supply a logic output to a microprocessor is provided.

The error flag can give seemingly false indications in a number of situations. Slewing large capacitive loads (>100 nF) can drive the LM1951 into temporary current limit, producing a momentary error indication. Incandescent lamps and DC motors require an inrush current that will also cause a temporary current limit and error indication. Large inductive loads (>50 mH) initially appear as open circuits, falsing the error flag. The error flag pulses for about 1 μ s when any load is turned ON since the output is initially at ground. In microprocessor systems these false indications are easily ignored in software. In discrete logic circuits utilizing a latch at the error flag output, some filtering may be required.

An internal current sink (10 μ A minimum) is connected to the input, pin 5. If this pin is left open it is guaranteed to pull low, switching the LM1951 OFF. This characteristic is important under certain fault conditions such as when the control line fails open cirucit.

Although the input threshold has hysteresis, the switch points are derived from a very stable band-gap reference. In many applications, such as *Figures 5* and *7*, the LM1951 input can replace an extenal reference and comparator.

The input (pin 5) is clamped at -0.7V and includes a series resistance of approximately 30 k Ω . This pin tolerates negative inputs of up to 1 mA without affecting the performance of the chip.

National Semiconductor

LM1964 Sensor Interface Amplifier

General Description

The LM1964 is a precision differential amplifier specifically designed for operation in the automotive environment. Gain accuracy is guaranteed over the entire automotive temperature range (-40° C to $+125^{\circ}$ C) and is factory trimmed prior to package assembly. The input circuitry has been specifically designed to reject common-mode signals as much as 3V below ground on a single positive power supply. This facilitates the use of sensors which are grounded at the engine block while the LM1964 itself is grounded at chassis potential. An external capacitor sets the maximum operating frequency of the amplifier, thereby filtering high frequency transients. Both inputs are protected against load dump transients. The input impedance is typically 1 M Ω .


The output op amp is capable of driving capacitive loads and is fully protected. Also, internal circuitry has been pro-

vided to detect open circuit conditions on either or both inputs and force the output to a "home" position (a ratio of the external reference voltage).

Features

- Normal circuit operation guaranteed with inputs up to 3V below ground on a single supply
- Gain factory trimmed and guaranteed over temperature (±3% of full-scale from -40°C to +125°C)
- Low power consumption (typically 1 mA)
- Fully protected inputs
- Input open circuit detection
- Operation guaranteed over the entire automotive temperature range (-40°C to +125°C)
- Single supply operation

Schematic and Connection Diagrams



Absolute Maximum Ratings

1

1111111

) 1 -)

::;;

1

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} Supply Voltage (RV _{CC} = 15 k Ω)	±60V
V _{REF} Supply Voltage	-0.3V to $+6V$
DC Input Voltage (Either Input)	-3V to +16V
Input Transients (Note 1)	±60V
Power Dissipation (see Note 6)	1350 mW
Output Short Circuit Duration	Indefinite

Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Soldering Information	
Plastic Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
One ANI 450 NO. de la Manuella e Mari	trade and That's Friday

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristi	S $V_{CC} = 12V, V_{REF} = 5V, T_A$	= 25°C unless otherwise noted
--------------------------	--------------------------------------------	-------------------------------

Parameter	Conditions	(Note 2)		(Note 3)			Units	
Falameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Differential Voltage Gain	$V_{DIF} = 0.5V$ $-1V \le V_{CM} \le +1V$	4.41	4.50	4.59				V/V
	$V_{DIF} = 0.5V, -40^{\circ}C \le T_{A} \le 125^{\circ}C - 3V \le V_{CM} \le +1V$				4.36	4.50	4.64	V/V
Gain Error (Note 5)	$0 \le V_{D F} \le 1V$ -1V \le V_{CM} \le +1V	-2	0	2				%/FS
	$\begin{array}{l} 0 \leq V_{\text{DIF}} \leq 1V \\ -3V \leq V_{\text{CM}} \leq +1V \\ -40^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C} \end{array}$				-3	0	3	%/FS
Differential Input Resistance	$o \le V_{DIF} \le 1V$ - $1V \le V_{CM} \le + 1V$	1.00	1.20					MΩ
	0≤V _{DIF} ≤1V −3V≤V _{CM} ≤+1V −40°C≤T _A +125°C				0.70	1.20		MΩ
Non-Inverting Input Bias Current	$0 \le V_{D F} \le 1V$ -1V $\le V_{CM} \le +1V$		0.3	1.0				μΑ
	$\begin{array}{l} 0 \leq V_{\text{DIF}} \leq 1V \\ -3V \leq V_{\text{CM}} \leq +1V \\ -40^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C} \end{array}$					0.3	1.5	μA
Inverting Input Bias Current	$0 \le V_{DIF} \le 1V$ -1V $\le V_{CM} \le +1V$		45	100				μΑ
	$0V \le V_{DIF} \le 1V$ $-3V \le V_{CM} \le +1V$ $-40^{\circ}C \le T_A \le +125^{\circ}C$					45	150	μΑ
V _{CC} Supply Current	$V_{CC} = 12V, RV_{CC} = 15k$		300	500				μΑ
VREF Supply Current	$4.75V \le V_{REF} \le 5.5V$		0.5	1.0				mA
Common-Mode Voltage Range (Note 4)	40°C≤T _A ≤ + 125°C	-1		1	-3		1	V
DC Common-Mode Rejection Ratio	Input Referred $-1V \le V_{CM} \le +1V$ $V_{DIF} = 0.5V$	50	.60					dB
Open Circuit Output Voltage	One or Both Inputs Open, −1V≤V _{CM} ≤+1V	0.371	0.397	0.423				XV _{RE}
	−3V≤V _{CM} ≤+1V −40°C≤T _A ≤+125°C				0.365	0.397	0.429	XV _{RE}
Short Circuit Output Current	Output Grounded	1.0	2.7	5.0				mA
V _{CC} Power Supply Rejection Ratio	$V_{CC} = 12V, RV_{CC} = 15K$ $V_{DIF} = 0.5V$	50	65					dB
V _{REF} Power Supply Rejection Ratio	V _{REF} =5 V _{DC} V _{DIF} =0.5V	60	74					dB

Note 1: This test is performed with a 1000 Ω source impedance.

Note 2: These parameters are guaranteed and 100% production tested.

Note 3: These parameters will be guaranteed but not 100% production tested.


Note 4: The LM1964 has been designed to common-mode to -3V, but production testing is only performed at $\pm 1V$.


Note 5: Gain error is given as a percent of full-scale. Full-scale is defined as 1V at the input and 4.5V at the output.


Note 6: For operation in ambient temperatures above 25°C the device must be derated based on a maximum junction temperature of 150°C and a thermal resistance of 93°C/W junction to ambient.


5-191


Typical Performance Characteristics















TL/H/6744-3



National Semiconductor

LM2907/LM2917 Frequency to Voltage Converter

General Description

The LM2907, LM2917 series are monolithic frequency to voltage converters with a high gain op amp/comparator designed to operate a relay, lamp, or other load when the input frequency reaches or exceeds a selected rate. The tachometer uses a charge pump technique and offers frequency doubling for low ripple, full input protection in two versions (LM2907-8, LM2917-8) and its output swings to ground for a zero frequency input.

Advantages

- Output swings to ground for zero frequency input
- \blacksquare Easy to use; V_{OUT} = f_{IN} \times V_{CC} \times R1 \times C1
- Only one RC network provides frequency doubling
- Zener regulator on chip allows accurate and stable frequency to voltage or current conversion (LM2917)


Features


- Ground referenced tachometer input interfaces directly with variable reluctance magnetic pickups
- Op amp/comparator has floating transistor output
- 50 mA sink or source to operate relays, solenoids, meters, or LEDs

- Frequency doubling for low ripple
- Tachometer has built-in hysteresis with either differential input or ground referenced input
- Built-in zener on LM2917
- ±0.3% linearity typical
- Ground referenced tachometer is fully protected from damage due to swings above V_{CC} and below ground


Applications


- Over/under speed sensing
- Frequency to voltage conversion (tachometer)
- Speedometers
- Breaker point dwell meters
- Hand-held tachometer
- Speed governors
- Cruise control
- Automotive door lock control
- Clutch control
- Horn control
- Touch or sound switches






Order Number LM2907N-8 See NS Package Number N08E





See NS Package Number N08E



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-	•
Supply Voltage	28V
Supply Current (Zener Options)	25 mA
Collector Voltage	28V
Differential Input Voltage	
Tachometer	28V
Op Amp/Comparator	28V
Input Voltage Range	
Tachometer LM2907-8, LM2917-8	±28V
LM2907, LM2917	0.0V to +28V
Op Amp/Comparator	0.0V to +28V

Power Dissipation	
LM2907-8, LM2917-8	1200 mW
LM2907-14, LM2917-14 (See Note 1)	1580 mW
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Soldering Information Dual-In-Line Package	
Soldering (10 seconds) Small Outline Package	260°C
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
• • • • • • • • • • • • • • • • • • •	

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics $V_{CC} = 12 V_{DC}$, $T_A = 25^{\circ}C$, see test circuit

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ГАСНОМЕТ	TER				•	
	Input Thresholds	V _{IN} = 250 mVp-p @ 1 kHz (Note 2)	±10	±25	±40	mV
	Hysteresis	V _{IN} = 250 mVp-p @ 1 kHz (Note 2)		30		mV
	Offset Voltage LM2907/LM2917 LM2907-8/LM2917-8	V _{IN} = 250 mVp-p @ 1 kHz (Note 2)		3.5 5	10 15	mV mV
	Input Bias Current	$V_{IN} = \pm 50 \text{ mV}_{DC}$		0.1	1	μA
V _{OH}	Pin 2	$V_{IN} = +125 \text{ mV}_{DC}$ (Note 3)		8.3		v
V _{OL}	Pin 2	$V_{IN} = -125 mV_{DC}$ (Note 3)		2.3		v
l ₂ , l ₃	Output Current	V2 = V3 = 6.0V (Note 4)	140	180	240	μA
lg	Leakage Current	12 = 0, V3 = 0			0.1	μΑ
к	Gain Constant	(Note 3)	0.9	1.0	1.1	
	Linearity	f _{IN} = 1 kHz, 5 kHz, 10 kHz (Note 5)	-1.0	0.3	+1.0	%
P/AMP CC	OMPARATOR					
V _{OS}		$V_{IN} = 6.0V$		3	10	mV
I _{BIAS}		$V_{IN} = 6.0V$		50	500	nA
	Input Common-Mode Voltage		0		V _{CC} -1.5V	v
	Voltage Gain			200		V/m\
	Output Sink Current	$V_{\rm C} = 1.0$	40	50		mA
	Output Source Current	$V_{E} = V_{CC} - 2.0$		10		mA
	Saturation Voltage	I _{SINK} = 5 mA		0.1	0.5	v
		I _{SINK} = 20 mA			1.0	v
		I _{SINK} = 50 mA		1.0	1.5	v

LM2907/LM2917

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENER REGUL/	ATOR					
	Regulator Voltage	$R_{DROP} = 470\Omega$		7.56		V
	Series Resistance			10.5	15	Ω
	Temperature Stability			+1		mV/°C
	TOTAL SUPPLY CURRENT			3.8	6	mA

of 101°C/W junction to ambient for LM2907-8 and LM2917-8, and 79°C/W junction to ambient for LM2907-14 and LM2917-14. Note 2: Hysteresis is the sum + V_{TH} - (-V_{TH}), offset voltage is their difference. See test circuit.

Note 3: V_{OH} is equal to $\frac{3}{4} \times V_{CC} - 1 V_{BE}$, V_{OL} is equal to $\frac{1}{4} \times V_{CC} - 1 V_{BE}$ therefore $V_{OH} - V_{OL} = V_{CC}/2$. The difference, $V_{OH} - V_{OL}$, and the mirror gain, I_2/I_3 , are the two factors that cause the tachometer gain constant to vary from 1.0.

Note 4: Be sure when choosing the time constant R1 × C1 that R1 is such that the maximum anticipated output voltage at pin 3 can be reached with I₃ × R1. The maximum value for R1 is limited by the output resistance of pin 3 which is greater than 10 M Ω typically.

Note 5: Nonlinearity is defined as the deviation of VOUT (@ pin 3) for f_{IN} = 5 kHz from a straight line defined by the VOUT @ 1 kHz and VOUT @ 10 kHz. C1 = 1000 pF, R1 = 68k and C2 = 0.22 mFd.


General Description (Continued)


The op amp/comparator is fully compatible with the tachometer and has a floating transistor as its output. This feature allows either a ground or supply referred load of up to 50 mA. The collector may be taken above $V_{\mbox{CC}}$ up to a maximum V_{CE} of 28V.

The two basic configurations offered include an 8-pin device with a ground referenced tachometer input and an internal connection between the tachometer output and the op amp non-inverting input. This version is well suited for single speed or frequency switching or fully buffered frequency to voltage conversion applications.

The more versatile configurations provide differential tachometer input and uncommitted op amp inputs. With this version the tachometer input may be floated and the op amp becomes suitable for active filter conditioning of the tachometer output.

Both of these configurations are available with an active shunt regulator connected across the power leads. The regulator clamps the supply such that stable frequency to voltage and frequency to current operations are possible with any supply voltage and a suitable resistor.





TL/H/7942-5

LM2907/LM2917

LM2907/LM2917

Applications Information

The LM2907 series of tachometer circuits is designed for minimum external part count applications and maximum versatility. In order to fully exploit its features and advantages let's examine its theory of operation. The first stage of operation is a differential amplifier driving a positive feedback flip-flop circuit. The input threshold voltage is the amount of differential input voltage at which the output of this stage changes state. Two options (LM2907-8, LM2917-8) have one input internally grounded so that an input signal must swing above and below ground and exceed the input thresholds to produce an output. This is offered specifically for magnetic variable reluctance pickups which typically provide a single-ended ac output. This single input is also fully attained with these types of pickups.

The differential input options (LM2907, LM2917) give the user the option of setting his own input switching level and still have the hysteresis around that level for excellent noise rejection in any application. Of course in order to allow the inputs to attain common-mode voltages above ground, input protection is removed and neither input should be taken outside the limits of the supply voltage being used. It is very important that an input not go below ground without some resistance in its lead to limit the current that will then flow in the epi-substrate diode.

Following the input stage is the charge pump where the input frequency is converted to a dc voltage. To do this requires one timing capacitor, one output resistor, and an integrating or filter capacitor. When the input stage changes state (due to a suitable zero crossing or differential voltage on the input) the timing capacitor is either charged or discharged linearly between two voltages whose difference is $V_{\rm CC}/2$. Then in one half cycle of the input frequency or a time equal to 1/2 f_{IN} the change in charge on the timing capacitor is equal to $V_{\rm CC}/2 \times C1$. The average amount of current pumped into or out of the capacitor then is:

$$\frac{\Delta Q}{T} = i_{\text{c(AVG)}} = C1 \times \frac{V_{\text{CC}}}{2} \times (2f_{\text{IN}}) = V_{\text{CC}} \times f_{\text{IN}} \times C1$$

The output circuit mirrors this current very accurately into the load resistor R1, connected to ground, such that if the pulses of current are integrated with a filter capacitor, then $V_O = i_c \times R1$, and the total conversion equation becomes:

 $V_{O} = V_{CC} \times f_{IN} \times C1 \times R1 \times K$

Where K is the gain constant-typically 1.0.

Typical Applications

The size of C2 is dependent only on the amount of ripple voltage allowable and the required response time.

CHOOSING R1 AND C1

There are some limitations on the choice of R1 and C1 which should be considered for optimum performance. The timing capacitor also provides internal compensation for the charge pump and should be kept larger than 500 pF for very accurate operation. Smaller values can cause an error current on R1, especially at low temperatures. Several considerations must be met when choosing R1. The output current at pin 3 is internally fixed and therefore V_O/R1 must be less than or equal to this value. If R1 is too large, it can become a significant fraction of the output impedance at pin 3 which degrades linearity. Also output ripple voltage must be considered and the size of C2 is affected by R1. An expression that describes the ripple content on pin 3 for a single R1C2 combination is:

$$V_{\text{RIPPLE}} = \frac{V_{\text{CC}}}{2} \times \frac{\text{C1}}{\text{C2}} \times \left(1 - \frac{V_{\text{CC}} \times f_{\text{IN}} \times \text{C1}}{\text{I}_2}\right) \text{pk-pk}$$


It appears R1 can be chosen independent of ripple, however response time, or the time it takes V_{OUT} to stabilize at a new voltage increases as the size of C2 increases, so a compromise between ripple, response time, and linearity must be chosen carefully.

As a final consideration, the maximum attainable input frequency is determined by V_{CC} , C1 and I_2 :


$$f_{MAX} = \frac{I_2}{C1 \times V_{CC}}$$

USING ZENER REGULATED OPTIONS (LM2917)

For those applications where an output voltage or current must be obtained independent of supply voltage variations, the LM2917 is offered. The most important consideration in choosing a dropping resistor from the unregulated supply to the device is that the tachometer and op amp circuitry alone require about 3 mA at the voltage level provided by the zener. At low supply voltages there must be some current flowing in the resistor above the 3 mA circuit current to operate the regulator. As an example, if the raw supply varies from 9V to 16V, a resistance of 470 Ω will minimize the zener voltage variation to 160 mV. If the resistance goes under 400 Ω or over 600 Ω the zener variation quickly rises above 200 mV for the same input variation.










TL/H/7942-9







TL/H/7942-10







TL/H/7942-12






TL/H/7942-13







TL/H/7942-14













5-203



LM2907/LM2917







5-207

LM2907/LM2917

National Semiconductor

LM3045/LM3046/LM3086 Transistor Arrays

General Description

The LM3045, LM3046 and LM3086 each consist of five general purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair. The transistors are well suited to a wide variety of applications in low power system in the DC through VHF range. They may be used as discrete transistors in conventional circuits however, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching. The LM3045 is supplied in a 14-lead cavity dual-in-line package rated for operation over the full military temperature range. The LM3045 but are supplied in a 14-lead molded dual-in-line package for applications requiring only a limited temperature range.


Features

- Two matched pairs of transistors V_{BE} matched ±5 mV Input offset current 2 μA max at I_C = 1 mA
- Input offset current 2 μ A max at I_C = 1 m
- Five general purpose monolithic transistors
- Operation from DC to 120 MHz
- Wide operating current range
- Low noise figure 3.2 dB typ at 1 kHz
- Full military temperature range (LM3045) -55°C to +125°C

Applications

- General use in all types of signal processing systems operating anywhere in the frequency range from DC to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers

Schematic and Connection Diagram



TL/H/7950-1

Top View Order Number LM3045J, LM3046M, LM3086M, LM3046N or LM3086N See NS Package Number J14A, M14A or N14A



Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Distributors for availability and specifications.	LM3	045	LM3046/		
	Each	Total	Each	Total	Units
	Transistor	Package	Transistor	Package	
Power Dissipation:					
$T_A = 25^{\circ}C$	300	750	300	750	mW
$T_A = 25^{\circ}C$ to $55^{\circ}C$			300	750	mW
$T_A > 55^{\circ}C$			Derate a	at 6.67	mW/°C
$T_A = 25^{\circ}C$ to 75°C	300	750			mW
T _A > 75°C	Derate	e at 8			mW/°C
Collector to Emitter Voltage, V _{CEO}	15		15		V
Collector to Base Voltage, V _{CBO}	20		20		v
Collector to Substrate Voltage, V _{CIO} (Note 1)	20		20		v
Emitter to Base Voltage, V _{EBO}	5		5		V
Collector Current, I _C	50		50		mA
Operating Temperature Range	– 55°C to	+ 125°C	-40°C to	o +85℃	
Storage Temperature Range	-65°C to	+150°C	-65°C to	o +85℃	
Soldering Information					
Dual-In-Line Package Soldering (10 Sec.)	260°C		260°C		
Small Outline Package					
Vapor Phase (60 Seconds)			215°C		
Infrared (15 Seconds)			220°C		
See AN-450 "Surface Mounting Methods and The	ir Effect on Prod	duct Reliability"	for other methods	of soldering sur	face mount

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise specified)

		Limits			Limits				
Parameter	Conditions	LM3045, LM3046			LM3086			Units	
		Min	Тур	Max	Min	Тур	Max		
Collector to Base Breakdown Voltage (V _{(BR)CBO})	$I_{\rm C} = 10 \ \mu {\rm A}, I_{\rm E} = 0$	20	60		20	60		V	
Collector to Emitter Breakdown Voltage (V(BR)CEO)	$I_{\rm C} = 1 {\rm mA}, I_{\rm B} = 0$	15	24		15	24		V	
Collector to Substrate Breakdown Voltage (V _{(BR)CIO})	$I_{\rm C} = 10 \ \mu {\rm A}, I_{\rm CI} = 0$	20	60		20	60		v	
Emitter to Base Breakdown Voltage (V(BR)EBO)	I _E 10 μA, I _C = 0	5	7		5	7		٧	
Collector Cutoff Current (I _{CBO})	$V_{CB} = 10V, I_E = 0$		0.002	40		0.002	100	nA	
Collector Cutoff Current (I _{CEO})	$V_{CE} = 10V, I_B = 0$			0.5			5	μA	
Static Forward Current Transfer	$V_{CE} = 3V \\ \begin{cases} I_C = 10 \text{ mA} \\ I_C = 1 \text{ mA} \\ I_C = 10 \text{ \muA} \end{cases}$		100			100			
Ratio (Static Beta) (h _{FE})		40	100		40	100			
	$\Box_{\rm C} = 10 \mu{\rm A}$		54			54			
Input Offset Current for Matched Pair Q_1 and $Q_2 I_{O1} - I_{IO2} $	$V_{CE} = 3V, I_C = 1 \text{ mA}$		0.3	2				μA	
Base to Emitter Voltage (VBE)	$V_{CE} = 3V \begin{cases} I_E = 1 \text{ mA} \\ I_E = 10 \text{ mA} \end{cases}$		0.715		[0.715		v	
			0.800			0.800		v	
Magnitude of Input Offset Voltage for Differential Pair $ V_{BE1} - V_{BE2} $	$V_{CE} = 3V, I_C = 1 \text{ mA}$		0.45	5				mV	
$\begin{array}{l} \mbox{Magnitude of Input Offset Voltage for Isolated} \\ \mbox{Transistors} \left V_{BE3} - V_{BE4} \right , \left V_{BE4} - V_{BE5} \right , \\ \left V_{BE5} - V_{BE3} \right \end{array}$	$V_{CE} = 3V$, $I_C = 1 \text{ mA}$		0.45	5				mV	
Temperature Coefficient of Base to Emitter Voltage $\left(\frac{\Delta V_{BE}}{\Delta T}\right)$	$V_{CE} = 3V$, $I_C = 1 \text{ mA}$		- 1.9			-1.9		mV/°C	
Collector to Emitter Saturation Voltage ($V_{CE(SAT)}$)	$I_{\rm B} = 1 {\rm mA}, I_{\rm C} = 10 {\rm mA}$		0.23			0.23		V	
Temperature Coefficient of Input Offset Voltage $\left(\frac{\Delta V_{10}}{\Delta T}\right)$	$V_{CE} = 3V$, $I_C = 1 \text{ mA}$		1.1					μV/°C	

Note 1: The collector of each transistor of the LM3045, LM3046, and LM3086 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

Parameter	Conditions	Min	Тур	Max	Units
Low Frequency Noise Figure (NF)	$ f = 1 \text{ kHz}, \text{V}_{\text{CE}} = 3\text{V}, \\ \text{I}_{\text{C}} = 100 \mu\text{A}, \text{R}_{\text{S}} = 1 \text{k}\Omega $		3.25		dB
LOW FREQUENCY, SMALL SIGNAL EQUIVALEN	IT CIRCUIT CHARACTERIS	rics			
Forward Current Transfer Ratio (hfe)	$f = 1 \text{ kHz}, V_{CE} = 3V,$ $I_C = 1 \text{ mA}$		110 (LM3045, LM3046) (LM3086)		
Short Circuit Input Impednace (h _{ie})			3.5		kΩ
Open Circuit Output Impedance (hoe)			15.6		μmho
Open Circuit Reverse Voltage Transfer Ratio (hre)]		1.8 x 10 ^{−4}		
ADMITTANCE CHARACTERISTICS					
Forward Transfer Admittance (Yfe)	$f = 1$ MHz, $V_{CE} = 3V$,		31 — j 1.5		
Input Admittance (Yie)	$I_{\rm C} = 1 \rm{mA}$		0.3+J 0.04		
Output Admittance (Yoe)			0.001 + j 0.03		
Reverse Transfer Admittance (Yre)			See Curve		
Gain Bandwidth Product (f _T)	$V_{CE} = 3V, I_C = 3 \text{ mA}$	300	550		
Emitter to Base Capacitance (C _{EB})	$V_{EB} = 3V, I_E = 0$		0.6		pF
Collector to Base Capacitance (C _{CB})	$V_{CB} = 3V, I_{C} = 0$		0.58		pF
Collector to Substrate Capacitance (C _{CI})	$V_{CS} = 3V, I_{C} = 0$		2.8		pF

Typical Performance Characteristics

.1

.81

t


.01

.1

I_C - COLLECTOR (mA)

1

10



.5

.4

.01

VPUT OFFSET VOLTAGI


I_E - EMITTER (mA)

1

.1


n


TL/H/7950-3



Typical Performance Characteristics (Continued)







TL/H/7950-7

National Semiconductor

LM3146 High Voltage Transistor Array

General Description

The LM3146 consists of five high voltage general purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair. The transistors are well suited to a wide variety of applications in low power system in the dc through VHF range. They may be used as discrete transistors in conventional circuits however, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching. The LM3146 is supplied in a 14-lead molded dual-in-line package for applications requiring only a limited temperature range.

Features

- High voltage matched pairs of transistors, V_{BE} matched ±5 mV, input offset current 2 µA max at I_C = 1 mA
- Five general purpose monolithic transistors
- Operation from dc to 120 MHz
- Wide operating current range
- Low noise figure

3.2 dB typ at 1 kHz


Applications

 General use in all types of signal processing systems operating anywhere in the frequency range from dc to VHF

TL/H/7959-1

- Custom designed differential amplifiers
- Temperature compensated amplifiers

Connection Diagram



Top View

Order Number LM3146M or LM3146N See NS Package Number M14A or N14A

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	LM3146	Units
Power Dissipation: Each transistor		
$T_A = 25^{\circ}C$ to 55°C	300	mW
T _A > 55°C	Derate at 6.67	mW/°C
Power Dissipation: Total Package		
$T_A = 25^{\circ}C$	500	mW
T _A > 25°C	Derate at 6.67	mW/°C
Collector to Emitter Voltage, V_{CEO}	30	V
Collector to Base Voltage, V_{CBO}	40	v
Collector to Substrate Voltage,		
V _{CIO} (Note 1)	40	v
Emitter to Base Voltage, V _{EBO}		ч. 1
(Note 2)	5	V
Collector to Current, IC	50	mA
Operating Temperature Range	-40 to $+85$	°C
Storage Temperature Range	-65 to +150	°C

Soldering Information Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

DC Electrical Characteristics T_A = 25°C

Symbol	Parameter	Conditions	Limits			Units
		Conditiona	Min	Тур	Max	Units
V _{(BR)CBO}	Collector to Base Breakdown Voltage	$I_{C} = 10 \ \mu A, I_{E} = 0$	40	72		V
V _{(BR)CEO}	Collector to Emitter Breakdown Voltage	$I_{\rm C}=1$ mA, $I_{\rm B}=0$	30	56		v
V _{(BR)CIO}	Collector to Substrate Breakdown Voltage	$I_{CI} = 10 \ \mu A, I_B = 0,$ $I_E = 0$	40	72		v
V _{(BR)EBO}	Emitter to Base Breakdown Voltage (Note 2)	$I_{\rm C} = 0, I_{\rm E} = 10 \mu{\rm A}$	5	7		v
ICBO	Collector Cutoff Current	$V_{CB} = 10V, I_E = 0$		0.002	100	nA
ICEO	Collector Cutoff Current	$V_{CE} = 10V, I_B = 0$		(Note 3)	5	μA
h _{FE}	Static Forward Current Transfer Ratio (Static Beta)	$\begin{split} I_{C} &= 10 \text{ mA}, V_{CE} = 5V \\ I_{C} &= 1 \text{ mA}, V_{CE} = 5V \\ I_{C} &= 10 \mu\text{A}, V_{CE} = 5V \end{split}$	30	85 100 90		
I _{B1} -I _{B2}	Input Offset Current for Matched Pair Q1 and Q2	$I_{C1} = 1_{C2} = 1 \text{ mA},$ $V_{CE} = 5V$		0.3	2	μΑ
V _{BE}	Base to Emitter Voltage	$I_{C} = 1 \text{ mA}, V_{CE} = 3V$	0.63	0.73	0.83	v
V _{BE1} -V _{BE2}	Magnitude of Input Offset Voltage for Differential Pair	$V_{CE} = 5V, I_E = 1 \text{ mA}$		0.48	5	mV
$\Delta V_{BE} / \Delta T$	Temperature Coefficient of Base to Emitter Voltage	$V_{CE} = 5V$, $I_E = 1 mA$		-1.9		mV/°C
V _{CE(SAT)}	Collector to Emitter Saturation Voltage	$I_{\rm C} = 10 {\rm mA}, I_{\rm B} = 1 {\rm mA}$		0.33		v
ΔV ₁₀ /ΔΤ	Temperature Coefficient of Input Offset Voltage	$I_{\rm C} = 1$ mA, $V_{\rm CE} = 5V$		1.1		μV/°C

Note 1: The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.

Note 2: If the transistors are forced into zener breakdown (V(BR)EBO), degradation of forward transfer current ratio (hFE) can occur.

Note 3: See curve.


Symbol	Parameter	Conditions		Limits		Units
Symbol	Falameter		Min	Тур	Max	Unita
NF	Low Frequency Noise Figure	$ f = 1 \text{ kHz}, \text{ V}_{\text{CE}} = 5\text{V}, \\ \text{I}_{\text{C}} = 100 \mu\text{A}, \text{ R}_{\text{S}} = 1 \text{ k}\Omega $		3.25		dB
f _T	Gain Bandwidth Product	$V_{CE} = 5V, I_C = 3 \text{ mA}$	300	500		MHz
C _{EB}	Emitter to Base Capacitance	$V_{EB} = 5V, I_E = 0$		0.70		pF
C _{CB}	Collector to Base Capacitance	$V_{CB} = 5V, I_C = 0$		0.37		pF
C _{CI}	Collector to Substrate Capacitance	$V_{CI} = 5V, I_{C} = 0$		2.2		рF
ow Frequ	ency, Small Signal Equivalent Circuit	Characteristics				
h _{fe}	Forward Current Transfer Ratio	$f = 1 \text{ kHz}, V_{CE} = 3V, I_{C} = 1 \text{ mA}$		100		
h _{ie}	Short Circuit Input Impedance	$f = 1 \text{ kHz}, V_{CE} = 3V, I_{C} = 1 \text{ mA}$		3.5		kΩ
h _{oe}	Open Circuit Output Impedance	$f = 1 \text{ kHz}, V_{CE} = 3V, I_C = 1 \text{ mA}$		15.6		μmho
h _{re}	Open Circuit Reverse Voltage Transfer Ratio	$f = 1 \text{ kHz}, V_{CE} = 3V,$ $I_{C} = 1 \text{ mA}$		1.8 x 10 ⁻⁴		
dmittance	e Characteristics					
Y _{fe}	Forward Transfer Admittance	$f = 1 \text{ MHz}, V_{CE} = 3V, I_{C} = 1 \text{ mA}$		31 — j 1.5		mmhc
Y _{ie}	Input Admittance	$f = 1 \text{ MHz}, V_{CE} = 3V, I_{C} = 1 \text{ mA}$		0.3 + j 0.04		mmho
Y _{oe}	Output Admittance	$f = 1 MHz, V_{CE} = 3V, I_{C} = 1 mA$		0.001 + j0.03		mmho
Y _{re}	Reverse Transfer Admittance	$f = 1 MHz, V_{CE} = 3V, I_{C} = 1 mA$		(Note 3)		mmhc

Note 1: The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.


Note 2: If the transistors are forced into zener breakdown (V_{(BR)EBO}), degradation of forward transfer current ratio (h_{FE}) can occur.

Note 3: See curve.

LM3146



5-216



LM3146

LM3909

National Semiconductor

LM3909 LED Flasher/Oscillator

General Description

The LM3909 is a monolithic oscillator specifically designed to flash Light Emitting Diodes. By using the timing capacitor for voltage boost, it delivers pulses of 2 or more volts to the LED while operating on a supply of 1.5V or less. The circuit is inherently self-starting, and requires addition of only a battery and capacitor to function as an LED flasher.

Packaged in an 8-lead plastic mini-DIP, the LM3909 will operate over the extended consumer temperature range of -25° C to $+70^{\circ}$ C. It has been optimized for low power drain and operation from weak batteries so that continuous operation life exceeds that expected from battery rating.

Application is made simple by inclusion of internal timing resistors and an internal LED current limit resistor. As shown in the first two application circuits, the timing resistors supplied are optimized for nominal flashing rates and minimum power drain at 1.5V and 3V.


Timing capacitors will generally be of the electrolytic type, and a small 3V rated part will be suitable for any LED flasher using a supply up to 6V. However, when picking flash rates, it should be remembered that some electrolytics have very broad capacitance tolerances, for example -20% to +100%.

Features

- Operation over one year from one C size flashlight cell
- Bright, high current LED pulse
- Minimum external parts
- Low cost
- Low voltage operation, from just over 1V to 5V
- Low current drain, averages under 0.5 mA during battery life
- Powerful; as an oscillator directly drives an 8Ω speaker
- Wide temperature range

Applications

- Finding flashlights in the dark, or locating boat mooring floats
- Sales and advertising gimmicks
- Emergency locators, for instance on fire extinguishers
- Toys and novelties
- Electronic applications such as trigger and sawtooth generators
- Siren for toy fire engine, (combined oscillator, speaker driver)
- Warning indicators powered by 1.4V to 200V



5

14

TI /H/7969-2

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. 500 mW

Power Dissipation

V⁺ Voltage

Operating Temperature Range Lead Temperature (Soldering, 10 sec.)


-25°C to +70°C 260°C

Electrical Characteristics

Parameter	Conditions (Applications Note 3)	Min	Тур	Max	Units
Supply Voltage	(In Oscillation)	1.15		6.0	v
Operating Current			0.55	0.75	mA
Flash Frequency	300 μF, 5% Capacitor	0.65	1.0	1.3	Hz
High Flash Frequency	0.30 μF, 5% Capacitor		1.1		kHz
Compatible LED Forward Drop	1 mA Forward Current	1.35		2.1	v
Peak LED Current	350 μF Capacitor		45		mA
Pulse Width	350 µF Capacitors at ½ Amplitude		6.0		ms

6.4V

Typical Applications (See applications notes on following page)




TL/H/7969-3



Typical Applications (Continued)(See applications notes below)

Warning Flasher High Voltage Powered





v +	Nominal Flash Hz	CT	R _S	R _{FB}	V ⁺ RANGE
6V	2	400 μF	1k	1.5k	5V-25V
15V	2	180 μF	3.9k	1k	13V-50V
100V	1.7	180 μF	43k 1W	1k	85V-200V

Typical Operating Conditions

1.5V Flasher

TI /H/7969-4





Estimated Battery Life (Continuous 1.5V Flasher Operation)

Size Cell	Туре				
OILC OCH	Standard Alkalin				
AA	3 months	6 months			
C	7 months	15 months			
D	1.3 years	2.6 years			

Note: Estimates are made from our tests and manufacturers data. Conditions are fresh batteries and room temperature. Clad or "leak-proof" batteries are recommended for any application of five months or more. Nickel Cadmium cells are not recommended.

APPLICATIONS NOTES


Note: Nominal flash rate: 1 Hz.

Note 1: All capacitors shown are electrolytic unless marked otherwise.


Note 2: Flash rates and frequencies assume a $\pm 5\%$ capacitor tolerance. Electrolytics may vary -20% to +100% of their stated value.


Note 3: Unless noted, measurements above are made with a 1.4V supply, a 25°C ambient temperature, and an LED with a forward drop of 1.5V to 1.7V at 1 mA forward current.

Note 4: Occasionally a flasher circuit will fail to oscillate due to an LED defect that may be missed because it only reduces light output 10% or so. Such LEDs can be identified by a large increase in conduction between 0.9V and 1.2V.




5





Note: Differences between shorts, coils, and a few ohms of resistance can be heard.

5



National Semiconductor

LM3914 Dot/Bar Display Driver

General Description

The LM3914 is a monolithic integrated circuit that senses analog voltage levels and drives 10 LEDs, providing a linear analog display. A single pin changes the display from a moving dot to a bar graph. Current drive to the LEDs is regulated and programmable, eliminating the need for resistors. This feature is one that allows operation of the whole system from less than 3V.

The circuit contains its own adjustable reference and accurate 10-step voltage divider. The low-bias-current input buffer accepts signals down to ground, or V⁻, yet needs no protection against inputs of 35V above or below ground. The buffer drives 10 individual comparators referenced to the precision divider. Indication non-linearity can thus be held typically to $\frac{1}{2}$ %, even over a wide temperature range.

Versatility was designed into the LM3914 so that controller, visual alarm, and expanded scale functions are easily added on to the display system. The circuit can drive LEDs of many colors, or low-current incandescent lamps. Many LM3914s can be "chained" to form displays of 20 to over 100 segments. Both ends of the voltage divider are externally available so that 2 drivers can be made into a zero-center meter.

The LM3914 is very easy to apply as an analog meter circuit. A 1.2V full-scale meter requires only 1 resistor and a single 3V to 15V supply in addition to the 10 display LEDs. If the 1 resistor is a pot, it becomes the LED brightness control. The simplified block diagram illustrates this extremely simple external circuitry.

When in the dot mode, there is a small amount of overlap or "fade" (about 1 mV) between segments. This assures that at no time will all LEDs be "OFF", and thus any ambiguous display is avoided. Various novel displays are possible.

Much of the display flexibility derives from the fact that all outputs are individual, DC regulated currents. Various effects can be achieved by modulating these currents. The individual outputs can drive a transistor as well as a LED at the same time, so controller functions including "staging" control can be performed. The LM3914 can also act as a programmer, or sequencer.


The LM3914 is rated for operation from 0° C to $+70^{\circ}$ C. The LM3914N is available in an 18-lead molded (N) package.

The following typical application illustrates adjusting of the reference to a desired value, and proper grounding for accurate operation, and avoiding oscillations.

Features

- Drives LEDs, LCDs or vacuum fluorescents
- Bar or dot display mode externally selectable by user
- Expandable to displays of 100 steps
- Internal voltage reference from 1.2V to 12V
- Operates with single supply of less than 3V
- Inputs operate down to ground
- Output current programmable from 2 mA to 30 mA
- No multiplex switching or interaction between outputs
- Input withstands ±35V without damage or false outputs
- LED driver outputs are current regulated, open-collectors
- Outputs can interface with TTL or CMOS logic
- The internal 10-step divider is floating and can be referenced to a wide range of voltages

Typical Applications



Note 1: Grounding method is typical of all uses. The 2.2 μ F tantalum or 10 μ F aluminum electrolytic capacitor is needed if leads to the LED supply are 6° or longer.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Dissipation (Note 5)	
Molded DIP (N)	1365 mW
Supply Voltage	25V
Voltage on Output Drivers	25V
Input Signal Overvoltage (Note 3)	±35V
Divider Voltage	- 100 mV to V+
Reference Load Current	10 mA

Storage Temperature Range	-55°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Plastic Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (Notes 1 and 3)

Parameter	Conditions	(Note 1)	Min	Тур	Max	Units
COMPARATOR						
Offset Voltage, Buffer and First Comparator	$0V \le V_{RLO} = V_{RHI} \le 12V$, $I_{LED} = 1 \text{ mA}$			3	10	mV
Offset Voltage, Buffer and Any Other Comparator	$0V \le V_{RLO} = V_{RHI} \le 12V,$ $I_{LED} = 1 \text{ mA}$			3	15	mV
Gain (ΔI _{LED} /ΔV _{IN})	$I_{L(REF)} = 2 \text{ mA}, I_{LED} = 10 \text{ mA}$		3	8		mA/mV
Input Bias Current (at Pin 5)	$0V \le V_{\text{IN}} \le V^+ - 1.$	5V		25	100	nA
Input Signal Overvoltage	No Change in Display	/	-35		35	v
OLTAGE-DIVIDER						
Divider Resistance	Total, Pin 6 to 4		8	12	17	kΩ
Accuracy	(Note 2)			0.5	2	%
OLTAGE REFERENCE						
Output Voltage	0.1 mA $\leq I_{L(REF)} \leq$ 4 mA, V ⁺ = V _{LED} = 5V		1.2	1.28	1.34	v
Line Regulation	$3V \le V^+ \le 18V$			0.01	0.03	%/V
Load Regulation	$\begin{array}{l} 0.1 \text{ mA} \leq I_{L(\text{REF})} \leq 4 \text{ mA}, \\ V^+ = V_{\text{LED}} = 5 V \end{array}$			0.4	2	%
Output Voltage Change with Temperature	$0^{\circ}C \le T_A \le +70^{\circ}C$, $I_{L(REF)} = 1$ mA, V ⁺ = 5V			1		%
Adjust Pin Current				75	120	μΑ
OUTPUT DRIVERS						
LED Current	$V^+ = V_{LED} = 5V, I_L$.(REF) = 1 mA	7	10	13	mA
LED Current Difference (Between	$V_{LED} = 5V$	$I_{LED} = 2 \text{ mA}$		0.12	0.4	mA
Largest and Smallest LED Currents)		$l_{LED} = 20 \text{ mA}$		1.2		
LED Current Regulation	$2V \le V_{LED} \le 17V$ $I_{LED} = 2 \text{ mA}$		0.1	0.25	mA	
	$I_{\text{LED}} = 20 \text{ mA}$			1	3	
Dropout Voltage	$I_{LED(ON)} = 20 \text{ mA}, V_{LED} = 5V,$ $\Delta I_{LED} = 2 \text{ mA}$				1.5	v
Saturation Voltage	$I_{\text{LED}} = 2.0 \text{ mA}, I_{\text{L(RE)}}$	F) = 0.4 mA		0.15	0.4	v
Output Leakage, Each Collector	(Bar Mode) (Note 4)			0.1	10	μΑ

Parameter	Conditions (Note 1)		Min	Тур	Max	Units
JTPUT DRIVERS (Continued)						
Output Leakage	(Dot Mode) (Note 4)	Pins 10-18		0.1	10	μΑ
		Pin 1	60	150	450	μΑ
UPPLY CURRENT						
Standby Supply Current	$V^+ = 5V, I_{L(REF)} = 0.2$	2 mA		2.4	4.2	mA
(All Outputs Off)	$V^+ = 20V, I_{L(REF)} = 1$.0 mA		6.1	9.2	mA
$\begin{array}{l} \mbox{Note 1: Unless otherwise stated, all} \\ 3 \ \mbox{V}_{DC} \le \ \mbox{V}^+ \le 20 \ \mbox{V}_{DC} \\ 3 \ \mbox{V}_{DC} \le \ \mbox{V}_{ED} \le \ \mbox{V}^+ \\ - \ \mbox{0.015V} \le \ \mbox{V}_{RLO} \le 12 \ \mbox{V}_{DC} \\ - \ \mbox{0.015V} \le \ \mbox{V}_{RHI} \le 12 \ \mbox{V}_{DC} \end{array}$	V_{REF} , V_{RHI} , $V_{\text{RLO}} \leq (V^+ - 1.5)$	5V)	nected to pin 3 (B	ar Mode).		

For higher power dissipations, pulse testing is used.

Note 2: Accuracy is measured referred to + 10.000 V_{DC} at pin 6, with 0.000 V_{DC} at pin 4. At lower full-scale voltages, buffer and comparator offset voltage may add significant error.

Note 3: Pin 5 input current must be limited to ±3 mA. The addition of a 39k resistor in series with pin 5 allows ±100V signals without damage.

Note 4: Bar mode results when pin 9 is within 20 mV of V⁺. Dot mode results when pin 9 is pulled at least 200 mV below V⁺ or left open circuit. LED No. 10 (pin 10 output current) is disabled if pin 9 is pulled 0.9V or more below V_{LED}.

Note 5: The maximum junction temperature of the LM3914 is 100°C. Devices must be derated for operation at elevated temperatures. Junction to ambient thermal resistance is 55°C/W for the molded DIP (N package).

Definition of Terms

Accuracy: The difference between the observed threshold voltage and the ideal threshold voltage for each comparator. Specified and tested with 10V across the internal voltage divider so that resistor ratio matching error predominates over comparator offset voltage.

Adjust Pin Current: Current flowing out of the reference adjust pin when the reference amplifier is in the linear region.

Comparator Gain: The ratio of the change in output current (I_{LED}) to the change in input voltage (V_{IN}) required to produce it for a comparator in the linear region.

Dropout Voltage: The voltage measured at the current source outputs required to make the output current fall by 10%.


Input Bias Current: Current flowing out of the signal input when the input buffer is in the linear region.


LED Current Regulation: The change in output current over the specified range of LED supply voltage (V_{LED}) as measured at the current source outputs. As the forward voltage of an LED does not change significantly with a small change in forward current, this is equivalent to changing the voltage at the LED anodes by the same amount.

Line Regulation: The average change in reference output voltage over the specified range of supply voltage (V^+) .

Load Regulation: The change in reference output voltage (V_{REF}) over the specified range of load current (I_{L(REF)}).

Offset Voltage: The differential input voltage which must be applied to each comparator to bias the output in the linear region. Most significant error when the voltage across the internal voltage divider is small. Specified and tested with pin 6 voltage (V_{RHI}) equal to pin 4 voltage (V_{RLO}).





5

LM3914


Functional Description

The simplifed LM3914 block diagram is to give the general idea of the circuit's operation. A high input impedance buffer operates with signals from ground to 12V, and is protected against reverse and overvoltage signals. The signal is then applied to a series of 10 comparators; each of which is biased to a different comparison level by the resistor string.

In the example illustrated, the resistor string is connected to the internal 1.25V reference voltage. In this case, for each 125 mV that the input signal increases, a comparator will switch on another indicating LED. This resistor divider can be connected between any 2 voltages, providing that they are 1.5V below V⁺ and no less than V⁻. If an expanded scale meter display is desired, the total divider voltage can be as little as 200 mV. Expanded-scale meter displays are more accurate and the segments light uniformly only if bar mode is used. At 50 mV or more per step, dot mode is usable.

INTERNAL VOLTAGE REFERENCE

The reference is designed to be adjustable and develops a nominal 1.25V between the REF OUT (pin 7) and REF ADJ (pin 8) terminals. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current I_1 then flows through the output set resistor R2 giving an output voltage of:



TL/H/7970-4

Since the 120 μ A current (max) from the adjust terminal represents an error term, the reference was designed to minimize changes of this current with V⁺ and load changes.

CURRENT PROGRAMMING

A feature not completely illustrated by the block diagram is the LED brightness control. The current drawn out of the reference voltage pin (pin 7) determines LED current. Approximately 10 times this current will be drawn through each lighted LED, and this current will be relatively constant despite supply voltage and temperature changes. Current drawn by the internal 10-resistor divider, as well as by the external current and voltage-setting divider should be included in calculating LED drive current. The ability to modulate LED brightness with time, or in proportion to input voltage and other signals can lead to a number of novel displays or ways of indicating input overvoltages, alarms, etc.

MODE PIN USE

Pin 9, the Mode Select input controls chaining of multiple LM3914s, and controls bar or dot mode operation. The following tabulation shows the basic ways of using this input. Other more complex uses will be illustrated in the applications.


Bar Graph Display: Wire Mode Select (pin 9) *directly* to pin 3 (V⁺ pin).

Dot Display, Single LM3914 Driver: Leave the Mode Select pin open circuit.

Dot Display, 20 or More LEDs: Connect pin 9 of the *first* driver in the series (i.e., the one with the lowest input voltage comparison points) to pin 1 of the next higher LM3914 driver. Continue connecting pin 9 of lower input drivers to pin 1 of higher input drivers for 30, 40, or more LED displays. The last LM3914 driver in the chain will have pin 9 wired to pin 11. All previous drivers should have a 20k resistor in parallel with LED No. 9 (pin 11 to V_{LED}).

Mode Pin Functional Description

This pin actually performs two functions. Refer to the simplified block diagram below.



Mode Pin Functional Description (Continued) DOT OR BAR MODE SELECTION

The voltage at pin 9 is sensed by comparator C1, nominally referenced to (V⁺ - 100 mV). The chip is in bar mode when pin 9 is above this level; otherwise it's in dot mode. The comparator is designed so that pin 9 can be left open circuit for dot mode.

Taking into account comparator gain and variation in the 100 mV reference level, pin 9 should be no more than 20 mV below V⁺ for bar mode and more than 200 mV below V⁺ (or open circuit) for dot mode. In most applications, pin 9 is either open (dot mode) or tied to V⁺ (bar mode). In bar mode, pin 9 should be connected directly to pin 3. Large currents drawn from the power supply (LED current, for example) should not share this path so that large IR drops are avoided.

DOT MODE CARRY

In order for the display to make sense when multiple LM3914s are cascaded in dot mode, special circuitry has been included to shut off LED No. 10 of the first device when LED No. 1 of the second device comes on. The connection for cascading in dot mode has already been described and is depicted below.

As long as the input signal voltage is below the threshold of the second LM3914, LED No. 11 is off. Pin 9 of LM3914 No. 1 thus sees effectively an open circuit so the chip is in dot mode. As soon as the input voltage reaches the threshold of LED No. 11, pin 9 of LM3914 No. 1 is pulled an LED drop (1.5V or more) below V_{LED}. This condition is sensed by comparator C2, referenced 600 mV below V_{LED}. This forces the output of C2 low, which shuts off output transistor Q2, extinguishing LED No. 10.

 V_{LED} is sensed via the 20k resistor connected to pin 11. The very small current (less than 100 μ A) that is diverted from LED No. 9 does not noticeably affect its intensity.

An auxiliary current source at pin 1 keeps at least 100 μ A flowing through LED No. 11 even if the input voltage rises high enough to extinguish the LED. This ensures that pin 9 of LM3914 No. 1 is held low enough to force LED No. 10 off when *any* higher LED is illuminated. While 100 μ A does not normally produce significant LED illumination, it may be no

ticeable when using high-efficiency LEDs in a dark environment. If this is bothersome, the simple cure is to shunt LED No. 11 with a 10k resistor. The 1V IR drop is more than the 900 mV worst case required to hold off LED No. 10 yet small enough that LED No. 11 does not conduct significantly.


OTHER DEVICE CHARACTERISTICS


The LM3914 is relatively low-powered itself, and since any number of LEDs can be powered from about 3V, it is a very efficient display driver. Typical standby supply current (all LEDs OFF) is 1.6 mA (2.5 mA max). However, any reference loading adds 4 times that current drain to the V⁺ (pin 3) supply input. For example, an LM3914 with a 1 mA reference pin load (1.3k), would supply almost 10 mA to every LED while drawing only 10 mA from its V⁺ pin supply. At full-scale, the IC is typically drawing less than 10% of the current supplied to the display.

The display driver does not have built-in hysteresis so that the display does not jump instantly from one LED to the next. Under rapidly changing signal conditions, this cuts down high frequency noise and often an annoying flicker. An "overlap" is built in so that at no time between segments are all LEDs completely OFF in the dot mode. Generally 1 LED fades in while the other fades out over a mV or more of range (Note 2). The change may be much more rapid between LED No. 10 of one device and LED No. 1 of a *second* device "chained" to the first.


The LM3914 features individually current regulated LED driver transistors. Further internal circuitry detects when any driver transistor goes into saturation, and prevents other circuitry from drawing excess current. This results in the ability of the LM3914 to drive and regulate LEDs powered from a pulsating DC power source, i.e., largely unfiltered. (Due to possible oscillations at low voltages a nominal bypass capacitor consisting of a 2.2 μ F solid tantalum connected from the pulsating LED supply to pin 2 of the LM3914 is recommended.) This ability to operate with low or fluctuating voltages also allows the display driver to interface with logic circuitry, opto-coupled solid-state relays, and low-current incandescent lamps.







LM3914



TL/H/7970-8
Application Example:


LM3914


Grading 5V Regulators


Highest No. LED on	Color	V _{OUT(MIN)}		
10	Red	5.54		
9	Red	5.42		
8	Yellow	5.30		
7	Green	5.18		
6	Green	5.06		
5V				
5	Green	4.94		
4	Green	4.82		
3	Yellow	4.7		
2	Red	4.58		
1	Red	4.46		

5


Typical Applications (Continued)








TL/H/7970-10



5



Application Hints

Three of the most commonly needed precautions for using the LM3914 are shown in the first typical application drawing (see page 9-108) showing a 0V–5V bar graph meter. The most difficult problem occurs when large LED currents are being drawn, especially in bar graph mode. These currents flowing out of the ground pin cause voltage drops in external wiring, and thus errors and oscillations. Bringing the return wires from signal sources, reference ground and bottom of the resistor string (as illustrated) to a single point very near pin 2 is the best solution.

Long wires from V_{LED} to LED anode common can cause oscillations. Depending on the severity of the problem 0.05 μ F to 2.2 μ F decoupling capacitors from LED anode common to pin 2 will damp the circuit. If LED anode line wiring is inaccessible, often similar decoupling from pin 1 to pin 2 will be sufficient.

If LED turn ON seems slow (bar mode) or several LEDs light (dot mode), oscillation or excessive noise is usually the problem. In cases where proper wiring and bypassing fail to stop oscillations, V⁺ voltage at pin 3 is usually below suggested limits (see Note 2, page 9-108). Expanded scale meter applications may have one or both ends of the internal voltage divider terminated at relatively high value resistors. These high-impedance ends should be bypassed to pin 2 with at least a 0.001 μ F capacitor, or up to 0.1 μ F in noisy environments.

Power dissipation, especially in bar mode should be given consideration. For example, with a 5V supply and all LEDs programmed to 20 mA the driver will dissipate over 600 mW. In this case a 7.5 Ω resistor in series with the LED supply will cut device heating in half. The negative end of the resistor should be bypassed with a 2.2 μ F solid tantalum capacitor to pin 2 of the LM3914.

Turning OFF of most of the internal current sources is accomplished by pulling positive on the reference with a current source or resistance supplying 100 μ A or so. Alternately, the input signal can be gated OFF with a transistor switch.

Other special features and applications characteristics will be illustrated in the following applications schematics. Notes have been added in many cases, attempting to cover any special procedures or unusual characteristics of these applications. A special section called "Application Tips for the LM3914 Adjustable Reference" has been included with these schematics.

APPLICATION TIPS FOR THE LM3914 ADJUSTABLE REFERENCE

GREATLY EXPANDED SCALE (BAR MODE ONLY)

Placing the LM3914 internal resistor divider in parallel with a section ($\approx 230\Omega$) of a stable, low resistance divider greatly reduces voltage changes due to IC resistor value changes with temperature. Voltage V₁ should be trimmed to 1.1V first by use of R2. Then the voltage V₂ across the IC divider string can be adjusted to 200 mV, using R5 without affecting V₁. LED current will be approximately 10 mA.


NON-INTERACTING ADJUSTMENTS FOR EXPANDED SCALE METER (4.5V to 5V, Bar *or* Dot Mode)

This arrangement allows independent adjustment of LED brightness regardless of meter span and zero adjustments.

First, V₁ is adjusted to 5V, using R2. Then the span (voltage across R4) can be adjusted to exactly 0.5V using R6 without affecting the previous adjustment.

R9 programs LED currents within a range of 2.2 mA to 20 mA after the above settings are made.

Greatly Expanded Scale (Bar Mode Only)



TL/H/7970-15

ADJUSTING LINEARITY OF SEVERAL STACKED DIVIDERS

Three internal voltage dividers are shown connected in series to provide a 30-step display. If the resulting analog meter is to be accurate and linear the voltage on each divider must be adjusted, preferably without affecting any other adjustments. To do this, adjust R2 first, so that the voltage across R5 is exactly 1V. Then the voltages across R3 and R4 can be independently adjusted by shunting each with selected resistors of 6 k\Omega or higher resistance. This is possible because the reference of LM3914 No. 3 is acting as a constant current source.


The references associated with LM3914s No. 1 and No. 2 should have their Ref Adj pins (pin 8) wired to ground, and their Ref Outputs loaded by a 620Ω resistor to ground. This makes available similar 20 mA current outputs to all the LEDs in the system.

If an independent LED brightness control is desired (as in the previous application), a unity gain buffer, such as the LM310, should be placed between pin 7 and R1, similar to the previous application.


Application Hints (Continued)

LM3914

Non-Interacting Adjustments for Expanded Scale Meter (4.5V to 5V, Bar or Dot Mode)



Adjusting Linearity of Several Stacked Dividers





Other Applications

■ "Slow"—fade bar or dot display (doubles resolution)

TL/H/7970-16

- 20-step meter with single pot brightness control
- 10-step (or multiples) programmer
- Multi-step or "staging" controller
- Combined controller and process deviation meter
- Direction and rate indicator (to add to DVMs)
- Exclamation point display for power saving
- Graduations can be added to dot displays. Dimly light every other LED using a resistor to ground
- Electronic "meter-relay"—display could be circle or semi-circle
- Moving "hole" display—indicator LED is dark, rest of bar lit
- Drives vacuum-fluorescent and LCDs using added passive parts





Order Number LM3914N

See NS Package Number N18A

LM3914

National Semiconductor

LM3915 Dot/Bar Display Driver

General Description

The LM3915 is a monolithic integrated circuit that senses analog voltage levels and drives ten LEDs, LCDs or vacuum fluorescent displays, providing a logarithmic 3 dB/step analog display. One pin changes the display from a bar graph to a moving dot display. LED current drive is regulated and programmable, eliminating the need for current limiting resistors. The whole display system can operate from a single supply as low as 3V or as high as 25V.

The IC contains an adjustable voltage reference and an accurate ten-step voltage divider. The high-impedance input buffer accepts signals down to ground and up to within 1.5V of the positive supply. Further, it needs no protection against inputs of ± 35 V. The input buffer drives 10 individual comparators referenced to the precision divider. Accuracy is typically better than 1 dB.

The LM3915's 3 dB/step display is suited for signals with wide dynamic range, such as audio level, power, light intensity or vibration. Audio applications include average or peak level indicators, power meters and RF signal strength meters. Replacing conventional meters with an LED bar graph results in a faster responding, more rugged display with high visibility that retains the ease of interpretation of an analog display.


The LM3915 is extremely easy to apply. A 1.2V full-scale meter requires only one resistor in addition to the ten LEDs. One more resistor programs the full-scale anywhere from 1.2V to 12V independent of supply voltage. LED brightness is easily controlled with a single pot.

The LM3915 is very versatile. The outputs can drive LCDs, vacuum fluorescents and incandescent bulbs as well as LEDs of any color. Multiple devices can be cascaded for a dot or bar mode display with a range of 60 or 90 dB. LM3915s can also be cascaded with LM3914s for a linear/ log display or with LM3916s for an extended-range VU meter.

Features

- 3 dB/step, 30 dB range
- Drives LEDs, LCDs, or vacuum fluorescents
- Bar or dot display mode externally selectable by user
- Expandable to displays of 90 dB
- Internal voltage reference from 1.2V to 12V
- Operates with single supply of 3V to 25V
- Inputs operate down to ground
- Output current programmable from 1 mA to 30 mA
- Input withstands ±35V without damage or false outputs
- Outputs are current regulated, open collectors
- Directly drives TTL or CMOS
- The internal 10-step divider is floating and can be referenced to a wide range of voltages

The LM3915 is rated for operation from 0° C to $+70^{\circ}$ C. The LM3915N is available in an 18-lead molded DIP package.



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Dissipation (Note 5)	
Molded DIP(N)	1365 mW
Supply Voltage	25V
Voltage on Output Drivers	25V

±35V
-100 mV to V ⁺
10 mA
55°C to + 150°C
260°C

Electrical Characteristics (Notes 1 and 3)

Parameter	Conditions (Note 1)	Min	Тур	Мах	Units
Comparators					
Offset Voltage, Buffer and First Comparator	$0V \le V_{RLO} = V_{RHI} \le 12V$, $I_{LED} = 1 \text{ mA}$		3	10	mV
Offset Voltage, Buffer and Any Other Comparator	$0V \le V_{RLO} = V_{RHI} \le 12V$, $I_{LED} = 1 \text{ mA}$	3	15	mV	
Gain (ΔI _{LED} /ΔV _{IN})	$I_{L(REF)} = 2 \text{ mA}, I_{LED} = 10 \text{ mA}$	3	8		mA/mV
Input Bias Current (at Pin 5)	$0V \le V_{ N } \le (V^+ - 1.5V)$		25	100	nA
Input Signal Overvoltage	No Change in Display	-35		35	v
Voltage-Divider					
Divider Resistance	Total, Pin 6 to 4	16	28	36	kΩ
Relative Accuracy (Input Change Between Any Two Threshold Points)	(Note 2)	3.0	4.0	dB	
Absolute Accuracy at Each Threshold Point	(Note 2)				
	$V_{\rm IN}=-3,-6\rm dB$	-0.5		+0.5	dB
	$V_{IN} = -9 dB$	-0.5		+0.65	dB
	V _{IN} = -12, -15, -18 dB	-0.5		+ 1.0	dB
·	V _{IH} = -21, -24, -27 dB	-0.5		+ 1.5	dB
Voltage Reference					
Output Voltage	0.1 mA \leq I _{L(REF)} \leq 4 mA, V ⁺ = V _{LED} = 5V		1.28	1.34	v
Line Regulation	$3V \le V^+ \le 18V$		0.01	0.03	%/V
Load Regulation	0.1 mA \leq I _{L(REF)} \leq 4 mA, V ⁺ = V _{LED} = 5V		0.4	2	%
Output Voltage Change with Temperature	0°C \leq T_A \leq +70°C, I _{L(REF)} = 1 mA, V ⁺ = V _{LED} 5V		1		%
Adjust Pin Current			75	120	μA

5

Parameter	Conditions (Note 1)	Min	Тур	Max	Units
Output Drivers					
LED Current	$V^+ = V_{LED} = 5V, I_{L(REF)} = 1 \text{ mA}$	7	10	13	mA
LED Current Difference (Between Largest	$V_{LED} = 5V, I_{LED} = 2 \text{ mA}$		0.12	0.4	mA
and Smallest LED Currents)	$V_{LED} = 5V, I_{LED} 20 \text{ mA}$		1.2	3	mA
LED Current Regulation	$2V \le V_{LED} \le 17V$, $I_{LED} = 2 \text{ mA}$		0.1	0.25	mA
	I _{LED} = 20 mA		1	3	mA
Dropout Voltage	$I_{LED(ON)} = 20 \text{ mA} @ V_{LED} = 5V,$ $\Delta I_{LED} = 2 \text{ mA}$			1.5	v
Saturation Voltage	$I_{LED} = 2.0 \text{ mA}, I_{L(REF)} = 0.4 \text{ mA}$		0.15	0.4	V
Output Leakage, Each Collector	Bar Mode (Note 4)		0.1	10	μA
Output Leakage Pins 10-18	Dot Mode (Note 4)		0.1	10	μA
Pin 1		60	150	450	μA
Supply Current					
Standby Supply Current	$V^+ = +5V, I_{L(REF)} = 0.2 \text{ mA}$		2.4	4.2	mA
(All Outputs Off)	$V^+ = +20V, I_{L(REF)} = 1.0 \text{ mA}$		6.1	9.2	mA
Note 1: Unless otherwise stated, all specifications apply 3 V _{DC} ≤ V ⁺ ≤ 20 V _{DC} -0.015V ≤ V _{RLO} ≤ 3 V _{DC} ≤ V _{LED} ≤ V ⁺ V _{REF} , V _{RHI} , V _{RLO} ≤ -0.015V ≤ V _{REH} ≤ 12 V _{DC} 0V ≤ V _{IN} ≤ V ⁺ - 1	$\begin{array}{llllllllllllllllllllllllllllllllllll$			mode).	-


and comparator offset voltage may add significant error. See table for threshold voltages.

Note 3: Pin 5 input current must be limited to ± 3 mA. The addition of a 39k resistor in series with pin 5 allows ± 100 V signals without damage. Note 4: Bar mode results when pin 9 is within 20 mV of V⁺. Dot mode results when pin 9 is pulled at least 200 mV below V⁺. LED # 10 (pin 10 output current) is disabled if pin 9 is pulled 0.9V or more below V_{LED}.

Note 5: The maximum junction temperature of the LM3915 is 100°C. Devices must be derated for operation at elevated temperatures. Junction to ambient thermal resistance is 55°C/W for the molded DIP (N package).

THRESHOLD VOLTAGE (Note 2)


Output	dB	Min	Тур	Max	Output	dB	Min	Тур	Max
1	-27	0.422	0.447	0.531	6	-12	2.372	2.512	2.819
2	-24	0.596	0.631	0.750	7	-9	3.350	3.548	3.825
3	-21	0.841	0.891	1.059	8	-6	4.732	5.012	5.309
4	- 18	1.189	1.259	1.413	9	-3	6.683	7.079	7.498
5	-15	1.679	1.778	1.995	10	0	9.985	10	10.015



J

LM3915

Block Diagram (Showing Simplest Application)




Functional Description

The simplified LM3915 block diagram is included to give the general idea of the circuit's operation. A high input impedance buffer operates with signals from ground to 12V, and is protected against reverse and overvoltage signals. The signal is then applied to a series of 10 comparators; each of which is biased to a different comparison level by the resistor string.

In the example illustrated, the resistor string is connected to the internal 1.25V reference voltage. In this case, for each 3 dB that the input signal increases, a comparator will switch on another indicating LED. This resistor divider can be connected between any 2 voltages, providing that they are at least 1.5V below V⁺ and no lower than V⁻.

INTERNAL VOLTAGE REFERENCE

The reference is designed to be adjustable and develops a nominal 1.25V between the REF OUT (pin 7) and REF ADJ (pin 8) terminals. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current I_1 then flows through the output set resistor R2 giving an output voltage of:




TL/H/5104-5

Since the 120 μ A current (max) from the adjust terminal represents an error term, the reference was designed to minimize changes of this current with V⁺ and load changes. For correct operation, reference load current should be between 80 μ A and 5 mA. Load capacitance should be less than 0.05 μ F.

CURRENT PROGRAMMING

A feature not completely illustrated by the block diagram is the LED brightness control. The current drawn out of the reference voltage pin (pin 7) determines LED current. Approximately 10 times this current will be drawn through each lighted LED, and this current will be relatively constant despite supply voltage and temperature changes. Current drawn by the internal 10-resistor divider, as well as by the external current and voltage-setting divider should be included in calculating LED drive current. The ability to modulate LED brightness with time, or in proportion to input voltage and other signals can lead to a number of novel displays or ways of indicating input overvoltages, alarms, etc.

The LM3915 outputs are current-limited NPN transistors as shown below. An internal feedback loop regulates the transistor drive. Output current is held at about 10 times the reference load current, independent of output voltage and processing variables, as long as the transistor is not saturated.



Outputs may be run in saturation with no adverse effects, making it possible to directly drive logic. The effective saturation resistance of the output transistors, equal to R_E plus the transistors' collector resistance, is about 50Ω . It's also possible to drive LEDs from rectified AC with no filtering. To avoid oscillations, the LED supply should be bypassed with a 2.2 μ F tantalum or 10 μ F aluminum electrolytic capacitor.

MODE PIN USE

Pin 9, the Mode Select input, permits chaining of multiple LM3915s, and controls bar or dot mode operation. The following tabulation shows the basic ways of using this input. Other more complex uses will be illustrated in the applications.


Bar Graph Display: Wire Mode Select (pin 9) *directly* to pin 3 (V⁺ pin).

Dot Display, Single LM3915 Driver: Leave the Mode Select pin open circuit.

Dot Display, 20 or More LEDs: Connect pin 9 of the *first* driver in the series (i.e., the one with the lowest input voltage comparison points) to pin 1 of the next higher LM3915 driver. Continue connecting pin 9 of lower input drivers to pin 1 of higher input drivers for 30 or more LED displays. The last LM3915 driver in the chain will have pin 9 left open. All previous drivers should have a 20k resistor in parallel with LED #9 (pin 11 to V_{LFD}).

Mode Pin Functional Description

This pin actually performs two functions. Refer to the simplified block diagram below.



Mode Pin Functional Description (Continued)

DOT OR BAR MODE SELECTION

The voltage at pin 9 is sensed by comparator C1, nominally referenced to $(V^+ - 100 \text{ mV})$. The chip is in bar mode when pin 9 is above this level; otherwise it's in dot mode. The comparator is designed so that pin 9 can be left open circuit for dot mode.

Taking into account comparator gain and variation in the 100 mV reference level, pin 9 should be no more than 20 mV below V⁺ for bar mode and more than 200 mV below V⁺ (or open circuit) for dot mode. In most applications, pin 9 is either open (dot mode) or tied to V⁺ (bar mode). In bar mode, pin 9 should be connected directly to pin 3. Large currents drawn from the power supply (LED current, for example) should not share this path so that large IR drops are avoided.

DOT MODE CARRY

In order for the display to make sense when multiple LM3915s are cascaded in dot mode, special circuitry has been included to shut off LED #10 of the first device when LED #1 of the second device comes on. The connection for cascading in dot mode has already been described and is depicted below.

As long as the input signal voltage is below the threshold of the second LM3915, LED #11 is off. Pin 9 of LM3915 #1 thus sees effectively an open circuit so the chip is in dot mode. As soon as the input voltage reaches the threshold of LED #11, pin 9 of LM3915 #1 is pulled an LED drop (1.5V or more) below V_{LED}. This condition is sensed by comparator C2, referenced 600 mV below V_{LED}. This forces the output of C2 low, which shuts off output transistor Q2, extinguishing LED #10.

 V_{LED} is sensed via the 20k resistor connected to pin 11. The very small current (less than 100 μ A) that is diverted from LED #9 does not noticeably affect its intensity.

An auxiliary current source at pin 1 keeps at least 100 μ A flowing through LED #11 even if the input voltage rises high enough to extinguish the LED. This ensures that pin 9 of LM3915 #1 is held low enough to force LED #10 off when *any* higher LED is illuminated. While 100 μ A does not normally produce significant LED illumination, it may be noticeable when using high-efficiency LEDs in a dark environment. If this is bothersome, the simple cure is to shunt LED #11 with a 10k resistor. The 1V IR drop is more than the 900 mV worst case required to hold off LED #10 yet small enough that LED #11 does not conduct significantly.

OTHER DEVICE CHARACTERISTICS

The LM3916 is relatively low-powered itself, and since any number of LEDs can be powered from about 3V, it is a very efficient display driver. Typical standby supply current (all LEDs OFF) is 1.6 mA. However, any reference loading adds 4 times that current drain to the V⁺ (pin 3) supply input. For example, an LM3916 with a 1 mA reference pin load (1.3k) would supply almost 10 mA to every LED while drawing only 10 mA from its V⁺ pin supply. At full-scale, the IC is typically drawing less than 10% of the current supplied to the display.

The display driver does not have built-in hysteresis so that the display does not jump instantly from one LED to the next. Under rapidly changing signal conditions, this cuts down high frequency noise and often an annoying flicker. An "overlap" is built in so that at no time are all segments completely off in the dot mode. Generally 1 LED fades in while the other fades out over a mV or more of range. The change may be much more rapid between LED #10 of one device and LED #1 of a *second* device "chained" to the first.


Application Hints

The most difficult problem occurs when large LED currents are being drawn, especially in bar graph mode. These currents flowing out of the ground pin cause voltage drops in external wiring, and thus errors and oscillations. Bringing the return wires from signal sources, reference ground and bottom of the resistor string to a single point very near pin 2 is the best solution.

Long wires from V_{LED} to LED anode common can cause oscillations. Depending on the severity of the problem 0.05 μ F to 2.2 μ F decoupling capacitors from LED anode common to pin 2 will damp the circuit. If LED anode line wiring is inaccessible, often similar decoupling from pin 1 to pin 2 will be sufficient.

If LED turn ON seems slow (bar mode) or several LEDs light (dot mode), oscillation or excessive noise is usually the problem. In cases where proper wiring and bypassing fail to stop oscillations, V⁺ voltage at pin 3 is usually below suggested limits. Expanded scale meter applications may have one or both ends of the internal voltage divider terminated at relatively high value resistors. These high-impedance ends should be bypassed to pin 2 with at least a 0.001 μ F capacitor, or up to 0.1 μ F in noisy environments.





Application Hints (Continued)

Power dissipation, especially in bar mode should be given consideration. For example, with a 5V supply and all LEDs programmed to 20 mA the driver will dissipate over 600 mW. In this case a 7.5Ω resistor in series with the LED supply will cut device heating in half. The negative end of the resistor should be bypassed with a 2.2 μ F solid tantalum capacitor to pin 2.

TIPS ON RECTIFIER CIRCUITS

The simplest way to display an AC signal using the LM3915 is to apply it right to pin 5 unrectified. Since the LED illuminated represents the instantaneous value of the AC waveform, one can readily discern both peak and average values of audio signals in this manner. The LM3915 will respond to positive half-cycles only but will not be damaged by signals up to $\pm 35V$ (or up to $\pm 100V$ if a 39k resistor is in series with the input). It's recommended to use dot mode and to run the LEDs at 30 mA for high enough average intensity.

True average or peak detection requires rectification. If an LM3915 is set up with 10V full scale across its voltage divider, the turn-on point for the first LED is only 450 mV. A simple silicon diode rectifier won't work well at the low end due to the 600 mV diode threshold. The half-wave peak detector in *Figure 1* uses a PNP emitter-follower in front of the diode. Now, the transistor's base-emitter voltage cancels out the diode offset, within about 100 mV. This approach is usually satisfactory when a single LM3915 is used for a 30 dB display.




FIGURE 1. Half-Wave Peak Detector

Display circuits using two or more LM3915s for a dynamic range of 60 dB or greater require more accurate detection. In the precision half-wave rectifier of *Figure 2* the effective diode offset is reduced by a factor equal to the open-loop gain of the op amp. Filter capacitor C2 charges through R3 and discharges through R2 and R3, so that appropriate selection of these values results in either a peak or an average detector. The circuit has a gain equal to R2/R1.

It's best to capacitively couple the input. Audio sources frequently have a small DC offset that can cause significant error at the low end of the log display. Op amps that slew quickly, such as the LF351, LF353, or LF356, are needed to faithfully respond to sudden transients. It may be necessary to trim out the op amp DC offset voltage to accurately cover a 60 dB range. Best results are obtained if the circuit is adjusted for the correct output when a low-level AC signal (10 to 20 mV) is applied, rather than adjusting for zero output with zero input.

For precision full-wave averaging use the circuit in *Figure 3*. Using 1% resistors for R1 through R4, gain for positive and negative signal differs by only 0.5 dB worst case. Substituting 5% resistors increases this to 2 dB worst case. (A 2 dB gain difference means that the display may have a ± 1 dB error when the input is a nonsymmetrical transient). The averaging time constant is R5–C2. A simple modification results in the precision full-wave detector of *Figure 4*. Since the filter capacitor is not buffered, this circuit can drive only high impedance loads such as the input of an LM3915.





FIGURE 2. Precision Half-Wave Rectifier

TL/H/5104-11



J

Application Hints (Continued)




FIGURE 4. Precision Full-Wave Peak Detector

CASCADING THE LM3915

To display signals of 60 or 90 dB dynamic range, multiple LM3915s can be easily cascaded. Alternatively, it is possible to cascade an LM3915 with LM3914s for a log/linear display or with an LM3916 to get an extended range VU meter.


A simple, low cost approach to cascading two LM3915s is to set the reference voltages of the two chips 30 dB apart as in *Figure 5*. Potentiometer R1 is used to adjust the full scale voltage of LM3915 # 1 to 316 mV nominally while the second IC's reference is set at 10V by R4. The drawback of this method is that the threshold of LED # 1 is only 14 mV and, since the LM3915 can have an offset voltage as high as 10 mV, large errors can occur. This technique is not recommended for 60 dB displays requiring good accuracy at the first few display thresholds.

A better approach shown in *Figure 6* is to keep the reference at 10V for both LM3915s and amplify the input signal

to the lower LM3915 by 30 dB. Since two 1% resistors can set the amplifier gain within ± 0.2 dB, a gain trim is unnecessary. However, an op amp offset voltage of 5 mV will shift the first LED threshold as much as 4 dB, so that an offset trim may be required. Note that a single adjustment can null out offset in both the precision rectifier and the 30 dB gain stage. Alternatively, instead of amplifying, input signals of sufficient amplitude can be fed directly to the lower LM3915 and *attenuated* by 30 dB to drive the second LM3915.

TL/H/5104-12

To extend this approach to get a 90 dB display, another 30 dB of amplification must be placed in the signal path ahead of the lowest LM3915. Extreme care is required as the lowest LM3915 displays input signals down to 0.5 mV! Several offset nulls may be required. High currents should not share the same path as the low level signal. Also power line wiring should be kept away from signal lines.



Application Hints (Continued) 17 16 15 14 13 12 11 10 18 17 16 15 14 13 12 11 10 18 LM3915 LM3915 NO. 1 NO. 2 REF REF REF REF RHI RHI \$10 MODE SIG OUT MODE DUT AD.I ADJ 9 5 5k 3091 **≦**13k INPUT (10V FULL SCALE)

FIGURE 6. Improved Circuit for 60 dB Display

TL/H/5104-14

LM3915

TIPS ON REFERENCE VOLTAGE AND LED CURRENT PROGRAMMING

SINGLE LM3915

The equations in *Figure 7* illustrate how to choose resistor values to set reference voltage for the simple case where no LED intensity adjustment is required. A LED current of 10 mA to 20 mA generally produces adequate illumination. Having 10V full-scale across the internal voltage divider gives best accuracy by keeping signal level high relative to the offset voltage of the internal comparators. However, this causes 450 μ A to flow from pin 7 into the divider which means that the LED current will be at least 5 mA. R1 will typically be between 1 k Ω and 2 k Ω . To trim the reference voltage, vary R2.





FIGURE 7. Design Equations for Fixed LED Intensity

The circuit in *Figure 8* shows how to add a LED intensity control which can vary LED current from 9 mA to 28 mA. The reference adjustment has some effect on LED intensity but the reverse is not true.

MULTIPLE LM3915s

Figure 9 shows how to obtain a common reference trim and intensity control for two LM3915s. The two ICs may be connected in cascade for a 60 dB display or may be handling separate channels for stereo. This technique can be extended for larger numbers of LM3915s by varying the values of R1, R2 and R3 in inverse proportion to the number of devices tied in. The ICs' internal references track within 100 mV so that worst case error from chip to chip is only 0.1 dB for V_{REF} = 10V.






FIGURE 9. Independent Adjustment of Reference Voltage and LED Intensity for Multiple LM3915s

The scheme in *Figure 10* is useful when the reference and LED intensity must be adjusted independently over a wide range. The R_{HI} voltage can be adjusted from 1.2V to 10V with no effect on LED current. Since the internal divider here does not load down the reference, minimum LED current is much lower. At the minimum recommended reference load of 80 μ A, LED current is about 0.8 mA. The resistor values shown give a LED current range from 1.5 mA to 20 mA.

At the low end of the intensity adjustment, the voltage drop across the 510Ω current-sharing resistors is so small that chip to chip variation in reference voltage may yield a visible variation in LED intensity. The optional approach shown of connecting the bottom end of the intensity control pot to a negative supply overcomes this problem by allowing a larger voltage drop across the (larger) current-sharing resistors.

Other Applications

For increased resolution, it's possible to obtain a display with a smooth transition between LEDs. This is accomplished by varying the reference level at pin 6 by 3 dBp-p as shown in *Figure 11*. The signal can be a triangle, sawtooth or sine wave from 60 Hz to 1 kHz. The display can be run in either dot or bar mode.

When an exponentially decaying RC discharge waveform is applied to pin 5, the LM3915's outputs will switch at equal intervals. This makes a simple timer or sequencer. Each time interval is equal to RC/3. The output may be used to drive logic, opto-couplers, relays or PNP transistors, for example.





FIGURE 10. Wide-Range Adjustment of Reference Voltage and LED Intensity for Multiple LM3915s




TL/H/5104-21


10

1.25V

Typical Applications (Continued)


LM3915







5-253

Typical Applications (Continued)



LM3915





Definition of Terms

Absolute Accuracy: The difference between the observed threshold voltage and the ideal threshold voltage for each comparator. Specified and tested with 10V across the internal voltage divider so that resistor ratio matching error predominates over comparator offset voltage.

Adjust Pin Current: Current flowing out of the reference adjust pin when the reference amplifier is in the linear region.

Comparator Gain: The ratio of the change in output current (I_{LED}) to the change in input voltage (V_{IN}) required to produce it for a comparator in the linear region.

Dropout Voltage: The voltage measured at the current source outputs required to make the output current fall by 10%.

Input Bias Current: Current flowing out of the signal input when the input buffer is in the linear region.

LED Current Regulation: The change in output current over the specified range of LED supply voltage (V_{LED}) as

measured at the current source outputs. As the forward voltage of an LED does not change significantly with a small change in forward current, this is equivalent to changing the voltage at the LED anodes by the same amount.

Line Regulation: The average change in reference output voltage (V_{REF}) over the specified range of supply voltage (V⁺).

Load Regulation: The change in reference output voltage over the specified range of load current ($I_{L(REF)}$).

Offset Voltage: The differential input voltage which must be applied to each comparator to bias the output in the linear region. Most significant error when the voltage across the internal voltage divider is small. Specified and tested with pin 6 voltage (V_{RHI}) equal to pin 4 voltage (V_{RLO}).

Relative Accuracy: The difference between any two adjacent threshold points. Specified and tested with 10V across the internal voltage divider so that resistor ratio matching error predominates over comparator offset voltage

National Semiconductor

LM3916 Dot/Bar Display Driver

General Description

The LM3916 is a monolithic integrated circuit that senses analog voltage levels and drives ten LEDs, LCDs or vacuum fluorescent displays, providing an electronic version of the popular VU meter. One pin changes the display from a bar graph to a moving dot display. LED current drive is regulated and programmable, eliminating the need for current limiting resistors. The whole display system can operate from a single supply as low as 3V or as high as 25V.

The IC contains an adjustable voltage reference and an accurate ten-step voltage divider. The high-impedance input buffer accepts signals down to ground and up to within 1.5V of the positive supply. Further, it needs no protection against inputs of \pm 35V. The input buffer drives 10 individual comparators referenced to the precision divider. Accuracy is typically better than 0.2 dB.

Audio applications include average or peak level indicators, and power meters. Replacing conventional meters with an LED bar graph results in a faster responding, more rugged display with high visibility that retains the ease of interpretation of an analog display.


The LM3916 is extremely easy to apply. A 1.2V full-scale meter requires only one resistor in addition to the ten LEDs. One more resistor programs the full-scale anywhere from 1.2V to 12V independent of supply voltage. LED brightness is easily controlled with a single pot.

The LM3916 is very versatile. The outputs can drive LCDs, vacuum fluorescents and incandescent bulbs as well as LEDs of any color. Multiple devices can be cascaded for a dot or bar mode display for increased range and/or resolution. Useful in other applications are the linear LM3914 and the logarithmic LM3915.

Features

- Fast responding electonic VU meter
- Drivers LEDs, LCDs, or vacuum fluorescents
- Bar or dot display mode externally selectable by user
- Expandable to displays of 70 dB
- Internal voltage reference from 1.2V to 12V
- Operates with single supply of 3V to 25V
- Inputs operate down to ground
- Output current programmable from 1 mA to 30 mA
- Input withstands ±35V without damage or false outputs
- Outputs are current regulated, open collectors
- Directly drives TTL or CMOS
- The internal 10-step divider is floating and can be referenced to a wide range of voltages

The LM3916 is rated for operation from 0° C to $+70^{\circ}$ C. The LM3916N is available in an 18-lead molded DIP package.



If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.			(Note 3)		±35V - 100 mV to V+ 10 mA		
Power Dissipation (Note 5) Molded DIP (N)	1365 mW	Storage Temperature Rai	-		-55°C to +150°C		
Supply Voltage	25V	Lead Temperature (Solde	ering, 10 s	ring, 10 seconds)			
Voltage on Output Drivers	25V						
Electrical Characteristics (Note	s 1 and 3)						
Parameter	i	nditions (Note 1)	Min	Тур	Max	Units	
COMPARATORS	L				- <u></u>	·	
Offset Voltage, Buffer and First Comparator	$0V \le V_{RLO} =$ $I_{LED} = 1 mA$	⁻ V _{RHI} ≤ 12V,		3	10	mV	
Offset Voltage, Buffer and Any Other Comparator	0V ≤ V _{RLO} =	$V_{\rm RHI} \le 12V$, $I_{\rm LED} = 1$ mA		3	15	mV	
Gain ($\Delta I_{LED} / \Delta V_{IN}$)	l _(REF) = 2 m	A, I _{LED} = 10 mA	3	8		mA/mV	
Input Bias Current (at Pin 5)	0V ≤ V _{IN} ≤ (V+ -1.5V)		25	100	nA	
Input Signal Overvoltage	No Change ir	Display	-35		35	V	
VOLTAGE DIVIDER							
Divider Resistance	Total, Pin 6 to) 4	8	12	17	kΩ	
Relative Accuracy (Input Change	(Note 2)						
Between Any Two Threshold Points)	$-1 \text{ dB} \le V_{\text{IN}} \le 3 \text{ dB}$		0.75	1.0	1.25	dB	
	−7 dB ≤ V _{IN} −10 dB ≤ V		1.5 2.5	2.0 3.0	2.5 2.5	dB dB	
Absolute Accuracy	(Note 2)		2.0	0.0			
Absolute Accuracy	$V_{\rm IN} = 2, 1, 0$. — 1 dB	-0.25		+ 0.25	dB	
	$V_{IN} = -3, -$		-0.5		+0.5	dB	
	$V_{IN} = -7, -$	10, -20 dB	-1		+1	dB	
VOLTAGE REFERENCE	·				·	r	
Output Voltage	0.1 mA≤ I _{L(R} V+ = V _{LED}		1.2	1.28	1.34	V	
Line Regulation	$3V \leq V^+ \leq T$	18V		0.01	0.03	%/V	
Load Regulation	$0.1 \text{ mA} \le I_{L(F)}$ V ⁺ = V _{LED}			0.4	2	%	
Output Voltage Change with Temperature	$0^{\circ}C \le T_A \le +$ V ⁺ = V _{LED}	70°C,I _{L(REF)} = 1 mA, = 5V		1		%	
Adjust Pin Current	L			75	120	μΑ	
OUTPUT DRIVERS	r=				r	r	
LED Current	$V^+ = V_{LED}$	= 5V, I _{L(REF)} = 1 mA	7	10	13	mA	
LED Current Difference (Between Largest and Smallest LED Currents)	V _{LED} = 5V, I V _{LED} = 5V, I	_{LED} = 2 mA _{LED} = 20 mA		0.12 1.2	0.4 3	mA mA	
LED Current Regulation	2V ≤ V _{LED} ≤	$I_{LED} = 2 \text{ mA}$ $I_{LED} = 20 \text{ mA}$		0.1 1	0.25 3	mA mA	
Dropout Voltage	$I_{LED(ON)} = 2$ $\Delta I_{LED} = 2 \text{ m}$	0 mA @ V _{LED} = 5V, A			1.5	V	
Saturation Voltage	l _{LED} = 2.0 m	A, I _{L(REF)} = 0.4 mA		0.15	0.4	V	
Output Leakage, Each Collector	Bar Mode (No	ote 4)		0.1	100	μA	
Output Leakage	Dot Mode (Ne	ote 4)					
Pins 10–18				0.1	100	μΑ	
				t	h	t	

5-259

Electrical Characteristics (Note 1) (Continued) Parameter Conditions (Note 1) Min Max Units Тур

SUPPLY CURRENT					
Standby Supply Current	$V^+ = +5V, I_{L(REF)} =$	0.2 mA	2.4	4.2	mA
(All Outputs Off)	$V^+ = +20V, I_{L(REF)} =$	= 1.0 mA	6.1	9.2	mA
Note 1: Unless otherwise stated, a	Il specifications apply with the followin	g conditions:			
$3 V_{DC} \le V^+ \le 20 V_{DC}$	$-0.015V \le V_{RLO} \le 12 V_{DC}$	$T_A = 25^{\circ}C, I_{L(REF)} = 0.2 \text{ mA}$	A, pin 9 connected to p	in 3 (bar mode).	

3 V_{DC} \leq V + $\,\leq$ 20 V_{DC}

 $T_A = 25^{\circ}C$, $I_{L(REF)} = 0.2$ mA, pin 9 connected to pin 3 (bar mode). V_{REF} , V_{RHI} , $V_{RLO} \le (V^+ - 1.5V)$ For higher power dissipations, pulse testing is used.

 $3 V_{DC} \le V_{LED} \le V^+$ $-0.015V \le V_{RHI} \le 12 V_{DC}$ $0V \le V_{IN} \le V^+ - 1.5V$

Note 2: Accuracy is measured referred to +3 dB = +10.000 V_{DC} at pin 5, with +10.000 V_{DC} at pin 6, and 0.000 V_{DC} at pin 4. At lower full-scale voltages, buffer and comparator offset voltage may add significant error. See table for threshold voltages.


Note 3: Pin 5 input current must be limited to ±3 mA. The addition of a 39k resistor in series with pin 5 allows ±100V signals without damage.

Note 4: Bar mode results when pin 9 is within 20 mV of V⁺. Dot mode results when pin 9 is pulled at least 200 mV below V⁺. LED #10 (pin 10 output current) is disabled if pin 9 is pulled 0.9V or more below V_{LED}.


Note 5: The maximum junction temperature of the LM3916 is 100°C. Devices must be derated for operation at elevated temperatures. Junction to ambient thermal resistance is 55°C/W for the molded DIP (N package).

	Volts		dB Volts			3		
Min	Тур	Max	ub	Min	Тур	Max		
9.985	10.000	10.015	$-3 \pm \frac{1}{2}$	4.732	5.012	5.309		
8.660	8.913	9.173	$-5 \pm \frac{1}{2}$	3.548	3.981	4.467		
7.718	7.943	8.175	-7 ± 1	2.818	3.162	3.548		
6.879	7.079	7.286	-10 ± 1	1.995	2.239	2.512		
5.957	6.310	6.683	-20 ± 1	0.631	0.708	0.794		
	9.985 8.660 7.718 6.879	Min Typ 9.985 10.000 8.660 8.913 7.718 7.943 6.879 7.079	Min Typ Max 9.985 10.000 10.015 8.660 8.913 9.173 7.718 7.943 8.175 6.879 7.079 7.286	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Min Typ Max Min 9.985 10.000 10.015 $-3 \pm \frac{1}{2}$ 4.732 8.660 8.913 9.173 $-5 \pm \frac{1}{2}$ 3.548 7.718 7.943 8.175 -7 ± 1 2.818 6.879 7.079 7.286 -10 ± 1 1.995	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		

LM3916 Threshold Voltage (Note 2)



Block Diagram (Showing Simplest Application)




Functional Description

The simplified LM3916 block diagram is included to give the general idea of the circuit's operation. A high input impedance buffer operates with signals from ground to 12V, and is protected against reverse and overvoltage signals. The signal is then applied to a series of 10 comparators; each of which is biased to a different comparison level by the resistor string.

In the example illustrated, the resistor string is connected to the internal 1.25V reference voltage. As the input voltage varies from 0 to 1.25, the comparator outputs are driven low one by one, switching on the LED indicators. The resistor divider can be connected between any 2 voltages, providing that they are at least 1.5V below V⁺ and no lower than V⁻.

INTERNAL VOLTAGE REFERENCE

The reference is designed to be adjustable and develops a nominal 1.25V between the REF OUT (pin 7) and REF ADJ (pin 8) terminals. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current I_1 then flows through the output set resistor R2 giving an output voltage of:



TL/H/7971-5


Since the 120 μ A current (max) from the adjust terminal represents an error term, the reference was designed to minimize changes of this current with V⁺ and load changes. For correct operation, reference load current should be between 80 μ A and 5 mA. Load capacitance should be less than 0.05 μ F.

CURRENT PROGRAMMING

A feature not completely illustrated by the block diagram is the LED brightness control. The current drawn out of the reference voltage pin (pin 7) determines LED current. Approximately 10 times this current will be drawn through each lighted LED, and this current will be relatively constant despite supply voltage and temperature changes. Current drawn by the internal 10-resistor divider, as well as by the external current and voltage-setting divider should be included in calculating LED drive current. The ability to modulate LED brightness with time, or in proportion to input voltage and other signals can lead to a number of novel displays or ways of indicating input overvoltages, alarms, etc.

The LM3916 outputs are current-limited NPN transistors as shown below. An internal feedback loop regulates the transistor drive. Output current is held at about 10 times the reference load current, independent of output voltage and processing variables, as long as the transistor is not saturated.

LM3916 Output Circuit



TL/H/7971-6

Outputs may be run in saturation with no adverse effects, making it possible to directly drive logic. The effective saturation resistance of the output transistors, equal to R_E plus the transistors' collector resistance, is about 50Ω . It's also possible to drive LEDs from rectified AC with no filtering. To avoid oscillations, the LED supply should be bypassed with a 2.2 μ F tantalum or 10 μ F aluminum electrolytic capacitor.

MODE PIN USE

Pin 9, the Mode Select input, permits chaining of multiple devices, and controls bar or dot mode operation. The following tabulation shows the basic ways of using this input. Other more complex uses will be illustrated in the applications.


Bar Graph Display: Wire Mode Select (pin 9) *directly* to pin 3 (V⁺ pin).

Dot Display, Single LM3916 Driver: Leave the Mode Select pin open circuit.

Dot Display, 20 or More LEDs: Connect pin 9 of the *first* drivers in the series (i.e., the one with the lowest input voltage comparison points) to pin 1 of the next higher LM3916 driver. Continue connecting pin 9 of lower input drivers to pin 1 of higher input drivers for 30 or more LED displays. The last LM3916 driver in the chain will have pin 9 left open. All previous drivers should have a 20k resistor in parallel with LED #9 (pin 11 to V_{LED}).

Mode Pin Functional Description

This pin actually performs two functions. Refer to the simplified block diagram below.



Mode Pin Functional Description (Continued) DOT OR BAR MODE SELECTION

The voltage at pin 9 is sensed by comparator C1, nominally referenced to (V⁺ -100 mV). The chip is in bar mode when pin 9 is above this level; otherwise it's in dot mode. The comparator is designed so that pin 9 can be left open circuit for dot mode.

Taking into account comparator gain and variation in the 100 mV reference level, pin 9 should be no more than 20 mV below V⁺ for bar mode and more than 200 mV below V⁺ (or open circuit) for dot mode. In most applications, pin 9 is either open (dot mode) or tied to V⁺ (bar mode). In bar mode, pin 9 should be connected directly to pin 3. Large currents drawn from the power supply (LED current, for example) should not share this path so that large IR drops are avoided.

DOT MODE CARRY


In order for display to make sense when multiple drivers are cascaded in dot mode, special circuitry has been included to shut off LED #10 of the first device when LED #1 of the second device comes on. The connection for cascading in dot mode has already been described and is depicted in *Figure 1.*

As long as the input signal voltage is below the threshold of the second driver, LED #11 is off. Pin 9 of driver #1 thus sees effectively an open circuit so the chip is in dot mode. As soon as the input voltage reaches the threshold of LED #11, pin 9 of driver #1 is pulled an LED drop (1.5V or more) below V_{LED}. This condition is sensed by comparator C2, referenced 600 mV below V_{LED}. This forces the output of C2 low, which shuts off output transistor Q2, extinguishing LED # 10.

 V_{LED} is sensed via the 20k resistor connected to pin 11. The very small current (less than 100 μ A) that is diverted from LED #9 does not noticeably affect its intensity.

An auxiliary current source at pin 1 keeps at least 100 μ A flowing through LED #11 even if the input voltage rises high enough to extinguish the LED. This ensures that pin 9 of driver #1 is held low enough to force LED #10 off when *any* higher LED is illuminated. While 100 μ A does not normally produce significant LED illumination, it may be noticeable when using high-efficiency LEDs in a dark environment. If this is bothersome, the simple cure is to shunt LED #11 (and LED #1) with a 10k resistor. The 1V 1R drop is more than the 900 mV worst case required to hold off LED #10 yet small enough that LED #11 does not conduct significantly.

In some circuits a number of outputs on the higher device are not used. Examples include the high resolution VU meter and the expanded range VU meter circuits (see Typical Applications). To provide the proper carry sense voltage in dot mode, the LEDs of the higher driver IC are tied to V_{LED} through two series-connected diodes as shown in *Figure 2*. Shunting the diodes with a 1k resistor provides a path for driver leakage current.



Mode Pin Functional Description (Continued)

OTHER DEVICE CHARACTERISTICS

The LM3915 is relatively low-powered itself, and since any number of LEDs can be powered from about 3V, it is a very efficient display driver. Typical standby supply current (all LEDs OFF) is 1.6 mA. However, any reference loading adds 4 times that current drain to the V⁺ (pin 3) supply input. For example, an LM3915 with a 1 mA reference pin load (1.3k) would supply almost 10 mA to every LED while drawing only 10 mA from its V⁺ pin supply. At full-scale, the IC is typically drawing less than 10% of the current supplied to the display.

The display driver does not have built-in hysteresis so that the display does not jump instantly from one LED to the next. Under rapidly changing signal conditions, this cuts down high frequency noise and often an annoying flicker. An "overlap" is built in so that at no time are all segments completely off the dot mode. Generally one LED fades in while the other fades out over a 1 mV range. The change may be much more rapid between LED #10 of one device and LED #1 of a *second* device cascaded.

Application Hints

The most difficult problem occurs when large LED currents are being drawn, especially in bar graph mode. These currents flowing out of the ground pin cause voltage drops in external wiring, and thus errors and oscillations. Bringing the return wires from signal sources, reference ground and bottom of the resistor string to a single point very near pin 2 is the best solution.

Long wires from V_{LED} to LED anode common can cause oscillations. The usual cure is bypassing the LED anodes with a 2.2 μ F tantalum or 10 μ F aluminum electrolytic capacitor. If the LEd anode line wiring is inaccessible, often a 0.1 μ F capacitor from pin 1 to pin 2 will be sufficient.

If there is a large amount of LED overlap in the bar mode, oscillation or excessive noise is usually the problem. In cases where proper wiring and bypassing fail to stop oscillations, V⁺ voltage at pin 3 is usually below suggested limits. When several LEDs are lit in dot mode, the problem is usually an AC component of the input signal which should be filtered out. Expanded scale meter applications may have one or both ends of the internal voltage divider terminated at relatively high value resistors. These high-impedance ends should be bypassed to pin 2 with 0.1 μ F.

Power dissipation, especially in bar mode should be given consideration. For example, with a 5V supply and all LEDs programmed to 20 mA the driver will dissipate over 600 mW. In this case a 7.5 Ω resistor in series with the LED supply will cut device heating in half. The negative end of the resistor should be bypassed with a 2.2 μ F solid tantalum or 10 μ F aluminum electrolytic capacitor to pin 2.

TIPS ON RECTIFIER CIRCUITS


The simplest way to display an AC signal using the LM3916 is to apply it right to pin 5 unrectified. Since the LED illuminated represents the instantaneous value of the AC waveform, one can readily discern both peak and average values of audio signals in this manner. The LM3916 will respond to positive half-cycles only but will not be damaged by signals up to $\pm 35V$ (or up to $\pm 100V$ if a 39k resistor is in series with the input). A smear or bar type display results even though the LM3916 is connected for dot mode. The LEDs

should be run at 20 mA to 30 mA for high enough average intensity.

True average or peak detection requires rectification. If an LM3916 is set up with 10V full scale across its voltage divider, the turn-on point for the first LED is only 450 mV. A simple silicon diode rectifier won't work well at the low end due to the 600 mV diode threshold. The half-wave peak detector in *Figure 3* uses a PNP emitter-follower in front of the diode. Now, the transistor's base-emitter voltage cancels out the diode offset, within about 100 mV. This approach is usually satisfactory when a single LM3916 is used for a 23 dB display.


Display circuits such as the extended range VU meter using two or more drivers for a dynamic range of 40 dB or greater require more accurate detection. In the precision half-wave rectifier of *Figure 4* the effective diode offset is reduced by a factor equal to the open-loop gain of the op amp. Filter capacitor C2 charges through R3 and discharges through R2 and R3, so that appropriate selection of these values results in either a peak or an average detector. The circuit has a gain equal to R2/R1.

It's best to capacitively couple the input. Audio sources frequently have a small DC offset that can cause significant error at the low end of the log display. Op amps that slew quickly, such as the LF351, LF353 or LF356, are needed to faithfully respond to sudden transients. It may be necessary to trim out the op amp DC offset voltage to accurately cover a 60 dB range. Best results are obtained if the circuit is adjusted for the correct output when a low-level AC signal (10 to 20 mV) is applied, rather than adjusting for zero output with zero input.



TL/H/7971-10

FIGURE 3. Half-Wave Peak Detector




For precision full-wave averaging use the circuit in *Figure 5*. Using 1% resistors for R1 through R4, gain for positive and negative signal differs by only 0.5 dB worst case. Substituting 5% resistors increases this to 2 dB worst case. (A 2 dB gain difference means that the display may have a ± 1 dB error when the input is a nonsymmetrical transient). The averaging time constant is R5•C2. A simple modification results in the precision full-wave detector of *Figure 6*. Since the filter capacitor is not buffered, this circuit can drive only high impedance loads such as the input of an LM3916.


AUDIO METER STANDARDS

VU Meter

The audio level meter most frequently encountered is the VU meter. Its characteristics are defined as the ANSI speci-









fication C165. The LM3916's outputs correspond to the meter indications specified with the omission of the -2 VU indication. The VU scale divisions differ slightly from a linear scale in order to obtain whole numbers in dB.

Some of the most important specifications for an AC meter are its dynamic characteristics. These define how the meter responds to transients and how fast the reading decays. The VU meter is a relatively slow full-wave averaging type, specified to reach 99% deflection in 300 ms and overshoot by 1 to 1.5%. In engineering terms this means a slightly underdamped second order response with a resonant frequency of 2.1 Hz and a Q of 0.62. *Figure 7* depicts a simple rectifier/filter circuit that meets these criteria.









Peak Program Meter

The VU meter, originally intended for signals sent via telephone lines, has shortcomings when used in high fidelity systems. Due to its slow response time, a VU meter will not accurately display transients that can saturate a magnetic tape or drive an amplifier into clipping. The fast-attack peak program meter (PPM) which does not have this problem is becoming increasingly popular.

While several European organizations have specifications for peak program meters, the German DIN specification 45406 is becoming a de facto standard. Rather than respond instantaneously to peak, however, PPM specifications require a finite "integration time" so that only peaks wide enough to be audible are displayed. DIN 45406 calls for a response of 1 dB down from steady-state for a 10 ms tone burst and 4 dB down for a 3 ms tone burst. These requirements are consistent with the other frequently encountered spec of 2 dB down for a 5 ms burst and are met by an attack time constant of 1.7 ms.

The specified return time of 1.5s to -20 dB requires a 650 ms decay time constant. The full-wave peak detector of *FIGURE 6* satisfies both the attack and decay time criteria.


Cascading The LM3916

The LM3916 by itself covers the 23 dB range of the conventional VU meter. To display signals of 40 dB or 70 dB dy-

namic range, the LM3916 may be cascaded with the 3 dB/ step LM3915s. Alternatively, two LM3916s may be cascaded for increased resolution over a 28 dB range. Refer to the Extended Range VU Meter and High Resolution VU Meter in the Typical Applications section for the complete circuits for both dot and bar mode displays.

To obtain a display that makes sense when an LM3915 and an LM3916 are cascaded, the -20 dB output from the LM3916 is dropped. The full-scale display for the LM3915 is set at 3 dB below the LM3916's -10 dB output and the rest of the thresholds continue the 3 dB/step spacing. A simple, low cost approach is to set the reference voltage of the two chips 16 dB apart as in *Figure 5*. The LM3915, with pin 8 grounded, runs at 1.25V full-scale. R1 and R2 set the LM3916's reference 16 dB higher or 7.89V. Variation in the two on-chip references and resistor tolerance may cause a \pm 1 dB error in the -10 dB to -13 dB transition. If this is objectionable, R2 can be trimmed.

The drawback of the aforementioned approach is that the threshold of LED #1 on the LM3915 is only 56 mV. Since comparator offset voltage may be as high as 10 mV, large errors can occur at the first few thresholds. A better approach, as shown in *Figure 9*, is to keep the reference the same for both drivers (10V in the example) and *amplify* the input signal by 16 dB ahead of the LM3915. Alternatively,



instead of amplifying, input signals of sufficient amplitude can be fed directly to the LM3916 and *attenuated* by 16 dB to drive the LM3915.

To extend this approach to get a 70 dB display, another 30 dB of amplification must be placed in the signal path ahead of the lowest LM3915. Extreme care is required as the lowest LM3915 displays input signals down to 2 mV! Several offset nulls may be required. High currents should not share the same path as the low level signal. Also power line wiring should be kept away from signal lines.

TIPS ON REFERENCE VOLTAGE AND LED CURRENT PROGRAMMING

Single Driver

The equations in *Figure 10* illustrate how to choose resistor values to set reference voltage for the simple case where no LED intensity adjustment is required. A LED current of 10 mA to 20 mA generally produces adequate illumination. Having 10V full-scale across the internal voltage divider gives best accuracy by keeping signal level high relative to the offset voltage of the internal comparators. However, this

16 15 14 13 12 111 LM3916 10k TYP R_{H1} 8E1 SIG ADJ MODE Adjust R2 to vary VREF VREI 12.5V Pick R1 = ILED - VREF/1kΩ (V_{REF} - 1.25V) Pick R2 = $\frac{1.25V/R1}{1.25V/R1 + 0.08 mA}$ TL/H/7971-17

FIGURE 10. Design Equations for Fixed LED Intensity

causes 1 mA to flow from pin 7 into the divider which means that the LED current will be at least 10 mA. R1 will typically be between 1 k Ω and 5 k Ω . To trim the reference voltage, vary R2.

The current in *Figure 11* shows how to add a LED intensity control which can vary LED current from 5 mA to 28 mA. Choosing $V_{REF} = 5V$ lowers the current drawn by the ladder, increasing the intensity adjustment range. The reference adjustment has some effect on LED intensity but the reverse is not true.

Multiple Drivers

Figure 12 shows how to obtain a common reference trim and intensity control for two drivers. The two ICs may be connected in cascade or may be handling separate channels for stereo. This technique can be extended for larger numbers of drivers by varying the values of R1, R2 and R3. Because the LM3915 has a greater ladder resistance, R5 was picked less than R7 in such a way as to provide equal reference load currents. The ICs' internal references track within 100 mV so that worst case error from chip to chip is only 0.2 dB for V_{REF} = 5V.





FIGURE 11. Varying LED Intensity





The scheme in Figure 13 is useful when the reference and LED intensity must be adjusted independently over a wide range. The RHI voltage can be adjusted from 1.2V to 10V with no effect on LED current. Since the internal divider here does not load down the reference, minimum LED current is much lower. At the minimum recommended reference load of 80 µA, LED current is about 0.8 mA. The resistor values shown give a LED current range from 1.5 mA to 25 mA.

At the low end of the intensity adjustment, the voltage drop across the 510 Ω current-sharing resistors is so small that chip to chip variation in reference voltage may yield a visible variation in LED intensity. The optional approach shown of

connecting the bottom end of the intensity control pot to a negative supply overcomes this problem by allowing a larger voltage drop across the (larger) current-sharing resistors.

Other Applications

For increased resolution, it's possible to obtain a display with a smooth transition between LEDs. This is accomplished by superimposing an AC waveform on top of the input level as shown in Figure 14. The signal can be a triangle, sawtooth or sine wave from 60 Hz to 1 kHz. The display can be run in either dot or bar mode.




FIGURE 13. Wide-Range Adjustment of Reference Voltage and LED intensity for Multiple Drivers





FIGURE 14. 0V to 10V VU Meter with Smooth Transitions

LM3916

LM3916




Typical Applications (Continued) Extended Range VU Meter (Dot Mode) R6 20k D1 D2 +3 -40 -37 -- 34 -31 -28 --25 -22 -19 -16 -13 dB +1 +2 .10 N 11 N NI R3 N N 11 N NI 11 Λı [n 11 NI 11 N 11 N n, LED 1k LED NO. 1 NO. 19 **₹**^{R6} 10k* 12 10 18 17 16 15 14 13 12 **I**11 10 18 17 16 15 14 13 LM3915 LM3916 REF OUT REF Adj REF OUT REF ADJ RHI RHI RLO SIG MODE RLO SIG MODE v 19 NC Ī 4 4 6 2 NC. 늘 Ξ R2 R1 1k ▶1k C1 2.2 R5 33k R4 6.2k i LM307 D1, D2: 1N914 or 1N4148 Gain = 16 dB *OPTIONAL SHUNTS 100 μA auxiliary sink current away from LED #1. INPUT (1.25V FULL-SCALE) †See Application Hints for optional peak or average detector. TL/H/7971-23


916EMJ

Typical Applications (Continued)

LM3916





**Optional. Shunts 100 μA auxiliary sink current away from LED #1.



5-273








5

Typical Applications (Continued)



Full-scale causes the full bar display to flash. If the junction of R1 and C1 is connected to a different LED cathode, the display will flash when that LED lights, and at any higher input signal.

TL/H/7971-32


8

<u>}</u>1.2k

470

⁵⁻²⁷⁶

LM3916



Order Number LM3916N See NS Package Number N18A

Definition of Terms

Absolute Accuracy: The difference between the observed threshold voltage and the ideal threshold voltage for each comparator. Specified and tested with 10V across the internal voltage divider so that resistor ratio matching error predominates over comparator offset voltage.

Adjust Pin Current: Current flowing out of the reference amplifier pin when the reference amplifier is in the linear region.

Comparator Gain: The ratio of the change in output current (I_{LED}) to the change in input voltage (V_{IN}) required to produce it for a comparator in the linear region.

Dropout Voltage: The voltage measured at the current source outputs required to make the output current fall by 10%.

Input Bias Current: Current flowing out of the signal input when the input buffer is in the linear region.

LED Current Regulation: The change in output current over the specified range of LED supply voltage (V_{LED}) as measured at the current source outputs. As the forward voltage of an LED does not change significantly with a small

change in forward current, this is equivalent to changing the voltage at the LED anodes by the same amount.

Line Regulation: The average change in reference output voltage (V_{REF}) over the specified range of supply voltage (V⁺).

Load Regulation: The change in reference output voltage over the specified range of load current ($I_{L(REF)}$).

Offset Voltage: The differential input voltage which must be applied to each comparator to bias the output in the linear region. Most significant error when the voltage across the internal voltage divider is small. Specified and tested with pin 6 voltage (V_{Pl}) equal to pin 4 voltage (V_{Pl}).

Relative Accuracy: The difference between any two adjacent threshold points. Specified and tested with 10V across the internal voltage divider so that resistor ratio matching error predominates over comparator offset voltage.

PRELIMINARY

National Semiconductor

LMC555 CMOS Timer

General Description


LMC555

The LMC555 is a CMOS version of the industry standard 555 series general purpose timers. It offers the same capability of generating accurate time delays and frequencies but with much lower power dissipation and supply current spikes. When operated as a one-shot, the time delay is precisely controlled by a single external resistor and capacitor. In the astable mode the oscillation frequency and duty cycle are accurately set by two external resistors and one capacitor. The use of National Semiconductor's LMCMOSTM process extends both the frequency range and low supply capability.

Features

- Less than 1 mW typical power dissipation at 5V supply
- 3 MHz astable frequency capability
- 1.5V supply operating voltage guaranteed
- Output fully compatible with TTL and CMOS logic at 5V supply
- Tested to -10 mA, +50 mA output current levels
- Reduced supply current spikes during output transitions
- Extremely low reset, trigger, and threshold currents
- Excellent temperature stability
- Pin-for-pin compatible with 555 series of timers

Block and Connection Diagrams



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V8	15V
Input Voltages, V2, V4, V5, V6	$-0.3V$ to $V_{\rm S}$ + 0.3V
Output Voltages, V3, V7	15V
Output Current 13, 17	100 mA
Operating Temperature Range (Note 1) -40°C to +85°C*
Storage Temperature Range	-65°C to +150°C

 Soldering Information

 Dual-In-Line Package

 Soldering (10 seconds)
 260°C

 Small Outline Package

 Vapor Phase (60 seconds)
 215°C

 Infrared (15 seconds)
 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

$\label{eq:Electrical Characteristics} \text{Test Circuit, T} = 25^{\circ}\text{C}, \text{ all switches open, } \overrightarrow{\text{RESET}} \text{ to } V_{S} \text{ unless otherwise noted}$


Symbol	Parameter	Conditions	Min	Тур	Max	Units (Limits)
18	Supply Current	$V_{S} = 1.5V$ $V_{S} = 5V$ $V_{S} = 12V$		50 100 150	150 250 400	μΑ
V5	Control Voltage	$V_{S} = 1.5V$ $V_{S} = 5V$ $V_{S} = 12V$	0.8 2.9 7.4	1.0 3.3 8.0	1.2 3.8 8.6	v
V7	Discharge Saturation Voltage	$V_{S} = 1.5V, I_{7} = 1 \text{ mA}$ $V_{S} = 5V, I_{7} = 10 \text{ mA}$		75 150	150 300	mV
V3L	Output Voltage (Low)	$V_{S} = 1.5V, I_{3} = 1 \text{ mA} V_{S} = 5V, I_{3} = 8 \text{ mA} V_{S} = 12V, I_{3} = 50 \text{ mA} $		0.2 0.3 1.0	0.4 0.6 2.0	v
V3 _H	Output Voltage (High)	$ \begin{array}{l} V_{S}=1.5V, I_{3}=-0.25\text{mA} \\ V_{S}=5V, I_{3}=-2\text{mA} \\ V_{S}=12V, I_{3}=-10\text{mA} \end{array} $	1.0 4.4 10.5	1.25 4.7 11.3		v
V2	Trigger Voltage	$V_{S} = 1.5V$ $V_{S} = 12V$	0.4 3.7	0.5 4.0	0.6 4.3	v
12	Trigger Current	$V_{\rm S} = 5V$		10		pА
V4	Reset Voltage	V _S = 1.5V (Note 2) V _S = 12V	0.4 0.4	0.7 0.75	1.0 1.1	v
14	Reset Current	$V_{S} = 5V$		10		pА
16	Threshold Current	$V_{\rm S} = 5V$		10		pА
17	Discharge Leakage	$V_{\rm S} = 12V$		1.0	100	nA
t	Timing Accuracy	SW 2, 4 Closed $V_S = 1.5V$ $V_S = 5V$ $V_S = 12V$	0.9 1.0 1.0	1.1 1.1 1.1	1.25 1.20 1.25	ms
∆t/∆Vs	Timing Shift with Supply	$V_{S} = 5V \pm 1V$		0.3		%/V
Δt/ΔT	Timing Shift with Temperature	$V_{S} = 5V$ -40°C $\leq T \leq +85°C$		75		ppm/°(
fA	Astable Frequency	SW 1, 3 Closed $V_{S} = 12V$	4.0	4.8	5.6	kHz
f _{MAX}	Maximum Frequency	Max. Freq. Test Circuit, V _S = 5V		3.0		MHz
t _R , t _F	Output Rise and Fall Times	Max. Freq. Test Circuit $V_{S} = 5V$, $C_{L} = 10 pF$		15		ns
t _{PD}	Trigger Propagation Delay	$V_{S} = 5V$, Measure Delay from Trigger to Output		100		ns


* Refer to RETSC555X drawing for specifications of military LMC555H version.

Note 1: For operation at elevated temperatures, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 111°C/W for the LMC555CN, 167°C/W for the LMC555CH, and 169°C/W for the LMC555CM. Maximum allowable dissipation at 25°C is 1126 mW for the LMC555CN, 755 mW for the LMC555CH, and 740 mW for the LMC555CM.

Note 2: If the RESET pin is to be used at temperatures of -20°C and below Vs is required to be 2.0V or greater.

LMC555







Maximum Frequency Test Circuit

Typical Applications

LMC555







TL/H/8669-4


TL/H/8669-2

$$\begin{split} t_H &= 1.1 \; R_A C \; (Gives time that output is high following trigger) \\ \hline RESET overrides TRIGGER, which can override THRESHOLD. Therefore, the trigger pulse must be shorter than the desired t_H. The minimum trigger pulse width is 20 ns. The minimum reset pulse width is 400 ns. \end{split}$$





50% Duty Cycle Oscillator



National Semiconductor


LMC567 Low Power Tone Decoder

General Description

The LMC567 is a low power general purpose LMCMOSTM tone decoder which is functionally similar to the industry standard LM567. It consists of a twice frequency voltage-controlled oscillator (VCO) and quadrature dividers which establish the reference signals for phase and amplitude detectors. The phase detector and VCO form a phase-locked loop (PLL) which locks to an input signal frequency which is within the control range of the VCO. When the PLL is locked and the input signal amplitude exceeds an internally pre-set threshold, a switch to ground is activated on the output pin. External components set up the oscillator to run at twice the input frequency and determine the phase and amplitude filter time constants.

Features

- Functionally similar to LM567
- 2V to 9V supply voltage range
- Low supply current drain
- No increase in current with output activated
- Operates to 500 kHz input frequency
- High oscillator stability
- Ground-referenced input
- Hysteresis added to amplitude comparator
- Out-of-band signals and noise rejected
- 20 mA output current capability



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage, Pin 3	2 V _{p-p}
Supply Voltage, Pin 4	10V
Output Voltage, Pin 8	13V
Voltage at All Other Pins	Vs to Gnd
Output Current, Pin 8	30 mA
Package Dissipation	500 mW
Operating Temperature Range (T _A)	-25°C to +125°C


Storage Temperature Range	-55°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 sec.)	260°C
Small Outline Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C
One AN 450 HOustons Manualise M	athenda and Their Effect

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

Test Circuit, $T_A = 25^{\circ}$ C, $V_s = 5$ V, RtCt #2, Sw. 1 Pos. 0, and no input, unless otherwise noted.

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
14	Power Supply Current	RtCt #1, Quiescent	$V_s = 2V$		0.3			
		or Activated	$V_{s} = 5V$		0.5	0.8	mAdc	
			$V_s = 9V$		0.8	1.3		
V3	Input D.C. Bias				0		mVdc	
R3	Input Resistance				40		kΩ	
18	Output Leakage				1	100	nAdc	
f ₀	Center Frequency,	RtCt #2, Measure Oscillator	$V_s = 2V$		98		kHz	
	F _{osc} ÷ 2 Frequency and D	Frequency and Divide by 2	$V_s = 5V$	92	103	113		
			$V_{s} = 9V$		105			
Δf ₀	Center Frequency Shift with Supply	$\frac{f_0 _{9V}-f_0 _{2V}}{7 f_0 _{5V}} \times 100$			1.0	2.0	%/V	
V _{in}	/in Input Threshold	Set Input Frequency Equal to f ₀	$V_{s} = 2V$	11	20	27		
	Measured Above, Increase Input Level Until Pin 8 Goes Low.	$V_{\rm S} = 5V$	17	30	45	mVrms		
			$V_{s} = 9V$		45			
ΔV _{in}	Input Hysteresis	Starting at Input Threshold, Decrease Input Level Until Pin 8 goes High.			1.5		mVrm	
V8	Output 'Sat' Voltage	Input Level > Threshold	18 = 2 mA		0.06	0.15	Vdc	
		Choose RL for Specified I8	18 = 20 mA		0.7		Vuc	
L.D.B.W.	Largest Detection	Measure F _{osc} with Sw. 1 in	$V_s = 2V$	7	11	15		
	Bandwidth	Pos. 0, 1, and 2;	$V_{s} = 5V$	11	14	17	%	
		$L.D.B.W = \frac{F_{osc} _{P2} - F_{osc} _{P1}}{F_{osc} _{P0}} \times 100$	$V_s = 9V$		15		1	
ΔBW	Bandwidth Skew	$Skew = \left(\frac{F_{osc} _{P2} + F_{osc} _{P1}}{2F_{osc} _{P0}} - 1\right) \times 100$			0	±1.0	%	
f _{max}	Highest Center Freq.	RtCt #3, Measure Oscillator Frequency and Divide by 2			700		kHz	
V _{in}	Input Threshold at f _{max}	Set Input Frequency Equal to f _{max} measured Above, Increase Input Level Until Pin 8 goes Low.			35		mVrm	



Applications Information (refer to Block Diagram)

GENERAL

The LMC567 low power tone decoder can be operated at supply voltages of 2V to 9V and at input frequencies ranging from 1 Hz up to 500 kHz.

The LMC567 can be directly substituted in most LM567 applications with the following provisions:

- Oscillator timing capacitor Ct must be halved to double the oscillator frequency relative to the input frequency (See OSCILLATOR TIMING COMPONENTS).
- 2. Filter capacitors C1 and C2 must be reduced by a factor of 8 to maintain the same filter time constants.
- 3. The output current demanded of pin 8 must be limited to the specified capability of the LMC567.

OSCILLATOR TIMING COMPONENTS

The voltage-controlled oscillator (VCO) on the LMC567 must be set up to run at twice the frequency of the input signal tone to be decoded. The center frequency of the VCO is set by timing resistor Rt and timing capacitor Ct connected to pins 5 and 6 of the IC. The center frequency as a function of Rt and Ct is given by:

$$F_{osc} \cong \frac{1}{1.4 \operatorname{Rt} \operatorname{Ct}} \operatorname{Hz}$$

Since this will cause an input tone of half Fosc to be decoded,

$$F_{input} \cong \frac{1}{2.8 \text{ Rt Ct}} \text{Hz}$$

This equation is accurate at low frequencies; however, above 50 kHz ($F_{\rm Osc}=$ 100 kHz), internal delays cause the actual frequency to be lower than predicted.

The choice of Rt and Ct will be a tradeoff between supply current and practical capacitor values. An additional supply current component is introduced due to Rt being switched to V_s every half cycle to charge Ct:

$$I_s$$
 due to Rt = $V_s/(4Rt)$

Thus the supply current can be minimized by keeping Rt as large as possible (see supply current vs. operating frequency curves). However, the desired frequency will dictate an RtCt product such that increasing Rt will require a smaller Ct. Below Ct = 100 pF, circuit board stray capacitances begin to play a role in determining the oscillation frequency which ultimately limits the minimum Ct.

To allow for I.C. and component value tolerances, the oscillator timing components will require a trim. This is generally accomplished by using a variable resistor as part of Rt, although Ct could also be padded. The amount of initial frequency variation due to the LMC567 itself is given in the electrical specifications; the total trim range must also accommodate the tolerances of Rt and Ct.

SUPPLY DECOUPLING

The decoupling of supply pin 4 becomes more critical at high supply voltages with high operating frequencies, requiring C4 to be placed as close as possible to pin 4.

INPUT PIN

The input pin 3 is internally ground-referenced with a nominal 40 k Ω resistor. Signals which are already centered on 0V may be directly coupled to pin 3; however, any d.c. potential must be isolated via a coupling capacitor. Inputs of multiple LMC567 devices can be paralleled without individual d.c. isolation.

LOOP FILTER

Pin 2 is the combined output of the phase detector and control input of the VCO for the phase-locked loop (PLL). Capacitor C2 in conjunction with the nominal 80 k Ω pin 2 internal resistance forms the loop filter.

For small values of C2, the PLL will have a fast acquisition time and the pull-in range will be set by the built in VCO frequency stops, which also determine the largest detection bandwidth (LDBW). Increasing C2 results in improved noise immunity at the expense of acquisition time, and the pull-in range will begin to become narrower than the LDBW (see Bandwidth as a Function of C2 curve). However, the maximum hold-in range will always equal the LDBW.

OUTPUT FILTER

Pin 1 is the output of a negative-going amplitude detector which has a nominal 0 signal output of 7/9 V_s. When the PLL is locked to the input, an increase in signal level causes the detector output to move negative. When pin 1 reaches 2/3 V_s the output is activated (see OUTPUT PIN).

Capacitor C1 in conjunction with the nominal 40 k Ω pin 1 internal resistance forms the output filter. The size of C1 is a tradeoff between slew rate and carrier ripple at the output comparator. Low values of C1 produce the least delay between the input and output for tone burst applications, while larger values of C1 improve noise immunity.

Pin 1 also provides a means for shifting the input threshold higher or lower by connecting an external resistor to supply or ground. However, reducing the threshold using this technique increases sensitivity to pin 1 carrier ripple and also results in more part to part threshold variation.

OUTPUT PIN

The output at pin 8 is an N-channel FET switch to ground which is activated when the PLL is locked and the input tone is of sufficient amplitude to cause pin 1 to fall below 2/3 V_s . Apart from the obvious current component due to the external pin 8 load resistor, no additional supply current is required to activate the switch. The on resistance of the switch is inversely proportional to supply; thus the 'sat' voltage for a given output current will increase at lower supplies.

National Semiconductor

LMC568 Low Power Phase-Locked Loop


General Description

The LMC568 is an amplitude-linear phase-locked loop consisting of a linear VCO, fully balanced phase detectors, and a carrier detect output. LMCMOSTM technology is employed for high performance with low power consumption.

The VCO has a linearized control range of $\pm 30\%$ to allow demodulation of FM and FSK signals. Carrier detect is indicated when the PLL is locked to an input signal greater than 26 mVrms. LMC568 applications include FM SCA and TV second audio program decoders, FSK data demodulators, and voice pagers.

Features

- Demodulates ±15% deviation FM/FSK signals
- Carrier Detect Output with hysteresis
- Operation to 500 kHz input frequency
- Low THD—0.5% typ. for ±10% deviation
- 2V to 9V supply voltage range
- Low supply current drain



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Input Voltage, Pin 3	2 V _{p-p}
Supply Voltage, Pin 4	10V
Output Voltage, Pin 8	13V
Voltage at All Other Pins	V _s to Gnd
Output Current, Pin 8	30 mA
Package Dissipation	500 mW


Operating Temperature Range (T _A)	-25°C to +125°C
Storage Temperature Range	-55°C to +150°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

See AN-450 "Surface Mounting Methods and their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics

Test Circuit, $T_A = 25^{\circ}$ C, $V_S = 5$ V, RtCt #2, Sw. 1 Pos. 0; and no input unless otherwise noted.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
14	Power Supply Current RtCt #1, Quiescent		$V_{S} = 2V$		0.35		
		or Activated	$V_{\rm S} = 5V$		0.75	1.5	mAdc
			$V_{\rm S} = 9V$		1.2	2.4	
V3	Input D.C. Bias				0		mVdd
R3	Input Resistance				40		kΩ
18	Output Leakage				1	100	nAdc
f _O	Center Frequency	RtCt #2, Measure Oscillator	$V_{S} = 2V$		98		
	F _{osc} ÷2	Frequency and Divide by 2	$V_{\rm S} = 5V$	90	103	115	kHz
			$V_{S} = 9V$		105		
∆f ₀	Center Frequency Shift with Supply	$\frac{f_0 _{9V}-f_0 _{2V}}{7 f_0 _{5V}} \times 100$			1.0	2.0	%/V
V _{in}	Input Threshold	Set Input Frequency Equal to f ₀	$V_{S} = 2V$	8	16	25	
		Measured Above, Increase Input Level until Pin 8 Goes Low.	$V_{S} = 5V$	15	26	42	mVrms
		Level until Pin 8 Goes Low.	$V_{S} = 9V$		45		
ΔV _{in}	Input Hysteresis	Starting at Input Threshold, Decrease Input Level until Pin 8 Goes High.			1.5		mVrm
V8	Output 'Sat' Voltage	Input Level > Threshold	18 = 2 mA		0.06	0.15	Vdc
		Choose RL for Specified 18	18 = 20 mA		0.7		100
L.D.B.W.	Largest Detection	Measure F _{osc} with Sw. 1 in	$V_{\rm S} = 2V$		30		
	Bandwidth Pos. 0, 1, and 2;	Pos. 0, 1, and 2;	0, 1, and 2; $V_{\rm S} = 5V$		55		%
	L.D.B.W. = $\frac{F_{osc} _{P2} - F_{osc} _{P1}}{F_{osc} _{P0}} \times 100$		$V_{S} = 9V$		60		
ΔBW	Bandwidth Skew	Skew = $\left(\frac{F_{osc} _{P2} + F_{osc} _{P1}}{2F_{osc} _{P0}} - 1\right) \times 1$	100		1	±5	%
Vout	Recovered Audio	Typical Application Circuit	$V_{\rm S} = 2V$		170		
		Input = 100 mVrms, $F = 100 \text{ kHz}$	$V_{S} = 5V$		270		mVrm
		$F_{mod} = 400 \text{ Hz}, \pm 10 \text{ kHz Dev}.$	$V_{S} = 9V$		400		
THD	Total Harmonic Distortion	Typical Application Circuit as Above, Measure V _{out} Distortion.			0.5		%
$\frac{S+N}{N}$	Signal to Noise Ratio	Typical Application Circuit Remove Modulation, Measure V_n (S + N)/N = 20 log (V_{out}/V_n).			65		dB
f _{max}	Highest Center Freq.	RtCt #3, Measure Oscillator Frequency and Divide by 2			700		kHz



RtCt	Rt	Ct
#1	100k	300 pF
#2	10k	300 pF
#3	5.1k	62 pF

Notes to Typical Application

SUPPLY DECOUPLING

The decoupling of supply pin 4 becomes more critical at high supply voltages with high operating frequencies, requiring C4 to be placed as close to possible to pin 4. Also, due to pin voltages tracking supply, a large C4 is necessary for low frequency PSRR.

OSCILLATOR TIMING COMPONENTS

The voltage-controlled oscillator (VCO) on the LMC568 must be set up to run at twice the frequency of the input signal. The components shown in the typical application are for $F_{osc} = 200 \text{ kHz}$ (100 kHz input frequency). For operation at lower frequencies, increase the capacitor value; for higher frequencies proportionally reduce the resistor values.

If low distortion is not a requirement, the series diode/resistor between pins 6 and 5 may be omitted. This will reduce VCO supply dependence and increase V_{out} by approximately 2 dB with THD = 2% typical. The center frequency as a function of Rt and Ct is given by:

$$F_{osc} \cong \frac{1}{1.4 \operatorname{Rt} \operatorname{Ct}} \operatorname{Hz}$$

To allow for I.C. and component value tolerences, the oscillator timing components will require a trim. This is generally accomplished by using a variable resistor as part of Rt, although Ct could also be padded. The amount of initial frequency variation due to the LMC568 itself is given in the electrical specifications; the total trim range must also accommodate the tolerances of Rt and Ct.

INPUT PIN

The input pin 3 is internally ground-referenced with a nominal 40 k Ω resistor. Signals that are centered on 0V may be directly coupled to pin 3; however, any d.c. potential must be isolated via C3.

TL/H/9135-3

OUTPUT TAKEOFF

The output signal is taken off the loop filter at pin 2. Pin 2 is the combined output of the phase detector and control input of the VCO for the phase-locked loop (PLL). The nominal pin 2 source resistance is 80 k Ω , requiring the use of an external buffer transistor to drive nominal loads.


For small values of C2, the PLL will have a fast acquisition time and the pull-in range will be set by the built-in VCO frequency stops, which also determine the largest detection bandwidth (LDBW). Increasing C2 results in improved noise immunity at the expense of acquisition time, and the pull-in range will become narrower than the LDBW. However, the maximum hold-in range will always equal the LDBW. The 2 kHz de-emphasis pole shown may be modified or omitted as required by the application.

CARRIER DETECT

Pin 1 is the output of a negative-going amplitude detector which has a nominal 0 signal output of 7/9 V_S. The output at pin 8 is an N-channel FET switch to ground which is activated when the PLL is locked and the input is of sufficient amplitude to cause pin 1 to fall below 2/3 V_S. The carrier detect threshold is internally set to 26 mVrms typical on a 5V supply.

Capacitor C1 in conjunction with the nominal 40 k Ω pin 1 internal resistance forms the output filter. The size of C1 is a tradeoff between slew rate and carrier ripple at the output comparator. Optional resistor R_H increases the hysteresis in the pin 8 output for applications such as audio mute control. The minimum allowable value for R_H is 330 k Ω .

LMC568 Typical Performance Characteristics



National Semiconductor

LP395 Ultra Reliable Power Transistor

General Description

The LP395 is a fast monolithic transistor with complete overload protection. This very high gain transistor has included on the chip, current limiting, power limiting, and thermal overload protection, making it difficult to destroy from almost any type of overload. Available in an epoxy TO-92 transistor package this device is guaranteed to deliver 100 mA.

Thermal limiting at the chip level, a feature not available in discrete designs, provides comprehensive protection against overload. Excessive power dissipation or inadequate heat sinking causes the thermal limiting circuitry to turn off the device preventing excessive die temperature.

The LP395 offers a significant increase in reliability while simplifying protection circuitry. It is especially attractive as a small incandescent lamp or solenoid driver because of its low drive requirements and blowout-proof design.


The LP395 is easy to use and only a few precautions need be observed. Excessive collector to emitter voltage can destroy the LP395 as with any transistor. When the device is used as an emitter follower with a low source impedance, it is necessary to insert a 4.7 k Ω resistor in series with the base lead to prevent possible emitter follower oscillations. Also since it has good high frequency response, supply bypassing is recommended.

Areas where the LP395 differs from a standard NPN transistor are in saturation voltage, leakage (quiescent) current and in base current. Since the internal protection circuitry requires voltage and current to function, the minimum voltage across the device in the on condition (saturated) is typically 1.6 Volts, while in the off condition the quiescent (leakage) current is typically 200 μ A. Base current in this device flows out of the base lead, rather than into the base as is the case with conventional NPN transistors. Also the base can be driven positive up to 36 Volts without damage, but will draw current if driven negative more than 0.6 Volts. Additionally, if the base lead is left open, the LP395 will turn on. The LP395 is a low-power version of the 1-Amp LM195/LM295/LM395 Ultra Reliable Power Transistor.

The LP395 is rated for operation over a -40°C to $+125^\circ\text{C}$ range.

Features

- Internal thermal limiting
- Internal current and power limiting
- Guaranteed 100 mA output current
- 0.5 μA typical base current
- Directly interfaces with TTL or CMOS
- +36 Volts on base causes no damage
- 2 μs switching time



Absolute Maximum Ratings

Collector to Emitter Voltage	36V	Collector Current Limit	Internally Limited
Collector to Base Voltage	36V	Power Dissipation	Internally Limited
Base to Emitter Voltage (Forward)	36V	Operating Temperature Range	-40°C to +125°C
Base to Emitter Voltage (Reverse)	10V	Storage Temperature Range	-65°C to +150°C
Base to Emitter Current (Reverse)	20 mA	Lead Temp. (Soldering, 10 seconds)	260°C

Electrical Characteristics

Symbol	Parameter	Conditions	Typical	Tested Limit (Note 2)	Design Limit (Note 3)	Units (Limit)
V _{CE}	Collector to Emitter Operating Voltage	$0.5 \text{ mA} \le I_{\text{C}} \le 100 \text{ mA}$		36	36 (Note 1)	V(Max)
ICL	Collector Current Limit (Note 4)	$V_{BE} = 2V, V_{CE} = 36V \\ V_{BE} = 2V, V_{CE} = 15V \\ V_{BE} = 2V, 2V \le V_{CE} \le 6V$	45 90 130	25 60 100	20 50 100	mA(Min) mA(Min) mA(Min)
IB	Base Current	$0 \le I_C \le 100 \text{ mA}$	-0.3	-2.0	-2.5	μA(Max)
la	Quiescent Current	$V_{BE} = 0V, 0 \le V_{CE} \le 36V$	0.24	0.50	0.60	mA(Max)
V _{CE(SAT)}	Saturation Voltage	$V_{BE} = 2V, I_{C} = 100 \text{ mA}$	1.82	2.00	2.10	V(Max)
BV _{BE}	Base to Emitter Break- down Voltage (Note 4)	$0 \le V_{CE} \le 36V$, I _B = 2 μ A		36	36	V(Min)
V _{BE}	Base to Emitter Voltage	$I_{\rm C} = 5 \rm{mA}$	0.69	0.79	0.90	V(Max)
	(Note 5)	I _C = 100 mA (Note 4)	1.02		1.40	V (Max)
ts	Switching Time	$V_{CE} = 20V, R_L = 200\Omega$ $V_{BE} = 0V, +2V, 0V$	2			μs
θ _{JA}	Thermal Resistance Junction to Ambient	0.4" leads soldered to printed circuit board	150		180	°C/W (Max)
		0.125" leads soldered to printed circuit board	130		160	°C/W (Max)

Note 1: Parameters identified with boldface type apply at temp. extremes. All other numbers, unless noted apply at +25°C.


Note 2: Guaranteed and 100% production tested.

Note 3: Guaranteed (but not 100% production tested) over the operating temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 4: These numbers apply for pulse testing with a low duty cycle.

Note 5: Base positive with respect to emitter.


Simplified Circuit



Applications Information

One failure mode incandescent lamps may experience is one in which the filament resistance drops to a very low value before it actually blows out. This is especially rough on most solid-state lamp drivers and in most cases a lamp failure of this type will also cause the lamp driver to fail. Because of its high gain and blowout-proof design, the LP395 is an ideal candidate for reliably driving small incandescent lamps. Additionally, the current limiting characteristics of the LP395 are advantageous as it serves to limit the cold filament inrush current, thus increasing lamp life.


Typical Performance Characteristics



5-291

5

LP395





Section 6 Surface Mount



Section 6 Contents

Surface Mount	6-3
AN-450 Small Outline (SO) Package Surface Mounting Methods-Parameters and Their Effect	
on Product Reliability	6-13

National Semiconductor

Surface Mount

Cost pressures today are forcing many electronics manufacturers to automate their production lines. Surface mount technology plays a key role in this cost-savings trend because:

- The mounting of devices on the PC board surface eliminates the expense of drilling holes;
- 2. The use of pick-and-place machines to assemble the PC boards greatly reduces labor costs;
- 3. The lighter and more compact assembled products resulting from the smaller dimensions of surface mount packages mean lower material costs.

Production processes now permit both surface mount and insertion mount components to be assembled on the same PC board.

SURFACE MOUNT PACKAGING AT NATIONAL

To help our customers take advantage of this new technology, National has developed a line of surface mount packages. Ranging in lead counts from 3 to 360, the package offerings are summarized in Table I.

Lead center spacing keeps shrinking with each new generation of surface mount package. Traditional packages (e.g., DIPs) have a 100 mil lead center spacing. Surface mount packages currently in production (e.g., SOT, SOIC, PCC, LCC, LDCC) have a 50 mil lead center spacing. Surface mount packages in production release (e.g., PQFP) have a 25 mil lead center spacing. Surface mount packages in development (e.g., TAPEPAK®) will have a lead center spacing of only 12–20 mils.

		il our laoo moun	t i dekagee ir ein ita			
Small Outline Transistor (SOT)	Small Outline IC (SOIC)	Plastic Chip Carrier (PCC)	Plastic Quad Flat Pack (PQFP)	TAPEPAK® (TP)	Carrier (LCC) (LDCC)	Leaded Chip Carrier
3122	Casses and Casses				1	<u> Tanana</u>
Plastic	Plastic	Plastic	Plastic	Plastic	Ceramic	Ceramic
Gull Wing	Gull Wing	J-Bend	Gull Wing	Gull Wing	_	Gull Wing
50 Mils	50 Mils	50 Mils	25 Mils	20, 15, 12 Mils	50 Mils	50 Mils
Yes	Yes	Yes	tbd	tbd	No	No
SOT-23 High Profile SOT-23	SO-8(*) SO-14(*)	PCC-20(*) PCC-28(*)	PQFP-84 PQFP-100 PQFP-132	TP-40 (*) TP-68 TP-84 TP-132	LCC-18 LCC-20(*) LCC-28	LDCC-44 LDCC-68
Low Profile	SO-14 Wide(*) SO-16(*) SO-16 Wide(*) SO-20(*) SO-24(*)	PCC-44(*) PCC-68 PCC-84 PCC-124	PQFP-196(*) PQFP-244	TP-172 TP-220 TP-284 TP-360	LCC-32 LCC-44 (*) LCC-48 LCC-52 LCC-68 LCC-84	LDCC-84 LDCC-124
	Transistor (SOT) 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Transistor (SOT)IC (SOIC)JIC (SOIC)PlasticPlasticGull WingGull Wing50 Mils50 MilsYesYesSOT-23SO-8(*)High Profile SOT-23SO-14 Wide(*)SO-16(*) SO-16(*) SO-20(*)SO-16 Wide(*)	Transistor (SOT)IC (SOIC)Carrier (PCC)JIC (SOIC)IC (SOIC)IC (SOIC)JIC (SOIC)IC (SOIC)IC (SOIC)PlasticPlasticPlasticPlasticGull WingGull WingJ-BendJ-Bend50 Mils50 Mils50 Mils50 MilsYesYesYesYesSOT-23 High Profile SOT-23 Low ProfileSO-8(*) SO-14 Wide(*) SO-16(*) SO-16 Wide(*) SO-20(*)PCC-44(*) PCC-84 PCC-124	Transistor (SOT)IC (SOIC)Carrier (PCC) (POFP)Flat Pack (POFP)JIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Transistor (SOT)IC (SOIC)Carrier (PCC) (POFP)Flat Pack (POFP)(TP)JJIC (SOIC)Carrier (PCC) (POFP)Flat Pack (POFP)(TP)JJIC (SOIC)IC (SOIC)IC (SOIC)IC (SOIC)JJIC (SOIC)IC (SOIC)IC (SOIC)IC (SOIC)IC (SOIC)PlasticPlasticPlasticPlasticPlasticPlasticGull WingGull WingJ-BendGull WingGull Wing50 Mils50 Mils50 Mils25 Mils20, 15, 12 MilsYesYesYesYestbdYesYesYestbdTP-40 (*)SOI-23 High Profile SO-14(*)PCC-28(*)PQFP-100 PCC-28(*)TP-68 PQFP-132TP-84 TP-132Low Profile SO-16(*) SO-20(*)SO-44(*) PCC-28(*)PQFP-196(*) PQFP-244TP-220 TP-284 TP-284 TP-360	Transistor (SOT)IC (SOIC)Carrier (PCC) (LDC)Flat Pack (PCFP)(TP)Carrier (LCC) (LDC)JIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII

TABLE I. Surface Mount Packages from National

*In production (or planned) for linear products.

LINEAR PRODUCTS IN SURFACE MOUNT

Linear functions available in surface mount include:

- Op amps
- Comparators
- · Regulators
- References
- Data conversion
- Industrial
- Consumer
- Automotive

A complete list of linear part numbers in surface mount is presented in Table III. Refer to the datasheet in the appropriate chapter of this databook for a complete description of the device. In addition, National is continually expanding the list of devices offered in surface mount. If the functions you need do not appear in Table III, contact the sales office or distributor branch nearest you for additional information.

Automated manufacturers can improve their cost savings by using Tape-and-Reel for surface mount devices. Simplified handling results because hundreds-to-thousands of semiconductors are carried on a single Tape-and-Reel pack (see ordering and shipping information—printed later in this section—for a comparison of devices/reel vs. devices/rail for those surface mount package types being used for linear products). With this higher device count per reel (when compared with less than a 100 devices per rail), pick-and-place machines have to be re-loaded less frequently and lower labor costs result.

With Tape-and-Reel, manufacturers save twice—once from using surface mount technology for automated PC board assembly and again from less device handling during shipment and machine set-up.

BOARD CONVERSION

Besides new designs, many manufacturers are converting existing printed circuit board designs to surface mount. The resulting PCB will be smaller, lighter and less expensive to manufacture; but there is one caveat—be careful about the thermal dissipation capability of the surface mount package.

Because the surface mount package is smaller than the traditional dual-in-line package, the surface mount package is not capable of conducting as much heat away as the DIP (i.e., the surface mount package has a higher thermal resistance—see Table II).

The silicon for most National devices can operate up to a 150°C junction temperature (check the datasheet for the rare exception). Like the DIP, the surface mount package can actually withstand an ambient temperature of up to 125°C (although a commercial temperature range device will only be specified for a max ambient temperature of 70°C and an industrial temperature range device will only be specified for a max ambient temperature of 85°C). See AN-336, "Understanding Integrated Circuit Package Power Capabilities", (reprinted in the appendix of each linear databook volume) for more information.

TABLE II: Surface Mount Package Thermal Resistance Range*

Package	Thermal Resistance** (θ _{jA} , °C/W)
SO-8	120-175
SO-14	100–140
SO-14 Wide	70–110
SO-16	90–130
SO-16 Wide	70–100
SO-20	60-90
SO-24	55-85
PCC-20	70–100
PCC-28	60-90
PCC-44	40-60

*Actual thermal resistance for a particular device depends on die size. Refer to the datasheet for the actual θ_{iA} value.

**Test conditions: PCB mount (FR4 material), still air (room temperature), copper traces (150 \times 20 \times 10 mils).

Given a max junction temperature of 150°C and a maximum allowed ambient temperature, the surface mount device will be able to dissipate less power than the DIP device. This factor must be taken into account for new designs.

For board conversion, the DIP and surface mount devices would have to dissipate the same power. This means the surface mount circuit would have a lower maximum allowable ambient temperature than the DIP circuit. For DIP circuits where the maximum ambient temperature required is substantially lower than the maximum ambient temperature allowed, there may be enough margin for safe operation of the surface mount circuit with its lower maximum allowable ambient temperature. But where the maximum ambient temperature required of the DIP current is close to the maximum allowable ambient temperature, the lower maximum ambient temperature allowed for the surface mount circuit may fall below the maximum ambient temperature required. The circuit designer must be aware of this potential pitfall so that an appropriate work-around can be found to keep the surface mount package from being thermally overstressed in the application.

SURFACE MOUNT LITERATURE

National has published extensive literature on the subject of surface mount packaging. Engineers from packaging, quality, reliability, and surface mount applications have pooled their experience to provide you with practical hands-on knowledge about the construction and use of surface mount packages.

The applications note AN-450 "Surface Mounting Methods and their Effect on Product Reliability" is referenced on each SMD datasheet. In addition, "Wave Soldering of Surface Mount Components" is reprinted in this section for your information.

Amplifiers and Comparators

Part Number	Part Number
LF347WM	LM392M
LF351M	LM393M
LF451CM	LM741CM
LF353M	LM1458M
LF355M	LM2901M
LF356M	LM2902M
LF357M	LM2903M
LF444CWM	LM2904M
LMIOCWM	LM2924M
LM10CLWM	LM3403M
LM308M	LM4250M
LM308AM	LM324M
LM310M	LM339M
LM311M	LM365WM
LM318M	LM607CM
LM319M	LMC669BCWM
LM324M	LMC669CCWM
LM339M	LF441CM
LM346M	
LM348M	1
LM358M	
LM359M	

Regulators and References

Part Number	Part Number
LM317LM LF3334M	LM2931M-5.0 LM3524M
LM336M-2.5 LF336BM-2.5 LM336M-5.0 LM336BM-5.0 LM337LM LM385M LM385M	LM78L05ACM LM78L12ACM LM78L15ACM
	LM79L05ACM LM79L12ACM
	LM79L15ACM LP2951ACM LP2951CM
⁷ LM385BM-1.2 LM385M-2.5 LM385BM-2.5 LM723CM LM2931CM	

Data Acquisition Circuits

-	
Part Number	Part Number
ADC0802LCV	ADC1025BCV
ADC0802LCWM	ADC1025CCV
ADC0804LCV	DAC0800LCM
ADC0804LCWM	DAC0801LCM
ADC0808CCV	DAC0802LCM
ADC0809CCV	DAC0806LCM
ADC0811BCV	DAC0807LCM
ADC0811CCV	DAC0808LCM
ADC0819BCV	DAC0830LCWM
ADC0819CCV	DAC0830LCV
ADC0820BCV	DAC0832LCWM
ADC0820CCV	DAC0832LCV
ADC0838BCV	
ADC0838CCV	
ADC0841BCV	
ADC0841CCV	
ADC0848BCV	
ADC0848CCV	
ADC1005BCV	
ADC1005CCV	

Industrial Functions

Part Number	Part Number
AH5012CM	LM13600M
LF13331M	LM13700M
LF13509M	LMC555CM
LF13333M	LM567CM
LM555CM	MF4CWM-50
LM556CM	MF4CWM-100
LM567CM	MF6CWM-50
LM1496M	MF10CCWM
LM2917M	MF6CWM-100
LM3046M	MF5CWM
LM3086M	
LM3146M	
LIVIS 140M	

Commercial and Automotive

Part Number	Part Number		
LM386M-1	LM1837M		
LM592M	LM1851M		
LM831M	LM1863M		
LM832M	LM1865M		
LM832M	LM1870M		
LM837M	LM1894M		
LM838M	LM1964V		
LM1131CM	LM2893M LM3361AM LM1881M		

Surface Mount

Hybrids

Part Number	Part Number
LH0002E	LH0032E
LH4002E	LH0033E

A FINAL WORD

National is a world leader in the design and manufacture of surface mount components.

Because of design innovations such as perforated copper leadframes, our small outline package is as reliable as our DIP—the laws of physics would have meant that a straight "junior copy" of the DIP would have resulted in an "S.O." package of lower reliability. You benefit from this equivalence of reliability. In addition, our ongoing vigilance at each step of the production process assures that the reliability we designed in stays in so that only devices of the highest quality and reliability are shipped to your factory.

Our surface mount applications lab at our headquarters site in Santa Clara, California continues to research (and publish) methods to make it even easier for you to use surface mount technology. Your problems are our problems.

When you think "Surface Mount"-think "National"!

Ordering and Shipping Information

When you order a surface mount semiconductor, it will be in one of the several available surface mount package types. Specifying the Tape-and-Reel method of shipment means that you will receive your devices in the following quantities per Tape-and-Reel pack: SMD devices can also be supplied in conventional conductive rails.

Short-Form Procurement Specification

TAPE FORMAT

Package Package Designator		Max/Rail	Per Reel*
SO-8	M	100	2500
SO-14	м	50	2500
SO-14 Wide	WM	50	1000
SO-16	м	50	2500
SO-16 Wide	WМ	50	1000
SO-20	M	40	1000
SO-24	м	30	1000
PCL-20	v	50	1000
PCL-28	l v	40	1000
PCL-44	V	25	500
PQFP-196	VF	TBD	_
TP-40	ТР	100	TBD
LCC-20	E	50	_
LCC-44	Ε	25	

Incremental ordering quantities. (National Semiconductor reserves the right to provide a smaller quantity of devices per Tape-and-Reel pack to preserve lot or date code integrity. See example below.)

Example: You order 5,000 LM324M ICs shipped in Tapeand-Reel.

- Case 1: All 5,000 devices have the same date code
 - You receive 2 SO-14 (Narrow) Tape-and-Reel packs, each having 2500 LM324M ICs
- Case 2: 3,000 devices have date code A and 2,000 devices have date code B
 - You receive 3 SO-14 (Narrow) Tape-and-Reel packs as follows:


Pack #1 has 2,500 LM324M ICs with date code A Pack #2 has 500 LM324M ICs with date code A

Pack #3 has 2,000 LM324M ICs with date code B

→ Direction of Feed

	Trailer (Hub End)*		Carrier*	Leader (S	tart End)*
_	Empty Cavities, min (Unsealed Cover Tape)	Empty Cavities, min (Sealed Cover Tape)	Filled Cavities (Sealed Cover Tape)	Empty Cavities, min (Sealed Cover Tape)	Empty Cavities, min (Unsealed Cover Tape)
Small Outline IC	· · · · · · · · · · · · · · · · · · ·			·	
SO-8 (Narrow)	2	2	2500	5	5
SO-14 (Narrow)	2	2	2500	5	5
SO-14 (Wide)	2	2	1000	5	5
SO-16 (Narrow)	2	2	2500	5	5
SO-16 (Wide)	2	2	1000	5	5
SO-20 (Wide)	2	2	1000	5	5
SO-24 (Wide)	2	2	1000	5	5
Plastic Chip Carr	ier IC				
PCC-20	2	2	1000	5	5
PCC-28	2	2	750	5	5
PCC-44	2	2	500	5	5

*The following diagram identifies these sections of the tape and Pin #1 device orientation.



TL/XX/0026-9

6

Surface Mount

Short-Form Procurement Specification (Continued)

	w	P	F	E	P ₂	Po	D	т	A ₀	Bo	K ₀	D ₁	R
Small Ou	Itline IC												
SO-8 (Narrow)	12±.30	8.0±.10	$5.5 \pm .05$	1.75±.10	2.0±.05	4.0±.10	$1.55 \pm .05$.30±.10	6.4±.10	5.2±.10	2.1±.10	1.55±.05	30
SO-14 (Narrow)	16±.30	8.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	6.5±.10	9.0±.10	2.1±.10	1.55±.05	40
SO-14 (Wide)	16±.30	12.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	9.5±.10	3.0±.10	1.55±.05	40
SO-16 (Narrow)	16±.30	8.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	6.5±.10	10.3±.10	2.1±.10	1.55±.05	40
SO-16 (Wide)	16±.30	12.0±.10	7.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	10.76±.10	3.0±.10	1.55±.05	40
SO-20 (Wide)	24±.30	12.0±.10	11.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	13.3±.10	3.0±.10	2.05±.05	50
SO-24 (Wide)	24±.30	12.0±.10	11.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	10.9±.10	15.85±.10	3.0±.10	2.05±.05	50
Plastic C	hip Carri	er IC	-										
PCC-20	16±.30	12.0±.10	7.5±.10	1.75±.10	$2.0 \pm .05$	4.0±.10	$1.55 \pm .05$.30±.10	9.3±.10	9.3±.10	4.9±.10	1.55±.05	40
PCC-28	24±.30	16.0±.10	11.5±.10	1.75±.10	2.0±.05	4.0±.10	1.55±.05	.30±.10	13.0±.10	13.0±.10	4.9±.10	2.05±.05	50

Note 1: A₀, B₀ and K₀ dimensions are measured 0.3 mm above the inside wall of the cavity bottom.

Note 2: Tape with components shall pass around a mandril radius R without damage.


Note 3: Cavity tape material shall be PVC conductive (less than 10⁵ Ohms/Sq).

Note 4: Cover tape material shall be polyester (30-65 grams peel-back force).

Note 5: D_1 Dimension is centered within cavity.

Note 6: All dimensions are in millimeters.

REEL DIMENSIONS



STAR™* Surface Mount Tape and Reel

TL/XX/0026-10

Surface Mount

Short-Form Procurement Specifications (Continued)

		A (Max)	B (Min)	С	D (Min)	N (Min)	G	T (Max)
12 mm Tape	SO-8 (Narrow)	<u>(13.00)</u> (330)	<u>.059</u> 1.5	$\frac{.512 \pm .002}{13 \pm 0.05}$.795 20.2	<u>1.969</u> 50	$\frac{0.488^{+.078}_{000}}{12.4^{+2}_{-0}}$.724 18.4
16 mm Tape	SO-14 (Narrow) SO-14 (Wide) SO-16 (Narrow) SO-16 (Wide) PCC-20	(13.00) (330)	<u>.059</u> 1.5	<u>.512±.002</u> 13±0.05	.795 20.2	<u>1.969</u> 50	$\frac{0.646^{+.078}_{000}}{16.4^{+2}_{-0}}$.882 22.4
24 mm Tape	SO-20 (Wide) SO-24 (Wide) PCC-28	<u>(13.00)</u> (330)	<u>.059</u> 1.5	<u>.512±.002</u> 13±0.05	.795 20.2	<u>1.969</u> 50	$\frac{0.960^{+.078}_{000}}{24.4^{+2}_{-0}}$	<u>1.197</u> 30.4
32 mm Tape	PCC-44	(13.00) (330)	.059 1.5	$\frac{.512 \pm .002}{13 \pm 0.05}$.795 20.2	1.969 50	$\frac{1.276^{+.078}_{000}}{32.4^{+2}_{-0}}$	<u>1.512</u> 38.4

Units: Inches Millimeters

Material: Paperboard (Non-Flaking)

LABEL

Human and Machine Readable Label is provided on reel. A variable (C.P.I) density code 39 is available. NSC STD label (7.6 C.P.I.)

FIELD

Lot Number Date Code Revision Level National Part No. I.D. Qty.

EXAMPLE



TL/XX/0026-11

Fields are separated by at least one blank space.

Future Tape-and-Reel packs will also include a smaller-size bar code label (high-density code 39) at the beginning of the tape. (This tape label is not available on current production.) National Semiconductor will also offer additional labels containing information per your specific specification.

Wave Soldering of Surface Mount Components

ABSTRACT

In facing the upcoming surge of "surface mount technology", many manufacturers of printed circuit boards have taken steps to convert some portions of their boards to this new process. However, as the availability of surface mount components is still limited, may have taken to mixing the lead-inserted standard dual-in-line packages (DIPs) with the surface mounted devices (SMDs). Furthermore, to take advantage of using both sides of the board, surface-mounted components are generally adhered to the bottom side of the board while the top side is reserved for the conventional lead-inserted packages. If processed through a wave solder machine, the semiconductor components are now subjected to extra thermal stresses (now that the components are totally immersed into the molten solder).

A discussion of the effect of wave soldering on the reliability of plastic semiconductor packages follows. This is intended to highlight the limitations which should be understood in the use of wave soldering of surface mounted components.

ROLE OF WAVE-SOLDERING IN APPLICATION OF SMDs

The generally acceptable methods of soldering SMDs are vapor phase reflow soldering and IR reflow soldering, both requiring application of solder paste on PW boards prior to placement of the components. However, sentiment still exists for retaining the use of the old wave-soldering machine.

Wave Soldering of Surface Mount Components (Continued)

The reasons being:

- Most PC Board Assembly houses already possess wave soldering equipment. Switching to another technology such as vapor phase soldering requires substantial investment in equipment and people.
- 2) Due to the limited number of devices that are surface mount components, it is necessary to mix both lead inserted components and surface mount components on the same board.
- Some components such as relays and switches are made of materials which would not be able to survive the temperature exposure in a vapor phase or IR furnace.

PW BOARD ASSEMBLY PROCEDURES

There are two considerations in which through-hole ICs may be combined with surface mount components on the PW Board:

- a) Whether to mount ICs on one or both sides of the board.
- b) The sequence of soldering using Vapor Phase, IR or Wave Soldering singly or combination of two or more methods.

The various processes that may be employed are:

A) Wave Solder before Vapor/IR reflow solder.

1. Components on the same side of PW Board. Lead insert standard DIPS onto PW Board Wave solder (conventional)

Wash and lead trim

Dispense solder paste on SMD pads

Pick and place SMDs onto PW Board Bake

Vapor phase/IR reflow

Clean

2. Components on opposite side of PW Board. Lead insert standard DIPs onto PW Board

Wave Solder (conventional)

Clean and lead trim

Invert PW Board

Dispense solder paste on SMD pads

Dispense drop of adhesive on SMD sites (optional for smaller components)

Pick and place SMDs onto board

Bake/Cure

Invert board to rest on raised fixture

Vapor/IR reflow soldering

Clean

- B) Vapor/IR reflow solder then Wave Solder.
 - 1. Components on the same side of PW Board. Solder paste screened on SMD side of Printed

Wire Board Pick and place SMDs

Bake

Vapor/IR reflow

Lead insert on same side as SMDs

Wave solder

Clean and trim underside of PCB

C) Vapor/IR reflow only.

 Components on the same side of PW Board. Trim and form standard DIPs in "gull wing" configuration

Solder paste screened on PW Board

Pick and place SMDs and DIPs

Bake

Vapor/IR reflow

Clean

2. Components on opposite sides of PW Board. Solder paste screened on SMD-side of Printed Wire Board

Adhesive dispensed at central location of each component

Pick and place SMDs

Bake

Solder paste screened on all pads on DIP-side or alternatively apply solder rings (performs) on leads

Lead insert DIPs

Vapor/IR reflow

Clean and lead trim

D) Wave Soldering Only

- 1. Components on opposite sides of PW Board. Adhesive dispense on SMD side of PW Board Pick and place SMDs
 - Cure adhesive

Lead insert top side with DIPs

Wave solder with SMDs down and into solder bath Clean and lead trim

All of the above assembly procedures can be divided into three categories for I.C. Reliability considerations:

- Components are subjected to both a vapor phase/IR heat cycle then followed by a wave-solder heat cycle or vice versa.
- 2) Components are subjected to only a vapor phase/IR heat cycle.
- Components are subjected to wave-soldering only and SMDs are subjected to heat by immersion into a solder pot.

Of these three categories, the last is the most severe regarding heat treatment to a semiconductor device. However, note that semiconductor molded packages generally possess a coating of solder on their leads as a final finish for solderability and protection of base leadframe material. Most semiconductor manufacturers solder-plate the component leads, while others perform hot solder dip. In the latter case the packages may be subjected to total immersion into a hot solder bath under controlled conditions (manual operation) or be partially immersed while in a 'pallet' where automatic wave or DIP soldering processes are used. It is, therefore, possible to subject SMDs to solder heat under certain conditions and not cause catastrophic failures.

Wave Soldering of Surface Mount Components (Continued)

THERMAL CHARACTERISTICS OF MOLDED INTEGRATED CIRCUITS

Since Plastic DIPs and SMDs are encapsulated with a thermoset epoxy, the thermal characteristics of the material generally correspond to a TMA (Thermo-Mechanical Analysis) graph. The critical parameters are (a) its Linear thermal expansion characteristics and (b) its glass transition temperature after the epoxy has been fully cured. A typical TMA graph is illustrated in *Figure 1*. Note that the epoxy changes to a higher thermal expansion once it is subjected to temperatures exceeding its glass transition temperature. Metals (as used on lead frames, for example) do not have this characteristic and generally will have a consistent Linear thermal expansion over the same temperature range.

In any good reliable plastic package, the choice of lead frame material should be such to match its thermal expansion properties to that of the encapsulating epoxy. In the event that there is a mismatch between the two, stresses can build up at the interface of the epoxy and metal. There now exists a tendency for the epoxy to separate from the metal lead frame in a manner similar to that observed on bimetallic thermal range.

In most cases when the packages are kept at temperatures below their glass transition, there is a small possibility of separation at the expoxy-metal interface. Howerver, if the package is subjected to temprature above its glass-transition temperature, the epoxy will begin to expand much faster than the metal and the probability of separation is greatly increased.

CONVENTIONAL WAVE-SOLDERING

Most wave-soldering operations occur at temperatures between 240–260°C. Conventional epoxies for encapsulation have glass-transition temperature between 140–170°C. An I.C. directly exposed to these temperatures risks its long term functionality due to epoxy/metal separation.

Fortunately, there are factors that can reduce that element of risk:

- The PW board has a certain amount of heat-sink effect and tends to shield the components from the temperature of the solder (if they were placed on the top side of the board). In actual measurements, DIPs achieve a temperature between 120–150°C in a 5-second pass over the solder. This accounts for the fact that DIPs mounted in the conventional manner are reliable.
- In conventional soldering, only the tip of each lead in a DIP would experience the solder temperature because the epoxy and die are standing above the PW board and out of the solder bath.

EFFECT ON PACKAGE PERFORMANCE BY EPOXY-METAL SEPARATION

In wave soldering, it is necessary to use fluxes to assist the solderability of the components and PW boards. Some facilities may even process the boards and components through some form of acid cleaning prior to the soldering temperature. If separation occurs, the flux residues and acid residues (which may be present owing to inadequate cleaning) will be forced into the package mainly by capillary action as the residues move away from the solder heat source. Once the package is cooled, these contaminants are now trapped within the package and are available to diffuse with moisture from the epoxy over time. It should be noted that electrical tests performed immediately after soldering generally will give no indication of this potential problem. In any case, the end result will be corrosion of the chip metallization over time and premature failure of the device in the field.

VAPOR PHASE/IR REFLOW SOLDERING


In both vapor phase and IR reflow soldering, the risk of separation between epoxy/metal can also be high. Operating temperatures are 215°C (vapor phase) or 240°C (IR) and duration may also be longer (30 sec-60 sec). On the same theoretical basis, there should also be separation. However, in both these methods, solder paste is applied to the pads of the boards; no fluxes are used. Also, the devices are not immersed into the hot solder. This reduces the possibility of solder forcing itself into the epoxy-lead frame interface. Furthermore, in the vapor phase system, the soldering environment is "oxygen-free" and considered "contaminant free". Being so, it could be visualized that as far as reliability with respect to corrosion, both of these methods are advantageous over wave soldering.

BIAS MOISTURE TEST

A bias moisture test was designed to determine the effect on package performance. In this test, the packages are pressured in a stream chamber to accelerate penetration of moisture into the package. An electrical bias is applied on the device. Should there be any contaminants trapped within the package, the moisture will quickly form an electrolyte and cause the electrodes (which are the lead fingers), the gold wire and the aluminum bond-pads of the silicon device to corrode. The aluminum bond-pads, being the weakest link of the system, will generally be the first to fail.

This proprietary accelerated bias/moisture pressure-test is significant in relation to the life test condition at 85° C and

TL/XX/0026-12



6

Wave Soldering of Surface Mount Components (Continued)

85% relative humidity. Once cycle of approximately 100 hours has been shown to be equivalent to 2000 hours in the 85/85 condition. Should the packages start to fail within the first cycle in the test, it is anticipated that the boards with these components in the harsh operating environment (85°C/85% RH) will experience corrosion and eventual electrical failures within its first 2000 hours of operation.

Whether this is significant to a circuit board manufacturer will obviously be dependent on the products being manufactured and the workmanship or reliability standards. Generally in systems with a long warranty and containing many components, it is advisable both on a reputation and cost basis to have the most reliable parts available.

TEST RESULTS

The comparison of vapor phase and wave-soldering upon the reliability of molded Small-Outline packages was performed using the bias moisture test (see Table IV). It is clearly seen that vapor phase reflow soldering gave more consistent results. Wave-soldering results were based on manual operation giving variations in soldering parameters such as temperature and duration.

TABLE IV. Vapor Phase vs. Wave Solder

	hase (60 sec. exposure @ 215°C)
	ures/1723 samples
= 0.5%	(average over 32 sample lots)
2. Wave so	older (2 sec total immersion @ 260°C)
= 16 fa	ilures/1201 samples
= 1.3%	(average over 27 sample lots)
Package:	SO-14 lead
Test:	Bias moisture test 85% R.H.,
	85°C for 2000 hours
Device:	LM324M

In Table V we examine the tolerance of the Small-Outlined (SOIC) package to varying immersion time in a hot solder pot. SO-14 lead molded packages were subjected to the bias moisture test after being treated to the various soldering conditions and repeated four (4) times. End point was an electrical test after an equivalent of 4000 hours 85/85 test. Results were compared for packages by itself against packages which were surface-mounted onto a FR-4 printed wire board.

TABLE V. Summary of Wave Solder Results (85% R.H./85°C Bias Moisture Test, 2000 hours) (# Failures/Total Tested)

	Unmounted	Mounted
Control/Vapor Phase 15 sec @ 215°C	0/114	0/84
Solder Dip 2 sec @ 260°C	2/144 (1.4%)	0/85
Solder Dip 4 sec @ 260°C	—	0/83
Solder Dip 6 sec @ 260°C	13/248 (5.2%)	1/76 (1.3%)
Solder Dip 10 sec @ 260°C	14/127 (11.0%)	3/79 (3.8%)
Package: SO-14 lead Device: LM324M		

Since the package is of very small mass and experiences a rather sharp thermal shock followed by stresses created by the mismatch in expansion, the results show the package being susceptible to failures after being immersed in excess of 6 seconds in a solder pot. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In any case, because of the repeated treatment, the package had failures when subjected in excess of 6 seconds immersion in hot solder. The safety margin is therefore recommended as maximum 4 seconds immersion. If packages were immersed longer than 4 seconds, there is a probable chance of finding some long term reliability failures even though the immediate electrical test data could be acceptable.

Finally, Table VI examines the bias moisture test performed on surface mount (SOIC) components manufactured by various semiconductor houses. End point was an electrical test after an equivalent of 6000 hours in a 85/85 test. Failures were analyzed and corrosion was checked for in each case to detect flaws in package integrity.

TABLE VI. U.S. Manufacturers Integrated Circuits Reliability in Various Solder Environments (# Failure/Total Tested)

Package SO-8	Vapor Phase 30 sec	Wave Solder 2 sec	Wave Solder 4 sec	Wave Solder 6 sec	Wave Solder 10 sec
Manuf A	8/30*	1/30*	0.30	12/30*	16/30*
Manuf B	2/30*	8/30*	2/30*	22/30*	20/30*
Manuf C	0/30	0/29	0/29	0/30	0/30
Manuf D	1/30*	0/30	12/30*	14/30*	2/30*
Manuf E	1/30**	0/30	0/30	0/30	0/30
Manuf F	0/30	0/30	0/30	0/30	0/30
Manuf G	0/30	0/30	0/30	0/30	0/30

*Corrosion-failures

**No Visual Defects-Non-corrosion failures

Test: Accelerated Bias Moisture Test; 85% R.H./85°C, 6000 equivalent hours.


SUMMARY

Based on the results presented, it is noted that surfacemounted components are as reliable as standard molded DIP packages. Whereas DIPs were never processed by being totally immersed in a hot solder wave during printed circuit board soldering, surface mounted components such as SOICs (Small Outline) are expected to survive a total immersion in the hot solder in order to capitalize on maximum population on boards. Being constructed from a thermoset plastic of relatively low Tg compared to the soldering temperature, the ability of the package to survive is dependent on the time of immersion and also the cleanliness of material. The results indicate that one should limit the immersion time of package in the solder wave to a maximum of 4 seconds in order to truly duplicate the reliability of a DIP. As the package size is reduced, as in a SO-8 lead, the requirement becomes even more critical. This is shown by the various manufacturers' performance. Results indicate there is room for improvement since not all survived the hot solder immersion without compromise to lower reliability.

Small Outline (SO) Package Surface Mounting Methods-Parameters and Their Effect on Product Reliability


The SO (small outline) package has been developed to meet customer demand for ever-increasing miniaturization and component density.

COMPONENT SIZE COMPARISON



Because of its small size, reliability of the product assembled in SO packages needs to be carefully evaluated.

SO packages at National were internally qualified for production under the condition that they be of comparable reliability performance to a standard dual in line package under all accelerated environmental tests. *Figure A* is a summary of accelarated bias moisture test performance on 30V bipolar and 15V CMOS product assembled in SO and DIP (control) packages.



National Semiconductor Application Note 450 Josip Huljev W. K. Boey



In order to achieve reliability performance comparable to DIPs—SO packages are designed and built with materials and processes that effectively compensate for their small size.

All SO packages tested on 85%RA, 85°C were assembled on PC conversion boards using vapor-phase reflow soldering. With this approach we are able to measure the effect of surface mounting methods on reliability of the process. As illustrated in *Figure A* no significant difference was detected between the long term reliability performance of surface mounted S.O. packages and the DIP control product for up to 6000 hours of accelerated 85%/85°C testing.

SURFACE-MOUNT PROCESS FLOW

The standard process flowcharts for basic surface-mount operation and mixed-lead insertion/surface-mount operations, are illustrated on the following pages.


Usual variations encountered by users of SO packages are:

- Single-sided boards, surface-mounted components only.
- Single-sided boards, mixed-lead inserted and surfacemounted components.
- Double-sided boards, surface-mounted components only.
- Double-sided boards, mixed-lead inserted and surfacemounted components.


In consideration of these variations, it became necessary for users to utilize techniques involving wave soldering and adhesive applications, along with the commonly-used vaporphase solder reflow soldering technique.

PRODUCTION FLOW

Basic Surface-Mount Production Flow




6




Mixed Surface-Mount and Axial-Leaded Insertion **Components Production Flow**

Thermal stress of the packages during surface-mounting processing is more severe than during standard DIP PC board mounting processes. Figure B illustrates package temperature versus wave soldering dwell time for surface mounted packages (components are immersed into the molten solder) and the standard DIP wave soldering process. (Only leads of the package are immersed into the molten solder).



For an ideal package, the thermal expansion rate of the encapsulant should match that of the leadframe material in order for the package to maintain mechanical integrity during the soldering process. Unfortunately, a perfect matchup of thermal expansion rates with most presently used packaging materials is scarce. The problem lies primarily with the epoxy compound.

Normaliy, thermal expansion rates for epoxy encapsulant and metal lead frame materials are linear and remain fairly close at temperatures approaching 160°C, Figure C. At lower temperatures the difference in expansion rate of the two materials is not great enough to cause interface separation. However, when the package reaches the glass-transition temperature (T_a) of epoxy (typically 160-165°C), the thermal expansion rate of the encapsulant increases sharply, and the material undergoes a transition into a plastic state. The epoxy begins to expand at a rate three times or more greater than the metal leadframe, causing a separation at the interface.



TL/F/8766-5

When this happens during a conventional wave soldering process using flux and acid cleaners, process residues and even solder can enter the cavity created by the separation and become entrapped when the material cools. These contaminants can eventually diffuse into the interior of the package, especially in the presence of moisture. The result is die contamination, excessive leakage, and even catastrophic failure. Unfortunately, electrical tests performed immediately following soldering may not detect potential flaws.

Most soldering processes involve temperatures ranging up to 260°C, which far exceeds the glass-transition temperature of epoxy. Clearly, circuit boards containing SMD packages require tighter process controls than those used for boards populated solely by DIPs.

Figure D is a summary of accelerated bias moisture test performance on the 30V bipolar process.

- Group 1 --- Standard DIP package
- Group 2 SO packages vapor-phase reflow soldered on PC boards
- Group 3-6 SO packages wave soldered on PC boards
- Group 3 dwell time 2 seconds
 - 4 dwell time 4 seconds
 - 5 dwell time 6 seconds
 - 6 dwell time 10 seconds




FIGURE D

It is clear based on the data presented that SO packages soldered onto PC boards with the vapor phase reflow process have the best long term bias moisture performance and this is comparable to the performance of standard DIP packages. The key advantage of reflow soldering methods is the clean environment that minimized the potential for contamination of surface mounted packages, and is preferred for the surface-mount process.

When wave soldering is used to surface mount components on the board, the dwell time of the component under molten solder should be no more than 4 seconds, preferrably under 2 seconds in order to prevent damage to the component. Non-Halide, or (organic acid) fluxes are highly recommended.

PICK AND PLACE


The choice of automatic (all generally programmable) pickand-place machines to handle surface mounting has grown considerably, and their selection is based on individual needs and degree of sophistication. The basic component-placement systems available are classified as:

(a) In-line placement

- Fixed placement stations
- Boards indexed under head and respective components placed
- (b) Sequential placement
 - Either a X-Y moving table system or a θ , X-Y moving pickup system used
 - -Individual components picked and placed onto boards
- (c) Simultaneous placement
 - Multiple pickup heads
 - Whole array of components placed onto the PCB at the same time
- (d) Sequential/simultaneous placement
 - X-Y moving table, multiple pickup heads system
 - Components placed on PCB by successive or simultaneous actuation of pickup heads

The SO package is treated almost the same as surfacemount, passive components requiring correct orientation in placement on the board.

Pick and Place Action



TL/F/8766-8

BAKE

This is recommended, despite claims made by some solder paste suppliers that this step be omitted.

The functions of this step are:

- Holds down the solder globules during subsequent reflow soldering process and prevents expulsion of small solder balls.
- Acts as an adhesive to hold the components in place during handling between placement to reflow soldering.
- Holds components in position when a double-sided surface-mounted board is held upside down going into a vapor-phase reflow soldering operation.
- Removes solvents which might otherwise contaminate other equipment.
- Initiates activator cleaning of surfaces to be soldered.
- · Prevents moisture absorption.

The process is moreover very simple. The usual schedule is about 20 minutes in a 65°C-95°C (dependent on solvent system of solder paste) oven with adequate venting. Longer bake time is not recommended due to the following reasons:

- The flux will degrade and affect the characteristics of the paste.
- Solder globules will begin to oxidize and cause solderability problems.
- The paste will creep and after reflow, may leave behind residues between traces which are difficult to remove and vulnerable to electro-migration problems.

REFLOW SOLDERING

There are various methods for reflowing the solder paste, namely:

- Hot air reflow
- Infrared heating (furnaces)
- · Convectional oven heating
- · Vapor-phase reflow soldering
- Laser soldering

For SO applications, hot air reflow/infrared furnace may be used for low-volume production or prototype work, but vapor-phase soldering reflow is more efficient for consistency and speed. Oven heating is not recommended because of "hot spots" in the oven and uneven melting may result. Laser soldering is more for specialized applications and requires a great amount of investment.

HOT GAS REFLOW/INFRARED HEATING

A hand-held or table-mount air blower (with appropriate orifice mask) can be used.

The boards are preheated to about 100°C and then subjected to an air jet at about 260°C. This is a slow process and results may be inconsistent due to various heat-sink properties of passive components.

Use of an infrared furnace is the next step to automating the concept, except that the heating is promoted by use of IR lamps or panels. The main objection to this method is that certain materials may heat up at different rates under IR radiation and may result in damage to these components (usually sockets and connectors). This could be minimized by using far-infrared (non-focused) system.

VAPOR-PHASE REFLOW SOLDERING

Currently the most popular and consistent method, vaporphase soldering utilizes a fluoroinert fluid with excellent heat-transfer properties to heat up components until the solder paste reflows. The maximum temperature is limited by the vapor temperature of the fluid.


The commonly used fluids (supplied by 3M Corp) are:

- FC-70, 215°C vapor (most applications) or FX-38
- FC-71, 253°C vapor (low-lead or tin-plate)

HTC, Concord, CA, manufactures equipment that utilizes this technique, with two options:

- Batch systems, where boards are lowered in a basket and subjected to the vapor from a tank of boiling fluid.
- In-line conveyorized systems, where boards are placed onto a continuous belt which transports them into a concealed tank where they are subjected to an environment of hot vapor.

Dwell time in the vapor is generally on the order of 15–30 seconds (depending on the mass of the boards and the loading density of boards on the belt).




TL/F/8766-9

The question of thermal shock is asked frequently because of the relatively sharp increase in component temperature from room temperature to 215°C. SO packages mounted on representative boards have been tested and have shown little effect on the integrity of the packages. Various packages, such as cerdips, metal cans and TO-5 cans with glass seals, have also been tested.




TL/F/8766-10

Batch-Fed Production Vapor-Phase Soldering Unit



Solder Joints on a SO-14 Package on PCB



TL/F/8766-12

PRINTED CIRCUIT BOARD

The SO package is molded out of clean, thermoset plastic compound and has no particular compatibility problems with most printed circuit board substrates.

The package can be reliably mounted onto substrates such as:

- G10 or FR4 glass/resin
- FR5 glass/resin systems for high-temperature applications
- Polymide boards, also high-temperature applications
- Ceramic substrates

General requirements for printed circuit boards are:

- Mounting pads should be solder-plated whenever applicable.
- Solder masks are commonly used to prevent solder bridging of fine lines during soldering.

The mask also protects circuits from processing chemical contamination and corrosion.

If coated over pre-tinned traces, residues may accumulate at the mask/trace interface during subsequent reflow, leading to possible reliability failures.

Recommended application of solder resist on bare, clean traces prior to coating exposed areas with solder.

General requirements for solder mask:

- Good pattern resolution.
- Complete coverage of circuit lines and resistance to flaking during soldering.
- Adhesion should be excellent on substrate material to keep off moisture and chemicals.
- Compatible with soldering and cleaning requirements.

SOLDER PASTE SCREEN PRINTING

With the initial choice of printed circuit lithographic design and substrate material, the first step in surface mounting is the application of solder paste.

Solder Joints on a SO-14 Package on PCB



TL/F/8766-13

The typical lithographic "footprints" for SO packages are illustrated below. Note that the 0.050" lead center-center spacing is not easily managed by commercially-available air pressure, hand-held dispensers.

Using a stainless-steel, wire-mesh screen stencilled with an emulsion image of the substrate pads is by far the most common and well-tried method. The paste is forced through the screen by a V-shaped plastic squeegee in a sweeping manner onto the board placed beneath the screen.

The setup for SO packages has no special requirement from that required by other surface-mounted, passive components. Recommended working specifications are:

- Use stainless-steel, wire-mesh screens, #80 or #120, wire diameter 2.6 mils. Rule of thumb: mesh opening should be approximately 2.5–5 times larger than the average particle size of paste material.
- Use squeegee of Durometer 70.
- Experimentation with squeegee travel speed is recommended, if available on machine used.
- Use solder paste of mesh 200–325.
- Emulsion thickness of 0.005" usually used to achieve a solder paste thickness (wet) of about 0.008" typical.
- Mesh pattern should be 90 degrees, square grid.
- Snap-off height of screen should not exceed $\frac{1}{8}$, to avoid damage to screens and minimize distortion.


SOLDER PASTE


Selection of solder paste tends to be confusing, due to numerous formulations available from various manufacturers. In general, the following guidelines are sufficient to qualify a particular paste for production:


Particle sizes (see photographs below). Mesh 325 (approximately 45 microns) should be used for general purposes, while larger (solder globules) particles are preferred for leadless components (LCC). The larger particles can easily be used for SO packages.


• Uniform particle distribution. Solder globules should be spherical in shape with uniform diameters and minimum amount of elongation (visual under 100/200 \times magnification). Uneven distribution causes uneven melting and subsequent expulsion of smaller solder balls away from their proper sites.

RECOMMENDED SOLDER PADS FOR SO PACKAGES











- Composition, generally 60/40 or 63/37 Sn/Pb. Use 62/36 Sn/Pb with 2% Ag in the presence of Au on the soldering area. This formulation reduces problems of metal leaching from soldering pads.
- RMA flux system usually used.
- Use paste with aproximately 88-90% solids.



200 imes Kester (63/37)



TL/F/8766-17


TL/F/8766-18


Comparison of Particle Size/Shape of Various Solder Pastes

Comparison of Particle Size/Shape of Various Solder Pastes (Continued)

Solder Paste Screen on Pads

200 imes Fry Metal (63/37)






TL/F/8766-19

TL/F/8766-20

200 ESL (63/37)



TL/F/8766-21

CLEANING

The most critical process in surface mounting SO packages is in the cleaning cycle. The package is mounted very close to the surface of the substrate and has a tendency to collect residue left behind after reflow soldering.

Important considerations in cleaning are:

- Time between soldering and cleaning to be as short as possible. Residue should not be allowed to solidify on the substrate for long periods of time, making it difficult to dislodge.
- A low surface tension solvent (high penetration) should be employed. Solvents commercially available are:

Freon TMS (general purpose) Freon TE35/TP35 (cold-dip cleaning) Freon TES (general purpose)

It should also be noted that these solvents generally will leave the substrate surface hydrophobic (moisture repellent), which is desirable.

Prelete or 1.1.1-Trichloroethane Kester 5120/5121

- · A defluxer system which allows the workpiece to be subjected to a solvent vapor, followed by a rinse in pure solvent and a high-pressure spray lance are the basic requirments for low-volume production.
- · For volume production, a conveyorized, multiple hot solvent spray/jet system is recommended.
- · Rosin, being a natural occurring material, is not readily soluble in solvents, and has long been a stumbling block to the cleaning process. In recent developments, synthetic flux (SA flux), which is readily soluble in Freon TMS solvent, has been developed. This should be explored where permissible.


The dangers of an inadequate cleaning cycle are:

- · Ion contamination, where ionic residue left on boards would cause corrosion to metallic components, affecting the performance of the board.
- · Electro-migration, where ionic residue and moisture present on electrically-biased boards would cause dentritic growth between close spacing traces on the substrate, resulting in failures (shorts).


REWORK

Should there be a need to replace a component or re-align a previously disturbed component, a hot air system with appropriate orifice masking to protect surrounding components may be used.

When rework is necessary in the field, specially-designed tweezers that thermally heat the component may be used to remove it from its site. The replacement can be fluxed at the



Hot-Air Rework Machine



lead tips or, if necessary, solder paste can be dispensed onto the pads using a varimeter. After being placed into position, the solder is reflowed by a hot-air jet or even a standard soldering iron.

WAVE SOLDERING

In a case where lead insertions are made on the same board as surface-mounted components, there is a need to include a wave-soldering operation in the process flow.


Two options are used:

- Surface mounted components are placed and vapor phase reflowed before auto-insertion of remaining components. The board is carried over a standard wave-solder system and the underside of the board (only lead-inserted leads) soldered.
- Surface-mounted components are placed in position, but no solder paste is used. Instead, a drop of adhesive about 5 mils maximum in height with diameter not exceeding 25% width of the package is used to hold down the package. The adhesive is cured and then proceeded to autoinsertion on the reverse side of the board (surface-mounted side facing down). The assembly is then passed over a "dual wave" soldering system. Note that the surfacemounted components are immersed into the molten solder

Lead trimming will pose a problem after soldering in the latter case, unless the leads of the insertion components are pre-trimmed or the board specially designed to localize certain areas for easy access to the trim blade.

The controls required for wave soldering are:

- Solder temperature to be 240-260°C. The dwell time of components under molten solder to be short (preferably kept under 2 seconds), to prevent damage to most components and semiconductor devices.
- RMA (Rosin Mildly Activated) flux or more aggressive OA (Organic Acid) flux are applied by either dipping or foam fluxing on boards prior to preheat and soldering. Cleaning procedures are also more difficult (aqueous, when OA flux is used), as the entire board has been treated by flux (unlike solder paste, which is more or less localized). Nonhalide OA fluxes are highly recommended.
- Preheating of boards is essential to reduce thermal shock on components. Board should reach a temperature of about 100°C just before entering the solder wave.
- Due to the closer lead spacings (0.050" vs 0.100" for dual-in-line packages), bridging of traces by solder could occur. The reduced clearance between packages also causes "shadowing" of some areas, resulting in poor solder coverage. This is minimized by dual-wave solder systems.




A typical dual-wave system is illustrated below, showing the various stages employed. The first wave typically is in turbulence and given a transverse motion (across the motion of the board). This covers areas where "shadowing" occurs. A second wave (usually a broad wave) then proceeds to perform the standard soldering. The departing edge from the solder is such to reduce "icicles," and is still further reduced by an air knife placed close to the final soldering step. This air knife will blow off excess solder (still in the fluid stage) which would otherwise cause shorts (bridging) and solder burps.

AQUEOUS CLEANING

- For volume production, a conveyorized system is often used with a heated recirculating spray wash (water temperature 130°C), a final spray rinse (water temperature 45–55°C), and a hot (120°C) air/air-knife drying section.
- For low-volume production, the above cleaning can be done manually, using several water rinses/tanks. Fastdrying solvents, like alcohols that are miscible with water, are sometimes used to help the drying process.
- Neutralizing agents which will react with the corrosive materials in the flux and produce material readily soluble in water may be used; the choice depends on the type of flux used.
- Final rinse water should be free from chemicals which are introduced to maintain the biological purity of the water. These materials, mostly chlorides, are detrimental to the assemblies cleaned because they introduce a fresh amount of ionizable material.

Dual Wave



TL/F/8766-25

CONFORMAL COATING

Conformal coating is recommended for high-reliability PCBs to provide insulation resistance, as well as protection against contamination and degradation by moisture. Requirements:

requirements.

- Complete coating over components and solder joints.
 Thixotropic material which will not flow under the pack-
- ages or fill voids, otherwise will introduce stress on solder joints on expansion.
- Compatibility and possess excellent adhesion with PCB material/components.
- Silicones are recommended where permissible in application.

AN-450

SMD Lab Support

FUNCTIONS

Demonstration—Introduce first-time users to surfacemounting processes.

Service—Investigate problems experienced by users on surface mounting.

Reliability Builds—Assemble surface-mounted units for reliability data acquisition. **Techniques**—Develop techniques for handling different materials and processes in surface mounting.

Equipment—In conjunction with equipment manufacturers, develop customized equipments to handle high density, new technology packages developed by National.

In-House Expertise—Availability of in-house expertise on semiconductor research/development to assist users on packaging queries.



Section 7 Appendices/ Physical Dimensions



Section 7 Contents

Appendix A General Product Marking and Code Explanation	7-3
Appendix B Application Note Referenced by Part Number	7-4
Appendix C Summary of Commercial Reliability Programs	7-10
Appendix D Military Aerospace Programs from National Semiconductor	7-11
Appendix E Understanding Integrated Circuit Package Power Capabilities	7-18
Appendix F How to Get the Right Information from a Datasheet	7-23
Appendix G Obsolete Product Replacement Guide	7-27
Physical Dimensions	7-28
Bookshelf	
Distributors	

National Semiconductor

Appendix A General Product Marking & Code Explanation

F	356	N	/A+
_		-	-

ΤŢ	RELIABILITY PROGRAM (OPTIONAL) (REFER TO PROGRAM)		
PACKAGE TYPE (SEE BELOW)			
DEVICE NUMBER (GENERIC TYPE) AND SUFFIX LETTER (OPTIONAL) A: INPROVED ELECTRICAL SPECIFICATION C: COMMERCIAL TEMPERATURE RANGE (2ND SOURCE PRODUCTS)			

- DEVICE FAMILY (SEE BELOW)

TL/XX/0027-1

Device Family


Integrated Circuits (IC's)

ADC	Data Conversion
AF	Active Filter
AH	Analog Switch (Hybrid)
AM	Analog Switch (Monolithic)
DAC	Data Conversion
DM	Digital (Monolithic)
HS	Hybrid
LF	Linear (Bifet)
LH	Linear (Hybrid)
LM	Linear (Monolithic)
LMC	Linear CMOS
LP	Linear (Low Power)
MF	Linear (Monolithic Filter)
SL	Special Linear
LMF	Linear Monolithic Filter

Package Type*

IC's Only

 D Glass/Metal DIP E Ceramic Leadless Chip Carrier (LCC) F Glass/Metal Flat Pak (¼" x ¼") G 12 Lead TO-8 M/C H Multi-Lead M/C H-05 4 Lead M/C (TO-5) Shipped with H-46 4 Lead M/C (TO-46) Thermal Shield J Lo-Temp Ceramic DIP (Sometimes referred to as the "Fit-Seal" Package). J-8 8 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak WM Wide Body Small Outline Package 	10 3 011	·)
 F Glass/Metal Flat Pak (¼" x ¼") G 12 Lead TO-8 M/C H Multi-Lead M/C H-05 4 Lead M/C (TO-5) Shipped with H-46 4 Lead M/C (TO-46) Thermal Shield J Lo-Temp Ceramic DIP (Sometimes referred to as the "Fit-Seal" Package). J-8 8 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	D	Glass/Metal DIP
G 12 Lead TO-8 M/C H Multi-Lead M/C H-05 4 Lead M/C (TO-5) Shipped with H-46 4 Lead M/C (TO-46) Thermal Shield J Lo-Temp Ceramic DIP (Sometimes referred to as the "Fit-Seal" Package). J-8 8 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak		Ceramic Leadless Chip Carrier (LCC)
HMulti-Lead M/CH-054 Lead M/C (TO-5)Shipped withH-464 Lead M/C (TO-46)Thermal ShieldJLo-Temp Ceramic DIP (Sometimes referred to as the "Fit-Seal" Package).J-88 Lead Ceramic DIP ("MiniDIP")J-1414 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg).KTO-3 M/C (Steel)KTO-3 M/C (Steel)MSmall Outline PackageNMolded DIP (EPOXY B)N-01Molded DIP (Epoxy B) with Staggered LeadsN-88 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg).P3 Lead TO-202 PWR PkgQCerdip with UV WindowT3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B)VMulti-lead Plastic Chip Carrier (PCC)WLo-Temp Ceramic Flat Pak	F	Glass/Metal Flat Pak (1⁄4″ x 1⁄4″)
 H-05 4 Lead M/C (TO-5) Shipped with H-46 4 Lead M/C (TO-46) Thermal Shield J Lo-Temp Ceramic DIP (Sometimes referred to as the "Fit-Seal" Package). J-8 8 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	G	12 Lead TO-8 M/C
 H-46 4 Lead M/C (TO-46) J Thermal Shield Lo-Temp Ceramic DIP (Sometimes referred to as the "Fit-Seal" Package). J-8 8 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	н	Multi-Lead M/C
 J. Lo-Temp Ceramic DIP (Sometimes referred to as the "Fit-Seal" Package). J-8 8 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	H-05	4 Lead M/C (TO-5) Chipped with
 the "Fit-Seal" Package). J-8 B Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 B Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	H-46	4 Lead M/C (TO-46) ∫ Thermal Shield
 J-8 8 Lead Ceramic DIP ("MiniDIP") J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	J	Lo-Temp Ceramic DIP (Sometimes referred to as
 J-14 14 Lead Ceramic DIP (-14 used only when product is also available in -8 pkg). K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 		the "Fit-Seal" Package).
product is also available in -8 pkg).KTO-3 M/C in Steel, except LM309K which is shipped in AluminumKCTO-3 M/C (Aluminum) K SteelMSmall Outline Package NMMolded DIP (EPOXY B)N-01Molded DIP (Epoxy B) with Staggered Leads N 8N-88 Lead Molded DIP (Epoxy B) ("Mini-DIP")N-1414 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg).P3 Lead TO-202 PWR Pkg Q Cerdip with UV WindowT3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC)WLo-Temp Ceramic Flat Pak	J-8	8 Lead Ceramic DIP ("MiniDIP")
K TO-3 M/C in Steel, except LM309K which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak	J-14	14 Lead Ceramic DIP (-14 used only when
 which is shipped in Aluminum KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 		product is also available in -8 pkg).
KC TO-3 M/C (Aluminum) K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ('Mini-DIP'') N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak	к	TO-3 M/C in Steel, except LM309K
K Steel TO-3 M/C (Steel) M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak		which is shipped in Aluminum
 M Small Outline Package N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	KC	TO-3 M/C (Aluminum)
 N Molded DIP (EPOXY B) N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	K Steel	TO-3 M/C (Steel)
 N-01 Molded DIP (Epoxy B) with Staggered Leads N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	м	Small Outline Package
 N-8 8 Lead Molded DIP (Epoxy B) ("Mini-DIP") N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	N	Molded DIP (EPOXY B)
 N-14 14 Lead Molded DIP (Epoxy B) (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	N-01	Molded DIP (Epoxy B) with Staggered Leads
 (-14 used only when product is also available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak 	N-8	8 Lead Molded DIP (Epoxy B) (''Mini-DIP'')
available in -8 pkg). P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak	N-14	14 Lead Molded DIP (Epoxy B)
P 3 Lead TO-202 PWR Pkg Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak		(-14 used only when product is also
Q Cerdip with UV Window T 3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B) V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak		available in -8 pkg).
T3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B)VMulti-lead Plastic Chip Carrier (PCC)WLo-Temp Ceramic Flat Pak	Р	3 Lead TO-202 PWR Pkg
V Multi-lead Plastic Chip Carrier (PCC) W Lo-Temp Ceramic Flat Pak		Cerdip with UV Window
W Lo-Temp Ceramic Flat Pak		3,5,11,15 & 23 Lead TO-220 PWR Pkg (Epoxy B)
	V	Multi-lead Plastic Chip Carrier (PCC)
WM Wide Body Small Outline Package	w	Lo-Temp Ceramic Flat Pak
	WМ	Wide Body Small Outline Package



National Semiconductor Appendix B

APPLICATION NOTE REFERENCED BY PART NUMBER

National Semiconductor Linear Application notes are normally written to explain the operation and use of a particular device or family of IC's, or to present alternative technical solutions. The following PART NUMBER index references the published application notes that would offer application assistance for those specific IC's.

The 1986 Linear Applications Handbook is a complete text for all current Application Notes for both Monolithic and Hybrid products. Specific Application Notes are available upon request through National Semiconductor Sales Offices.

DEVICE NUMBER

APPLICATION NOTE

	AN-156
	AN-360
	3, AN-271, AN-274, AN-280, AN-281, AN-294, LB-53
	AN-233, AN-274, AN-280, AN-281, LB-53
	AN-233, AN–274, AN-280, AN-281, LB-53
	AN-233, AN-274, AN-276, AN-280, AN-281, LB-53
	AN-233, AN-274, AN-280, AN-281, LB-53
	AN-247, AN-280, AN-281
	AN-247, AN-280
ADC0816	AN-193, AN-247, AN-258, AN-280
	AN-247, AN-258, AN-280
ADC0820	AN-237
ADC0831	AN-280, AN-281
ADC0832	AN-280, AN-281
ADC0833	AN-280, AN-281
ADC0834	AN-280, AN-281
ADC0838	AN-280, AN-281
ADC1001	AN-276, AN-280, AN-281
	ÁN-280
	AN-245
	AN-200
	AN-200
	AN-200
	AN-38
	AN-156
	AN-284
	AN-271, AN-284
	AN-271, AN-275, AN-277, AN-284
	AN-271, AN-275, AN-277, AN-264
	AN-271, AN-275, AN-277, AN-264
DAG1007	AIN-211, AIN-213, AIN-217, AIN-284

	· · · · · · · · · · · · · · · · · · ·
DEVICE NUMBER	APPLICATION NOTE
DAC1008	
DAC1020AN-26	
DAC1021	
DAC1022	
DAC1208	
DAC1209	
DAC1210	
DAC1218	
DAC1220	
DAC1221	
DAC1222	
DAC1230	
DAC1231	•
DAC1232	
DAC1280	
DH0034	
DH0035	
DS8606	
DS8608	
DT1058	
DT1060	
DTSW250E2	
DTSW250GI	
INS8070	
LF111	
LF155 LF198	
LF 196LF 311	-
LF311LF347AN-256, AN-262, AN-263, AN-26	
LF347AN-263, AN-263, AN-266, AN-271, A	
LF351	
LF3518	
LF3515AN-256, AN-258, AN-263, AN-264, AN-271, AN-285,	
LF356	
	3, AN-294, AN-295, AN-301, AN-447
LF357	
LF398AN-247, AN-	
LF400	
LF411	
LF412AN-27	
LF441	
LF13006	AN-344
LF13007	
 LF13331	
LF13508	-
LF13509	
LH0002AN-13, AN-63, AN-22	
LH0022	
LH0023	AN-245, AN-360
LH0024	
LH0032	AN-242, AN-244, AN-253
LH0033	
LH0042	AN-63

;

:

DEVICE NUMBER	APPLICATION NOTE
LH0043	AN-245
	AN-63
LH0053	AN-245
	AN-245, AN-360
	AN-201
	211, AN-247, AN-258, AN-271, AN-288, AN-299, AN-300
	AN-247, AN-256, AN-277, AN-266, AN-299, AN-300
	AN-446 .AN-4, AN-13, AN-20, AN-24, AN-75, LB-42, Appendix A
LM101AAN-29	9, AN-30, AN-31, AN-79, AN-241, LB-1, LB-2, LB-4, LB-8,
	LB-14, LB-16, LB-19, LB-28 AN-4, AN-13, AN-30, LB-1, LB-5, LB-6, LB-11
LM102	AN-4, AN-13, AN-30, LB-1, LB-5, LB-6, LB-11
LM103	AN-110, LB-41
LM104	AN-21, LB-3, LB-7, LB-10, LB-40
LM105	AN-21, AN-23, AN-110, LB-3, LB-7, LB-10
LM107	AN-20, AN-31, LB-1, LB-12, LB-19, Appendix A
LM108AN-29, AN-30, AN-3	31, AN-63, AN-79, AN-211, AN-241, LB-14, LB-15, LB-21
	AN-260, LB-15, LB-19
	AN-42, LB-15
	LB-15
	LB-11, LB-42
	AN-41, AN-103, LB-12, LB-16, LB-32, LB-39
	AN-56, AN-110, LB-21, LB-24, LB-28, LB-37
LM117	AN-178, AN-181, AN-182, LB-46, LB-47
	LB-46, LB-47
	LB-17, LB-19, LB-21, LB-23, Appendix A
	AN-115, LB-23
	AN-79, AN-104, AN-184, AN-260, LB-22
	AN-173,AN-178, AN-262, AN-266
	AN-210, Appendix D
	AN-210
	AN-225, AN-262, AN-292, AN-298
	LB-46
	AN-74
	AN-127, AN-271
IM148	

DEVICE NUMBER	APPLICATION NOTE
	LB-46
	AN-116
	AN-87
	AN-87, AN-266
LM163	AN-295
LM194	AN-222, LB-21
LM195	AN-110
LM199	AN-161, AN-260, AN-360
LM199A	AN-161
	LB-39
	LB-37
	AN-225
	AN-225
	AN-88, AN-184, AN-272, LB-22, LB-28, Appendix D
	AN-66, AN-164, AN-272, LB-22, LB-26, Appendix D
	AN-1225, LB-24 AN-178, AN-182
1.11040	AN-295, AN-307, LB-12, LB-16, LB-18, LB-39 AN-263
	AN-178, LB-35, LB-46
	AN-115, AN-299, LB-21
	AN-115, AN-271, AN-293
	AN-288
	LB-24
	88, AN-258, AN-274, AN-284, AN-301, LB-44, AB-25, Appendix C
	AN-256, AN-263, AN-284, AN-295, AN-301
	AN-225
	AN-301
	N-265, AN-278, AN-285, AN-311, LB-45, Appendix, C Appendix D
	AN-210, Appendix C
	AN-242, AN-256, AN-284
	AN-225, AN-263, AN-295
LM336	AN-202, AN-247, AN-258
	LB-46
LM338	LB-49, LB-51
	AN-74, AN-245, AN-274
LM340	AN-103, AN-182
	AN-256
LM342	AN-288
	AN-202, LB-54
LM347	LB-44
LM348	AN-202, LB-42
	LB-42
	AN-116, AN-247, AN-271, AN-274, AN-284, AN-298, Appendix C
	Appendix D

DEVICE NUMBER	APPLICATION NOTE
LM359	AN-278, AB-24
LM360	AN-87
LM361	AN-87, AN-294
LM363	AN-271
LM380	AN-69, AN-146
LM381	AN-64, AN-104
LM382	AN-147
LM385	AN-242, AN-256, AN-301, AN-344
LM386	LB-54
LM389	AN-256, AN-263, AN-264, AN-274
LM391	
LM392	AN-274, AN-286
LM393	AN-271, AN-274, AN-293
LM394AN-262, AN-263, AN-264	. AN-271. AN-293. AN-299. AN-311. LB-52
LM395AN-178, AN-181	
LM399	
LM555	
LM556	
LM565	
LM566	
LM567	
LM709	
LM710	•
LM725	
LM741	
LM832	
LM833	
LM1036	
LM1310	
LM1524	
LM1800	
LM1812	
LM1818	AN-407
LM1820	
LM1823	
LM1828	Appendix B
LM1830	AB-10
LM1837	AN-407
LM1845	
LM1863	
LM1865	AN-382, AN-390
LM1870	AN-382
LM1886	AN-402
LM1889	AN-402
LM1894	AN-384, AN-386, AN-390
LM1897	AN-407
LM2878	AN-147
LM2889	AN-391, AN-402
LM2907	
LM2917	
LM2931	AB-12
LM2931CT	AB-11

DEVICE NUMBER	APPLICATION NOTE
LM3045	AN-286
LM3046	
LM3089	
LM3524	
LM3820	
LM3900	
LM3909	
LM3911	
LM3914	
LM3915	
LM3999	
LM4250	
LM7800	······································
LM78L12	
LMC835	
LP324	
MF10	
MF10	
MM1438	
MM1558C	
MM1556C	
MM2718	
	AN-252, AN-267, LB-54
MM37110	
MM74C00	
	AN-88
MM74C04	
	LB-54 AN-32
LH4101	
LM34/35	
LM32900 LM3578	
LM34	
LM35	
LM385	
LMC13334	
	AN-462
LP2951	
LP311	
LP324	
	AN-462
LP365	AN-462

1

7

National Semiconductor

Appendix C Summary of Commercial Reliability Programs

General

National Semiconductor Commercial Reliability Programs provide a broad range of off-the-shelf enhanced semiconductor products that supply an extra measure of quality and reliability needed in high-stress or difficult to service applications.

National's A+ and B+ programs allow each individual customer to:

- · Minimize the need for incoming electrical inspection
- Eliminate the need and associated costs of using independent testing laboratories
- · Reduction in infant mortality rate
- · Reduction in reworked board costs
- · Reduction in warranty and service costs

A + Product Enhancement

The A+ Product Enhancement incorporates the benefits of the Multiple-Pass and Elevated Temperature along with "BURN-IN."

The A+ Program provides:

- 100% Temperature Cycling
- 100% Electrical Testing at Room and High Temperature
- 100% Burn-In Testing Combining Increased Temperature with Applied Voltage
- · Acceptable Quality Levels Greater than Industry Norm

Typical A+ Flow is:

- SEM
- Assembly and Seal
- Four Hour 150°C Bake
- Five Temperature Cycles (0°C to +100°C)
- High Temperature Electrical Test
- Electrical Test
- Burn-In (160 hours at a minimum junction temperature of 125°C)
- DC Parametric and Function Tests
- Tightened Quality Control Inspection Plans

Note: Certain products may follow slightly different process flows dictated by specific capabilities and device characteristics, consult NSC.

P+ Product Enhancement

The P+ product enhancement program applies to regulator devices and offers an added advantage. P+ involves a dynamic self-heating burn-in that tests the thermal shutdown of the regulator. P+ is proven more effective than the standard 125°C burn-in as an early screen for infant mortality defects. It sharply reduces the cost of testing incoming components. Reliability Report L-140 further explains the P+ process. The following chart lists regulators which receive P+ prior to shipment and at no additional cost.

	Package Types				
Device	TO-3 K STEEL	TO-39 H	TO-220 T	TO-202 P	TO-92 Z
LM109/309	X	х			
LM117/317	x	Х	X	Х	
LM117HV/317HV	x	X			
LM120/320	x	X	x	х	
LM123/323	X				
LM137/337	X	x	x	x	
LM137HV/337HV	x	x			
LM138/338	X				
LM140/340	X	X	x	х	
LM145/345	X				
LM150/250/350	x				
LM196/396	X				
LM2930/2935/2940/2984			X		
LM2931			X		x
LM78XX	1		X		

National Semiconductor

Appendix D Military Aerospace Programs from National Semiconductor

This appendix is intended to provide a brief overview of military products available from National Semiconductor. For further information, refer to our *1987 Reliability Handbook*.

MIL-M-38510

The MIL-M-38510 Program, which is sometimes called the JAN IC Program, is administered by the Defense Electronics Supply Center (DESC). The purpose of this program is to provide the military community with standardized products that have been manufactured and screened to government-controlled specifications in government-certified facilities. All 38510 manufacturers must be formally qualified and their products listed on DESC's Qualified Products List (QPL) before devices can be marked and shipped as JAN product.

There are two processing levels specified within MIL-M-38510: Classes S and B. Class S is typically specified for space flight applications, while Class B is used for aircraft and ground systems. National is a major supplier of both classes of devices. Screening requirements are outlined in Table III.

Tables I and II explain the JAN device marking system. Copies of MIL-M-38510, the QPL, and other related documents may be obtained from:

> Naval Publications and Forms Center 5801 Tabor Avenue Philadelphia, PA 19120 (212) 697-2179

DESC Specifications

DESC specifications are issued to provide standardized versions of devices which are not yet available as JAN product. MIL-STD-883 Class B screening is coupled with tightly controlled electrical specifications which have been written to allow a manufacturer to use his standard electrical tests. A current listing of National's DESC specification offerings can be obtained from our franchised distributors, sales offices, or DESC. DESC is located in Dayton, Ohio.

MIL-STD-883

Although originally intended to establish uniform test methods and procedures, MIL-STD-883 has also become the general specification for non-JAN military product. Revision C of this document defines the minimum requirements for a device to be marked and advertised as 883-compliant. Included are design and construction criteria, documentation controls, electrical and mechanical screening requirements, and quality control procedures. Details can be found in paragraph 1.2.1 of MIL-STD-883.

National offers both 883 Class B and 883 Class S product. The screening requirements for both classes of product are outlined in Table III.

As with DESC specifications, a manufacturer is allowed to use his standard electrical tests provided that all critical parameters are tested. Also, the electrical test parameters, test conditions, test limits, and test temperatures must be clearly documented. At National Semiconductor, this information is available via our RETS (Reliability Electrical Test Specification Program). The RETS document is a complete description of the electrical tests performed and is controlled by our QA department. Individual copies are available upon request.

Some of National's older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

Military Screening Program (MSP)

National's Military Screening Program was developed to make screened versions of advanced products such as gate arrays and microprocessors available more quickly than is possible for JAN and 883 devices. Through this program, screened product is made available for prototypes and breadboards prior to or during the JAN or 883 qualification activities. MSP products receive the 100% screening of Table III but are not subjected to Group C and D quality conformance testing. Other criteria such as electrical testing and temperature range will vary depending upon individual device status and capability.




TABLE II. JAN Package Codes

38510 Package Designation	Microcircuit Industry Description			
А	14-Pin 1/4" X 1/4" (metal) flat pack			
В	14-Pin 3/16" X 1/4" flat pack			
С	14-Pin 1/4" X 3/4" dual-in-line			
D	14-Pin 1/4" X 3/8" (ceramic) flat pack			
E	16-Pin 1/4" X 3/8" dual-in-line			
F	16-Pin 1/4" X 3/8" (metal or ceramic)			
	flat pack			
G	8-pin TO-99 can or header			
н	10-pin 1/4″ x 1/4″ (metal) flat pack			
I I	10-pin TO-100 can or header			
J	24-pin 1/2" x 1-1/4" dual-in-line			
к	24-pin 3/8" x 5/8" flat pack			
L	24-pin 1/4" x 1-1/4" dual-in-line			
м	12-pin TO-101 can or header			
N	(Note 1)			
Р	8-pin 1/4" x 3/8" dual-in-line			
Q	40-pin 3/16" x 2-1/16" dual-in-line			
R	20-pin 1/4" x 1-1/16" dual-in-line			
S	20-pin 1/4" x 1/2" flat pack			
T	(Note 1)			
U U	(Note 1)			
V	18-pin 3/8" x 15/16" dual-in-line			
w	22-pin 3/8" x 1-1/8" dual-in-line			
X X	(Note 1)			
Y	(Note 1)			
Z	(Note 1)			
2	20-terminal 0.350" x 0.350" chip carrier			
3	28-terminal 0.450" x 0.450" chip carrier			

Note 1: These letters are assigned to packages by individual detail specifications and may be assigned to different packages in different specifications.

	9	Class S Class B			
	Screen	Method	Reqmt	Method	Reqmt
1.	Wafer Lot Acceptance	5007	All Lots		_
2.	Nondestructive Bond Pull	2023	100%		_
З.	Internal Visual (Note 1)	2010, Condition A	100%	2010, Condition B	100%
4.	Stabilization Bake	1008, Condition C, 24 hrs. Min.	100%	1008, Condition C, 24 hrs. Min.	100%
5.	Temp. Cycling (Note 2)	1010, Condition C	100%	1010, Condition C	100%
6.	Constant Acceleration	2001, Condition E (Min.) Y ₁ Orientation Only	100%	2001, Condition E, (Min.), Y ₁ Orientation Only	100%
7.	Visual Inspection (Note 3)		100%		100%
8.	Particle Impact Noise Detection (PIND)	2020, Condition A (Note 4)	100%		_
9.	Serialization	(Note 5)	100%		-
10.	Interim (Pre-Burn-In) Electrical Parameters	Per Applicable Device Specification (Note 13)	100%	Per Applicable Device Specification (Note 6)	-
11.	Burn-In Test	1015 240 Hrs. @ 125°C Min. (Cond. F Not Allowed)	100%	1015 160 Hrs. @ 125°C Min.	100%
12.	Interim (Post-Burn-In) Electrical Parameters	Per Applicable Device Specification (Note 13)	100%		-
13.	Reverse Bias Burn-In (Note 7)	1015; Test Condition A, C, 72 Hrs. @ 150°C Min. (Cond. F Not Allowed)	100%		_
15.	PDA Calculation	5% Parametric (Note 14), 3% Functional -25°C	All Lots	5% Parametric (Note 14)	All Lots
16.	Final Electrical Test a) Static Tests	Per Applicable Device Specification		Per Applicable Device Specification	
	1) 25°C (Subgroup 1, Table I, 5005)		100%		100%
	 Max & Min Rated Operating Temp. (Subgroups 2, 3, Table I, 5005) 		100%		100%
	 b) Dynamic Tests & Switching Tests, 25°C (Subgroups 4, 9, Table I, 5005) 		100%		100%
	 c) Functional Test, 25°C (Subgroup 7, Table I, 5005) 		100%		100%

	0.0000	Clas	Class S		
	Screen	Method	Reqmt	Method	Reqmt
17.	Seal Fine, Gross	1014	100%, (Note 8)	1014	100%, (Note 9)
18.	Radiographic (Note 10)	2012 Two Views	100%		_
19.	Qualification or Quality Conformance Inspection Test Sample Selection	(Note 11)	Samp.	(Note 11)	Samp.
20.	External Visual (Note 12)	2009	100%		100%

Note 1: Unless otherwise specified, at the manufacturer's option, test samples for Group B, bond strength (Method 5005) may be randomly selected prior to or following internal visual (Method 5004), prior to sealing provided all other specification requirements are satisfied (e.g. bond strength requirements shall apply to each inspection lot, bond failures shall be counted even if the bond would have failed internal visual).

Note 2: For Class B devices, this test may be replaced with thermal shock method 1011, test condition A, minimum.

Note 3: At the manufacturer's option, visual inspection for catastrophic failures may be conducted after each of the thermal/mechanical screens, after the sequence or after seal test. Catastrophic failures are defined as missing leads, broken packages, or lids off.

Note 4: The PIND test may be performed in any sequence after step 6 and prior to step 16. See MIL-M-38510, paragraph 4.6.3.

Note 5: Class S devices shall be serialized prior to interim electrical parameter measurements.

Note 6: When specified, all devices shall be tested for those parameters requiring delta calculations.

Note 7: Reverse bias burn-in is a requirement only when specified in the applicable device specification. The order of performing burn-in and reverse bias burn-in may be inverted.

Note 6: For Class S devices, the seal test may be performed in any sequence between step 16 and step 19, but it shall be performed after all shearing and forming operations on the terminals.

Note 9: For Class B devices, the fine and gross seal tests shall be performed separate or together in any sequence and order between step 6 and step 20 except that they shall be performed after all shearing and forming operations on the terminals. When 100% seal screen cannot be performed after shearing and forming (e.g. flatpacks and chip carriers) the seal screen shall be done 100% prior to these operations and a sample test (LTPD = 5) shall be performed on each inspection lot following these operations. If the sample fails, 100% rescreening shall be required.

Note 10: The radiographic screen may be performed in any sequence after step 19.

Note 11: Samples shall be selected for testing in accordance with the specific device class and lot requirements of Method 5005

Note 12: External Visual shall be performed on the lot any time after step 19 and prior to shipment.

Note 13: Read and Record when past burn-in delta measurements are specified.

Note 14: PDA shall apply to all static, dynamic, functional, and switching measurements at either 25°C or maximum rated operating temperature.

Military Analog Products Available From National Semiconductor

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class S product. Additional information including new product plans can be obtained from our sales offices.

Device Type	Mil * Class B	883 Class B	Desc	JAN
AH0014D	x			
AH0015D	x			
AH0019D	×			
LF111H	×			
LF11201D		×		1
LF11202D		x		
LF11331D		x		
LF11332D		×		
LF11333D		x		
LF11508D	×			
LF11509D	x			
LF147D		x		
LF155AH		x		[
LF155H		x		×
LF155J-8				x
LF155W				x
LF156AH		x		
LF156H		x		x
LF156J-8				x
LF156W				x
LF157AH		x		
LF157H		x		
LF198H		×		
LF411MH		×		x
LF411W				x
LF412MH		x		×
LF441MH	x			
LF442MH		×		
LF444MD		x		
LH0002H		x	x	
LH0003H	x			
LH0004H	x			
LH0020G	x			
LH0021K	x			1
LH0022D	x			
LH0022H	x			<u> </u>
LH0023G	x			<u> </u>
LH0024H	×			1

Device Type	Mil * Class B	883 Class B	Desc	JAN
LH0032G	×		x	
LH0033AG	x			
LH0033G	x		x	
LH0036G	x			
LH0038D	×			
LH0041G	x			
LH0042D	x			
LH0042H	x			
LH0043G	x			
LH0044AH	×			
LH0044H	x		_	
LH0052H	x			
LH0053G	x			
LH0061K	x			
LH0062D	x			
LH0062H	x	[
LH0063K	×			
LH0070-0H	×			
LH0070-1H	×			
LH0070-2H	×			
LH0071-0H	×			
LH0071-1H	x			
LH0071-2H	×			
LH0075G	x			
LH0076G	x			
LH0082D	x			
LH0084D	×			
LH0086D	×			
LH0091D	×			
LH0094D	x			
LH00101AK	x			
LH0101K	x			
LH2101AD		x		
LH2108AD		x		
LH2108D		x		
LH2110D		x		
LH2111D		x		
LH2111F	x			

*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".



Military Analog Products Available From National Semiconductor

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class S product. Additional information including new product plans can be obtained from our sales offices.

Device Type	Mil * Class B	883 Class B	Desc	JAN
LH24250F	x			
LM10H		x		
LM101AH		x		x
LM101AJ-14		x		x
LM101AJ		x		
LM101AW				x
LM102H		×		
LM103H-3.0		x	x	
LM103H-3.3		x	x	
LM103H-3.6		x	x	
LM103H-3.9		x	x	
LM104H		x		
LM105H		×		
LM106H		×		
LM107H		x		
LM107J-14		x		
LM107J		x		
LM108AH		x		x
LM108AJ-8		x		x
LM108AJ		x		
LM108AW				x
LM108H		x		
LM108J-8		x		
LM108J		x		
LM109H		×		
LM109KSTEEL		×		
LM11H	-	×	-	
LM110H		x		
LM110J-8		x		
LM110J		x		
LM111H		x		×
LM111J		x		×
LM111W				×
LM112H		x		
LM113-1H		x	x	
LM113-2H		x	x	
LM113H		x	x	
LM117H		x	x	x

Device Type	Mil * Class B	883 Class B	Desc	JAN
LM117HVH		×	x	
LM117HVKSTL		x	x	
LM117KSTEEL		×	x	x
LM118H		x		X
LM118J-8		x		x
LM118J		×		
LM118W				x
LM119H		x	x	
LM119J		×	x	
LM120H-12		x		
LM120H-15		×		
LM120H-5.0		×		
LM120K-12		x		
LM120K-15		×		
LM120K-5.0		×		
LM121AH		x		
LM121H		x		
LM122H		x		
LM123KSTEEL		x		
LM124AJ		x		
LM124J		x		x
LM125H		x		
LM126H		x		
LM129AH		x		
LM129BH		x		
LM131AH		x		
LM131H		x	,	
LM135H		x		
LM136AH-2.5		x	x	
LM136H-2.5		x		
LM136H-5.0		×		
LM137H		x	x	
LM137HVH		×	x	
LM137HVKSTEEL		×	x	
LM137KSTEEL		×	x	
LM138KSTEEL		x		
LM139AJ		x		
LM139J	}	×		x

*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

Military Analog Products Available From National Semiconductor

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class S product. Additional information including new product plans can be obtained from our sales offices.

Device Type	Mil * Class B	883 Class B	Desc	JAN
LM139W				x
LM140AK-12		x		
LM140AK-15		x		
LM140AK-5.0		x		
LM140K-12		x		
LM140K-15		x		
LM140K-5.0		×		
LM140LAH-12		×		
LM140LAH-15		×		
LM140LAH-5.0		×		
LM143H		x	x	
LM144H		×	x	
LM145K-5.0		x		
LM145K-5.2		×		
LM146J		x		
LM148J		x		x
LM149J		x		
LM150KSTEEL	x			
LM1536H		x	x	
LM1558H		×		
LM1558J		x		
LM158AH		x		
LM158AJ		x		
LM158H		x		
LM158J		x		
LM1596H	×			
LM160H		x		
LM160J-14		x		
LM160J		x		
LM161F	x			
LM161H		x		
LM161J		×		
LM185BXH-1.2		x		
LM185BYH-1.2		×		

Device Type	Mil * Class B	883 Class B	Desc	JAN
LM185H-1.2		x		
LM193AH		x		
LM193H		x		x
LM193J-8				x
LM193W				x
LM194H		x		
LM195H		x		
LM195K		x		
LM199AH-20		x		
LM199AH		x		
LM199H		x		
LM4250H	x			
LM4250J	x			
LM555H		x		
LM555J		x		
LM556J	x			
LM567H	_	x		
LM709AH		x		
LM709H		x		
LM710H		x		
LM723H		x		
LM723J				x
LM725H		×		
LM733H	x			
LM741AJ-14		x		
LM741AJ		x		
LM741H		x		×
LM7415-14		x		
LM741J		x		×
LM741W				×
LM747H		x		x
LM747J		x		
LM748H		x		
LM748J		×		

*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".



National Semiconductor

Appendix E Understanding Integrated Circuit Package Power Capabilities


INTRODUCTION

The short and long term reliability of National Semiconductor's interface circuits, like any integrated circuit, is very dependent on its environmental condition. Beyond the mechanical/environmental factors, nothing has a greater influence on this reliability than the electrical and thermal stress seen by the integrated circuit. Both of these stress issues are specifically addressed on every interface circuit data sheet, under the headings of Absolute Maximum Ratings and Recommended Operating Conditions.

However, through application calls, it has become clear that electrical stress conditions are generally more understood than the thermal stress conditions. Understanding the importance of electrical stress should never be reduced, but clearly, a higher focus and understanding must be placed on thermal stress. Thermal stress and its application to interface circuits from National Semiconductor is the subject of this application note.

FACTORS AFFECTING DEVICE RELIABILITY

Figure 1 shows the well known "bathtub" curve plotting failure rate versus time. Similar to all system hardware (mechanical or electrical) the reliability of interface integrated circuits conform to this curve. The key issues associated with this curve are infant mortality, failure rate, and useful life.





Infant mortality, the high failure rate from time t0 to t1 (early life), is greatly influenced by system stress conditions other than temperature, and can vary widely from one application to another. The main stress factors that contribute to infant mortality are electrical transients and noise, mechanical maltreatment and excessive temperatures. Most of these failures are discovered in device test, burn-in, card assembly and handling, and initial system test and operation. Although important, much literature is available on the subject of infant mortality in integrated circuits and is beyond the scope of this application note. Failure rate is the number of devices that will be expected to fail in a given period of time (such as, per million hours). The mean time between failure (MTBF) is the average time (in hours) that will be expected to elapse after a unit has failed before the next unit failure will occur. These two primary "units of measure" for device reliability are inversely related:

$$MTBF = \frac{1}{Failure Rate}$$

Although the "bathtub" curve plots the overall failure rate versus time, the useful failure rate can be defined as the percentage of devices that fail per-unit-time during the flat portion of the curve. This area, called the useful life, extends between t1 and t2 or from the end of infant mortality to the onset of wearout. The useful life may be as short as several years but usually extends for decades if adequate design margins are used in the development of a system.

Many factors influence useful life including: pressure, mechanical stress, thermal cycling, and electrical stress. However, die temperature during the device's useful life plays an equally important role in triggering the onset of wearout.

FAILURE RATES vs TIME AND TEMPERATURE

The relationship between integrated circuit failure rates and time and temperature is a well established fact. The occurrence of these failures is a function which can be represented by the Arrhenius Model. Well validated and predominantly used for accelerated life testing of integrated circuits, the Arrhenius Model assumes the degradation of a performance parameter is linear with time and that MTBF is a function of temperature stress. The temperature dependence is an exponential function that defines the probability of occurrence. This results in a formula for expressing the lifetime or MTBF at a given temperature. The ratio of these two MTBFs is called the acceleration factor F and is defined by the following equation:

$$\mathsf{F} = \frac{\mathsf{X1}}{\mathsf{X2}} = \exp\left[\frac{\mathsf{E}}{\mathsf{K}}\left(\frac{1}{\mathsf{T2}} - \frac{1}{\mathsf{T1}}\right)\right]$$

Where: X1 = Failure rate at junction temperature T1

- X2 = Failure rate at junction temperature T2
- T = Junction temperature in degrees Kelvin
- E = Thermal activation energy in electron volts (ev)
- K = Boltzman's constant

However, the dramatic acceleration effect of junction temperature (chip temperature) on failure rate is illustrated in a plot of the above equation for three different activation energies in *Figure 2*. This graph clearly demonstrates the importance of the relationship of junction temperature to device failure rate. For example, using the 0.99 ev line, a 30° rise in junction temperature, say from 130°C to 160°C, results in a 10 to 1 increase in failure rate.




FIGURE 2. Failure Rate as a Function of Junction Temperature

DEVICE THERMAL CAPABILITIES

There are many factors which affect the thermal capability of an integrated circuit. To understand these we need to understand the predominant paths for heat to transfer out of the integrated circuit package. This is illustrated by *Figures* 3 and 4.

Figure 3 shows a cross-sectional view of an assembled integrated circuit mounted into a printed circuit board.

Figure 4 is a flow chart showing how the heat generated at the power source, the junctions of the integrated circuit

flows from the chip to the ultimate heat sink, the ambient environment. There are two predominant paths. The first is from the die to the die attach pad to the surrounding package material to the package lead frame to the printed circuit board and then to the ambient. The second path is from the package directly to the ambient air.

Improving the thermal characteristics of any stage in the flow chart of *Figure 4* will result in an improvement in device thermal characteristics. However, grouping all these characteristics into one equation determining the overall thermal capability of an integrated circuit/package/environmental condition is possible. The equation that expresses this relationship is:

$$\mathsf{T}_{\mathsf{J}}=\mathsf{T}_{\mathsf{A}}+\mathsf{P}_{\mathsf{D}}\left(\theta_{\mathsf{J}\mathsf{A}}\right)$$

Where: $T_J = Die$ junction temperature

- T_A = Ambient temperature in the vicinity device
- $P_D = Total power dissipation (in watts)$

 θ_{JA} = Thermal resistance junction-to-ambient

 θ_{JA} , the thermal resistance from device junction-to-ambient temperature, is measured and specified by the manufacturers of integrated circuits. National Semiconductor utilizes special vehicles and methods to measure and monitor this parameter. All circuit data sheets specify the thermal characteristics and capabilities of the packages available for a given device under specific conditions—these package power ratings directly relate to thermal resistance junctionto-ambient or θ_{JA} .

Although National provides these thermal ratings, it is critical that the end user understand how to use these numbers to improve thermal characteristics in the development of his system using IC components.





FIGURE 3. Integrated Circuit Soldered into a Printed Circuit Board (Cross-Sectional View)



TL/H/9312-4

FIGURE 4. Thermal Flow (Predominant Paths)

DETERMINING DEVICE OPERATING JUNCTION TEMPERATURE

From the above equation the method of determining actual worst-case device operating junction temperature becomes straightforward. Given a package thermal characteristic, θ_{JA} , worst-case ambient operating temperature, $T_A(max)$, the only unknown parameter is device power dissipation, P_D . In calculating this parameter, the dissipation of the integrated circuit due to its own supply has to be considered, the dissipation within the package due to the external load must also be added. The power associated with the load in a dynamic (switching) situation must also be considered. For example, the power associated with an inductor or a capacitor in a static versus dynamic (say, 1 MHz) condition is significantly different.

The junction temperature of a device with a total package power of 600 mW at 70°C in a package with a thermal resistance of 63° C/W is 108°C.

 $T_{J} = 70^{\circ}C + (63^{\circ}C/W) \times (0.6W) = 108^{\circ}C$

The next obvious question is, "how safe is 108°C?"

MAXIMUM ALLOWABLE JUNCTION TEMPERATURES

What is an acceptable maximum operating junction temperature is in itself somewhat of a difficult question to answer. Many companies have established their own standards based on corporate policy. However, the semiconductor industry has developed some defacto standards based on the device package type. These have been well accepted as numbers that relate to reasonable (acceptable) device lifetimes, thus failure rates.

National Semiconductor has adopted these industry-wide standards. For devices fabricated in a molded package, the maximum allowable junction temperature is 150°C. For these devices assembled in ceramic or cavity DIP packages, the maximum allowable junction temperature is 175°C. The numbers are different because of the differences in package types. The thermal strain associated with the die package is much less than that exhibited in a molded package where the integrated circuit chip is in direct contact with the package material.

Let us use this new information and our thermal equation to construct a graph which displays the safe thermal (power) operating area for a given package type. *Figure 5* is an example of such a graph. The end points of this graph are easily determined. For a 16-pin molded package, the maximum allowable temperature is 150°C; at this point no power dissipation is allowable. The power capability at 25°C is 1.98W as given by the following calculation:

$$P_D @ 25^{\circ}C = \frac{T_J(max) - T_A}{\theta_{JA}} = \frac{150^{\circ}C - 25^{\circ}C}{63^{\circ}C/W} = 1.98W$$

The slope of the straight line between these two points is minus the inversion of the thermal resistance. This is referred to as the derating factor.

Derating Factor =
$$-\frac{1}{\theta_{JA}}$$

As mentioned, *Figure 5* is a plot of the safe thermal operating area for a device in a 16-pin molded DIP. As long as the intersection of a vertical line defining the maximum ambient temperature (70°C in our previous example) and maximum device package power (600 mW) remains below the maximum package thermal capability line the junction temperature will remain below 150°C—the limit for a molded package. If the intersection of ambient temperature and package power fails on this line, the maximum junction temperature will be 150°C. Any intersection that occurs above this line will result in a junction temperature in excess of 150°C and is not an appropriate operating condition.




FIGURE 5. Package Power Capability vs Temperature

The thermal capabilities of all integrated circuits are expressed as a power capability at 25°C still air environment with a given derating factor. This simply states, for every degree of ambient temperature rise above 25°C, reduce the package power capability stated by the derating factor which is expressed in mW/°C. For our example—a θ_{JA} of 63°C/W relates to a derating factor of 15.9 mW/°C.


FACTORS INFLUENCING PACKAGE THERMAL RESISTANCE

As discussed earlier, improving any portion of the two primary thermal flow paths will result in an improvement in overall thermal resistance junction-to-ambient. This section discusses those components of thermal resistance that can be influenced by the manufacturer of the integrated circuit. It also discusses those factors in the overall thermal resistance that can be impacted by the end user of the integrated circuit. Understanding these issues will go a long way in understanding chip power capabilities and what can be done to insure the best possible operating conditions and, thus, best overall reliability.

Appendix E—Understanding Integrated Circuit Package Power Capabilities

Die Size


Figure 6 shows a graph of our 16-pin DIP thermal resistance as a function of integrated circuit die size. Clearly, as the chip size increases the thermal resistance decreases—this relates directly to having a larger area with which to dissipate a given power.



._

Lead Frame Material


Figure 7 shows the influence of lead frame material (both die attach and device pins) on thermal resistance. This graph compares our same 16-pin DIP with a copper lead frame, a Kovar lead frame, and finally an Alloy 42 type lead frame—these are lead frame materials commonly used in the industry. Obviously the thermal conductivity of the lead frame material as a significant impact in package power capability. Molded interface circuits from National Semicon-ductor use the copper lead frame exclusively.





Board vs Socket Mount

One of the major paths of dissipating energy generated by the integrated circuit is through the device leads. As a result of this, the graph of *Figure 8* comes as no surprise. This compares the thermal resistance of our 16-pin package soldered into a printed circuit board (board mount) compared to the same package placed in a socket (socket mount). Adding a socket in the path between the PC board and the device adds another stage in the thermal flow path, thus increasing the overall thermal resistance. The thermal capabilities of National Semiconductor's interface circuits are specified assuming board mount conditions. If the devices are placed in a socket the thermal capabilities should be reduced by approximately 5% to 10%.



Air Flow

When a high power situation exists and the ambient temperature cannot be reduced, the next best thing is to provide air flow in the vicinity of the package. The graph of *Figure 9* illustrates the impact this has on thermal resistance. This graph plots the relative reduction in thermal resistance normalized to the still air condition for our 16-pin molded DIP. The thermal ratings on National Semiconductor's interface circuits data sheets relate to the still air environment.




FIGURE 9. Thermal Resistance vs Air Flow

Other Factors

A number of other factors influence thermal resistance. The most important of these is using thermal epoxy in mounting ICs to the PC board and heat sinks. Generally these techniques are required only in the very highest of power applications.

Some confusion exists between the difference in thermal resistance junction-to-ambient (θ_{JA}) and thermal resistance junction-to-case (θ_{JC}). The best measure of actual junction temperature is the junction-to-ambient number since nearly all systems operate in an open air environment. The only situation where thermal resistance junction-to-case is important is when the entire system is immersed in a thermal bath and the environmental temperature is indeed the case temperature. This is only used in extreme cases and is the exception to the rule and, for this reason, is not addressed in this application note.

NATIONAL SEMICONDUCTOR PACKAGE CAPABILITIES

Figures 10 and 11 show composite plots of the thermal characteristics of the most common package types in the National Semiconductor Linear Circuits product family. Figure 10 is a composite of the copper lead frame molded package. Figure 11 is a composite of the ceramic (cavity) DIP using poly die attach. These graphs represent board mount still air thermal capabilities. Another, and final, thermal resistance trend will be noticed in these graphs. As the number of device pins increase in a DIP the thermal resistance decreases. Referring back to the thermal flow chart, this trend should, by now, be obvious.

RATINGS ON INTERFACE CIRCUITS DATA SHEETS


In conclusion, all National Semiconductor Linear Products define power dissipation (thermal) capability. This information can be found in the Absolute Maximum Ratings section of the data sheet. The thermal information shown in this application note represents average data for characterization of the indicated package. Actual thermal resistance can vary from ±10% to ±15% due to fluctuations in assembly quality, die shape, die thickness, distribution of heat sources on the die, etc. The numbers quoted in the linear data sheets reflect a 15% safety margin from the average numbers found in this application note. Insuring that total package power remains under a specified level will guarantee that the maximum junction temperature will not exceed the package maximum.


The package power ratings are specified as a maximum power at 25°C ambient with an associated derating factor for ambient temperatures above 25°C. It is easy to determine the power capability at an elevated temperature. The power specified at 25°C should be reduced by the derating factor for every degree of ambient temperature above 25°C. For example, in a given product data sheet the following will be found:


Maximum Power Dis	sipation* at 25°C
Cavity Package	1509 mW
Molded Package	1476 mW

* Derate cavity package at 10 mW/°C above 25°C; derate molded package at 11.8 mW/°C above 25°C.

If the molded package is used at a maximum ambient temperature of 70°C, the package power capability is 945 mW.







TL/H/9312-12

θ_{JA}—THERMAL RESISTANCE (JUNCTION-TO-AMBIENT) °C/WATT

National Semiconductor

APPENDIX F How to Get the Right Information From a Data Sheet

Not All Data Sheets Are Created Alike, and False Assumptions Could Cost an Engineer Time and Money

By Robert A. Pease

When a new product arrives in the marketplace, it hopefully will have a good, clear data sheet with it.

The data sheet can show the prospective user how to apply the device, what performance specifications are guaranteed and various typical applications and characteristics. If the data-sheet writer has done a good job, the user can decide if the product will be valuable to him, exactly how well it will be of use to him and what precautions to take to avoid problems.

SPECIFICATIONS

The most important area of a data sheet specifies the characteristics that are guaranteed—and the test conditions that apply when the tests are done. Ideally, all specifications that the users will need will be spelled out clearly. If the product is similar to existing products, one can expect the data sheet to have a format similar to other devices.

But, if there are significant changes and improvements that nobody has seen before, then the writer must clarify what is meant by each specification. Definitions of new phrases or characteristics may even have to be added as an appendix.

For example, when fast-settling operational amplifiers were first introduced, some manufacturers defined settling time as the time after slewing before the output finally enters and stays within the error-band; but other manufacturers included the slewing time in their definition. Because both groups made their definitions clear, the user was unlikely to be confused or misled.

However, the reader ought to be on the alert. In a few cases, the data-sheet writer is playing a specsmanship game, and is trying to show an inferior (to some users) aspect of a product in a light that makes it look superior (which it may be, to a couple of users).

GUARANTEES

When a data sheet specifies a guaranteed minimum value, what does it mean? An assumption might be made that the manufacturer has actually tested that specification and has great confidence that no part could fail that test and still be shipped. Yet that is not always the case.

For instance, in the early days of op amps (20 years ago), the differential-input impedance might have been guaranteed at 1 MΩ—but the manufacturer obviously did not measure the impedance. When a customer insisted, "I have to know how you measure this impedance," it had to be explained that the impedance was not measured, but that the base current was. The correlation between I_b and Z_{in} permitted the substitution of this simple dc test for a rather messy, noisy, hard-to-interpret test.

Every year, for the last 20 years, manufacturers have been trying to explain, with varying success, why they do not measure the Z_{in} per se, even though they do guarantee it.

In other cases, the manufacturer may specify a test that can be made only on the die as it is probed on the wafer, but cannot be tested after the die is packaged because that signal is not accessible any longer. To avoid frustrating and confusing the customer, some manufacturers are establishing two classes of guaranteed specifications:

- The tested limit represents a test that cannot be doubted, one that is actually performed directly on 100 percent of the devices, 100 percent of the time.
- The design limit covers other tests that may be indirect, implicit or simply guaranteed by the inherent design of the device, and is unlikely to cause a failure rate (on that test), even as high as one part per thousand.

Why was this distinction made? Not just because customers wanted to know which specifications were guaranteed by testing, but because the quality-assurance group insisted that it was essential to separate the tested guarantees from the design limits so that the AQL (assurance-quality level) could be improved from 0.1 percent to down below 100 pm.

Some data sheets guarantee characteristics that are quite expensive and difficult to test (even harder than noise) such as long-term drift (20 ppm or 50 ppm over 1,000 hours).

The data sheet may not tell the reader if it is measured, tested or estimated. One manufacturer may perform a 100percent test, while another states, "Guaranteed by sample testing." This is not a very comforting assurance that a part is good, especially in a critical case where only a long-term test can prove if the device did meet the manufacturer's specification. If in doubt, question the manufacturer.

TYPICALS

Next to a guaranteed specification, there is likely to be another in a column labeled "typical".

It might mean that the manufacturer once actually saw one part as good as that. It could indicate that half the parts are better than that specification, and half will be worse. But it is equally likely to mean that, five years ago, half the parts were better and half worse. It could easily signify that a few parts might be slightly better, and a few parts a lot worse; after all, if the noise of an amplifier is extremely close to the theoretical limit, one cannot expect to find anything much better than that, but there will always be a few noisy ones.

If the specification of interest happens to be the bias current (I_b) of an op amp, a user can expect broad variations. For example, if the specification is 200 nA maximum, there might be many parts where I_b is 40 nA on one batch (where the beta is high), and a month later, many parts where the I_b is 140 nA when the beta is low.

Absolute Maximum Ratings (Note 11)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

lity and specifications.	TO-92 Package	+260°C
+35V to -0.2V		
+6V to -1.0V	opcomed operating rempire	T _{MIN} to T _{MAX}
10 mA	1 M34 T M34A	-50° F to $+300^\circ$ F
		-40°F to +230°F
-76°F to +356°F		+32°F to +212°F
-76°F to +300°F		
	+6V to -1.0V 10 mA -76°F to +356°F	+ 35V to -0.2V + 6V to -1.0V 10 mA -76°F to + 356°F LM34C, LM34C

Lead Temp. (Soldering, 4 seconds)

+300°C

TO-46 Package

DC Electrical Characteristics (Note 1, Note 6)

	Conditions	LM34A			LM34CA			
Parameter		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Units (Max)
Accuracy (Note 7)	$ \begin{array}{l} T_A = +77^\circ F \\ T_A = 0^\circ F \\ T_A = T_{MAX} \\ T_A = T_{MIN} \end{array} $	$\pm 0.4 \\ \pm 0.6 \\ \pm 0.8 \\ \pm 0.8$	±1.0 ±2.0 ±2.0		$\pm 0.4 \\ \pm 0.6 \\ \pm 0.8 \\ \pm 0.8$	±1.0 ±2.0	±2.0 ±3.0	ም ም ም ም
Nonlinearity (Note 8)	$T_{MIN} \le T_A \le T_{MAX}$	±0.35		± 0.7	±0.30		± 0.6	۴F
Sensor Gain (Average Slope)	$T_{MIN} \le T_A \le T_{MAX}$	+ 10.0	+9.9, +10.1		+ 10.0		+9.9, +10.1	mV/°F, min mV/°F, max
Load Regulation (Note 3)	$\begin{array}{l} T_A = \ +77^\circ F \\ T_{MIN} \leq T_A \leq T_{MAX} \\ 0 \leq I_L \leq 1 \ \text{mA} \end{array}$	±0.4 ± 0.5	±1.0	± 3.0	±0.4 ± 0.5	±1.0	± 3.0	mV/mA mV/mA
Line Regulation (Note 3)	$\begin{array}{l} T_{A}=\ +77^{\circ}F\\ 5V\leqV_{S}\leq30V \end{array}$	±0.01 ± 0.02	±0.05	±0.1	±0.01 ± 0.02	±0.05	. ±0.1	mV/V mV/V
Quiescent Current (Note 9)		75 131 76 132	90 92	160 163	75 116 76 117	90 92	139 142	μΑ μΑ μΑ μΑ
Change of Quiescent Current (Note 3)	$\begin{array}{l} 4V \leq V_S \leq 30V, + 77^{\circ}F \\ 5V \leq V_S \leq 30V \end{array}$	+0.5 + 1.0	2.0	3.0	0.5 1.0	2.0	3.0	μΑ μΑ
Temperature Coefficient of Quiescent Current		+0.30		+ 0.5	+0.30		+ 0.5	μA/°F
Minimum Temperature for Rated Accuracy	In circuit of <i>Figure 1,</i> I _L = 0	+ 3.0		+ 5.0	+ 3.0		+ 5.0	۴F
Long-Term Stability	$T_j = T_{MAX}$ for 1000 hours	±0.16			±0.16			۴F

Note 1: Unless otherwise noted, these specifications apply: -50° F $\leq T_j \leq +300^\circ$ F for the LM34 and LM34A; -40° F $\leq T_j \leq +230^\circ$ F for the LM34C and LM34CA; and $+32^\circ$ F $\leq T_j \leq +212^\circ$ F for the LM34D. V_S = +5 Vdc and I_{LOAD} = 50μ A in the circuit of *Figure 2;* +6 Vdc for LM34 and LM34A for 230° F $\leq T_j \leq 300^\circ$ F. These specifications also apply from $+5^\circ$ F to T_{MAX} in the circuit of *Figure 1*.

Note 2: Thermal resistance of the TO-46 package is 292°F/W junction to ambient and 43°F/W junction to case. Thermal resistance of the TO-92 package is 324°F/W junction to ambient.

Note 3: Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.

Note 4: Tested limits are guaranteed and 100% tested in production.

Note 5: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.

Note 6: Specification in BOLDFACE TYPE apply over the full rated temperature range.

Note 7: Accuracy is defined as the error between the output voltage and 10 mV/°F times the device's case temperature at specified conditions of voltage, current, and temperature (expressed in °F).

Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line over the device's rated temperature range.

Note 9: Quiescent current is defined in the circuit of Figure 1.

Note 10: Contact factory for availability of LM34CAZ.

** Note 11: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions (see Note 1).

A Point-By-Point Look

Let's look a little more closely at the data sheet of the National Semiconductor LM34, which happens to be a temperature sensor.

Note 1 lists the nominal test conditions and test circuits in which all the characteristics are defined. Some additional test conditions are listed in the column "Conditions", but Note 1 helps minimize the clutter.

Note 2 gives the thermal impedance, (which may also be shown in a chart or table).

Note 3 warns that an output impedance test, if done with a long pulse, could cause significant self-heating and thus, error.

Note 6 is intended to show which specs apply at all rated temperatures.

Note 7 is the definition of the "Accuracy" spec, and Note 8 the definition for non-linearity. Note 9 states in what test circuit the quiescent current is defined. Note 10 indicates that one model of the family may not be available at the time of printing (but happens to be available now), and Note 11 is the definition of Absolute Max Ratings.

- * Note-the "4 seconds" soldering time is a new standard for plastic packages.
- ** Note—the wording of Note 11 has been revised—this is the best wording we can devise, and we will use it on all future datasheets.

APPLICATIONS

Another important part of the data sheet is the applications section. It indicates the novel and conventional ways to use a device. Sometimes these applications are just little ideas to tweak a reader's mind. After looking at a couple of applications, one can invent other ideas that are useful. Some applications may be of no real interest or use.

In other cases, an application circuit may be the complete definition of the system's performance; it can be the test circuit in which the specification limits are defined, tested and guaranteed. But, in all other instances, the performance of a typical application circuit is not guaranteed, it is only typical. In many circumstances, the performance may depend on external components and their precision and matching. Some manufacturers have added a phrase to their data sheets:

"Applications for any circuits contained in this document are for illustration purposes only and the manufacturer makes no representation or warranty that such applications will be suitable for the use indicated without further testing or modification."

In the future, manufacturers may find it necessary to add disclaimers of this kind to avoid disappointing users with circuits that work well, much of the time, but cannot be easily guaranteed.

The applications section is also a good place to look for advice on quirks—potential drawbacks or little details that may not be so little when a user wants to know if a device will actually deliver the expected performance.

For example, if a buffer can drive heavy loads and can handle fast signals cleanly (at no load), the maker isn't doing anybody any favors if there is no mention that the distortion goes sky-high if the rated load is applied. Another example is the application hint for the LF156 family:

"Exceeding the negative common-mode limit on either input will cause a reversal of the phase to output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur, since raising the input back within the common-mode range again puts the input stage and, thus the amplifier, in a normal operating mode."

That's the kind of information a manufacturer should really give to a data-sheet reader because no one could ever guess it.

Sometimes, a writer slips a quirk into a characteristic curve, but it's wiser to draw attention to it with a line of text. This is because it's better to make the user sad before one gets started, rather than when one goes into production. Conversely, if a user is going to spend more than 10 minutes using a new product, one ought to spend a full five minutes reading the entire data sheet.

FINE PRINT

What other fine print can be found on a data sheet? Sometimes the front page may be marked "advance" or "preliminary." Then on the back page, the fine print may say something such as:

"This data sheet contains preliminary limits and design specifications. Supplemental information will be published at a later date. The manufacturer reserves the right to make changes in the products contained in this document in order to improve design or performance and to supply the best possible products. We also assume no responsibility for the use of any circuits described herein, convey no license under any patent or other right and make no representation that the circuits are free from patent infringement."

In fact, after a device is released to the marketplace in a preliminary status, the engineers love to make small improvements and upgrades in specifications and characteristics, and hate to degrade a specification from its first published value—but occasionally that is necessary.

Another item in the fine print is the manufacturer's telephone number. Usually it is best to refer questions to the local sales representative or field-applications engineer, because they may know the answer or they may be best able to put a questioner in touch with the right person at the factory.

Occasionally, the factory's applications engineers have all the information. Other times, they have to bring in product engineers, test engineers or marketing people. And sometimes the answer can't be generated quickly—data have to be gathered, opinions solidified or policies formulated before the manufacturer can answer the question. Still, the telephone number is the key to getting the factory to help.

ORIGINS OF DATA SHEETS

Of course, historically, most data sheets for a class of products have been closely modeled on the data sheet of the forerunner of that class. The first data sheet was copied to make new versions.

That's the way it happened with the UA709 (the first monolithic op amp) and all its copies, as well as many other similar families of circuits. Even today, an attempt is made to build on the good things learned from the past and add a few improvements when necessary. But, it's important to have real improvements, not just change for the sake of change.

So, while it's not easy to get the format and everything in it exactly right to please everybody, new data sheets are continually surfacing with new features, applications ideas, specifications and aids for the user. And, if the users complain loudly enough about misleading or inadequate data sheets, they can help lead the way to change data sheets. That's how many of today's improvements came about through customer demand.

Who writes data sheets? In some cases, a marketing person does the actual writing and engineers do the checking. In other companies, the engineer writes, while marketing people and other engineers check. Sometimes, a committee seems to be doing the writing. None of these ways is necessarily wrong.

For example, one approach might be: The original designer of the product writes the data sheet (inside his head) at the same time the product is designed. The concept here is, if one can't find the proper ingredients for a data sheet—good applications, convenient features for the user and nicely tested specifications as the part is being designed—then maybe it's not a very good product until all those ingredients are completed. Thus, the collection of raw materials for a good data sheet is an integral part of the design of a product. The actual assembly of these materials is an art which can take place later.

WHEN TO WRITE DATA SHEETS

A new product becomes available. The applications engineers start evaluating their application circuits and the test engineers examine their production test equipment.

But how can the users evaluate the new device? They have to have a data sheet—which is still in the process of being written. Every week, as the data sheet writer tries to polish and refine the incipient data sheet, other engineers are reporting, "These spec limits and conditions have to be revised," and, "Those application circuits don't work like we thought they would; we'll have one running in a couple of days." The marketing people insist that the data sheet must be finalized and frozen right away so that they can start printing copies to go out with evaluation samples.

These trying conditions may explain why data sheets always seem to have been thrown together under panic conditions and why they have so many rough spots. Users should be aware of the conflicting requirements: Getting a data sheet "as completely as possible" and "as accurately as possible" is compromised if one wants to get the data sheet "as quickly as possible."

The reader should always question the manufacturer. What are the alternatives? By not asking the right question, a misunderstanding could arise; getting angry with the manufacturer is not to anyone's advantage.

Robert Pease has been staff scientist at National Semiconductor Corp., Santa Clara, Calif., for eleven years. He has designed numerous op amps, data converters, voltage regulators and analog-circuit functions.

National Semiconductor

Appendix G Obsolete Product Replacement Guide


Some device types, individual temperature grades and package options have been discontinued. This guide is provided to help design engineers select and specify an appropriate alternative.

NSC Part Number	Replacement	Note	NSC Part Number	Replacement	Note
ADB1200	ADC3711	2	LM1822	LM1823	3
DAC1200/1201	DAC1265	2	LM1828	no replacement	
LF352	LM3631	2	LM1848	no replacement	
LF13300	ADC3711	2	LM1877N-1/N-2/N-3	LM1877N-9	2
LH0001	LM4250	2	LM2003	no replacement	
LH0005/LH0005A	LH0003	2	LM2808	no replacement	
LH0037	LH0036	3	LM2831	LM1851	2
LH0132	LH0032	2	LM3011	no replacement	
LH2011	LM11	2	LM3064	no replacement	
LH2201A	LM201A	2	LM3075	no replacement	
LH2208	LM208	2	TBA120V	no replacement	
LH2208A	LM208A	2	TBA440C	LM1823	2
LH24250	LM11	2	TBA510	no replacement	
LM170/270/370	LM13600N	2	TBA530	no replacement	
LM171/271/371	no replacement		TBA540	no replacement	
LM172/272/372	no replacement		TBA560C	no replacement	
LM173/273/373	no replacement		TBA920	no replacement	
LM174/274/374	no replacement		TBA950-2	no replacement	
LM175/275/375	no replacement		TBA970	no replacement	
LM216/316	LM11	2	TBA990	no replacement	
LM388N-2/N-3	LM388N-1	2	TDA440	no replacement	
LM377N	LM2877P	3	TDA2522/23	no replacement	
LM378N	LM2878P	3	TDA2530	no replacement	
LM379	LM2879T	3	TDA2530/31	no replacement	
LM1014	no replacement		TDA2540/41	no replacement	
LM1017	no replacement		TDA2560	no replacement	
LM1019	no replacement		TDA2590	no replacement	
LM1821S	LM1823	2	TDA3500	no replacement	


Note 1: IMPROVED REPLACEMENT: Pin for Pin replacement with superior electrical specifications.

Note 2: FUNCTIONAL REPLACEMENT: Consult datasheet to determine suitability of the replacement for specific application.

Note 3: SIMILAR DEVICE with superior performance: Consult datasheet to determine suitability of the replacement for specific application.




Physical Dimensions




7

8 Lead (0.200" Diameter P.C.) TO-99 Metal Can Package (H) NS Package Number H08C


Physical Dimensions




10 Lead (0.230" Diameter P.C.) TO-96 Metal Can Package (H)





Physical Dimensions







/






(









18 Lead Molded Dual In-Line Package (N)







Physical Dimensions












1





7

Physical Dimensions



National Semiconductor

Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16300 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

ALS/AS LOGIC DATABOOK-1987

Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS-1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

CMOS LOGIC DATABOOK-1988

CMOS AC Switching Test Circuits and Timing Waveforms

CMOS Application Notes

MM54HCT/MM74HCT

CD4XXX

MM54CXXX/MM74CXXX

Surface Mount

DATA ACQUISITION LINEAR DEVICES DATABOOK-1989

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital • Digital-to-Analog • Sample and Hold Temperature Sensors • Voltage References • Surface Mount

DATA COMMUNICATION/LAN/UART DATABOOK—Rev. 1—1988

LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTs Modems • Transmission Line Drivers/Receivers

DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK-1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

DRAM MANAGEMENT HANDBOOK—1988

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A

F100K DATABOOK-1989

Family Overview • F100K Datasheets • 11C Datasheets • 10K and 100K Memory Datasheets Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations Power Distribution and Thermal Considerations • Testing Techniques • Quality Assurance and Reliability

FACT™ ADVANCED CMOS LOGIC DATABOOK—1989

Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX

FAST® ADVANCED SCHOTTKY TTL LOGIC DATABOOK—1988

Circuit Characteristics • Ratings, Specifications and Waveforms • Design Considerations • 54F/74FXXX

FAST® APPLICATIONS HANDBOOK—REPRINT

Reprint of 1987 Fairchild FAST Applications Handbook

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics • Index

GENERAL PURPOSE LINEAR DEVICES DATABOOK-1989

Continuous Voltage Regulators • Switching Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators Instrumentation Amplifiers • Surface Mount

GRAPHICS HANDBOOK—1989

Advanced Graphics Chipset • DP8500 Development Tools • Application Notes

INTERFACE DATABOOK—1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

LS/S/TTL DATABOOK-1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

MASS STORAGE HANDBOOK-1988

Winchester Disk Preamplifiers • Winchester Disk Servo Control • Winchester Disk Pulse Detectors Winchester Disk Data Separators/Synchronizers and ENDECs • Winchester Disk Data Controller SCSI Bus Interface Circuits • Floppy Disk Controllers

MEMORY DATABOOK—1988

PROMs, EPROMs \bullet Flash EPROMs and EEPROMs \bullet TTL I/O SRAMs ECL I/O SRAMs \bullet ECL I/O Memory Modules

MICROCONTROLLER DATABOOK—1988

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Display/Terminal Management Processor (TMP) Microcontroller Development Tools

PROGRAMMABLE LOGIC DATABOOK & DESIGN MANUAL—1989

Product Line Overview • Datasheets • Designing with PLDs • PLD Design Methodology • PLD Design Development Tools Fabrication of Programmable Logic • Application Examples

REAL TIME CLOCK HANDBOOK—1989

Real Time Clocks and Timer Clock Peripherals • Application Notes

RELIABILITY HANDBOOK—1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510 The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

SERIES 32000 MICROPROCESSORS DATABOOK-1988

Series 32000 Overview • Central Processing Units • Slave Processors • Peripherals • Board Level Products Development Systems and Tools • Software Support • Application Notes • NSC800 Family

TELECOMMUNICATIONS—1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

ALABAMA

Huntsville Arrow Electronics (205) 837-6955 **Bell Industries** (205) 837-1074 Hamilton/Avnet (205) 837-7210 Pioneer Technology (205) 837-9300 ARIZONA Chandle Hamilton/Avnet (602) 231-5100 Phoenix Arrow Electronics (602) 437-0750 Tempe Anthem Electronics (602) 966-6600 Bell Industries (602) 966-7800 CALIFORNIA Agora Hills Zeus Components (818) 889-3838 Anaheim Time Electronics (714) 934-0911 Chatsworth Anthem Electronics (818) 700-1000 Arrow Electronics (818) 701-7500 Hamilton Electro Sales (818) 700-6500 Time Electronics (818) 998-7200 Costa Mesa Avnet Electronics (714) 754-6050 Hamilton Electro Sales (714) 641-4159 Garden Grove **Bell Industries** (714) 895-7801 Gardena **Bell Industries** (213) 515-1800 Hamilton Electro Sales (213) 217-6751 Irvine Anthem Electronics (714) 768-4444 Ontario Hamilton/Avnet (714) 989-4602 Rocklin Anthem Electronics (916) 922-6800 **Bell Industries** (916) 969-3100 Sacramento Hamilton/Avnet (916) 925-2216 San Diego Anthem Electronics (619) 453-9005 Arrow Electronics (619) 565-4800 Hamilton/Avnet (619) 571-7510 **Time Electronics** (619) 586-1331 San Jose Anthem Electronics (408) 453-1200 Pioneer Technology (408) 954-9100 Zeus Components (408) 998-5121

Sunnyvale Arrow Electronics (408) 745-6600 **Bell Industries** (408) 734-8570 Hamilton/Avnet (408) 743-3355 Time Electronics (408) 734-9888 Thousand Oaks **Bell Industries** (805) 499-6821 Torrance Time Electronics (213) 320-0880 Tustin Arrow Electronics (714) 838-5422 Yorba Linda Zeus Components (714) 921-9000 COLORADO Englewood Anthem Electronics (303) 790-4500 Arrow Electronics (303) 790-4444 Hamilton/Avnet (303) 799-9998 Wheatridge Bell Industries (303) 424-1985 CONNECTICUT Cheshire Time Electronics (203) 271-3200 Danbury Hamilton/Avnet (203) 797-2800 Meriden Anthem Electronics (203) 237-2282 Norwalk Pioneer Standard (203) 853-1515 Wallingford Arrow Electronics (203) 265-7741 FLORIDA Altamonte Springs Pioneer Technology (407) 834-9090 Clearwater Pioneer Technology (813) 536-0445 Deerfield Beach Arrow Electronics (305) 429-8200 Bell Industries (305) 421-1997 Pioneer Technology (305) 428-8877 Fort Lauderdale Hamilton/Avnet (305) 971-2900 Lake Mary Arrow Electronics (407) 323-9300 Largo **Bell Industries** (813) 541-4434 Oviedo Zeus Components (407) 365-3000 St. Petersburg Hamilton/Avnet (813) 576-3930 Winter Park Hamilton/Avnet (407) 628-3888

GEORGIA

Norcross Arrow Electronics (404) 449-8252 **Bell Industries** (404) 662-0923 Hamilton/Avnet (404) 447-7500 Pioneer Technology (404) 448-1711 ILLINOIS Addison Pioneer Standard (312) 437-9680 Bensenville Hamilton/Avnet (312) 860-7780 Elk Grove Village Anthem Electronics (312) 640-6066 **Bell Industries** (312) 640-1910 Itasca Arrow Electronics (312) 250-0500 Urbana **Bell Industries** (217) 328-1077 Wooddale **Time Electronics** (312) 350-0610 INDIANA Carmel Hamilton/Avnet (317) 844-9333 Fort Wayne **Bell Industries** (219) 423-3422 Indianapolis Advent Electronics Inc. (317) 872-4910 Arrow Electronics (317) 243-9353 **Bell Industries** (317) 875-8200 Pioneer Standard (317) 849-7300 IOWA Cedar Rapids Advent Electronics (319) 363-0221 Arrow Electronics (319) 395-7230 Bell Industries (319) 395-0730 Hamilton/Avnet (319) 362-4757 KANSAS Lenexa Arrow Electronics (913) 541-9542 Hamilton/Avnet (913) 888-8900 Pioneer Standard (913) 492-0500 MARYLAND Columbia Anthem Electronics (301) 995-6640 Arrow Electronics (301) 995-6002 Hamilton/Avnet (301) 995-3500 Time Electronics (301) 964-3090 Zeus Components (301) 997-1118 Gaithersburg Pioneer Technology (301) 921-0660

MASSACHUSETTS Andover **Bell Industries** (508) 474-8880 Lexinaton Pioneer Standard (617) 861-9200 Zeus Components (617) 863-8800 Norwood Gerber Electronics (617) 769-6000 Peabody Hamilton/Avnet (617) 531-7430 Time Electronics (617) 532-6200 Wilmington Anthem Electronics (617) 657-5170 Arrow Electronics (617) 935-5134 MICHIGAN Ann Arbor Arrow Electronics (313) 971-8220 Bell Industries (313) 971-9093 Grand Rapids Arrow Electronics (616) 243-0912 Hamilton/Avnet (616) 243-8805 Pioneer Standard (616) 698-1800 Livonia Pioneer Standard (313) 525-1800 Novi Hamilton/Avnet (313) 347-4720 Wyoming R. M. Electronics, Inc. (616) 531-9300 MINNESOTA Eden Prairie Anthem Electronics (612) 944-5454 Pioneer Standard (612) 944-3355 Edina Arrow Electronics (612) 830-1800 Minnetonka Hamilton/Avnet (612) 932-0600 MISSOURI Chesterfield Hamilton/Avnet (314) 537-1600 St. Louis Arrow Electronics (314) 567-6888 Time Electronics (314) 391-6444 NEW HAMPSHIRE Hudson Bell Industries (603) 882-1133 Manchester Arrow Electronics (603) 668-6968 Hamilton/Avnet (603) 624-9400

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

NEW JERSEY Cherry Hill Hamilton/Avnet (609) 424-0100 Fairfield Anthem Electronics (201) 227-7960 Hamilton/Avnet (201) 575-3390 Mariton Arrow Electronics (609) 596-8000 Parsippany Arrow Electronics (201) 538-0900 Pine Brook Nu Horizons Electronics (201) 882-8300 Pioneer Standard (201) 575-3510 Time Electronics (201) 882-4611 NEW MEXICO Albuquerque Alliance Electronics Inc. (505) 292-3360 Arrow Electronics (505) 243-4566 **Bell Industries** (505) 292-2700 Hamilton/Avnet (505) 765-1500 NEW YORK Amityville Nu Horizons Electronics (516) 226-6000 Binghamton Pioneer (607) 722-9300 Buffalo Summit Electronics (716) 887-2800 Fairport Pioneer Standard (716) 381-7070 Time Electronics (716) 383-8853 Hauppauge Anthem Electronics (516) 273-1660 Arrow Electronics (516) 231-1000 Hamilton/Avnet (516) 434-7413 Time Electronics (516) 273-0100 Port Chester Zeus Components (914) 937-7400 Rochester Arrow Electronics (716) 427-0300 Hamilton/Avnet (716) 475-9130 Summit Electronics (716) 334-8110 Ronkonkoma Zeus Components (516) 737-4500 Syracuse Hamilton/Avnet (315) 437-2641 Time Electronics (315) 432-0355 Westbury Hamilton/Avnet Export Div. (516) 997-6868 Woodbury Pioneer Electronics (516) 921-8700

NORTH CAROLINA Charlotte Pioneer Technology (704) 527-8188 Time Electronics (704) 522-7600 Durham Pioneer Technology (919) 544-5400 Raleigh Arrow Electronics (919) 876-3132 Hamilton/Avnet (919) 878-0810 Winston-Salem Arrow Electronics (919) 725-8711 OHIO Centerville Arrow Electronics (513) 435-5563 Cleveland Pioneer (216) 587-3600 Dayton **Bell Industries** (513) 435-8660 Bell Industries-Military (513) 434-8231 Hamilton/Avnet (513) 439-6700 Pioneer Standard (513) 236-9900 Zeus Components (914) 937-7400 Solon Arrow Electronics (216) 248-3990 Hamilton/Avnet (216) 831-3500 Westerville Hamilton/Avnet (614) 882-7004 OKLAHOMA Tulsa Arrow Electronics (918) 252-7537 Hamilton/Avnet (918) 252-7297 Radio Inc. (918) 587-9123 OREGON Beaverton Almac-Stroum Electronics (503) 629-8090 Anthem Electronics (503) 643-1114 Arrow Electronics (503) 645-6456 Hamilton/Avnet (503) 627-0201 Lake Oswego **Bell Industries** (503) 241-4115 PENNSYLVANIA Horsham Anthem Electronics (215) 443-5150 Pioneer Technology (215) 674-4000 King of Prussia Time Electronics (215) 337-0900

Monroeville

Arrow Electronics

(412) 856-7000

Pittsburgh Hamilton/Avnet (412) 281-4150 Pioneer (412) 782-2300 TEXAS Austin Arrow Electronics (512) 835-4180 Hamilton/Avnet (512) 837-8911 **Pioneer Standard** (512) 835-4000 Time Electronics (512) 399-3051 Carrollton Arrow Electronics (214) 380-6464 Time Electronics (214) 241-7441 Dallas Hamilton/Avnet (214) 404-9906 Pioneer Standard (214) 386-7300 Houston Arrow Electronics (713) 530-4700 Pioneer Standard (713) 988-5555 Richardson Anthem Electronics (214) 238-7100 Zeus Components (214) 783-7010 Stafford Hamilton/Avnet (713) 240-7733 UTAH Midvale **Bell Industries** (801) 972-6969 Salt Lake City Anthem Electronics (801) 973-8555 Arrow Electronics (801) 973-6913 Hamilton/Avnet (801) 972-4300 West Valley Time Electronics (801) 973-8181 WASHINGTON Bellevue Almac-Stroum Electronics (206) 643-9992 **Bothell** Anthem Electronics (206) 483-1700 Kent Arrow Electronics (206) 575-4420 Redmond Hamilton/Avnet (206) 867-0148

WISCONSIN Brookfield Arrow Electronics (414) 792-0150 Meguon Taylor Electric (414) 241-4321 Waukesha **Bell Industries** (414) 547-8879 Hamilton/Avnet (414) 784-4516 CANADA WESTERN PROVINCES Burnaby Hamilton/Avnet (604) 437-6667 Semad Electronics (604) 420-9889 Calgary Hamilton/Avnet (403) 250-9380 Semad Electronics (403) 252-5664 Zentronics (403) 272-1021 Edmonton Zentronics (403) 468-9306 Richmond Zentronics (604) 273-5575 Saskatoon Zentronics (306) 955-2207 Winnipeg Zentronics (204) 694-1957 EASTERN PROVINCES Brampton Zentronics (416) 451-9600 Mississauga Hamilton / Avnet (416) 677-7432 Nepean Hamilton/Avnet (613) 226-1700 Zentronics (613) 226-8840 Ottawa Semad Electronics (613) 727-8325 Pointe Claire Semad Electronics (514) 694-0860 St. Laurent Hamilton/Avnet (514) 335-1000 Zentronics (514) 737-9700 Willowdale ElectroSonic Inc. (416) 494-1666

`

SALES OFFICES

ALABAMA Huntsville (205) 721-9367 ARIZONA Tempe (602) 966-4563 CALIFORNIA Inglewood (213) 645-4226 Roseville (916) 786-5577 San Diego (619) 587-0666 Santa Clara (408) 562-5900 Tustin (714) 259-8880 Woodland Hills (818) 888-2602

COLORADO Boulder (303) 440-3400 Colorado Springs (303) 578-3319 Englewood (303) 790-8090

CONNECTICUT Hamden (203) 288-1560 FLORIDA Boca Raton (407) 997-8133 Orlando (305) 629-1720 St. Petersburg (813) 577-1380 GEORGIA Norcross (404) 441-2740 ILLINOIS Schaumburg (312) 397-8777 INDIANA Carmel (317) 843-7160 Fort Wayne (219) 484-0722 IOWA Cedar Rapids (319) 395-0090 KANSAS Overland Park (913) 451-4402 MARYLAND Hanover (301) 796-8900 MASSACHUSETTS Burlington (617) 273-3170 MICHIGAN Grand Rapids (616) 940-0588 W. Bloomfield (313) 855-0166 MINNESOTA Bloomington (612) 854-8200 NEW JERSEY Paramus (201) 599-0955 NEW MEXICO Albuquerque (505) 884-5601 NEW YORK Fairport (716) 223-7700 Liverpool (315) 451-9091 Melville (516) 351-1000 Wappinger Falls (914) 298-0680 NORTH CAROLINA Cary (919) 481-4311 оню Davton (513) 435-6886 Dublin (614) 766-3679 Independence (216) 524-5577

ONTARIO Mississauga (416) 678-2920 Nepean (613) 596-0411 OREGON Portland (503) 639-5442 PENNSYLVANIA Horsham (215) 672-6767 PUERTO RICO **Rio** Piedias (809) 758-9211 QUEBEC Lachine (514) 636-8525 TEXAS Austin (512) 346-3990 Houston (713) 771-3547 Richardson (214) 234-3811 UTAH Salt Lake City (801) 322-4747 WASHINGTON Bellevue (206) 453-9944 WISCONSIN Brookfield (414) 782-1818



National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

SALES OFFICES (Continued)

INTERNATIONAL OFFICES

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadatupe Inn Mexico, 01020 D.F. Mexico Tel: 52-5-524-9402

National Semicondutores Do Brasil Ltda. Av. Brig. Faria Lima, 1383 60 Andor-Conj. 62 01451 Sao Paulo, SP. Brasil Tel: (55/11) 212-5066 Fax: (55/11) 211-1181 NSBR BR

National Semiconductor GmbH Industriestrasse 10 D-8080 Furstenfeldbruck West Germany Tel: (0-81-41) 103-0 Telex: 527-649

National Semiconductor (UK) Ltd. The Maple, Kembrey Park Swindon, Wiltshire SN2 6UT United Kingdom Tel: (07-93) 61-41-41 Telex: 444-674 Fax: (07-93) 69-75-22

National Semiconductor Benelux Vorstlaan 100 B-1170 Brussels Belgium Tel: (02) 6-61-06-80 Telex: 61007

National Semiconductor (UK) Ltd. Ringager 4A, 3 DK-2605 Brondby Denmark Tel; (02) 43-32-11 Telex: 15-179.

Fax: (02) 43-31-11

National Semiconductor S.A. Centre d'Affaires-La Boursidiere Bâtiment Champagne, B.P. 90 Route Nationale 186 F-92357 Le Plessis Robinson France

Tel: (1) 40-94-88-88 Telex: 631065 Fax: (1) 40-94-88-11

National Semiconductor (UK) Ltd. Unit 2A Clonskeagh Square Clonskeagh Road Dublin 14

Tel: (01) 69-55-89 Telex: 91047

Fax: (01) 69-55-89 National Semiconductor S.p.A.

Strada 7, Palazzo R/3 20089 Rozzano Milanofiori Italy

Tel: (02) 8242046/7/8/9 National Semiconductor (UK) Ltd. P.O. Box 29

N-1321 Stabekk Norway Tel: (2) 12-53-70 Fax: (2) 12-53-75

National Semiconductor AB Box 2016 Stensatravagen 13 S-12702 Skarholmen Sweden Tel: (08) 970190

Telex: 10731 National Semiconductor Calle Agustin de Foxa, 27 28036 Madrid Spain Tel: (01) 733-2958

Telex: 46133

National Semiconductor Switzerland Alte Winterthurerstrasse 53 Positach 567 Ch-8304 Wallisellen-Zurich Switzerland Tel: (01) 830-2727 Telex: 828-444

National Semiconductor Kauppakartanonkatu 7 A22 SF-00930 Helsinki Finland Tel: (90) 33-80-33 Telex: 126116

National Semiconductor Postbus 90 1380 AB Weesp The Netherlands Tel: (0-29-40) 3-04-48 Telex: 10-956 Fax: (0-29-40) 3-04-30

National Semiconductor Japan Ltd. Sanseido Bldg. 5F 4-15 Nishi Shinjuku Shinjuku-ku Tokyo 160 Japan Tel: 3-299-7001 Fax: 3-299-7000

National Semiconductor Hong Kong Ltd. Suite 513, 516 Floor, Chinachem Golden Plaza, 77 Mody Road, Tsimshatsui East, Kowloon, Hong Kong Tel: 3-7231290 Telex: 52996 NSSEA HX Fax: 3-3112536

National Semiconductor (Australia) PTY, Ltd.

(Australia) F17, EU 1st Floor, 441 St. Kilda Rd. Melbourne, 3004 Victory, Australia Tel: (03) 267-5000 Fax: 61-3-2677458

National Semiconductor (PTE), Ltd. 200 Cantonment Road 13-01 Southpoint Singapore 0208

Singapore 0208 Tel: 2252226 Telex: RS 33877

National Semiconductor (Far East) Ltd. Taiwan Branch P.O. Box 68-332 Taipei 7th Floor, Nan Shan Life Bldg. 302 Min Chuan East Road, Taipei, Taiwan R.O.C. Tel: (66) 02-501-7227 Telex: 22837 NSTW

Cable: NSTW TAIPEI

National Semiconductor (Far East) Ltd.

Korea Branch 13th Floor, Dai Han Life Insurance 63 Building, 60, Yoido-dong, Youngdeungpo-ku, Seoul, Korea 150-763 Tel: (02) 784-8051/3, 785-0696/8 Telex: 24942 NSPKLO Fax: (02) 784-8054

© 1989 National Semiconductor T

TL/2613P RRD/RRD75₽