## Linear <br> Databook

- Voltage Regulators
- Operational Amplifiers
- Buffers
- Voltage Comparators
- Instrumentation Amplifiers
- Surface Mount


## Linear Databook

## 1988 Edition

## General Information

Alphanumeric
Cross Reference Guide by Part Number
Package Cross Reference
Linear Databook 2 Selection Guides
Active Filters
Analog Switches/Multiplexers
Analog-to-Digital Converters
Digital-to-Analog Converters
Sample and Hold
Temperature Sensors
Voltage References
Linear Databook 3 Selection Guides
Audio Circuits
Radio Circuits
Video Circuits
Motion Control
Special Functions

## Voltage Regulators

## Operational Amplifiers

## Buffers

## Voltage Comparators

Instrumentation Amplifiers

## Surface Mount

## Appendices/Physical Dimensions

## TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

| Abuseable ${ }^{\text {TM }}$ | E-Z-LINKTM | Naked-8TM | Shelf $\sim$ Chek ${ }^{\text {TM }}$ |
| :---: | :---: | :---: | :---: |
| AnadigTM | 5-Star Service ${ }^{\text {TM }}$ | National ${ }^{\text {® }}$ | SPIRETM |
| ANS-R-TRANTM | GENIXTM | NAX 800 ${ }^{\text {TM }}$ | STARTM |
| APPSTM | GNXTM | Nitride Plus ${ }^{\text {TM }}$ | Starlink ${ }^{\text {TM }}$ |
| Auto-Chem DeflasherTM | HEX 3000тм | Nitride Plus Oxide ${ }^{\text {TM }}$ | STARPLEXTM |
| BI-FETTM | HPCTM | NMLTM | STARPLEX IITM |
| BI-FET IITM | ICM ${ }^{\text {TM }}$ | NOBUSTM | SuperChipTM |
| BI-LINETM | INFOCHEXTM | NSC800'm | SuperScript ${ }^{\text {TM }}$ |
| BIPLANTM | Integral ISETM | NSX-16TM | SYS32TM |
| BLCTM | Intelisplay ${ }^{\text {TM }}$ | NS-XC-16TM | TapePak™ |
| BLXTM | ISETM | NURAM ${ }^{\text {™ }}$ | TDSTM |
| Brite-LiteTM | ISE/06TM | OXISSTM | TeleGate ${ }^{\text {TM }}$ |
| BTLTM | ISE/08TM | P²CMOSTM | The National Anthem ${ }^{\text {® }}$ |
| CheckTrack ${ }^{\text {TM }}$ | ISE/16TM | Perfect Watch' ${ }^{\text {TM }}$ | TimenChek ${ }^{\text {TM }}$ |
| CIM ${ }^{\text {TM }}$ | ISE32TM | PharmanChekTM | TINATM |
| CIMBUSTM | KeyScantM | PLANTM | TLCTM |
| Clock $\sim^{\text {Chek }}{ }^{\text {TM }}$ | LMCMOSTM | Polycraft ${ }^{\text {TM }}$ | Trapezoidal ${ }^{\text {TM }}$ |
| COMBOTM | M ${ }^{2} \mathrm{CMOSTM}$ | POSitalker ${ }^{\text {TM }}$ | TRI-CODETM |
| COMBO ITM | Macrobus ${ }^{\text {TM }}$ | Power \& Control ${ }^{\text {PM }}$ | TRI-POLYTM |
| COMBO IITM | Macrocomponent ${ }^{\text {TM }}$ | QUAD3000TM | TRI-SAFETM |
| COPSTM microcontrollers | Meat $\mathrm{CH}^{\text {Chek }}{ }^{\text {TM }}$ | QUIKLOOKTM | TRI-STATE® |
| Datachecker® | Microbus ${ }^{\text {TM }}$ data bus | RATTM | TURBOTRANSCEIVERTM |
| DENSPAKTM | MICRO-DACTM | RTX16TM | VIPTM |
| DIBTM | $\mu$ talkerTM | SABRTM | VR32TM |
| Digitalker® ${ }^{\text {® }}$ | MicrotalkerTM | Script ${ }^{\text {Chek }}{ }^{\text {TM }}$ | XMOSTM |
| DISCERNTM | MICROWIRETM | SCXTM | XPUTM |
| DISTILLTM | MICROWIRE/PLUSTM | SERIES/800тM | Z STARTM |
| DNRTM | MOLETM | Series 3000тM | 883B/RETSTM |
| DPVM ${ }^{\text {™ }}$ | MSTTM | Series 32000® | 883S/RETSTM |
| ELSTARTM |  |  |  |

Teflon ${ }^{\circledR}$ is a registered trademark of E.I. DuPont Corporation

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

Linear Products Introduction

National Semiconductor Corporation first established itself as the Linear Leader in 1967 with the introduction of the FIRST MONOLITHIC VOLTAGE REGULATOR . . . LM100. In the 20 years since, many of our products were firsts in performance and function. Today, this catalog spans the traditional areas of Op Amps, Voltage Regulators, Voltage References and Temperature Sensors, to Data Acquisition, Communication, Automotive, and Power Plus Control. National Semiconductor intends to remain a leader in the traditional product areas while forging ahead into VLSI solutions for analog problems and analog systems.
You can rely on National LINEAR to develop the most comprehensive product offering for use in the commercial, computer, automotive, telecommunication, industrial or military business segments. More than 1,000 basic LINEAR products ( 5400 options) allow design engineers to find the optimum Linear IC solution from National Semiconductor.
The Linear product line is presented in 3 Databooks. All sections are referenced and cross-indexed to provide quick and easy access. The technical information and basic product specifications are presented in data sheet format, including maximum ratings, electrical characteristics, performance curves and package information.
Additional application information is available as specific application notes or completely compiled in the LINEAR APPLICATIONS HANDBOOK. A product cross reference to the specific application note has been provided. This handbook and the 3 -volume set of Linear Data Books represent a complete base of information to the National LINEAR product line.

## Product Status Definitions

Definition of Terms

| Data Sheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advanced Information | Formative or <br> In Design | This data sheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First <br> Production | This data sheet contains preliminary data and supplementary data will <br> be published at a later date. National Semiconductor Corporation <br> reserves the right to make changes at any time without notice in order <br> to improve design and supply the best possible product. |
| No <br> Identification | Full <br> Noted | Production data sheet contains final specifications. National Semiconductor |
| Corporation reserves the right to make changes at any time without |  |  |
| notice in order to improve design and supply the best possible product. |  |  |

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

## Table of Contents

Alphanumeric Index1
Cross Reference by Part Number ..... 13
Package Cross Reference ..... 19
Linear 2 Selection Guides ..... 23
Active Filters Definition of Terms ..... 24
Active Filters Selection Guide ..... 25
Analog Switches/Multiplexers Definition of Terms ..... 26
Analog Switches/Multiplexers Selection Guide ..... 27
Analog-to-Digital Converters Definition of Terms ..... 28
Analog-to-Digital Selection Guides ..... 29
Digital-to-Analog Converters Definition of Terms ..... 32
Digital-to-Analog Converters Selection Guide ..... 33
Sample and Hold Definition of Terms ..... 35
Sample and Hold Selection Guide ..... 36
Temperature Sensor Selection Guide ..... 37
Voltage Reference Selection Guide ..... 38
Linear 3 Selection Guides ..... 43
Audio Definition of Terms ..... 44
Audio Selection Guide ..... 45
Radio Definition of Terms ..... 49
Radio Selection Guide ..... 50
Video Definition of Terms ..... 54
Video Selection Guide ..... 56
Motion Control Selection Guide ..... 59
Special Functions Selection Guide ..... 60
Section 1 Voltage Regulators
Voltage Regulators Definition of Terms ..... 1-3
Voltage Regulators Selection Guide ..... 1-4

* HS7067/HS7107 7 Amp, Multimode, High Efficiency Switching Regulator ..... 1-7
* HS9151 Micro-Switching Off-Line Power Converter 120/VAC/ + 5V ..... 1-17
LH0075 Positive Precision Programmable Regulator ..... 1-23
LH0076 Negative Precision Programmable Regulator ..... 1-28
LM104/LM204/LM304 Negative Regulator ..... 1-33
LM105/LM205/LM305/LM305A, LM376 Voltage Regulator. ..... 1-37
LM109/LM309 5-Volt Regulator ..... 1-44
LM117/LM317 3-Terminal Adjustable Regulator ..... 1-50
LM117HV/LM317HV 3-Terminal Adjustable Regulator ..... 1-61
LM120/LM320 Series 3-Terminal Negative Regulator ..... 1-71
LM123 3 Amp, 5-Volt Positive Regulator ..... 1-80
LM125/LM325/LM325A, LM126/LM326 Voltage Regulators ..... 1-85
* LM133/LM333 3-Amp Negative Adjustable Voltage Regulator ..... 1-93
LM137/LM337 3-Terminal Negative Adjustable Regulator ..... 1-100
LM137HV/LM337HV 3-Terminal Negative Adjustable Regulators (High Voltage) ..... 1-106
LM138/LM338 5 Amp Adjustable Power Regulator ..... 1-112
LM140A/LM140/LM340A/LM340 Series 3-Terminal Positive Regulators ..... 1-123
LM140L/LM340L Series 3-Terminal Positive Regulators ..... 1-131
LM145/LM345 Negative 3 Amp Regulator ..... 1-135
LM150/LM350 3 Amp Adjustable Power Regulator ..... 1-139
LM196/LM396 10 Amp Adjustable Voltage Regulator ..... 1-151
LM317L 3-Terminal Adjustable Regulator ..... 1-163
LM320L 3-Terminal Negative Regulator ..... 1-174


## Table of Contents ${ }_{\text {(Continues) }}$

Section 1 Voltage Regulators (Continued)
LM330 3-Terminal Positive Regulator ..... 1-179
LM337L 3-Terminal Adjustable Regulator ..... 1-184
LM723 Voltage Regulator ..... 1-186

* LM1578/LM2578/LM3578 Switching Regulator ..... 1-195
* LM2925 Low Drop-Out Regulator with Delayed Reset ..... 1-208
LM2930 3-Terminal Positive Regulator ..... 1-214
LM2931 Series Low Drop-Out Regulator ..... 1-219
LM2935 Low Drop-Out Dual Regulator ..... 1-225
* LM2940C 1A Low Drop-Out Regulator ..... 1-233
* LM2984C Microprocessor Power Supply System ..... 1-238
LM78XX Series Voltage Regulator ..... 1-251
LM78LXX Series 3-Terminal Positive Regulator ..... 1-254
LM79XX Series 3-Terminal Negative Regulator ..... 1-259
LM79LXXAC Series 3-Terminal Negative Regulator ..... 1-266
* LMC7660/LMC7669 Switched Capacitor Voltage Converter ..... 1-271
* LP2950/LP2950AC/LP2950C 5V and LP2951/LP2951AC/LP2951C Adjustable Micropower Voltage Regulator ..... 1-280
Section 2 Operational Amplifiers
Operational Amplifiers Definition of Terms ..... 2-4
Operational Amplifiers Selection Guide ..... 2-5
* LF147/LF347/LF347A Wide Bandwidth Quad JFET Input Operational Amplifiers ..... 2-14
LF155/LF156/LF157 Series Monolothic JFET Input Operational Amplifiers ..... 2-23
LF155, LF155A, LF255, LF355, LF355A, LF355B Low Supply Current ..... 2-23
LF156, LF156A, LF256, LF356, LF356A, LF356B Wide Band ..... 2-23
LF157, LF157A, LF257, LF357, LF357A, LF357B Wide Band Decompensated (AVMIN = 5) ..... 2-23
LF351 Wide Bandwidth JFET Input Operational Amplifier ..... 2-38
LF353 Wide Bandwidth Dual JFET Input Operational Amplifier ..... 2-46
LF400C Fast Settling JFET Input Operational Amplifier ..... 2-55
* LF401 Precision Fast Settling JFET Input Operational Amplifier ..... 2-64
LF411A/LF411 Low Offset, Low Drift JFET Input Operational Amplifier ..... 2-73
LF412A/LF412 Low Offset, Low Drift Dual JFET Operational Amplifier ..... 2-80
LF441A/LF441 Low Power JFET Input Operational Amplifier ..... 2-87
LF442A/LF442 Dual Low Power JFET Input Operational Amplifier ..... 2-94
LF444A/LF444 Quad Low Power JFET Input Operational Amplifier ..... 2-103
* LF455/LF456/LF457 Series Monolithic JFET Operational Amplifier ..... 2-110
LF13741 Monolithic JFET Input Operational Amplifier ..... 2-112
LH0003/LH0003C Wide Bandwidth Operational Amplifier ..... 2-124
LH0004/LH0004C High Voltage Operational Amplifier ..... 2-127
LH0020/LH0020C High Gain Operational Amplifier ..... 2-131
LH0021/LH0021C 1.0 Amp Power Operational Amplifier: LH0041/LH0041C 0.2 Amp Power Operational Amplifier ..... 2-134
LH0022/LH0022C High Performance FET Op Amp; LH0042/LH0042C Low Cost
FET Op Amp; LH0052/LH0052C Precision FET Op Amp ..... 2-138
LH0024/LH0024C High Slew Rate Operational Amplifier ..... 2-150
LH0032/LH0032A/LH0032C/LH0032AC Ultra Fast FET-Input Operational Amplifier ..... 2-154
LH0044 Series Precision Low Noise Operational Amplifiers ..... 2-161
LH0045/LH0045C Two Wire Transmitter ..... 2-169
LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier ..... 2-181
LH0062/LH0062C High Speed FET Operational Amplifier ..... 2-184


## Table of Contents ${ }_{(\text {Coninineos) }}$

## Section 2 Operational Amplifiers (Continued)

LH0082 Optical Communication Receiver/Amplifier ..... 2-193
LH0086/LH0086C Digitally-Programmable-Gain Amplifier . ..... 2-207
LH0101/LH0101C/LH0101A/LH0101AC Power Operational Amplifier ..... 2-214

* LH4101/LH4001C Wideband High Current Operational Amplifier ..... 2-225
* LH4104/LH4104C Fast Settling High Current Operational Amplifier ..... 2-230
* LH4105 Precision Fast Settling High Current Operational Amplifier ..... 2-236
LM10/LM10B(L)/LM10C(L) Op Amp and Voltage Reference ..... 2-242
LM11/LM11C/LM11CL Operational Amplifiers ..... 2-259
* LM12(L/C/CL) 150W Operational Amplifier ..... 2-272
LM101A/LM201A/LM301A Operational Amplifiers ..... 2-285
LM107/LM207/LM307 Operational Amplifiers ..... 2-295
LM108/LM208/LM308 Operational Amplifiers ..... 2-301
LM108A/LM208A/LM308A Operational Amplifiers ..... 2-308
LM112/LM212/LM312 Operational Amplifiers ..... 2-314
LM118/LM218/LM318 Operational Amplifiers ..... 2-319
LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902 Low Power Quad Operational Amplifiers ..... 2-329
LM143/LM343 High Voltage Operational Amplifier ..... 2-342
LM144/LM344 High Voltage, High Slew Rate Operational Amplifiers ..... 2-352
LM146/LM246/LM346 Programmable Quad Operational Amplifiers ..... 2-359
LM148/LM248/LM348 Quad 741 Op Amps; LM149/LM249/LM349 Wide Band Decompensated (AV(MIN) = 5) ..... 2-371
LM158/LM258/LM358/LM158A/LM258A/LM358A, LM2904 Low Power Dual Operational Amplifiers ..... 2-384
LM192/LM292/LM392, LM2924 Low Power Operational Amplifier/Voltage Comparator ..... 2-397
LM359 Dual, High Speed, Programmable Current Mode (Norton) Amplifier ..... 2-401
* LM604A/LM604 4 Channel MUX-Amp ..... 2-419
* LM607/LM607A/LM607B Precision Operational Amplifier ..... 2-432
* LM611 Adjustable Micropower Floating Voltage Reference and Single-Supply Operational Amplifier ..... $2-438$
* LM614 Adjustable Micropower Floating Voltage Reference and Four Single-Supply Operational Amplifiers ..... 2-439
* LM675 Power Operational Amplifier ..... 2-440
LM741 Operational Amplifier ..... 2-447
LM833 Dual Audio Operational Amplifier ..... 2-450
* LM837 Low Noise Quad Operational Amplifier ..... 2-459
LM1558/LM1458 Dual Operational Amplifier ..... 2-465
LM2900/LM3900/LM3301/LM3401 Quad Amplifiers ..... 2-467
LM3080/LM3080A Operational Transconductance Amplifier ..... 2-485
LM4250/LM4250C Programmable Operational Amplifiers ..... 2-489
* LM6161/LM6261/LM6361 High Speed Operational Amplifiers ..... 2-496
* LM6164/LM6264/LM6364 High Speed Operational Amplifiers ..... 2-500
* LM6165/LM6265/LM6365 High Speed Operational Amplifiers ..... 2-504
LM13080 Programmable Power Operational Amplifiers ..... 2-508
LM13600/LM13600A Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers ..... 2-516
LM13700/LM13700A Dual Operational Transconductance Amplifier with Linearizing Diodes and Buffers ..... 2-534
* LM18272 Dual Power Operational Amplifier ..... 2-554
* LMC660 CMOS Quad Operational Amplifier ..... 2-555

[^0]
## Table of Contents ${ }_{(\text {Conitineos) }}$

Section 2 Operational Amplifiers (Continued)

* LMC668A/LMC668 Chopper Stabilized Operational Amplifier ..... 2-559
* LMC669 Auto Zero ..... 2-566
* LP124/LP2902/LP324 Micropower Quad Operational Amplifier ..... 2-580
* TL081CP Wide Bandwidth JFET Input Operational Amplifier ..... 2-587
* TL082CP Wide Bandwidth Dual JFET Input Operational Amplifier ..... 2-594
Section 3 Buffers
Buffers Definition of Terms ..... 3-3
Buffers Selection Guide ..... 3-4
LH0002/LH0002C Current Amplifier ..... 3-5
LH0033/LH0033A/LH0033C/LH0033AC, LH0063/LH0063C Fast Buffer Amplifiers ..... 3-8
* LH4001 Wideband Current Buffer ..... 3-19
* LH4002 Wideband Video Buffer ..... 3-23
* LH4003/LH4003C Precision RF Closed Loop Buffer ..... 3-27
* LH4004/LH4004C Wideband FET Input Buffer/Amplifier ..... 3-33
* LH4006 Precision RF Closed Loop Buffer ..... 3-39
LM102/LM302 Voltage Follower ..... 3-45
LM110/LM210/LM310 Voltage Follower ..... 3-51
* LM6113/LM6214/LM6314 High Speed Operational Amplifiers Plus Power Buffer ..... 3-66
* LM6121/LM6221/LM6321 High Speed Buffer ..... 3-67
* LM6125/LM6225/LM6325 High Speed Buffer ..... 3-68
Section 4 Voltage Comparators
Voltage Comparators Definition of Terms ..... 4-3
Voltage Comparators Selection Guide ..... 4-4
LF111/LF211/LF311 Voltage Comparators ..... 4-5
LM106/LM206/LM306 Voltage Comparator ..... 4-14
LM111/LM211/LM311 Voltage Comparator ..... 4-18
LM119/LM219/LM319 High Speed Dual Comparator ..... 4-31
LM139/LM239/LM339/LM139A/LM239A/LM339A, LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators ..... 4-37
LM160/LM260/LM360 High Speed Differential Comparator ..... 4-49
LM161/LM261/LM361 High Speed Differential Comparator ..... 4-53
LM193/LM293/LM393, LM193A, LM293A, LM393A, LM2903 Low Power Low Offset Voltage Dual Comparator ..... 4-58
LP165/LP365 Micropower Programmable Quad Comparator ..... 4-67
LP311 Voltage Comparator ..... 4-75
LP339 Ultra-Low Power Quad Comparator ..... 4-79
Section 5 Instrumentation AmplifiersInstrumentation Definition of Terms5-3
Instrumentation Selection Guide ..... 5-4
LH0036/LH0036C Instrumentation Amplifier ..... 5-5
LH0038/LH0038C True Instrumentation Amplifier ..... 5-14
LH0084/LH0084C Digitally-Programmable-Gain Instrumentation Amplifier ..... 5-25
LM221/LM321/LM321A Precision Preamplifiers ..... 5-37
LM363 Precision Instrumentation Amplifier ..... 5-46
Section 6 Surface Mount Surface Mount ..... 6-3
Section 7 Appendices/Physical Dimensions
Appendix A General Product Marking and Code Explanation ..... 7-3
Appendix B Application Note Referenced by Part Number ..... 7-4
Appendix C Summary of Commercial Reliability Programs ..... 7-10
*Devices Not Covered In Last Publication


## Table of Contents ${ }_{\text {(Conimineos) }}$

Section 7 Appendices/Physical Dimensions (Continued)
Appendix D Military Aerospace Programs from National Semiconductor ..... 7-11
Appendix E Understanding Integrated Circuit Package Power Capabilities ..... 7-18
Appendix F How to Get the Right Information from a Datasheet ..... 7-23
Appendix G Obsolete Product Replacement Guide ..... 7-27
Appendix H Products Not Recommended for New Design ..... 7-28
Physical Dimensions ..... 7-29
Data Bookshelf
Distributors

## Alpha-Numeric Index

ADC0800 8-Bit A/D Converter ..... Linear 2
ADC0801 8-Bit $\mu$ P Compatible A/D Converters ..... Linear 2
ADC0802 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters ..... Linear 2
ADC0803 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters ..... Linear 2
ADC0804 8-Bit $\mu$ P Compatible A/D Converters ..... Linear 2
ADC0805 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters ..... Linear 2
ADC0808 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters with 8-Channel Multiplexer ..... Linear 2
ADC0809 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters with 8-Channel Multiplexer ..... Linear 2
ADC0811 8-Bit Serial I/O A/D Converter with 11-Channel Multiplexer ..... Linear 2
ADC0816 8-Bit $\mu$ P Compatible A/D Converters with 16-Channel Multiplexer ..... Linear 2
ADC0817 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters with 16-Channel Multiplexer ..... Linear 2
ADC0819 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer ..... Linear 2
ADC0820 8-Bit High Speed $\mu$ P Compatible A/D Converter with Track/Hold Function ..... Linear 2
ADC0829 $\mu$ P Compatible 8-Bit A/D with 11-Channel MUX/Digital Input ..... Linear 2
ADC0831 8-Bit Serial I/O A/D Converters with Multiplexer Options ..... Linear 2
ADC0832 8-Bit Serial I/O A/D Converters with Multiplexer Options ..... Linear 2
ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer ..... Linear 2
ADC0834 8-Bit Serial I/O A/D Converters with Multiplexer Options ..... Linear 2
ADC0838 8-Bit Serial I/O A/D Converters with Multiplexer Options ..... Linear 2
ADC0841 8-Bit $\mu$ P Compatible A/D Converter ..... Linear 2
ADC0844 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters with Multiplexer Options ..... Linear 2
ADC0848 8-Bit $\mu \mathrm{P}$ Compatible A/D Converters with Multiplexer Options ..... Linear 2
ADC0852 Multiplexed Comparator with 8-Bit Reference Divider ..... Linear 2
ADC0854 Multiplexed Comparator with 8-Bit Reference Divider ..... Linear 2
ADC1001 10-Bit $\mu$ P Compatible A/D Converters ..... Linear 2
ADC1005 10-Bit $\mu$ P Compatible A/D Converters ..... Linear 2
ADC1021 10-Bit $\mu$ P Compatible A/D Converters ..... Linear 2
ADC1025 10-Bit $\mu$ P Compatible A/D Converters ..... Linear 2
ADC1205 12-Bit Plus Sign $\mu$ P Compatible A/D Converters ..... Linear 2
ADC1210 12-Bit CMOS A/D Converters ..... Linear 2
ADC1211 12-Bit CMOS A/D Converters ..... Linear 2
ADC1225 12-Bit Plus Sign $\mu$ P Compatible A/D Converters ..... Linear 2
ADC3511 3½-Digit Microprocessor Compatible A/D Converter ..... Linear 2
ADC3711 3 $3 / 4$-Digit Microprocessor Compatible A/D Converter ..... Linear 2
ADD3501 3½-Digit DVM with Multiplexed 7-Segment Output ..... Linear 2
ADD3701 33/4-Digit DVM with Multiplexed 7-Segment Output ..... Linear 2
AF100 Universal Active Filter ..... Linear 2
AF150 Universal Wideband Active Filter ..... Linear 2
AF151 Dual Universal Active Filter ..... Linear 2
AH0014 Dual DPST-TTTL/DTLD Compatible MOS Analog Switch ..... Linear 2
AH0014C DPDT Dual DPST-TTTL/DTLD Compatible MOS Analog Switch ..... Linear 2
AH0015C Quad SPST Dual DPST-TTTL/DTLD Compatible MOS Analog Switch ..... Linear 2
AH0019 Dual DPST-TTTL/DTLD Compatible MOS Analog Switch ..... Linear 2
AH0019C Dual DPST-TTTL/DTLD Compatible MOS Analog Switch ..... Linear 2
AH5009 Monolithic Analog Current Switch ..... Linear 2
AH5010 Monolithic Analog Current Switch ..... Linear 2
AH5011 Monolithic Analog Current Switch ..... Linear 2
AH5012 Monolithic Analog Current Switch ..... Linear 2
AH5020C Monolithic Analog Current Switch ..... Linear 2
CD4016C Quad Bi-Lateral Switch ..... Linear 2
CD4051BC Single 8-Channel Analog Multiplexer/Demultiplexer ..... Linear 2

## Alpha-Numeric Index (Continaon)

CD4051BM Single 8-Channel Analog Multiplexer/Demultiplexer ..... Linear 2
CD4052BC Dual 8-Channel Analog Multiplexer/Demultiplexer ..... Linear 2
CD4052BM Dual 8-Channel Analog Multiplexer/Demultiplexer ..... Linear 2
CD4053BC Triple 8-Channel Analog Multiplexer/Demultiplexer ..... Linear 2
CD4053BM Triple 8-Channel Analog Multiplexer/Demultiplexer ..... Linear 2
CD4066BC Quad Bi-Lateral Switch ..... Linear 2
CD4066BM Quad Bi-Lateral Switch ..... Linear 2
CD4529BC Dual 4-Channel or 8-Channel Analog Data Election ..... Linear 2
DAC0800 8-Bit Digital-to-Analog Converters ..... Linear 2
DAC0801 8-Bit Digital-to-Analog Converters ..... Linear 2
DAC0802 8-Bit Digital-to-Analog Converters ..... Linear2
DAC0806 8-Bit D/A Converters ..... Linear 2
DAC0807 8-Bit D/A Converters ..... Linear 2
DAC0808 8-Bit D/A Converters ..... Linear 2
DAC0830 8-Bit $\mu \mathrm{P}$ Compatible Double-Buffered D to A Converters ..... Linear 2
DAC0831 8-Bit $\mu \mathrm{P}$ Compatible Double-Buffered D to A Converters ..... Linear 2
DAC0832 8-Bit $\mu \mathrm{P}$ Compatible Double-Buffered D to A Converters ..... Linear 2
DAC1000 $\mu$ P Compatible, Double-Buffered D to A Converters ..... Linear 2
DAC1001 $\mu$ P Compatible, Double-Buffered D to A Converters ..... Linear 2
DAC1002 $\mu$ P Compatible, Double-Buffered D to A Converters ..... Linear 2
DAC1006 $\mu \mathrm{P}$ Compatible, Double-Buffered D to A Converters ..... Linear 2
DAC1007 $\mu \mathrm{P}$ Compatible, Double-Buffered D to A Converters ..... Linear 2
DAC1008 $\mu$ P Compatible, Double-Buffered D to A Converters ..... Linear 2
DAC1020 12-Bit Binary Multiplying D/A Converters ..... Linear 2
DAC1021 12-Bit Binary Multiplying D/A Converters ..... Linear 2
DAC1022 12-Bit Binary Multiplying D/A Converters ..... Linear 2
DAC1208 12-Bit $\mu$ P Compatible Double-Buffered D to A Converters ..... Linear 2
DAC1209 12-Bit $\mu$ P Compatible Double-Buffered D to A Converters ..... Linear 2
DAC1210 12-Bit $\mu$ P Compatible Double-Buffered D to A Converters ..... Linear 2
DAC1218 12-Bit Multiplying D/A Converters ..... Linear 2
DAC1219 12-Bit Multiplying D/A Converters ..... Linear 2
DAC1220 12-Bit Binary Multiplying D/A Converters ..... Linear 2
DAC1221 12-Bit Binary Multiplying D/A Converters ..... Linear 2
DAC1222 12-Bit Binary Multiplying D/A Converters ..... Linear 2
DAC1230 12-Bit $\mu$ P Compatible Double-Buffered D to A Converters ..... Linear 2
DAC1231 12-Bit $\mu$ P Compatible Double-Buffered D to A Converters ..... Linear 2
DAC1232 12-Bit $\mu$ P Compatible Double-Buffered D to A Converters ..... Linear 2
DAC1265 Hi-Speed 12-Bit D/A Converter with Reference ..... Linear 2
DAC1265A Hi-Speed 12-Bit D/A Converter with Reference ..... Linear 2
DAC1266 Hi-Speed 12-Bit D/A Converter ..... Linear 2
DAC1266A Hi-Speed 12-Bit D/A Converter ..... Linear 2
DAC1655 16-Bit D/A Converter ..... Linear 2
DM2502 Successive Approximation Registers ..... Linear 2
DM2503 Successive Approximation Registers ..... Linear 2
DM2504 Successive Approximation Registers ..... Linear 2
HS7067 7 Amp, Multimode, High Efficiency Switching Regulator ..... 1-7
HS7107 7 Amp, Multimode, High Efficiency Switching Regulator ..... 1-7
HS9151 Micro-Switching Off-Line Power Converter 120/VAC/ + 5V ..... 1-17
LF111 Voltage Comparators ..... 4-5
LF147 Wide Bandwidth Quad JFET Input Operational Amplifiers ..... 2-14
LF155 Low Supply Current ..... 2-23
Alpha-Numeric Index ${ }_{\text {(Conitiueded }}$
LF155 Series Monolothic JFET Input Operational Amplifiers ..... 2-23
LF156 Series Monolothic JFET Input Operational Amplifiers ..... 2-23
LF156 Wide Band ..... 2-23
LF157 Series Monolothic JFET Input Operational Amplifiers ..... 2-23
LF157 Wide Band Decompensated (AVMIN = 5) ..... 2-23
LF198 Monolithic Sample and Hold Circuits ..... Linear 2
LF198A Monolithic Sample and Hold Circuits ..... Linear 2
LF211 Voltage Comparators ..... 4-5
LF255 Low Supply Current ..... 2-23
LF256 Wide Band ..... 2-23
LF257 Wide Band Decompensated (AVMIN = 5) ..... 2-23
LF298 Monolithic Sample and Hold Circuits ..... Linear 2
LF311 Voltage Comparators ..... 4-5
LF347 Wide Bandwidth Quad JFET Input Operational Amplifiers ..... 2-14
LF347A Wide Bandwidth Quad JFET Input Operational Amplifiers ..... 2-14
LF351 Wide Bandwidth JFET Input Operational Amplifier ..... 2-38
LF353 Wide Bandwidth Dual JFET Input Operational Amplifier ..... 2-46
LF355 Low Supply Current ..... 2-23
LF356 Wide Band ..... 2-23
LF357 Wide Band Decompensated (AVMIN = 5) ..... 2-23
LF398A Monolithic Sample and Hold Circuits ..... Linear 2
LF400C Fast Settling JFET Input Operational Amplifier ..... 2-55
LF401 Precision Fast Settling JFET Input Operational Amplifier ..... 2-64
LF411 Low Offset, Low Drift JFET Input Operational Amplifier ..... 2-73
LF412 Low Offset, Low Drift Dual JFET Operational Amplifier ..... 2-80
LF441 Low Power JFET Input Operational Amplifier ..... 2-87
LF442 Dual Low Power JFET Input Operational Amplifier ..... 2-94
LF444 Quad Low Power JFET Input Operational Amplifier ..... 2-103
LF455 Series Monolithic JFET Operational Amplifier ..... 2-110
LF456 Series Monolithic JFET Operational Amplifier ..... 2-110
LF457 Series Monolithic JFET Operational Amplifier ..... 2-110
LF1333 Quad SPST JFET Analog Switches ..... Linear 2
LF11201 Quad SPST JFET Analog Switches ..... Linear 2
LF11202 Quad SPST JFET Analog Switches ..... Linear 2
LF11331 Quad SPST JFET Analog Switches ..... Linear 2
LF11332 Quad SPST JFET Analog Switches ..... Linear 2
LF13006 Digital Gain Set ..... Linear 2
LF13007 Digital Gain Set ..... Linear 2
LF13201 Quad SPST JFET Analog Switches ..... Linear 2
LF13202 Quad SPST JFET Analog Switches ..... Linear 2
LF13331 Quad SPST JFET Analog Switches ..... Linear 2
LF13333 Quad SPST JFET Analog Switches ..... Linear 2
LF13508 8-Channel Analog Multiplexer ..... Linear 2
LF13509 4-Channel Analog Multiplexer ..... Linear 2
LF13741 Monolithic JFET Input Operational Amplifier ..... 2-112
LH0002 Current Amplifier ..... 3-5
LH0003 Wide Bandwidth Operational Amplifier ..... 2-124
LH0004 High Voltage Operational Amplifier ..... 2-127
LH0020 High Gain Operational Amplifier ..... 2-131
LH0021 1.0 Amp Power Operational Amplifier ..... 2-134
LH0022 High Performance FET Op Amp ..... 2-138

## Alpha-Numeric Index ${ }_{\text {(Conitiues) }}$

LH0023 Sample and Hold Circuits ..... Linear 2
LH0023C Sample and Hold Circuits ..... Linear 2
LH0024 High Slew Rate Operational Amplifier ..... 2-150
LH0032 Ultra Fast FET-Input Operational Amplifier ..... 2-154
LH0033 Fast Buffer Amplifiers ..... 3-8
LH0036 Instrumentation Amplifier ..... 5-5
LH0038 True Instrumentation Amplifier ..... 5-14
LH0041 0.2 Amp Power Operational Amplifier ..... 2-134
LH0042 Low Cost FET Op Amp ..... 2-138
LH0043 Sample and Hold Circuits ..... Linear 2
LH0043C Sample and Hold Circuits ..... Linear 2
LH0044 Series Precision Low Noise Operational Amplifiers ..... 2-161
LH0045 Two Wire Transmitter ..... 2-169
LH0052 Precision FET Op Amp ..... 2-138
LH0053 High Speed Sample and Hold Amplifier ..... Linear 2
LH0053C High Speed Sample and Hold Amplifier ..... Linear 2
LH0061 0.5 Amp Wide Band Operational Amplifier ..... 2-181
LH0062 High Speed FET Operational Amplifier ..... 2-184
LH0070 Series BCD Buffered Reference ..... Linear 2
LH0071 Series Precision Buffered Reference ..... Linear 2
LH0075 Positive Precision Programmable Regulator ..... 1-23
LH0076 Negative Precision Programmable Regulator ..... 1-28
LH0082 Optical Communication Receiver/Amplifier ..... 2-193
LH0084 Digitally-Programmable-Gain Instrumentation Amplifier ..... 5-25
LH0086 Digitally-Programmable-Gain Amplifier ..... 2-207
LH0091 True RMS to DC Converter ..... Linear 2
LH0094 Multifunction Converter ..... Linear 2
LH0101 Power Operational Amplifier ..... 2-214
LH4001 Wideband Current Buffer ..... 3-19
LH4002 Wideband Video Buffer ..... 3-23
LH4003 Precision RF Closed Loop Buffer ..... 3-27
LH4004 Wideband FET Input Buffer/Amplifier ..... 3-33
LH4006 Precision RF Closed Loop Buffer ..... 3-39
LH4101 Wideband High Current Operational Amplifier ..... 2-225
LH4101C Wideband High Current Operational Amplifier ..... 2-225
LH4104 Fast Settling High Current Operational Amplifier ..... 2-230
LH4105 Precision Fast Settling High Current Operational Amplifier ..... 2-236
LM10 Op Amp and Voltage Reference ..... 2-242
LM11 Operational Amplifiers ..... 2-259
LM12(L) 150W Operational Amplifier ..... 2-272
LM34 Precision Fahrenheit Temperature Sensors ..... Linear 2
LM34A Precision Fahrenheit Temperature Sensors ..... Linear 2
LM34C Precision Fahrenheit Temperature Sensors ..... Linear 2
LM34CA Precision Fahrenheit Temperature Sensors ..... Linear 2
LM34D Precision Fahrenheit Temperature Sensors ..... Linear 2
LM35 Precision Fahrenheit Temperature Sensors ..... Linear 2
LM35A Precision Fahrenheit Temperature Sensors ..... Linear 2
LM35C Precision Fahrenheit Temperature Sensors ..... Linear 2
LM35CA Precision Fahrenheit Temperature Sensors ..... Linear 2
LM35D Precision Fahrenheit Temperature Sensors ..... Linear 2
LM78LXX Series 3-Terminal Positive Regulator ..... 1-254
Alpha-Numeric Index ${ }_{\text {(Coniniues) }}$
LM78XX Series Voltage Regulator ..... 1-251
LM79LXXAC Series 3-Terminal Negative Regulator ..... 1-266
LM79XX Series 3-Terminal Negative Regulator ..... 1-259
LM101A Operational Amplifiers ..... 2-285
LM102 Voltage Follower ..... 3-45
LM103 Reference Diode ..... Linear 2
LM104 Negative Regulator ..... 1-33
LM105 Voltage Regulator ..... 1-37
LM106 Voltage Comparator ..... 4-14
LM107 Operational Amplifiers ..... 2-295
LM108 Operational Amplifiers ..... 2-301
LM108A Operational Amplifiers ..... 2-308
LM109 5-Volt Regulator ..... 1-44
LM110 Voltage Follower ..... 3-51
LM111 Voltage Comparator ..... 4-18
LM112 Operational Amplifiers ..... 2-314
LM113 Precision Reference ..... Linear 2
LM117 3-Terminal Adjustable Regulator ..... 1-50
LM117HV 3-Terminal Adjustable Regulator ..... 1-61
LM118 Operational Amplifiers ..... 2-319
LM119 High Speed Dual Comparator ..... 4-31
LM120 Series 3-Terminal Negative Regulator ..... 1-71
LM122 Precision Timer ..... Linear 3
LM123 3 Amp, 5-Volt Positive Regulator ..... 1-80
LM124 Low Power Quad Operational Amplifiers ..... 2-329
LM125 Voltage Regulators ..... 1-85
LM126 Voltage Regulators ..... 1-85
LM129 Precision Reference ..... Linear 2
LM131 Precision Voltage-to-Frequency Converters ..... Linear 2
LM131A Precision Voltage-to-Frequency Converters ..... Linear 2
LM133 3-Amp Negative Adjustable Voltage Regulator ..... 1-93
LM134 3-Terminal Adjustable Current Sources ..... Linear 2
LM135 Precision Temperature Sensors ..... Linear 2
LM135A Precision Temperature Sensors ..... Linear 2
LM136-2.5V Reference Diode ..... Linear 2
LM136-5.0V Reference Diode ..... Linear 2
LM137 3-Terminal Negative Adjustable Regulator ..... 1-100
LM137HV 3-Terminal Negative Adjustable Regulators (High Voltage) ..... 1-106
LM138 5 Amp Adjustable Power Regulator ..... 1-112
LM139 Low Power Low Offset Voltage Quad Comparators ..... 4-37
LM140 Series 3-Terminal Positive Regulators ..... 1-123
LM140L Series 3-Terminal Positive Regulators ..... 1-131
LM143 High Voltage Operational Amplifier ..... 2-342
LM144 High Voltage, High Slew Rate Operational Amplifiers ..... 2-352
LM145 Negative 3 Amp Regulator ..... 1-135
LM146 Programmable Quad Operational Amplifiers ..... 2-359
LM148 Quad 741 Op Amps ..... 2-371
LM149 Wide Band Decompensated (AV(MIN) = 5) ..... 2-371
LM150 3 Amp Adjustable Power Regulator ..... 1-139
LM158 Low Power Dual Operational Amplifiers ..... 2-384
LM160 High Speed Differential Comparator ..... 4-49

## Alpha-Numeric Index ${ }_{\text {(Conininued) }}$

LM161 High Speed Differential Comparator ..... 4-53
LM168 Precision Voltage Reference ..... Linear 2
LM169 Precision Voltage Reference ..... Linear 2
LM185 Adjustable Micropower Voltage References ..... Linear 2
LM185-1.2 Micropower Voltage Reference Diode ..... Linear 2
LM185-2.5 Micropower Voltage Reference Diode ..... Linear 2
LM192 Low Power Operational Amplifier/Voltage Comparator ..... 2-397
LM193 Low Power Low Offset Voltage Dual Comparator ..... 4-58
LM194 Super Match Pair ..... Linear 3
LM195 Ultra Reliable Power Transistors ..... Linear 3
LM196 10 Amp Adjustable Voltage Regulator ..... 1-151
LM199 Precision Reference ..... Linear 2
LM201A Operational Amplifiers ..... 2-285
LM204 Negative Regulator ..... 1-33
LM205 Voltage Regulator ..... 1-37
LM206 Voltage Comparator ..... 4-14
LM207 Operational Amplifiers ..... 2-295
LM208 Operational Amplifiers ..... 2-301
LM208A Operational Amplifiers ..... 2-308
LM210 Voltage Follower ..... 3-51
LM211 Voltage Comparator ..... 4-18
LM212 Operational Amplifiers ..... 2-314
LM218 Operational Amplifiers ..... 2-319
LM219 High Speed Dual Comparator ..... 4-31
LM221 Precision Preamplifiers ..... 5-37
LM224 Low Power Quad Operational Amplifiers ..... 2-329
LM231 Precision Voltage-to-Frequency Converters ..... Linear 2
LM231A Precision Voltage-to-Frequency Converters ..... Linear 2
LM234 3-Terminal Adjustable Current Sources ..... Linear 2
LM235 Precision Temperature Sensors ..... Linear 2
LM235A Precision Temperature Sensors ..... Linear 2
LM236-2.5V Reference Diode ..... Linear 2
LM236-5.0V Reference Diode ..... Linear 2
LM239 Low Power Low Offset Voltage Quad Comparators ..... 4-37
LM246 Programmable Quad Operational Amplifiers ..... 2-359
LM248 Quad 741 Op Amps ..... 2-371
LM249 Wide Band Decompensated (AV(MIN) = 5) ..... 2-371
LM258 Low Power Dual Operational Amplifiers ..... 2-384
LM260 High Speed Differential Comparator ..... 4-49
LM261 High Speed Differential Comparator ..... 4-53
LM268 Precision Voltage Reference ..... Linear 2
LM285 Adjustable Micropower Voltage References ..... Linear 2
LM285-1.2 Micropower Voltage Reference Diode ..... Linear 2
LM285-2.5 Micropower Voltage Reference Diode ..... Linear 2
LM292 Low Power Operational Amplifier/Voltage Comparator ..... 2-397
LM293 Low Power Low Offset Voltage Dual Comparator ..... 4-58
LM295 Ultra Reliable Power Transistors ..... Linear 3
LM299 Precision Reference ..... Linear 2
LM301A Operational Amplifiers ..... 2-285
LM302 Voltage Follower ..... 3-45
LM304 Negative Regulator ..... 1-33
Alpha-Numeric Index ${ }_{\text {(Coninues) }}$
LM305 Voltage Regulator ..... 1-37
LM305A Voltage Regulator ..... 1-37
LM306 Voltage Comparator ..... 4-14
LM307 Operational Amplifiers ..... 2-295
LM308 Operational Amplifiers ..... 2-301
LM308A Operational Amplifiers ..... 2-308
LM309 5-Volt Regulator ..... 1-44
LM310 Voltage Follower ..... 3-51
LM311 Voltage Comparator ..... 4-18
LM312 Operational Amplifiers ..... 2-314
LM313 Precision Reference ..... Linear 2
LM317 3-Terminal Adjustable Regulator ..... 1-50
LM317HV 3-Terminal Adjustable Regulator ..... 1-61
LM317L 3-Terminal Adjustable Regulator ..... 1-163
LM318 Operational Amplifiers ..... 2-319
LM319 High Speed Dual Comparator ..... 4-31
LM320 Series 3-Terminal Negative Regulator ..... 1-71
LM320L 3-Terminal Negative Regulator ..... 1-174
LM321 Precision Preamplifiers ..... 5-37
LM322 Precision Timer ..... Linear 3
LM324 Low Power Quad Operational Amplifiers ..... 2-329
LM325 Voltage Regulators ..... 1-85
LM326 Voltage Regulators ..... 1-85
LM329 Precision Reference ..... Linear 2
LM330 3-Terminal Positive Regulator ..... 1-179
LM331 Precision Voltage-to-Frequency Converters ..... Linear 2
LM331A Precision Voltage-to-Frequency Converters ..... Linear 2
LM333 3-Amp Negative Adjustable Voltage Regulator ..... 1-93
LM334 3-Terminal Adjustable Current Sources ..... Linear 2
LM335 Precision Temperature Sensors ..... Linear 2
LM335A Precision Temperature Sensors ..... Linear 2
LM336-2.5V Reference Diode ..... Linear 2
LM336-5.0V Reference Diode ..... Linear 2
LM337 3-Terminal Negative Adjustable Regulator ..... 1-100
LM337HV 3-Terminal Negative Adjustable Regulators (High Voltage) ..... 1-106
LM337L 3-Terminal Adjustable Regulator ..... 1-184
LM338 5 Amp Adjustable Power Regulator ..... 1-112
LM339 Low Power Low Offset Voltage Quad Comparators ..... 4-37
LM340 Series 3-Terminal Positive Regulators ..... 1-123
LM340L Series 3-Terminal Positive Regulators ..... 1-131
LM343 High Voltage Operational Amplifier ..... 2-342
LM344 High Voltage, High Slew Rate Operational Amplifiers ..... 2-352
LM345 Negative 3 Amp Regulator ..... 1-135
LM346 Programmable Quad Operational Amplifiers ..... 2-359
LM348 Quad 741 Op Amps ..... 2-371
LM349 Wide Band Decompensated (AV(MIN) = 5) ..... 2-371
LM350 3 Amp Adjustable Power Regulator ..... 1-139
LM358 Low Power Dual Operational Amplifiers ..... 2-384
LM359 Dual, High Speed, Programmable Current Mode (Norton) Amplifier ..... 2-401
LM360 High Speed Differential Comparator ..... 4-49
LM361 High Speed Differential Comparator ..... 4-53

## Alpha-Numeric Index ${ }_{\text {(Coninuos) }}$

LM363 Precision Instrumentation Amplifier ..... 5-46
LM368 Precision Voltage Reference ..... Linear 2
LM368-2.5 Precision Voltage Reference ..... Linear 2
LM369 Precision Voltage Reference ..... Linear 2
LM376 Voltage Regulator ..... 1-37
LM377 Dual 2-Watt Audio Amplifier ..... Linear 3
LM378 Dual 4-Watt Audio Amplifier ..... Linear 3
LM380 Audio Power Amplifier ..... Linear 3
LM381 Low Noise Dual Preamplifier ..... Linear 3
LM382 Low Noise Dual Preamplifier ..... Linear 3
LM383 7-Watt Audio Power Amplifier ..... Linear 3
LM3845-Watt Audio Power Amplifier ..... Linear 3
LM385 Adjustable Micropower Voltage References ..... Linear 2
LM385-1.2 Micropower Voltage Reference Diode ..... Linear 2
LM385-2.5 Micropower Voltage Reference Diode ..... Linear 2
LM386 Low Voltage Audio Power Amplifier ..... Linear 3
LM387 Low Noise Dual Preamplifier ..... Linear 3
LM388 1.5-Watt Audio Power Amplifier ..... Linear 3
LM389 Low Voltage Audio Power Amplifier with NPN Transistor Array ..... Linear 3
LM390 1-Watt Battery Operated Audio Power Amplifier ..... Linear 3
LM391 Audio Power Driver ..... Linear 3
LM392 Low Power Operational Amplifier/Voltage Comparator ..... 2-397
LM393 Low Power Low Offset Voltage Dual Comparator ..... 4-58
LM394 Super Match Pair ..... Linear 3
LM395 Ultra Reliable Power Transistors ..... Linear 3
LM396 10 Amp Adjustable Voltage Regulator ..... 1-151
LM399 Precision Reference ..... Linear 2
LM555 Timer ..... Linear 3
LM555C Timer ..... Linear 3
LM556 Dual Timer ..... Linear 3
LM556C Dual Timer ..... Linear 3
LM565 Phase Locked Loop ..... Linear 3
LM565C Phase Locked Loop ..... Linear 3
LM566C Voltage Controlled Oscillator ..... Linear 3
LM567 Low Power Tone Decoder ..... Linear 3
LM567C Low Power Tone Decoder ..... Linear 3
LM581 Voltage Reference Precision 10-Volt ..... Linear 2
LM592 Differential Video Amplifier ..... Linear 3
LM604 4 Channel MUX-Amp ..... 2-419
LM607 Precision Operational Amplifier ..... 2-432
LM611 Adjustable Micropower Floating Voltage Reference and Single-Supply Operational Amplifier ..... 2-438
LM614 Adjustable Micropower Floating Voltage Reference and Four Single-Supply Operational Amplifiers ..... 2-439
LM621 Brushless Motor Commutator TC ..... Linear 3
LM622 Pulse Width Modulator ..... Linear 3
LM628 Precision Motion Controller ..... Linear 3
LM675 Power Operational Amplifier ..... 2-440
LM723 Voltage Regulator ..... 1-186
LM733 Differential Video Amplifier ..... Linear 3
LM733C Differential Video Amplifier ..... Linear 3
Alpha-Numeric Index ${ }_{\text {(Coninues) }}$
LM741 Operational Amplifier ..... 2-447
LM831 Low Voltage Audio Power Amplifier ..... Linear 3
LM832 Dynamic Noise Reduction System DNR ..... Linear 3
LM833 Dual Audio Operational Amplifier ..... 2-450
LM837 Low Noise Quad Operational Amplifier ..... 2-459
LM903 Fluid Level Detector ..... Linear 3
LM1035 Dual DC Operated Tone/Volume/Balance Circuit ..... Linear 3
LM1036 Dual DC Operated Tone/Volume/Balance Circuit ..... Linear 3
LM1037 Dual Four-Channel Analog Switch ..... Linear 3
LM1038 Dual Four-Channel Analog Switch ..... Linear 3
LM1040 Dual DC Operated Tone/Volume/Balance Circuit with Stereo Enhancement Facility ..... Linear 3
LM1042 Fluid Level Detector ..... Linear 3
LM1044 Analog Video Switch ..... Linear 3
LM1112A Dolby B-Type Noise Reduction Processor ..... Linear 3
LM1131A Dual Dolby B-Type Noise Reduction Processor ..... Linear 3
LM1141 Dolby B-C Type Noise Reduction Processor ..... Linear 3
LM1201 Video Amplifier System ..... Linear 3
LM1203 RGB Video Amplifier System ..... Linear 3
LM1211 Broadband Demodulator System ..... Linear 3
LM1391 Phase-Locked Loop ..... Linear 3
LM1458 Dual Operational Amplifier ..... 2-465
LM1496 Balanced Modulator Demodulator ..... Linear 3
LM1558 Dual Operational Amplifier ..... 2-465
LM1578 Switching Regulator. ..... 1-195
LM1596 Balanced Modulator Demodulator ..... Linear 3
LM1800 Phase-Locked Loop FM Stereo Demodulator ..... Linear 3
LM1801 Battery Operated Power Comparator ..... Linear 3
LM1812 Ultrasonic Transceiver ..... Linear 3
LM1815 Adaptive Sense Amplifier ..... Linear 3
LM1818 Electronically Switched Audio Tape System ..... Linear 3
LM1819 Air-Core Meter Driver ..... Linear 3
LM1823 Video IF Amplifier/PLL Detection System ..... Linear 3
LM1830 Fluid Detector ..... Linear 3
LM1837 Low Noise Preamplifier for Autoreversing Tape Playback Systems ..... Linear 3
LM1851 Ground Fault Interrupter ..... Linear 3
LM1863 AM Radio System for Electronically Tuned Radio ..... Linear 3
LM1865 Advanced FM IF System ..... Linear 3
LM1866 Low Voltage AM/FM Receiver ..... Linear 3
LM1868 AM/FM Radio System ..... Linear 3
LM1870 Stereo Demodulator with Blend ..... Linear 3
LM1871 RC Encoder/Transmitter ..... Linear 3
LM1872 Radio Control Receiver/Decoder ..... Linear 3
LM1875 20-Watt Power Audio Amplifier ..... Linear 3
LM1877 Dual Power Audio Amplifier ..... Linear 3
LM1880 No-Holds Vertical/Horizontal ..... Linear 3
LM1881 Video Sync Separator ..... Linear 3
LM1884 TV Stereo Decoder ..... Linear 3
LM1886 TV Video Matrix D to A ..... Linear 3
LM1889 TV Video Modulator ..... Linear 3
LM1893 Biline Carrier Current Transceiver ..... Linear 3
LM1894 Dynamic Noise Reduction System DNR ..... Linear 3

## Alpha-Numeric Index ${ }_{\text {(Coniniues) }}$

LM1895 Audio Power Amplifier ..... Linear 3
LM1896 Dual Power Audio Amplifier ..... Linear 3
LM1897 Low Noise Preamplifier for Tape Playback Systems ..... Linear 3
LM1921 1 Amp Industrial Switch ..... Linear 3
LM1946 Over/Under Current Limit Diagnostic Circuits ..... Linear 3
LM1949 Injector Drive Controller ..... Linear 3
LM1951 Solid State 1 Amp Switch ..... Linear 3
LM1964 Sensor Interface Amplifier ..... Linear 3
LM1965 Advanced FM IF System ..... Linear 3
LM2002 8-Watt Audio Power Amplifier ..... Linear 3
LM2005 20-Watt Automotive Power Amplifier ..... Linear 3
LM2065 Advanced FM IF System ..... Linear 3
LM2578 Switching Regulator ..... 1-195
LM2877 Dual 4-Watt Power Audio Amplifier ..... Linear 3
LM2878 Dual 5-Watt Power Audio Amplifier ..... Linear 3
LM2879 Dual 8-Watt Audio Amplifier ..... Linear 3
LM2889 TV Video Modulator ..... Linear 3
LM2893 Biline Carrier Current Transceiver ..... Linear 3
LM2900 Quad Amplifiers ..... 2-467
LM2901 Low Power Low Offset Voltage Quad Comparators ..... 4-37
LM2902 Low Power Quad Operational Amplifiers ..... 2-329
LM2903 Low Power Low Offset Voltage Dual Comparator ..... 4-58
LM2904 Low Power Dual Operational Amplifiers ..... 2-384
LM2905 Precision Timer ..... Linear 3
LM2907 Frequency to Voltage Converter ..... Linear 3
LM2917 Frequency to Voltage Converter ..... Linear 3
LM2924 Low Power Operational Amplifier/Voltage Comparator ..... 2-397
LM2925 Low Drop-Out Regulator with Delayed Reset ..... 1-208
LM2930 3-Terminal Positive Regulator ..... 1-214
LM2931 Series Low Drop-Out Regulator ..... 1-219
LM2935 Low Drop-Out Dual Regulator ..... 1-225
LM2940C 1A Low Drop-Out Regulator ..... 1-233
LM2984C Microprocessor Power Supply System ..... 1-238
LM3045 Transistor Arrays ..... Linear 3
LM3046 Transistor Arrays ..... Linear 3
LM3080 Operational Transconductance Amplifier ..... 2-485
LM3080A Operational Transconductance Amplifier ..... 2-485
LM3086 Transistor Arrays ..... Linear 3
LM3089 FM Receiver IF System ..... Linear 3
LM3146 High Voltage Transistor Array ..... Linear 3
LM3189 FM IF System ..... Linear 3
LM3301 Quad Amplifiers ..... 2-467
LM3302 Low Power Low Offset Voltage Quad Comparators ..... 4-37
LM3361 A Low Voltage/Power Narrow Band FM IF System ..... Linear 3
LM3401 Quad Amplifiers ..... 2-467
LM3578 Switching Regulator ..... 1-195
LM3820 AM Radio System ..... Linear 3
LM3900 Quad Amplifiers ..... 2-467
LM3905 Precision Timer ..... Linear 3
LM3909 LED Flasher/Oscillator ..... Linear 3
LM3911 Temperature Controller ..... Linear 2

## Alpha-Numeric Index ${ }_{\text {(Coniniues) }}$

LM3914 Dot/Bar Display Driver ..... Linear 3
LM3915 Dot/Bar Display Driver ..... Linear 3
LM3916 Dot/Bar Display Driver ..... Linear 3
LM3999 Precision Reference ..... Linear 2
LM4250 Programmable Operational Amplifiers ..... 2-489
LM4500A High Fidelity FM Stereo Demodulator with Blend ..... Linear 3
LM6113 High Speed Operational Amplifiers Plus Power Buffer ..... 3-66
LM6121 High Speed Buffer ..... 3-67
LM6125 High Speed Buffer ..... 3-68
LM6161 High Speed Operational Amplifiers ..... 2-496
LM6161/LM6261/LM6361 High Speed Operational Amplifiers ..... 2-496
LM6164 High Speed Operational Amplifiers ..... 2-500
LM6164/LM6264/LM6364 High Speed Operational Amplifiers ..... $2-500$
LM6165 High Speed Operational Amplifiers ..... 2-504
LM6165/LM6265/LM6365 High Speed Operational Amplifiers ..... 2-504
LM6214 High Speed Operational Amplifiers Plus Power Buffer ..... 3-66
LM6221 High Speed Buffer ..... 3-67
LM6225 High Speed Buffer ..... 3-68
LM6261 High Speed Operational Amplifiers ..... 2-496
LM6264 High Speed Operational Amplifiers ..... 2-500
LM6265 High Speed Operational Amplifiers ..... 2-504
LM6314 High Speed Operational Amplifiers Plus Power Buffer ..... 3-66
LM6321 High Speed Buffer ..... 3-67
LM6325 High Speed Buffer ..... 3-68
LM6361 High Speed Operational Amplifiers ..... 2-496
LM6364 High Speed Operational Amplifiers ..... 2-500
LM6365 High Speed Operational Amplifiers ..... 2-504
LM13080 Programmable Power Operational Amplifiers ..... 2-508
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers ..... 2-516
LM13700 Dual Operational Transconductance Amplifier with Linearizing Diodes and Buffers ..... 2-534
LM18272 Dual Power Operational Amplifier ..... 2-554
LM18293 Four Channel Push Pull Driver ..... Linear 3
LM18298 Dual Full-Bridge Driver ..... Linear 3
LMC555 CMOS Timer ..... Linear 3
LMC567 Low Power Tone Decoder ..... Linear 3
LMC568 Low Power Phase-Locked Loop ..... Linear 3
LMC660 CMOS Quad Operational Amplifier ..... 2-555
LMC668 Chopper Stabilized Operational Amplifier ..... 2-559
LMC669 Auto Zero ..... 2-566
LMC835 Digital Controlled Graphic Equalizer ..... Linear 3
LMC1992 Computer Controlled Tone and Volume Circuits ..... Linear 3
LMC1993 Computer Controlled Tone and Volume Circuits ..... Linear 3
LMC7660 Switched Capacitor Voltage Converter ..... 1-271
LMC7669 Switched Capacitor Voltage Converter ..... 1-271
LMF60 6th Order LMCMOSTM Switched Capacitor Butterworth Lowpass Filter ..... Linear 2
LMF90 4th-Order LMCMOSTM Programmable Elliptic Notch Filter ..... Linear 2
LMF100 Universal Monolithic Dual Switched Capacitor Filter ..... Linear 2
LMF120 Mask Programmable Switched Capacitor Filter ..... Linear 2
LP124 Micropower Quad Operational Amplifier ..... 2-580
LP165 Micropower Programmable Quad Comparator ..... 4-67
LP311 Voltage Comparator ..... 4-75

## Alpha-Numeric Index ${ }_{\text {(Coninuued }}$

LP324 Micropower Quad Operational Amplifier ..... 2-580
LP339 Ultra-Low Power Quad Comparator ..... 4-79
LP365 Micropower Programmable Quad Comparator ..... 4-67
LP2902 Micropower Quad Operational Amplifier ..... 2-580
LP2950 5V Adjustable Micropower Voltage Regulator ..... 1-280
LP2951 Adjustable Micropower Voltage Regulator ..... 1-280
MF4 4th Order Switched Capacitor Butterworth Lowpass Filter ..... Linear 2
MF5 Universal Monolithic Switched Capacitor Filter ..... Linear 2
MF6 6th Order Switched Capacitor Butterworth Lowpass Filter ..... Linear 2
MF8 4th Order Switched Capacitor Bandpass Filter ..... Linear 2
MF10 Universal Monolithic Dual Switched Capacitor Filter ..... Linear 2
MM54HC4016 Quad Analog Switch ..... Linear 2
MM54HC4051 8-Channel Analog Multiplexer ..... Linear 2
MM54HC4052 Dual 4-Channel Analog Multiplexer ..... Linear 2
MM54HC4053 Triple 2-Channel Analog Multiplexer ..... Linear 2
MM54HC4066 Quad Analog Switch ..... Linear 2
MM54HC4316 Quad Analog Switch with Level Translator ..... Linear 2
MM74C905 12-Bit Successive Approximation Register ..... Linear 2
MM74HC4016 Quad Analog Switch ..... Linear 2
MM74HC4051 8-Channel Analog Multiplexer ..... Linear 2
MM74HC4052 Dual 4-Channel Analog Multiplexer ..... Linear 2
MM74HC4053 Triple 2-Channel Analog Multiplexer ..... Linear 2
MM74HC4066 Quad Analog Switch ..... Linear 2
MM74HC4316 Quad Analog Switch with Level Translator ..... Linear 2
TBA120S IF Amplifier and Detector ..... Linear 3
TL081CP Wide Bandwidth JFET Input Operational Amplifier ..... 2-587
TL082CP Wide Bandwidth Dual JFET Input Operational Amplifier ..... 2-594

## CROSS REFERENCE BY PART NUMBER

A complete interchangeability list of Linear IC's offered by most Integrated Circuit Manufacturers are listed in this section and reference the nearest National Semiconductor Corp. direct replacement or recommended replacement with either an improved or functional replacement. The following notations are appended to assist you in finding the best option.

| No reference note | "DIRECT REPLACEMENT" |
| :---: | :---: |
| Note (1) | "IMPROVED REPLACEMENT" Pin-for-Pin replacement with "SUPERIOR" Electrical Specifications. |
| Note (2) | "FUNCTIONAL REPLACEMENT" Similar device. Consult datasheet to determine the suitability for specific application. |
| Note (3) | "SIMILAR DEVICE" with superior performance. Consult datasheet to determine suitability of the replacement for specific application. |


| ANALOG |  |  | AD624 | LH0038 | (2) | AD7571 | ADC1025 | (2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEVICES | NATIONAL |  | AD650 | LM331 | (2) | AD7575 | ADC0820 | (2) |
| ADOP07 | LM607 | (1) | AD651 | LM331 | (2) | AD7576 | ADC0820 | (2) |
| ADDAC-08 | DAC0800 |  | AD654 | LM331 | (2) | AD7578 | ADC1225 | (2) |
| ADDAC-08 | DAC0801 |  | AD673 | ADC0841 | (2) | AD7578 | ADC1205 | (2) |
| ADDAC-08 | DAC0802 |  | AD741 | LM741 |  | AD7820 | ADC0820 |  |
| ADDAC80 | DAC1280+ | (1) | ADLH0032 | LH0032 | (2) |  |  |  |
| ADDAC85 | DAC1280+ | (1) | ADLH0033 | LH0033 | (2) | APEX | NATIONAL |  |
| AD101A | LM101A | (1) | AD0042 | LH0042 | (2) | PA01 | LM12 | (2) |
| AD201A | LM201A | (1) | AD3542 | LH0042 | (2) | PA01 | LH0101 | (2) |
| AD301A | LM301A | (1) | AD5035 | LH0042 | (2) | PA07 | LM12 | (2) |
| AD506 | LH0022 | (2) | AD7502 | LF13509 | (2) | PA10 | LM12 | (2) |
| AD509 | LH0003 | (2) | AD7516 | CO4066B | (2) | PA10 | LH0101 | (2) |
| AD521 | LM363 | (2) | AD7523 | DAC0832 | (2) | PA11 | LM12 | (2) |
| AD521 | LH0036 | (2) | AD7523 | DAC0831 | (2) | PA51 | LM12 | (2) |
| AD524 | LH0038 | (2) | AD7523 | DAC0830 | (2) | PA73 | LM12 | (2) |
| AD537 | LM331 | (2) | AD7524 | DAC0830 | (3) |  |  |  |
| AD562 | DAC1266 | (3) | AD7524 | DAC0831 | (3) | BURR-BROWN | NATIONAL |  |
| AD563 | DAC1265 | (3) | AD7524 | DAC0832 | (3) | SHC80 | LF398 | (2) |
| AD565A | DAC1265 |  | AD7533 | DAC1020 |  | SHC85 | LF398 | (2) |
| AD566A | DAC1266 |  | AD7533 | DAC1022 |  | HOS-100 | LH0033 | (2) |
| AD567 | DAC1230 | (2) | AD7533 | DAC1021 |  | INA102 | LH0038 | (2) |
| AD573 | ADC1005 | (2) | AD7541A | DAC1218 | (2) | SHC298A | LF398A | (1) |
| AD573 | ADC1025 | (2) | AD7541A | DAC1219 | (2) | 3507 | LM6361 | (2) |
| AD581 | LM581 |  | AD7541 | DAC1219 | (1) | 3533 | LH0033 | (2) |
| AD581 | LH0070 | (1) | AD7541 | DAC1218 | (1) | 3542 | LH0042 | (2) |
| AD582 | LF398 | (2) | AD7542 | DAC1210 | (2) | 3550 | LM6361 | (2) |
| AD583 | LF198 | (3) | AD7542 | DAC1209 | (2) | 3551 | LM6361 | (2) |
| AD588 | LM369 | (2) | AD7542 | DAC1208 | (2) | 3553 | LH0063 | (2) |
| AD589M | LM385 | (1) | AD7545 | DAC1209 | (2) | 3554 | LH0032 | (2) |
| AD589U | LM185 | (1) | AD7545 | DAC1210 | (2) | 3571 | LM675 | (2) |
| AD590 | LM135 | (2) | AD7545 | DAC1208 | (2) | 3572 | LH0021 | (2) |
| AD590 | LM34 | (3) | AD7548 | DAC1230 | (2) | 3573 | LM675 | (2) |
| AD590 | LM134 | (2) | AD7548 | DAC1232 | (2) | 3606A6 | LH0084 | (2) |
| AD590 | LM35 | (3) | AD7548 | DAC1231 | (2) | 3606A6 | LH0086 | (2) |
| AD611K | LF411AC | (1) | AD7552 | ADC1225 | (2) | 3626 | LH0036 | (2) |
| AD611J | LF411C | (1) | AD7552 | ADC1205 | (2) | 3629 | LH0038 | (2) |
| AD614 | LH0086 | (2) | AD7571 | ADC1005 | (2) |  |  |  |


| CTS | NATIONAL |  |
| :---: | :---: | :---: |
| CTS0002 | LH0002 | (1) |
| CTS0004 | LH0004 | (1) |
| CTS0021 | LH0021 | (1) |
| CTS0024 | LH0024 | (1) |
| CTS0032 | LH0032 | (1) |
| CTS0033 | LH0033 | (1) |
| CTS0041 | LH0041 | (1) |
| CTS0042 | LH0042 | (1) |
| CTS2101A | LH2101A | (1) |
| CTS2111 | LH2111 | (1) |
| ELANTEC | NATIONAL |  |
| ELH0002 | LH0002 | (1) |
| ELH0021 | LH0021 | (1) |
| ELH0032 | LH0032 | (1) |
| ELH0033 | LH0033 | (1) |
| ELH0041 | LH0041 | (1) |
| ELH0101 | LH0101 | (1) |
| EL2006C | LM6261 | (2) |
| EL2006 | LM6161 | (2) |
| EHA2500 | LM6161 | (2) |
| EHA2502 | LM6161 | (2) |
| EHA2505 | LM6361 | (2) |
| EHA2510 | LM6161 | (2) |
| EHA2512 | LM6161 | (2) |
| EHA2515 | LM6361 | (2) |
| EHA2520 | LM6164 | (2) |
| EHA2522 | LM6164 | (2) |
| EHA2525 | LM6364 | (2) |
| EHA2600 | LM6161 | (2) |
| EHA2602 | LM6161 | (2) |
| EHA2605 | LM6361 | (2) |
| EHA2620 | LM6164 | (2) |
| EHA2622 | LM6164 | (2) |
| EHA2625 | LM6364 | (2) |
| EXAR | NATIONAL |  |
| XR084M | LF147 | (1) |
| XR084 | LF347 | (1) |
| XR146 | LM146 | (1) |
| XR246 | LM246 | (1) |
| XR346 | LM346 | (1) |
| XR-1001 | MF4C-100 | (1) |
| XR-1002 | MF4C-50 | (1) |
| XR1458 | LM1458 | (1) |
| FAIRCHILD | NATIONAL |  |
| $\mu \mathrm{A} 78 \times \mathrm{XKM}$ | LM140K-XX | (1) |
| $\mu 78 \mathrm{LXXACH}$ | LM78LXXACH | (1) |
| $\mu 78 \times X U C$ | LM340T-XX | (1) |
| $\mu 78 \times X U C$ | LM78XXCT | (1) |
| $\mu$ A78LXXACLP | LM78LXXACZ | (1) |
| $\mu A 78 L X X A W C$ | LM78LXXACZ | (1) |
| $\mu 78 \mathrm{MXXCK} \mathrm{C}$ | LM78XXCK | (1) |
| $\mu 78 \mathrm{MXXCKC}$ | LM78MXXCT | (1) |
| $\mu$ A78MXXUC | LM341P-XX | (1) |
| $\mu A 78$ MXXCKC | LM78XXCT | (1) |
| $\mu \mathrm{A} 78 \times \mathrm{XKC}$ | LM340K-XX | (1) |
| $\mu A 79 X X U C$ | LM79LXXACZ | (1) |
| $\mu A 79 X X U C$ | LM79MXXCP | (1) |
| $\mu$ A79XXCKC | LM79XXCT | (1) |
| $\mu A 79 X X C K C$ | LM79MXXCP | (1) |
| $\mu A 79 X X U C$ | LM79MXXCH | (1) |
| $\mu A 79 X X U C$ | LM320T-XX | (1) |
| $\mu A 79 \times X C K C$ | LM79MXXCH | (1) |
| $\mu A 79 \times X C K C$ | LM79LXXACZ | (1) |
| $\mu A 79 M X X A U C$ | LM320MP-XX | (1) |
| $\mu$ A79XXKM | LM120K-XX | (1) |


| $\mu \mathrm{A} 9$ XXKC | LM320K-XX | (1) |
| :---: | :---: | :---: |
| $\mu$ A79XXUC | LM79XXCT | (1) |
| $\mu \mathrm{A} 101 \mathrm{~A}$ | LM101A | (1) |
| $\mu \mathrm{A} 102$ | LM102 | (1) |
| $\mu \mathrm{A} 105 \mathrm{HM}$ | LM105H | (1) |
| $\mu \mathrm{A} 107$ | LM107 | (1) |
| $\mu \mathrm{A108A}$ | LM108A | (1) |
| $\mu \mathrm{A} 108$ | LM108 | (1) |
| $\mu \mathrm{A109KM}$ | LM109K STEEL | (1) |
| $\mu \mathrm{A} 110$ | LM110 | (1) |
| $\mu \mathrm{Al11}$ | LM111 | (1) |
| $\mu \mathrm{A} 124$ | LM124 | (1) |
| $\mu \mathrm{A} 139$ | LM139 | (1) |
| $\mu \mathrm{A139A}$ | LM139A | (1) |
| $\mu \mathrm{A} 201 \mathrm{~A}$ | LM201A | (1) |
| $\mu \mathrm{A} 207$ | LM207 | (1) |
| $\mu \mathrm{A} 208$ | LM208 | (1) |
| $\mu \mathrm{A} 208 \mathrm{~A}$ | LM208A | (1) |
| $\mu \mathrm{A} 211$ | LM211 | (1) |
| $\mu \mathrm{A} 224$ | LM224 | (1) |
| $\mu \mathrm{A} 239$ | LM239 | (1) |
| $\mu$ A239A | LM239A | (1) |
| $\mu \mathrm{A} 248$ | LM248 | (1) |
| $\mu \mathrm{A} 249$ | LM249 | (1) |
| $\mu \mathrm{A} 301 \mathrm{~A}$ | LM301A | (1) |
| $\mu \mathrm{A} 302$ | LM302 | (1) |
| $\mu \mathrm{A} 304 \mathrm{HC}$ | LM304H | (1) |
| $\mu \mathrm{A} 305 \mathrm{HC}$ | LM305H | (1) |
| $\mu$ A305AHC | LM305AH | (1) |
| $\mu \mathrm{A} 307$ | LM307 | (1) |
| $\mu \mathrm{A} 308 \mathrm{~A}$ | LM308A | (1) |
| $\mu$ A308 | LM308 | (1) |
| $\mu \mathrm{A} 309 \mathrm{KC}$ | LM309K STEEL | (1) |
| $\mu \mathrm{A} 310$ | LM310 | (1) |
| $\mu \mathrm{A} 311$ | LM311 | (1) |
| $\mu \mathrm{A} 317 \mathrm{KC}$ | LM317K STEEL | (1) |
| $\mu \mathrm{A} 317 \mathrm{UC}$ | LM317T | (1) |
| $\mu \mathrm{A} 318$ | LM318 | (1) |
| $\mu \mathrm{A} 324$ | LM324 | (1) |
| $\mu$ А339 | LM339 | (1) |
| $\mu$ A339A | LM339A | (1) |
| $\mu$ A348 | LM348 | (1) |
| $\mu \mathrm{A} 349$ | LM349 | (1) |
| $\mu \mathrm{A} 376$ TC | LM376N | (1) |
| $\mu$ A555TC | LM555CN | (1) |
| $\mu$ A556PC | LM556CN | (1) |
| $\mu$ A709 | LM709 | (1) |
| $\mu \mathrm{A} 709$ | LM709 | (1) |
| $\mu$ A710 | LM710 | (1) |
| $\mu \mathrm{A} 710$ | LM710 | (1) |
| $\mu$ A711 | LM711 | (1) |
| $\mu \mathrm{A} 714$ | LM607 | (1) |
| $\mu \mathrm{A} 723 \mathrm{HM}$ | LM723H | (1) |
| $\mu \mathrm{A} 723 \mathrm{HC}$ | LM723CH | (1) |
| $\mu$ A723DC | LM723CJ | (1) |
| $\mu \mathrm{A} 723 \mathrm{MJ}$ | LM723J | (1) |
| $\mu A 723 C J$ | LM723CJ | (1) |
| $\mu$ A723DM | LM723J | (1) |
| $\mu \mathrm{A} 723 \mathrm{PC}$ | LM723CN | (1) |
| $\mu \mathrm{A} 723 \mathrm{CN}$ | LM723CN | (1) |
| $\mu \mathrm{A} 725$ | LM725 | (1) |
| $\mu \mathrm{A} 725$ | LM725 | (1) |
| $\mu$ A733CN | LM733CN | (1) |
| $\mu$ A733 | LM733 | (1) |
| $\mu$ A741 | LM741 | (1) |
| $\mu \mathrm{A} 741$ | LM741 | (1) |
| $\mu$ A747 | LM747 | (1) |
| $\mu \mathrm{A} 747$ | LM747 | (1) |
| $\mu \mathrm{A} 488$ | LM748 | (1) |


| $\mu \mathrm{A} 488$ | LM748 | (1) |
| :---: | :---: | :---: |
| $\mu \mathrm{A} 760$ | LM760 | (1) |
| $\mu \mathrm{A} 771 \mathrm{~B}$ | LF411 | (1) |
| $\mu \mathrm{A} 771$ | LF351 | (1) |
| $\mu$ A771A | LF411 | (1) |
| $\mu \mathrm{A} 772 \mathrm{~B}$ | LF412A | (1) |
| $\mu \mathrm{A} 72$ | LF353 | (1) |
| $\mu$ A772A | LF412A | (1) |
| $\mu \mathrm{A} 774$ | LF347 | (1) |
| $\mu \mathrm{A} 774 \mathrm{~B}$ | LF347B | (1) |
| $\mu \mathrm{A} 776$ | LM4250 | (1) |
| $\mu \mathrm{A} 1458$ | LM1458 | (1) |
| $\mu \mathrm{Cl} 1496 \mathrm{P}$ | LM1496N | (1) |
| $\mu \mathrm{C} 1496 \mathrm{G}$ | LM1496H | (1) |
| $\mu \mathrm{A} 1558$ | LM1558 | (1) |
| $\mu \mathrm{C1596G}$ | LM1596H | (1) |
| TDA2310 | LM381 | (1) |
| $\mu \mathrm{A} 2901$ | LM2901 | (1) |
| $\mu \mathrm{A} 2902$ | LM2902 | (1) |
| TCA3089 | LM3089N | (1) |
| $\mu \mathrm{A} 3301$ | LM3301 | (1) |
| ¢A3302 | LM3302 | (1) |
| $\mu \mathrm{C4558CD}$ | LM833CN | (1) |
| $\mu \mathrm{A} 7392$ | LM1014 | (1) |
| HARRIS | NATIONAL |  |
| HA-OP07 | LM607 | (1) |
| HF-10 | MF10 |  |
| HI-201 | LF13201 |  |
| HI-300 | AH5020 | (2) |
| LM741 | LM741 | (1) |
| HA2400 | LM604AM | (2) |
| HA2404 | LM604AM | (2) |
| HA2405 | LM604C | (2) |
| HA2406 | LM604C | (2) |
| HA2500 | LM6161 | (2) |
| HA2502 | LM6161 | (2) |
| HA2505 | LM6361 | (2) |
| HA2510 | LM6161 | (2) |
| HA2512 | LM6161 | (2) |
| HA2515 | LM6361 | (2) |
| HA2520 | LM6164 | (2) |
| HA2520 | LH0003 | (1) |
| HA2522 | LH0003 | (1) |
| HA2522 | LM6164 | (2) |
| HA2525 | LH0003 | (1) |
| HA2525 | LM6364 | (2) |
| HA2530 | LH0024 | (2) |
| HA2535 | LH0024 | (2) |
| HA2540 | LH0032 | (2) |
| HA2541-5 | LM6361 | (2) |
| HA2541-2 | LM6161 | (2) |
| HA2542 | LH0032 | (2) |
| HA2542-2 | LM6164 | (2) |
| HA2542-5 | LM6164 | (2) |
| HA2600 | LM6161 | (2) |
| HA2602 | LM6161 | (2) |
| HA2605 | LM6361 | (2) |
| HA2620 | LM6164 | (2) |
| HA2622 | LM6164 | (2) |
| HA2625 | LM6364 | (2) |
| HA2640 | LH0004 | (1) |
| HA5033 | LH0033 | (1) |
| HA5162 | LH0062 | (2) |
| A5180 | LH0052 | (1) |
| HEWLETT <br> PACKARD | NATIONAL |  |
| HCTL-100 | LM628 | (3) |


| HITACHI | NATIONAL |  | MP156A | LF156A | (1) | LM330-XKC | LM330T-XX | (1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HA13421A | LM18293 | (3) | MP157 | LF157 | (1) | LM337H | LM337H | (1) |
| HA17082 | LF353 | (1) | MP157A | LF157A | (1) | LM337K | LM337K STEEL | (1) |
| HA17082A | LF412 | (1) | MP208A | LM208A | (1) | LM337KC | LM337T | (1) |
| HA17084 | LF347 | (1) | MP208 | LM208 | (1) | LM337T | LM337T | (1) |
| HA17084A | LF347B | (1) | MP308 | LM308 | (1) | LM340T-XX | LM340T-XX | (1) |
| HA17094 | LM2904 | (1) | MP308A | LM308A | (1) | LM340T-XX | LM340K-XX | (1) |
| HA17301 | LM3301 | (1) | MP355A | LF355A | (1) | LM340-XXKC | LM340T-XX | (1) |
| HA17324 | LM324 | (1) | MP356A | LF356A | (1) | LM350T | LM350T | (1) |
| HA17339 | LM339 | (1) | MP357A | LF357A | (1) | LM350K | LM350K STEEL | (1) |
| HA17358 | LM358 | (1) | MP2108A | LH2108A | (1) | LM350KC | LM350T | (1) |
| HA17393 | LM393 | (1) | MP5010H | LM385 |  | LM350KA | LM350K STEEL | (1) |
| HA17458 | LM1458 | (1) | MP5010L | LM385 |  | LM385 | LM385 |  |
| HA17741 | LM741 | (1) | MP5010G | LM185 |  | AD562A | DAC1266 | (2) |
| HA17747 | LM747 | (1) | MP5010H | LM185 |  | AD563A | DAC1265 | (2) |
| HA17901 | LM2901 | (1) | MP5010L | LM185 |  | $\mu$ PC741 | LM741 |  |
| HA17902 | LM2902 | (1) | MP5010G | LM385 |  | MC1408 | DAC0806 |  |
| HA17903 | LM2903 | (1) |  |  |  | MC1408 | DAC0808 |  |
|  |  |  | MOTOROLA | NATIONAL |  | MC1408 | DAC0807 |  |
| LINEAR |  |  | DAC-08 | DAC0800 |  | MC1414 | LM1414 | (1) |
| TECHNOLOGY | NATIONAL |  | DAC-08 | DAC0802 |  | MC1436 | LM343 | (1) |
| REF-01 | LM168 | (1) | DAC-08 | DAC0801 |  | MC1458 | LM1458 | (1) |
| REF-01 | LM368 | (1) | MC78XXACT | LM340AT-XX | (1) | MC1496 | LM1446 |  |
| LM129 | LM129 |  | MC78XXCK | LM78XXCK | (1) | MC1508 | DAC0808 |  |
| LM134 | LM134 |  | MC78LXXACP | LM78LXXACZ | (1) | MC1514 | LM1514 | (1) |
| LM185 | LM185 |  | MC78MXXCT | LM78XXCK | (1) | MC1536 | LM143 | (1) |
| LM199 | LM199 |  | MC78MXXCT | LM341P-XX | (1) | MC1558 | LM1558 | (1) |
| LM234 | LM234 |  | MC78LXXACG | LM78LXXCH | (1) | MC1596G | LM1596CH | (1) |
| LM329 | LM329 |  | LM78XXCT | LM78LXXCH | (1) | MC1709 | LM709 | (1) |
| LM334 | LM334 |  | MC78MXXCT | LM78MXXCT | (1) | MC1709 | LM709 |  |
| LM385 | LM385 |  | MC78XXCT | LM78XXCT | (1) | MC1710 | LM710 |  |
| LM399 | LM399 |  | MC78LXXCP | LM78LXXACZ | (1) | MC1723CL | LM723CJ | (1) |
| AD581 | LM581 |  | MX78MXXCT | LM342P-XX | (1) | MC1723CG | LM723CH | (1) |
| AD581 | LH0070 |  | MC78LXXCG | LM78LXXACH | (1) | MC1723CP | LM723CN | (1) |
| LT1001 | LM607A | (1) | MC79XXCK | LM320K-XX | (1) | MC1723CL | LM723CM | (1) |
| LT1004C | LM385 |  | MC79MXXCKC | LM320MP-XX | (1) | MC1723L | LM723J | (1) |
| LT1004M | LM185 |  | MC79XXCK | LM79XXCK | (1) | MC1723G | LM723H | (1) |
| LT1009M | LM136-2.5 |  | MC79XXCKC | LM320T-XX | (1) | MC1733CG | LM723CH | (1) |
| LT1009C | LM336-2.5 |  | LM79XXCP | LM79XXCT | (1) | MC1741 | LM741 | (1) |
| LT1019C | LM368 | (2) | MC79XXCT | LM79MXXCH | (1) | MC1741 | LM741 |  |
| LT1019M | LM168 | (2) | MC79LXXCP | LM320LZ-XX | (1) | MC1747 | LM747 | (1) |
| LT1020 | LP2951 | (3) | MC79LXXACG | LM320H-XX | (1) | MC1747 | LM747 |  |
| LT1021M | LM169 | (1) | MC79LXXCLP | LM320LZ-XX | (1) | MC1748 | LM748 |  |
| LT1021C | LM369 | (1) | MC79XXCT | LM79MXXCP | (1) | LM2930-XKC | LM2930T-XX | (1) |
| LT1029M | LM136-5.0 |  | MC79LXXACP | LM79LXXACZ | (1) | MC3301 | LM3301 | (1) |
| LT1029C | LM336-5.0 |  | MC79LXXCP | LM79LXXCZ | (1) | MC3302 | LM3302 | (1) |
| LT1031 | LH0070 |  | MC79XXCT | LM320T-XX | (1) | MC3361 | LM3361AN | (1) |
|  |  |  | MC79XXCT | LM79XXCT | (1) | MC3401 | LM3401 | (1) |
| LSI |  |  | MC79XXCT | LM79LXXACZ | (1) | MC3410 | DAC1020 | (2) |
| COMPUTER | NATIONAL |  | LM79XXCP | LM79LXXACZ | (1) | MC3412 | DAC1265 | (1) |
| LS7261 | LM621 | (3) | LM79XXCP | LM79MXXCH | (1) | MC3510 | DAC1020 | (2) |
| LS7263 | LM621 | (3) | LM79XXCP | LM79MXXCP | (1) | MC4741 | LM348 | (1) |
|  |  |  | LM109K | LM109K STEEL | (1) | MC14442 | ADC0829 | (2) |
| MICRA | NATIONAL |  | LM109H | LM109H | (1) | MC14444 | ADC0830 | (2) |
| MC0002 | LH0002 | (1) | LM117H | LM117K STEEL |  | MC34001A | LF411C | (1) |
| MC0003 | LH0003 | (1) | LM123K | LM123K STEEL | (1) | MC34001B | LF411C | (1) |
| MC0004 | LH0004 | (1) | LM137H | LM137H | (1) | MC34001 | LF351 | (1) |
| MC0032 | LH0032 | (1) | LM137K | LM137K STEEL | (1) | MC34002B | LF412C | (1) |
| MC0033 | LH0033 | (1) | LM140K | LM140K-XX | (1) | MC34002 | LF353 | (1) |
| MC0041 | LH0041 | (1) | LM150K | LM150K STEEL | (1) | MC34002A | LF412A | (1) |
| MC0063 | LH0063 | (1) | LM285 | LM285 |  | MC34004B | LF347B | (1) |
|  |  |  | LM309H | LM309H | (1) | MC34004 | LF347 | (1) |
| MICRO POWER |  |  | LM309H | LM309K | (1) | MC34004B | LF147 | (1) |
| SYSTEMS | NATIONAL |  | LM309K | LM309K STEEL | (1) | MC34004 | LF147 | (1) |
| MPOP07 | LM607 | (1) | LM317H | LM317H | (1) | MC35001 | LF411M | (1) |
| MP108 | LM108 | (1) | LM317LZ | LM317LZ | (1) | MC35001A | LF411M | (1) |
| MP108A | LM108A | (1) | LM317T | LM317T | (1) | MC35001B | LF411M | (1) |
| MP155A | LF155A | (1) | LM317KC | LM317T | (1) | MC35002B | LF412M | (1) |
| MP155 | LF155 | (1) | LM317K | LM317K STEEL |  | MC35002 | LF412M | (1) |
| MP156 | LF156 | (1) | LM323K | LM323K STEEL |  | MC35002A | LF412AM | (1) |


| MC145040 | ADC0811 | (2) | PM-725 | LM725 |  | CA358 | LM358 | (1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MC145041 | ADC0811 |  | PM741 | LM741 | (1) | CA741 | LM741 |  |
|  |  |  | PM-741 | LM741 |  | CA741 | LM741 | (1) |
| PRECISION- |  |  | PM-747 | LM747 |  | CA747 | LM747 | (1) |
| MONOLITHIC |  |  | PM747 | LM747 | (1) | CA747 | LM747 |  |
| INC. | NATIONAL |  | DAC888 | DAC0831 | (2) | CA748 | LM748 | (1) |
| REF-01J | LM368-10 | (1) | DAC888 | DAC0832 | (2) | $\mu$ A748 | LM748 |  |
| REF-01 | LM369 | (1) | DAC888 | DAC0830 | (2) | CA748 | LM748 |  |
| AMP-01 | LH0038 | (2) | ADC910 | ADC1005 | (2) | ADC0801 | ADC0801 |  |
| DAC-02 | DAC1022 | (2) | ADC910 | ADC1025 | (2) | ADC0802 | ADC0802 |  |
| DAC-02 | DAC1020 | (2) | DAC0812 | DAC1208 | (2) | ADC0803 | ADC0803 |  |
| REF-02 | LM368-5.0 | (3) | DAC0812 | DAC1209 |  | ADC0804 | ADC0804 |  |
| DAC-02 | DAC1021 | (2) | DAC0812 | DAC1210 |  | CA1458 | LM1458 | (1) |
| DAC-03 | DAC1020 | (2) | DAC1408 | DAC0806 | (2) | CA1558 | LM1558 | (1) |
| DAC-03 | DAC1022 | (2) | DAC1408 | DAC0808 | (2) | CA3105 | LM675 | (2) |
| BUF03 | LH0033 | (1) | DAC1408 | DAC0807 | (2) | CA3290 | LF393 | (2) |
| DAC-03 | DAC1021 | (2) | PM2108A | LH2108A | (1) | CA3401 | LM3401 | (1) |
| OP05 | LM607 | (2) | PM7533 | DAC1021 |  | IH5009 | AH5009 |  |
| DAC-05 | DAC1020 | (2) | PM7533 | DAC1020 |  | IH5010 | AH5010 |  |
| DAC-05 | DAC1021 | (2) | PM7533 | DAC1022 |  | IH5011 | AH5011 |  |
| DAC-05 | DAC1022 | (2) | PM7541 | DAC1219 |  | IH5012 | AH5012 |  |
| SW06B | LF11333 |  | PM7541 | DAC1218 |  | 1H6108 | LF13508 |  |
| SW06G | LF13333 |  |  |  |  | IH6208 | LF13509 |  |
| SW06F | LF13333 |  | RAYTHEON | NATIONAL |  | ICL7114 | ADC1205 | (2) |
| OP07 | LM607 | (1) | REF-01 | LM369 | (1) | ICL7114 | ADC1225 | (2) |
| DAC-08 | DAC0801 |  | REF-01T | LM368 | (1) | AD7520 | DAC1021 |  |
| DAC-08 | DAC0800 |  | REF-02 | LM368-5.0 | (3) | AD7520 | DAC1020 |  |
| MUX-08E | LF13508 |  | REF-03 | LM368-2.5 | (1) | AD7520 | DAC1022 |  |
| DAC-08 | DAC0802 |  | LP365 | LP365 |  | AD7521 | DAC1221 |  |
| OP15 | LF411 | (1) | RC714 | LM607 | (1) | AD7521 | DAC1220 |  |
| MUX-24E | LF13509 |  | RC741 | LM741 | (1) | AD7521 | DAC1222 |  |
| REF-43 | LM368-2.5 | (1) | RC741 | LM741 |  | AD7530 | DAC1020 | (3) |
| OP77 | LM607 | (1) | RC747 | LM747 |  | AD7530 | DAC1021 | (3) |
| OP100 | LH0052 | (2) | RC747 | LM747 | (1) | AD7530 | DAC1022 | (3) |
| DAC100 | DAC1021 | (2) | RC1458 | LM1458 | (1) | AD7531 | DAC1220 |  |
| DAC100 | DAC1020 | (2) | RC1558 | LM1558 | (1) | AD7531 | DAC1221 |  |
| DAC100 | DAC1022 | (2) |  |  |  | AD7531 | DAC1222 |  |
| OP105/111 | LH0052 | (2) | RCA/ |  |  | AD7533 | DAC1020 |  |
| PM108A | LM108A | (1) | INTERSIL/G.E. | NATIONAL |  | AD7533 | DAC1021 |  |
| PM108 | LM108 | (1) | CA081C | TL081C | (2) | AD7533 | DAC1022 |  |
| PM139A | LM139A | (1) | CA081A | LF411C | (2) | AD7541 | DAC1219 |  |
| PM139 | LM139 | (1) | CA081 | LF411M | (2) | AD7541 | DAC1218 |  |
| PM155 | LF155 | (1) | CA081B | LF411C | (2) | ICL7650 | LMC668 | (1) |
| PM155A | LF155A | (1) | CA082C | TL082C | (2) | ICL8069 | LM385-1.2 |  |
| PM156 | LF156 | (1) | CA082B | LF412C | (2) | ICL8069 | LM313 |  |
| PM156A | LF156A | (1) | CA082 | LF412M | (2) | ICH8530 | LH0101 | (2) |
| PM157 | LF157 | (1) | CA082A | LF412C | (2) |  |  |  |
| PM157A | LF157A | (1) | CA084B | LF347B | (2) | SAMSUNG | NATIONAL |  |
| SW201G | LF13201 |  | CA084 | LF147 | (2) | LM741 | LM741 |  |
| SW201B | LF11201 |  | CA084C | LF347 | (2) |  |  |  |
| SW201F | LF13201 |  | CA124 | LM124 | (1) | SGS | NATIONAL |  |
| SW202B | LF11202 |  | CA139 | LM139 | (1) | L78M12CV | LM341P-12 | (1) |
| SW202F | LF13202 |  | CA139A | LM139A | (1) | L78M15CV | LM341P-15 | (1) |
| SW202G | LF13202 |  | CA158 | LM158 | (1) | L78S12CV | LM340T-12 | (1) |
| PM208A | LM208A | (1) | CA158A | LM158A | (1) | L78S05CV | LM340T-5.0 | (1) |
| PM208 | LM208 | (1) | DG201 | LF11201 |  | L78S15CV | LM340T-15 | (1) |
| OP215 | LF412 | (1) | DG211 | LF13201 |  | L78M05CV | LM341P-5.0 | (1) |
| PM308A | LM308A | (1) | DG212 | LF13202 |  | LM117K | LM117K | (1) |
| PM308 | LM308 | (1) | CA224 | LM224 | (1) | L123CB | LM723CN | (1) |
| DAC312 | DAC1266 | (2) | CA239 | LM239 | (1) | L272 | LM18272 |  |
| PM339A | LM339A | (1) | CA239A | LM239A | (1) | L293 | LM18293 |  |
| PM355 | LF355 | (1) | CA258 | LM258 | (1) | L298 | LM18298 |  |
| PM355A | LF355A | (1) | CA258A | LM258A | (1) | LM317T | LM317T | (1) |
| PM356A | LF356A | (1) | CA301A | LM301A | (1) | LM317K | LM317K | (1) |
| PM356 | LF356 | (1) | CA307 | LM307 | (1) | LM748 | LM748 |  |
| PM357A | LF357A | (1) | CA311 | LM311 | (1) | TDA2310 | LM381 |  |
| PM357 | LF357 | (1) | CA324 | LM324 | (1) | LM2930A | LM2930T-5.0 | (1) |
| PM420 | LF124 | (1) | САЗ39A | LM339A | (1) | LM2931A | LM2931AT-5.0 | (1) |
| OPA501/3573 | LH0101 | (2) | СА339 | LM339 | (1) | TCA3089 | LM3089 |  |
| PM725 | LM725 | (1) | CA358A | LM358A | (1) | L7805CT | LM7805CK | (1) |



|  | LM317K | LM317K STEEL | (1) |
| :---: | :---: | :---: | :---: |
|  | LM317H | LM317H | (1) |
|  | LM323K | LM323K STEEL | (1) |
|  | LM334 | LM334 |  |
| 0 | LM335A | LM335A |  |
| 2 | LM335 | LM335 |  |
| - | LM337H | LM337H | (1) |
|  | LM337K | LM337K STEEL | (1) |
|  | LM338K | LM338K STEEL | (1) |
| c | LF398 | LF398A | (1) |
| (1) | $\mu \mathrm{A} 741$ | LM741 |  |
| 2 | $\mu$ A748 | LM748 |  |
|  | TBC0136 | LM336 |  |
|  | $\mu$ A7805CK | LM7805KC | (1) |
| 8 | $\mu$ A7805MK | LM140K-5.0 | (1) |
| 0 | $\mu$ A7812MK | LM140K-12 | (1) |
|  | $\mu$ A7812CK | LM7812KC | (1) |
|  | $\mu \mathrm{A} 7815 \mathrm{CK}$ | LM7815KC | (1) |
|  | $\mu$ A7815MK | LM140K-15 | (1) |
|  | $\mu$ A7905MK | LM120K-5.0 | (1) |
|  | $\mu \mathrm{A} 7905 \mathrm{CK}$ | LM7905KC | (1) |
|  | $\mu \mathrm{A} 7912 \mathrm{MK}$ | LM120K-12 | (1) |
|  | $\mu \mathrm{A} 7912 \mathrm{CK}$ | LM7912KC | (1) |
|  | $\mu$ A7915MK | LM120K-15 | (1) |
|  | $\mu \mathrm{A} 915 \mathrm{CK}$ | LM7915KC | (1) |
|  | TOSHIBA | NATIONAL |  |
|  | TA7504 | LM741 |  |
|  | TA75339 | LM2901 | (1) |
|  | TA75358 | LM2904 | (1) |
|  | TA75393 | LM2903 | (1) |
|  | TA75902 | LM2902 | (1) |
|  | UNITRODE | NATIONAL |  |
|  | L293 | LM18293 |  |
|  | L298 | LM18298 |  |




|  |  | NSC | Signetics | Fairchild | Motorola | TI | RCA | Hitachi | NEC | LTC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PCC | V | A | Q | FN | FN | Q | CP | L |  |
|  | LCC <br> Leadless Ceramic Chip Carrier | E | G | L1 | U | $\begin{gathered} \text { FK/ } \\ \text { FG/FH } \end{gathered}$ | BJ | CG | K |  |

## Linear 2 Databook Selection Guides

Active Filters
Analog Switches/Multiplexers
Analog-to-Digital Converters
Digital-to-Analog Converters
Sample and Hold
Temperature Sensors
Voltage References
fclk: the switched capacitor filter external clock frequency. $\mathbf{f}_{0}$ : center of frequency of the second order function complex pole pair. $f_{0}$ is measured at the bandpass output of each $1 / 2$ MF10, and it is the frequency of the bandpass peak occurrence.

Q: quality factor of the 2nd order function complex pole pair. $Q$ is also measured at the bandpass output of each $1 / 2$ MF10 and it is the ratio of $f_{0}$ over the -3 dB bandwidth of the 2nd order bandpass filter. The value of $Q$ is not measured at the lowpass or highpass outputs of the filter, but its value relates to the possible amplitude peaking at the above outputs.
 Holp: the gain in (V/V) of the lowpass output of each $1 / 2$ MF10 at $\mathrm{f} \rightarrow 0 \mathrm{~Hz}$.

HOHP: the gain in (V/V) of the highpass output of each $1 / 2 ~_{\text {( }}$ MF10 as $f \rightarrow \mathrm{f}_{\mathrm{CLK}} / 2$.
$\mathbf{Q Z}_{\mathbf{Z}}$ the quality factor of the 2nd order function complex zero pair, if any. ( $Q_{Z}$ is a parameter used when an allpass output is sought and unlike $Q$ it cannot be directly measured).
$\mathrm{f}_{\mathrm{z}}$ : the center frequency of the 2nd order function complex zero pair, if any. If $f_{Z}$ is different from $f_{0}$, and if the $Q_{z}$ is quite high it can be observed as a notch frequency at the allpass output.
$f_{\text {notch: }}$ the notch frequency observed at the notch output(s) of the MF10.
$\mathrm{H}_{\mathrm{ON}_{1}}$ : the notch output gain as $f \rightarrow 0 \mathrm{~Hz}$.
$\mathrm{H}_{\mathrm{ON}_{2}}$ : the notch output gain as $\mathrm{f} \rightarrow \mathrm{f}_{\mathrm{CLK}} / 2$.

| National Semiconductor Corporation |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| Device \# | Type | Function | Max Order | Max Freq Accuracy | Freq <br> Range | Typ. Q <br> Accuracy | $\begin{gathered} \operatorname{Max} \\ F \times Q \end{gathered}$ |
| MF10 (S, T) | Universal | Universal | 4th | $\pm 0.6 \%$ | $0.1-30 \mathrm{kHz}$ | $\pm 2 \%$ | 200 kHz |
| MF8 (T) | Bandpass | Chebyshev Butterworth | 4th | $\pm 1.0 \%$ | 0.1-20 kHz | $\pm 2 \%$ | 5 MHz |
| MF6 (S, T) | Lowpass | Butterworth | 6th | $\pm 1.0$ | $0.1-20 \mathrm{kHz}$ | N/A | N/A |
| MF5 (S) | Universal | Universal | 2nd | $\pm 1.0 \%$ | $0.1-30 \mathrm{kHz}$ | $\pm 6 \%$ | 200 kHz |
| MF4 (S) | Lowpass | Butterworth | 4th | $\pm 0.6 \%$ | $0.1-20 \mathrm{kHz}$ | N/A | N/A |
| *LMF100 | Universal | Universal | 4th | $\pm 0.6 \%$ | 40 kHz | $\pm 2 \%$ | 1.8 MHz |
| *LMF60 | Lowpass | Butterworth | 6th | $\pm 0.6 \%$ | 40 kHz | N/A | N/A |

S Surface Mount Available
T Extended Temperature Available

* Advance Information

National Semiconductor Corporation

## Analog Switch Definition of Terms

RON: Resistance between the output and the input of an addressed channel.
$I_{s}$ : Current at any switch input. This is leakage current when the switch is ON.
$I_{D}$ : Current at any switch input going into the switch. This is leakage current when the switch is OFF.
$\mathrm{C}_{\mathbf{S}}$ : Capacitance between any open terminal " S " and ground.
$C_{D}$ : Capacitance between any open terminal " $D$ " and ground.
$\mathbf{I}_{\mathbf{D}}$ - $\mathbf{I}_{\mathbf{S}}$ : Leakage current that flows from the closed switch into the body. This leakage is the difference between the current $I_{D}$ going into the switch and the current $I_{S}$ going out of the switch.
$\mathbf{t}_{\text {RAN }}$ : Delay time when switching from one address state to another.
$t_{O N}$ : Delay time between the $50 \%$ points of an enable input and the switch ON condition.
toff: Delay time between the $50 \%$ points of the enable input and the switch OFF condition.

National Semiconductor Corporation

## Analog Switch/Multiplexer Selection Guide

| Part Number | Function | Logic Input | $\begin{gathered} V_{\mathrm{S}} \\ \text { (Typ) } \\ \hline \end{gathered}$ | Ton/Toff ns (Typ) | $\begin{gathered} \mathrm{R}_{\mathrm{ON}} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AH5011 | QUAD SPST | TTL, CMOS | - | 150/300 | 100 |
| AH5012 |  | TTL, CMOS | - | 150/300 | 150 |
| CD4016 |  | cmos | $\pm 7.5$ | 20/40 | 850 |
| CD4066 |  | cmos | $\pm 7.5$ | 25/50 | 280 |
| LF11201/LF13201 |  | TTL | $\pm 15$ | 90/500 | 200 |
| LF11202/LF13202 |  | TTL | $\pm 15$ | 90/500 | 200 |
| LF11331/LF13331 |  | TTL | $\pm 15$ | 90/500 | 200 |
| LF11332/LF13332 |  | TTL | $\pm 15$ | 90/500 | 200 |
| LF11333/LF13333 |  | TTL | $\pm 15$ | 90/500 | 200 |
| MM74HC4016 |  | CMOS | $\pm 12$ | 5/8 | 40 |
| AH5020 | DUAL SPDT | TTL, CMOS | - | 150/300 | 150 |
| CD4053 | TRIPLE SPDT | cmos | $\pm 7.5$ | 160/75 |  |
| MM74HC4053 |  | CMOS | $\pm 6.0$ | 15/16 | $40$ |
| AH5009 | 4-CHANNEL | TTL, CMOS | - | 150/300 | 100 |
| AH5010 |  | TTL, CMOS | - | 150/300 | 150 |
| CD4052 | 4-CHANNEL DIFFERENTIAL | CMOS | $\pm 7.5$ | 160/75 | 300 |
| CD4529B |  | cmos | $\pm 7.5$ | 50 | 350 |
| LF13509 |  | TTL, CMOS | $\pm 18$ | 1600/200 | 350 |
| MM74HC4052 |  | CMOS | $\pm 6.0$ | 15/16 | 40 |
| CD4051 | 8-CHANNEL | CMOS | $\pm 7.5$ | 160/75 | 300 |
| CD4529B |  | cmos | $\pm 7.5$ | 50 | 350 |
| LF13508 |  | TTL, CMOS | $\pm 18$ | 1600/200 | 350 |
| MM74HC4051 |  | CMOS | $\pm 6.0$ | 15/16 | 40 |

National Semiconductor Corporation

## Definition Of Terms A/D Converters

Conversion Time: The time required for a complete measurement by an analog-to-digital converter.
DC Common-Mode Error: This specification applies to ADCs with differential inputs. It is the change in the output code that occurs when the analog voltages on the two inputs are changed by an equal amount. It is expressed in LSBs.
Differential Nonlinearity: Ideally, any two adjacent digital codes correspond to measured analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step. For example, a DAC with a 1.5 LSB output change for a 1 LSB digital code change exhibits $1 / 2$ LSB differential non-linearity. Differential non-linearity may be expressed in fractional bits or as a percentage of full scale. A differential non-linearity greater than 1 LSB will lead to a non-monotonic transfer function in a DAC and missing codes in an ADC.
Gain Error (Full Scale Error): For an ADC, the difference (usually expressed in LSBs) between the input voltage that should ideally produce a full scale output code and the actual input voltage that produces that code. For DACs, it is the difference between the output voltage (or current) with full scale input code and the ideal voltage (or current) that should exist with a full scale input code.
Gain Temperature Coefficient (Full Scale Temperature Coefficient): Change in gain error divided by change in temperature. Usually expressed in parts per million per degree Celsius (ppm/ ${ }^{\circ} \mathrm{C}$ ).
Integral Nonlinearity (Linearity Error): Worst case deviation from the line between the endpoints (zero and full scale). Can be expressed as a percentage of full scale or in fractions of an LSB.
LSB (Least-Significant Bit): In a binary coded system this is the bit that carries the smallest value or weight. Its value is the full scale voltage (or current) divided by $2 n$, where $n$ is the resolution of the converter.
Missing Codes: When an incremental increase or decrease in input voltage causes the converter to increment or decrement its numeric output by more than one LSB the converter is said to exhibit "missing codes". If there are missing codes, there is a numeric value on the output on the converter which cannot be reached by any input voltage value.
Monotonicity: A monotonic function has a slope whose sign does not change. A monotonic DAC has an output that changes in the same direction (or remains constant) for each increase in the input code. The converse is true for decreasing codes.
MSB (Most Significant Bit): In a binary coded system this is the bit that has the largest value or weight. Its value is one half of full scale.

Multiplying DAC: In a sense, every DAC is a multiplying DAC since the output voltage (or current) is equal to the reference voltage times a constant determined by the digital input code divided by $2^{n}$ ( $n$ is the number of bits of resolution). In a two quadrant multiplying DAC the reference voltage or the digital input code can change the output voltage polarity. If both the reference voltage and the digital code change the output voltage polarity four quadrant multiplication exists.
Offset Error (Zero Error): In a DAC, this is the output voltage that exists when the input digital code is set to give an ideal output of zero volts. In the case of an ADC, this is the difference between the ideal input voltage ( $1 / 2$ LSB) and the actual input voltage that is needed to make the transition from zero to 1 LSB. All the digital codes in the transfer curve are offset by the same value. Many converters allow nulling of offset with an external potentiometer. Offset error is usually expressed in LSBs.
Power Supply Rejection (Power Supply Sensitivity): The sensitivity of a converter to changes in the dc power supply voltages.
Quantizing Error: The error inherent in all A/D conversions. Since even an "ideal" converter has finite resolution, any analog voltage that falls between two adjacent output codes will result in an output code that is inaccurate by up to $1 / 2$ LSB.
Ratiometric Operation: Many A/D applications require a stable and accurate reference voltage against which the input voltage is compared. This approach results in an absolute conversion. Some applications, however, use transducers or other signal sources whose output voltages are proportional to some external reference. In these ratiometric applications, the reference for the signal source should be connected to the reference input of the converter. Thus, any variations in the source reference voltage will also change the converter reference voltage and produce an accurate conversion.
Resolution: The smallest analog increment corresponding to a 1 LSB converter code change. For converters, resolution is normally expressed in bits, where the number of analog levels is equal to $2^{n}$. As an example, a 12-bit converter divides the analog signal into $2^{12}=4096$ discrete voltage (or current) levels.
Settling Time: The time from a change in input code until a DAC's output signal remains within $\pm 1 / 2$ LSB (or some other specified tolerance) of the final value.

| $\text { National } \begin{aligned} & \text { Nemiconductor } \\ & \text { Corporation } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A/D Converter Selection Guide |  |  |  |  |  |  |  |  |  |  |  |
| Part No. | Resolution (Bits) | Absolute Accuracy (Max) | Conversion Time | Input <br> Voltage <br> Range | Output Logic Levels | $\begin{gathered} \text { Supplies } \\ \text { (V) } \end{gathered}$ | Temperature Range* |  |  | Package | Comments |
|  |  |  |  |  |  |  | M | 1 | c |  |  |
| A/D CONVERTER |  |  |  |  |  |  |  |  |  |  |  |
| ADC0800 | 8 | $\pm 2$ LSB | $50 \mu \mathrm{~s}$ | $\pm 5 \mathrm{~V}$ | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | $+5,-12$ | - |  | - | 18-Pin DIP |  |
| ADC0801 | 8 | $\pm 1 / 4 \mathrm{LSB}$ | $110 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - |  | 20-Pin DIP | Differential Input |
| ADC0802 | 8 | $\pm 1 / 2 \mathrm{LSB}$ | $110 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 | - | - | - | $\begin{array}{\|l\|} \hline 20-\text { Pin DIP } \\ 20-P i n ~ S O \\ 20-P i n ~ P C C ~ \\ \hline \end{array}$ | Differential Input |
| ADC0803 | 8 | $\pm 1 / 2 \mathrm{LSB}$ | $110 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - | - | $\begin{array}{\|l\|} \hline 20-\text { Pin DIP } \\ 20-\mathrm{Pin} \text { SO } \\ 20-\mathrm{Pin} \text { PCC } \\ \hline \end{array}$ | Differential Input |
| ADC0804 | 8 | $\pm 1$ LSB | $110 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 |  | - | - | $\begin{array}{\|l\|} \hline 20-\text { Pin DIP } \\ 20-\text { Pin SO } \\ 20-\text { Pin PCC } \\ \hline \end{array}$ | Differential Input |
| ADC0805 | 8 | $\pm 1$ LSB | $110 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array} \\ \hline \end{array}$ | +5 |  | - |  | 20-Pin DIP | Ratiometric Operation |
| ADC0808 | 8 | $\pm 1 / 2 \mathrm{LSB}$ | $100 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - |  | $\begin{array}{\|l\|} \hline \text { 28-Pin DIP } \\ \text { 28-Pin PCC } \\ \hline \end{array}$ | 8-Channel MUX |
| ADC0809 | 8 | $\pm 1$ LSB | $100 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array} \\ \hline \end{array}$ | +5 |  | - |  | $\begin{array}{\|l\|} \hline 28-\text { Pin DIP } \\ 28 \text {-Pin PCC } \\ \hline \end{array}$ | 8-Channel MUX |
| ADC0811B | 8 | $\pm 1 / 2$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 |  | - | - | $\begin{array}{\|l\|} \hline 20-\text { Pin DIP } \\ 20-\text { Pin PCC } \\ \hline \end{array}$ | 11-Channel Serial I/O |
| ADC0811C | 8 | $\pm 1$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 |  | - | - | $\begin{array}{\|l\|} \hline 20-\text { Pin DIP } \\ 20-\mathrm{Pin} \text { PCC } \\ \hline \end{array}$ | 11-Channel Serial I/O |
| ADC0816 | 8 | $\pm 1 / 2 \mathrm{LSB}$ | $100 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - |  | 40-Pin DIP | 16-Channel MUX |
| ADC0817 | 8 | $\pm 1$ LSB | $100 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 |  | - |  | 40-Pin DIP | 16-Channel MUX |
| ADC0819B | 8 | $\pm 1 / 2$ LSB | $16 \mu \mathrm{~s}$ | 5 V | TTL | +5 |  | - | - | $\begin{array}{\|l\|} \hline 28-P i n ~ D I P \\ 28-P i n ~ P C C ~ \\ \hline \end{array}$ | 19-Channel Serial I/O |
| ADC0819C | 8 | $\pm 1$ LSB | $16 \mu \mathrm{~s}$ | 5 V | TTL | +5 |  | - | - | $\begin{array}{\|l\|} \hline 28-\text { Pin DIP } \\ 28-\text { Pin PCC } \\ \hline \end{array}$ | 19-Channel Serial I/O |
| ADC0820B | 8 | $\pm 112$ LSB | $1.2 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 | - | - | - | $\begin{array}{\|l\|} \hline 20-\text { Pin DIP } \\ 20-\text { Pin SO } \\ 20-P i n ~ P C C \\ \hline \end{array}$ | Built-In Track and Hold Function |
| ADC0820C | 8 | $\pm 1$ LSB | $1.2 \mu \mathrm{~s}$ | 5 V | TTL, TRI-STATE | +5 | - | - | - | $\begin{array}{\|l\|} \hline 20-\text { Pin DIP } \\ 20-P i n ~ S O \\ 20-P i n ~ P C C \\ \hline \end{array}$ | Built-In Track and Hold Function |

## A/D CONVERTER

## A/D Converter Selection Guide (Continued)

| Part No. | Resolution (Bits) | Absolute <br> Accuracy (Max) | Conversion Time | Input Voltage Range | Output Logic Levels | Supplies <br> (V) | Temperature Range* |  |  | Package | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | M | 1 | C |  |  |

## A/D CONVERTER (Continued)

| ADC0829B | 8 | $\pm 1 / 2 \mathrm{LSB}$ | $100 \mu \mathrm{~s}$ | 5V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 | - |  | 28-Pin DIP | Additional Digital Input Capability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC0829C | 8 | $\pm 1$ LSB | $100 \mu \mathrm{~s}$ | 5V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - |  | 28-Pin DIP | Additional Digital Input Capability |
| ADC0831B | 8 | $\pm 1 / 2$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 | - | - | 8-Pin DIP | Serial I/O |
| ADC0831C | 8 | $\pm 1$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 | - | - | 8-Pin DIP | Serial I/O |
| ADC0832B | 8 | $\pm 1 / 2$ LSB | $32 \mu \mathrm{~s}$ | 5V | TTL | +5 | $\bullet$ | - | 8-Pin DIP | 2-Channel <br> Serial I/O |
| ADC0832C | 8 | $\pm 1$ LSB | $32 \mu \mathrm{~s}$ | 5V | TTL | +5 | $\bullet$ | $\bullet$ | 8-Pin DIP | 2-Channel <br> Serial I/O |
| ADC0833B | 8 | $\pm 1 / 2$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 | $\bullet$ | - | 14-Pin DIP | 4-Channel <br> Serial I/O |
| ADC0833C | 8 | $\pm 1$ LSB | $32 \mu \mathrm{~s}$ | 5V | TTL | +5 | - | - | 14-Pin DIP | 4-Channel Serial I/O |
| ADC0834B | 8 | $\pm 1 / 2$ LSB | $32 \mu \mathrm{~s}$ | 5V | TTL | +5 | - | - | 14-Pin DIP | 4-Channel Serial I/O |
| ADC0834C | 8 | $\pm 1$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 | $\bullet$ | - | 14-Pin DIP | 4-Channel Serial I/O |
| ADC0838B | 8 | $\pm 1 / 2$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 | - | - | $\begin{aligned} & \text { 20-Pin DIP } \\ & \text { 20-Pin PCC } \end{aligned}$ | 8-Channel Serial I/O |
| ADC0838C | 8 | $\pm 1$ LSB | $32 \mu \mathrm{~s}$ | 5 V | TTL | +5 | $\bullet$ | - | $\begin{aligned} & 20-\text { Pin DIP } \\ & 20-\mathrm{Pin} \text { PCC } \end{aligned}$ | 8-Channel Serial I/O |
| ADC0841B | 8 | $\pm 1 / 2$ LSB | $40 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - | $\begin{aligned} & 20-\mathrm{Pin} \text { DIP } \\ & 20-\mathrm{Pin} \text { PCC } \end{aligned}$ | Differential Input, Internal Clock |
| ADC0841C | 8 | $\pm 1$ LSB | $40 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - | $\begin{aligned} & \text { 20-Pin DIP } \\ & \text { 20-Pin PCC } \end{aligned}$ | Differential Input, Internal Clock |
| ADC0844B | 8 | $\pm 1 / 2$ LSB | $40 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - | 20-Pin DIP | 4-Channel MUX, Internal Clock |
| ADC0844C | 8 | $\pm 1$ LSB | $40 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - | 20-Pin DIP | 4-Channel MUX, Internal Clock |
| ADC0848B | 8 | $\pm 1 / 2$ LSB | $40 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 | - | - | $\begin{array}{\|l\|} \hline 28-P i n ~ D I P \\ 28-P i n ~ P C C ~ \end{array}$ | 8-Channel MUX, Internal Clock |
| ADC0848C | 8 | $\pm 1$ LSB | $40 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - | $\begin{array}{\|l\|} \hline 28-P i n ~ D I P \\ 28-P i n ~ P C C ~ \end{array}$ | 8-Channel MUX, Internal Clock |
| ADC1001C | 10 | $\pm 1$ LSB | $200 \mu \mathrm{~s}$ | 5 V | $\begin{aligned} & \text { TTL, } \\ & \text { TRI-STATE } \end{aligned}$ | +5 | $\bullet$ | - | 20-Pin DIP | 8-Bit Bus Compatible, Differential Input |
| ADC1005B | 10 | $\pm 1 / 2$ LSB | $50 \mu \mathrm{~S}$ | 5 V | $\begin{aligned} & \text { TTL, } \\ & \text { TRI-STATE } \end{aligned}$ | +5 | - | - | $\begin{aligned} & 20-\mathrm{Pin} \text { DIP } \\ & 20-\mathrm{Pin} \text { PCC } \end{aligned}$ | 8-Bit Bus Compatible, Differential Input |

A/D Converter Selection Guide (Continued)

| Part No. | Resolution (Bits) | Absolute <br> Accuracy (Max) | Conversion Time | Input <br> Voltage Range |  | Supplies <br> (V) | Temperature Range* |  |  | Package | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | M | 1 | C |  |  |
| A/D CONVERTER (Continued) |  |  |  |  |  |  |  |  |  |  |  |
| ADC1005C | 10 | $\pm 1$ LSB | $50 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 | $\bullet$ | - | - | $\left\lvert\, \begin{aligned} & 20-\text { Pin DIP } \\ & 20-\text { Pin PCC } \end{aligned}\right.$ | 8-Bit Bus <br> Compatible, Differential Input |
| ADC1021C | 10 | $\pm 1$ LSB | $200 \mu \mathrm{~s}$ | 5V | TTL, TRI-STATE | +5 |  | $\bullet$ | - | 24-Pin DIP | Differential Input |
| ADC1025B | 10 | $\pm 1 / 2$ LSB | $50 \mu \mathrm{~s}$ | 5V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 | - | $\bullet$ | $\bullet$ | $\begin{array}{\|l\|} \hline 24-\text { Pin DIP } \\ 28-\text { Pin PCC } \\ \hline \end{array}$ | Differential Input |
| ADC1025C | 10 | $\pm 1$ LSB | $50 \mu \mathrm{~s}$ | 5 V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | +5 | - | - | - | $\begin{array}{\|l\|} \hline 24-\text { - in DIP } \\ 28-\text { Pin PCC } \\ \hline \end{array}$ | Differential Input |
| ADC1205B | $12+$ sign | $\pm 1 / 2 \mathrm{LSB}$ | $100 \mu \mathrm{~s}$ | $\pm 5 \mathrm{~V}$ | $\begin{aligned} & \text { TTL, } \\ & \text { TRI-STATE } \end{aligned}$ | +5, $\pm 5$ |  | $\bullet$ | $\bullet$ | 24-Pin DIP | 8-Bit Bus <br> Compatible, Differential Input |
| ADC1205C | $12+$ sign | $\pm 1$ LSB | $100 \mu \mathrm{~s}$ | $\pm 5 \mathrm{~V}$ | $\begin{aligned} & \text { TTL, } \\ & \text { TRI-STATE } \end{aligned}$ | +5, $\pm 5$ |  | $\bullet$ | - | 24-Pin DIP | 8-Bit Bus <br> Compatible, Differential Input |
| ADC1210 | 12 | $\pm 3 / 4$ LSB | $200 \mu \mathrm{~s}$ | 10.2 V | CMOS | +5 to $\pm 15$ | - | $\bullet$ |  | 24-Pin DIP |  |
| ADC1211 | 12 | $\pm 2 \mathrm{LSB}$ | $200 \mu \mathrm{~s}$ | 10.2 V | CMOS | +5 to $\pm 5$ | - | - |  | 24-Pin DIP |  |
| ADC1225B | $12+$ sign | $\pm 1 / 2 \mathrm{LSB}$ | $100 \mu \mathrm{~s}$ | $\pm 5 \mathrm{~V}$ | $\begin{aligned} & \text { TTL, } \\ & \text { TRI-STATE } \\ & \hline \end{aligned}$ | +5, $\pm 5$ |  | - | $\bullet$ | 28-Pin DIP | Differential Input |
| ADC1225C | $12+$ sign | $\pm 1$ LSB | $100 \mu \mathrm{~s}$ | $\pm 5 \mathrm{~V}$ | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \\ \hline \end{array}$ | $+5, \pm 5$ |  | $\bullet$ | - | 28-Pin DIP | Differential Input |
| ADC3511 | 31/2-Digit | 0.05\% | 200 ms | 2V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \text { TRI-STATE } \end{array}$ | +5 |  |  | - | 24-Pin DIP | Integrating $\mu$ P Compatible |
| ADC3711 | 33/4-Digit | 0.05\% | 400 ms | 2V | $\begin{array}{\|l\|} \hline \text { TTL, } \\ \hline \text { TRI-STATE } \\ \hline \end{array}$ | +5 |  |  | - | 24-Pin DIP | Integrating $\mu$ P Compatible |
| LM131 | V-F | 0.01\% | N/A | $V_{C C}-2 V$ | Open Collector | +5 to +40 | - | - | - | $\left\|\begin{array}{l} 8-\text { Pin DIP or } \\ \text { TO-99 Can } \end{array}\right\|$ | Voltage-to- <br> Frequency <br> Converter <br> 100 kHz Max |
| DIGITAL VOLTMETER |  |  |  |  |  |  |  |  |  |  |  |
| ADD3501 | 3112-Digit | 0.05\% | 200 ms | 2 V | 7-Segment LED Drive | +5 |  |  | - | 28-Pin DIP | $\begin{aligned} & 3 ½ \text {-Digit } \\ & \text { LED DVM } \end{aligned}$ |
| ADD3701 | 31/2-Digit | 0.05\% | 400 ms | 2V | 7-Segment LED Drive | +5 |  |  | - | 28-Pin DIP | 33/4-Digit LED DVM |

[^1]National Semiconductor Corporation

# Definition of Terms D/A Converters 

Conversion Time: The time required for a complete measurement by an analog-to-digital converter.
DC Common-Mode Error: This specification applies to ADCs with differential inputs. It is the change in the output code that occurs when the analog voltages on the two inputs are changed by an equal amount. It is expressed in LSBs.
Differential Nonlinearity: Ideally, any two adjacent digital codes correspond to measured analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step. For example, a DAC with a 1.5 LSB output change for a 1 LSB digital code change exhibits $1 / 2$ LSB differential non-linearity. Differential non-linearity may be expressed in fractional bits or as a percentage of full scale. A differential non-linearity greater than 1 LSB will lead to a non-monotonic transfer function in a DAC and missing codes in an ADC.
Gain Error (Full Scale Error): For an ADC, the difference (usually expressed in LSBs) between the input voltage that should ideally produce a full scale output code and the actual input voltage that produces that code. For DACs, it is the difference between the output voltage (or current) with full scale input code and the ideal voltage (or current) that should exist with a full scale input code.

## Gain Temperature Coefficient (Full Scale Temperature

 Coefficient): Change in gain error divided by change in temperature. Usually expressed in parts per million per degree Celsius (ppm/ ${ }^{\circ} \mathrm{C}$ ).Integral Nonlinearity (Linearity Error): Worst case deviation from the line between the endpoints (zero and full scale). Can be expressed as a percentage of full scale or in fractions of an LSB.
LSB (Least-Significant Bit): In a binary coded system this is the bit that carries the smallest value or weight. Its value is the full scale voltage (or current) divided by $2^{n}$, where n is the resolution of the converter.
Monotonicity: A monotonic function has a slope whose sign does not change. A monotonic DAC has an output that changes in the same direction (or remains constant) for each increase in the input code. The converse is true for decreasing codes.
MSB (Most Significant Bit): In a binary coded system this is the bit that has the largest value or weight. Its value is one half of full scale.

Multiplying DAC: In a sense, every DAC is a multiplying DAC since the output voltage (or current) is equal to the reference voltage times a constant determined by the digital input code divided by $2^{n}$ ( $n$ is the number of bits of resolution). In a two quadrant multiplying DAC the reference voltage or the digital input code can change the output voltage polarity. If both the reference voltage and the digital code change the output voltage polarity, four quadrant multiplication exists.
Offset Error (Zero Error): In a DAC, this is the output voltage that exists when the input digital code is set to give an ideal output of zero volts. In the case of an ADC, this is the difference between the ideal input voltage ( $1 / 2$ LSB) and the actual input voltage that is needed to make the transition from zero to 1 LSB. All the digital codes in the transfer curve are offset by the same value. Many converters allow nulling of offset with an external potentiometer. Offset error is usually expressed in LSBs.
Power Supply Rejection (Power Supply Sensitivity): The sensitivity of a converter to changes in the dc power supply voltages.
Quantizing Error: The error inherent in all A/D conversions. Since even an "ideal" converter has finite resolution, any analog voltage that falls between two adjacent output codes will result in an output code that is inaccurate by up to $1 / 2$ LSB.
Ratiometric Operation: Many A/D applications require a stable and accurate reference voltage against which the input voltage is compared. This approach results in an absolute conversion. Some applications, however, use transducers or other signal sources whose output voltages are proportional to some external reference. In these ratiometric applications, the reference for the signal source should be connected to the reference input of the converter. Thus, any variations in the source reference voltage will also change the converter reference voltage and produce an accurate conversion.
Resolution: The smallest analog increment corresponding to a 1 LSB converter code change. For converters, resolution is normally expressed in bits, where the number of analog levels is equal to $2^{n}$. As an example, a 12-bit converter divides the analog signal into $2^{12}=4096$ discrete voltage (or current) levels.
Settling Time: The time from a change in input code until a DAC's output signal remains within $\pm 1 / 2$ LSB (or some other specified tolerance) of the final value.


D/A Converter Selection Guide (Continued)

| Part No. | Resolution (Bits) | Linearity <br> @ $\mathbf{2 5}^{\circ} \mathrm{C}$ <br> \% (Max) | $\begin{aligned} & \text { Settling } \\ & \text { Time } \\ & (+1 / 2 \text { LSB }) \end{aligned}$ | Supplies (V) | Temperature Range* |  |  | Package | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | M | 1 | C |  |  |
| DAC1020 | 10 | 0.05 | 500 ns | 5 to 15 | - | - | - | 16-Pin DIP | 4-Quadrant Multiplying |
| DAC1021 | 10 | 0.1 | 500 ns | 5 to 15 | $\bullet$ | - | $\bullet$ | 16-Pin DIP | 4-Quadrant Multiplying |
| DAC1022 | 10 | 0.2 | 500 ns | 5 to 15 | $\bullet$ | - | - | 16-Pin DIP | 4-Quadrant Multiplying |
| DAC1208 | 12 | 0.012 | $1 \mu \mathrm{~s}$ | 5 to 15 |  | - | $\bullet$ | 24-Pin DIP | $\mu$ P Compatible 4-Quadrant Multiplying |
| DAC1209 | 12 | 0.024 | $1 \mu \mathrm{~s}$ | 5 to 15 |  | $\bullet$ | - | 24-Pin DIP | $\mu$ P Compatible 4-Quadrant Multiplying |
| DAC1210 | 12 | 0.05 | $1 \mu \mathrm{~s}$ | 5 to 15 |  | - | - | 24-Pin DIP | $\mu$ P Compatible 4-Quadrant Multiplying |
| DAC1218 | 12 | 0.012 | $1 \mu \mathrm{~s}$ | 5 to 15 |  | $\bullet$ | $\bullet$ | 18-Pin DIP | 4-Quadrant Multiplying |
| DAC1219 | 12 | 0.024 | $1 \mu \mathrm{~s}$ | 5 to 15 |  | - | - | 18-Pin DIP | 4-Quadrant Multiplying |
| DAC1220 | 12 | 0.05 | 500 ns | 5 to 15 | - | - | - | 18-Pin DIP | 4-Quadrant Multiplying |
| DAC1221 | 12 | 0.1 | 500 ns | 5 to 15 |  |  | - | 18-Pin DIP | 4-Quadrant <br> Multiplying |
| DAC1222 | 12 | 0.2 | 500 ns | 5 to 15 | $\bullet$ | - | - | 18-Pin DIP | 4-Quadrant Multiplying |
| DAC1230 | 12 | 0.012 | $1 \mu \mathrm{~S}$ | 5 to 15 |  | - | - | 20-Pin DIP | $\mu \mathrm{P}$ Compatible 4-Quadrant Multiplying |
| DAC1231 | 12 | 0.024 | $1 \mu \mathrm{~s}$ | 5 to 15 |  | - | - | 20-Pin DIP | $\mu \mathrm{P}$ Compatible 4-Quadrant Multiplying |
| DAC1232 | 12 | 0.05 | $1 \mu \mathrm{~s}$ | 5 to 15 |  | - | - | 20-Pin DIP | $\mu \mathrm{P}$ Compatible 4-Quadrant Multiplying |
| DAC1265A | 12 | 0.006 | 200 ns | $\pm 15$ | $\bullet$ |  | - | 24-Pin DIP | High-Speed |
| DAC1265 | 12 | 0.012 | 200 ns | $\pm 15$ | - |  | - | 24-Pin DIP | High-Speed |
| DAC1266A | 12 | 0.006 | 200 ns | $\pm 12$ to $\pm 15$ | - |  | - | 24-Pin DIP | High-Speed |
| DAC1266 | 12 | 0.012 | 200 ns | $\pm 12$ to $\pm 15$ | - |  | - | 24-Pin DIP | High-Speed |

*Ambient temperature range for " M " is $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, " l " is $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, " C " $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## Sample and Hold Definition of Terms

Acquisition Time: The time required to acquire a new ana$\log$ input voltage with an output step of 10 V . Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.
Aperture Time: The delay required between "Hold" command and an input analog transition, so that the transition does not affect the held output.
Dynamic Sampling Error: The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times.

Gain Error: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a percent difference.
Hold Settling Time: The time required for the output to settle within 1 mV of final value after the "hold" logic command.
Hold Step: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (DC) analog input voltage. Logic swing is 5 V .

## Sample and Hold Selection Guide

|  | LF198A | LF398A | LF198 | LF398 | LF298 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Accuracy Gain/Offset Error | 0.01 | 0.01 | 0.02 | 0.02 | 0.02 | \% Max |
| Offset Voltage | 2 | 3 | 5 | 10 | 5 | mV Max |
| $\begin{gathered} \text { Droop Rate }\left(25^{\circ} \mathrm{C}\right) \\ \mathrm{C}_{\mathrm{S}}=1000 \mathrm{pF} \\ \mathrm{C}_{\mathrm{S}}=10000 \mathrm{pF} \end{gathered}$ | $\begin{gathered} 30 \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} 30 \\ 3 \end{gathered}$ | $\begin{gathered} 30 \\ 3 \end{gathered}$ | $\begin{gathered} 30 \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} 30 \\ 3 \end{gathered}$ | $\mathrm{mV} / \mathrm{sec}$ |
| $\begin{aligned} & \text { Acquisition Time }\left(25^{\circ} \mathrm{C}\right) \\ & \mathrm{C}_{\mathrm{S}}=1000 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{S}}=10000 \mathrm{pF} \end{aligned}$ | $\begin{gathered} 4 \\ 20 \end{gathered}$ | $\begin{gathered} 4 \\ 20 \end{gathered}$ | $\begin{gathered} 4 \\ 20 \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 20 \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 20 \\ \hline \end{gathered}$ | $\mu \mathrm{S}$ |
| Aperture Time ( $25^{\circ} \mathrm{C}$ ) | 25 | 25 | 25 | 25 | 25 | ns |
| Temperature Range | -55 to +125 | 0 to +70 | -55 to +125 | 0 to + 70 | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Comment | Low Drift | Low Drift | General <br> Purpose | General <br> Purpose | Low Drift |  |


| National Semiconductor Corporation |  |  |  |
| :---: | :---: | :---: | :---: |
| Temperature Sensor Selection Guide |  |  |  |
| Part | Temp. Range | *Accuracy | Output Scale |
| LM34A | $-50^{\circ} \mathrm{F}$ to $+300^{\circ} \mathrm{F}$ | $\pm 2.0^{\circ} \mathrm{F}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{F}$ |
| LM34 | $-50^{\circ} \mathrm{F}$ to $+300^{\circ} \mathrm{F}$ | $\pm 3.0^{\circ} \mathrm{F}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{F}$ |
| LM34CA | $-40^{\circ} \mathrm{F}$ to $+230^{\circ} \mathrm{F}$ | $\pm 2.0^{\circ} \mathrm{F}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{F}$ |
| LM34C | $-40^{\circ} \mathrm{F}$ to $+230^{\circ} \mathrm{F}$ | $\pm 3.0^{\circ} \mathrm{F}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{F}$ |
| LM34D | $+32^{\circ} \mathrm{F}$ to $+212^{\circ} \mathrm{F}$ | $\pm 4.0^{\circ} \mathrm{F}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{F}$ |
| LM35A | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\pm 1.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| LM35 | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\pm 1.5^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| LM35CA | $-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ | $\pm 1.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| LM35C | $-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$ | $\pm 1.5^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| LM35D | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | $\pm 2.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| LM134-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 3.0^{\circ} \mathrm{C}$ | ${ }_{\text {SET }} \propto{ }^{\circ} \mathrm{k}$ |
| LM134-6 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 6.0^{\circ} \mathrm{C}$ | $\mathrm{I}_{\text {SET }} \propto{ }^{\circ} \mathrm{k}$ |
| LM234-3 | $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | $\pm 3.0^{\circ} \mathrm{C}$ | ISET $\propto{ }^{\circ} \mathrm{K}$ |
| LM234-6 | $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | $\pm 6.0^{\circ} \mathrm{C}$ | $\mathrm{I}_{\text {SET }} \propto{ }^{\circ} \mathrm{K}$ |
| LM135A | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\pm 1.3^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{k}$ |
| LM135 | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | $\pm 2.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{k}$ |
| LM235A | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1.3^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{k}$ |
| LM235 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 2.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{k}$ |
| LM335A | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | $\pm 2.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{k}$ |
| LM335 | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | $\pm 4.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{k}$ |
| LM3911 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 10.0^{\circ} \mathrm{C}$ | $10 \mathrm{mV} /{ }^{\circ} \mathrm{k}\left(\mathrm{or}{ }^{\circ} \mathrm{F}\right.$ ) |

*Note: Accuracy is measured over $T($ Min $)$ to $T($ Max $)$ uncalibrated
Note: The LM134/234/334 3-Terminal Adjustable current sources Datasheet can be found in Linear 1, Section 1.

National Semiconductor Corporation

# Voltage Reference Selection Guide 

## Shunt Type

| Reverse Breakdown Voltage ( $\mathbf{V}_{\mathrm{R}}$ ) | Device | Operating Temp. Range* | Voltage Tolerance $\operatorname{Max}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Temperature Drift |  | Operating Current Range, $\mathbf{I R}_{\mathbf{R}}$ | Output Dynamic Impedance (Тур) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ <br> (Max) | Over Range |  |  |
| 1.22 | LM113-2 | M | $\pm 1 \%$ | 50 (Typ) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 20 mA | 0.8 |
| 1.22 | LM113-1 | M | $\pm 2 \%$ | 50 (Typ) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 20 mA | 0.8 |
| 1.22 | LM113 | M | $\pm 5 \%$ | 100 (Typ) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 20 mA | 0.8 |
| 1.22 | LM313 | C | $\pm 5 \%$ | 100 (Typ) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 20 mA | 0.8 |
| 1.235 | LM185BX-1.2 | M | $\pm 1 \%$ | 30 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM185BY-1.2 | M | $\pm 1 \%$ | 50 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM185-1.2 | M | $\pm 1 \%$ | 150 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM285BX-1.2 | I | $\pm 1 \%$ | 30 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM285BY-1.2 | 1 | $\pm 1 \%$ | 50 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM285-1.2 | 1 | $\pm 1 \%$ | 150 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM385BX-1.2 | C | $\pm 1 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM385BY-1.2 | C | $\pm 1 \%$ | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM385B-1.2 | C | $\pm 1 \%$ | 150 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.235 | LM385-1.2 | C | +2\%, -2.4\% | 150 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $15 \mu \mathrm{~A}$ to 20 mA | 1 |
| 1.24 to 5.3 (Adj.) | LM185B | M | $\pm 1 \%$ | 150 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM185BX | M | $\pm 1 \%$ | 50 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM185BY | M | $\pm 1 \%$ | 50 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM285BX | 1 | $\pm 1 \%$ | 30 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM285BY | 1 | $\pm 1 \%$ | 50 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM285 | 1 | $\pm 2 \%$ | 150 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM385BX | C | $\pm 1 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $13 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM385BY | C | $\pm 1 \%$ | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $13 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 1.24 to 5.3 (Adj.) | LM385 | C | $\pm 2 \%$ | 150 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $13 \mu \mathrm{~A}$ to 20 mA | 0.3 |
| 2.49 | LM136A | M | $\pm 1 \%$ | 72 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.4 |
| 2.49 | LM136 | M | $\pm 2 \%$ | 72 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.4 |
| 2.49 | LM236A | I | $\pm 1 \%$ | 72 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.4 |
| 2.49 | LM236 | 1 | $\pm 2 \%$ | 72 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.4 |
| 2.49 | LM336 | 1 | $\pm 4 \%$ | 54 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.4 |
| 2.49 | LM336B | C | $\pm 2 \%$ | 54 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.4 |
| 2.5 | LM185BX-2.5 | M | $\pm 1.5 \%$ | 30 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM185BY-2.5 | M | $\pm 1.5 \%$ | 50 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM185B-2.5 | M | $\pm 1.5 \%$ | 150 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM285BX-2.5 | 1 | $\pm 1.5 \%$ | 30 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM285BY-2.5 | 1 | $\pm 1.5 \%$ | 50 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM285-2.5 | 1 | $\pm 1.5 \%$ | 150 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM385BX-2.5 | C | $\pm 1.5 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM385BY-2.5 | C | $\pm 1.5 \%$ | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM385B-2.5 | C | $\pm 1.5 \%$ | 150 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |
| 2.5 | LM385-2.5 | C | $\pm 3 \%$ | 150 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $20 \mu \mathrm{~A}$ to 20 mA | 1 |

## Shunt Type (Continued)

| Reverse Breakdown Voltage ( $\mathrm{V}_{\mathrm{R}}$ ) | Device | Operating Temp. Range* | Voltage Tolerance Max, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Temperature Drift |  | Operating Current Range, $\mathrm{I}_{\mathrm{R}}$ | Output Dynamic Impedance (Typ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{array}{\|c\|} \hline \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ (\mathrm{Max}) \end{array}$ | Over <br> Range |  |  |
| 5.0 | LM136A | M | $\pm 1 \%$ | 72 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.8 |
| 5.0 | LM136 | M | $\pm 2 \%$ | 72 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.8 |
| 5.0 | LM236A | I | $\pm 1 \%$ | 72 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.8 |
| 5.0 | LM236 | 1 | $\pm 2 \%$ | 72 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.8 |
| 5.0 | LM336B | C | $\pm 2 \%$ | 54 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.8 |
| 5.0 | LM336 | C | $\pm 4 \%$ | 54 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $400 \mu \mathrm{~A}$ to 10 mA | 0.8 |
| 6.9 | LM129A | M | +3\%, -2\% | 10 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $600 \mu \mathrm{~A}$ to 15 mA | 0.6 |
| 6.9 | LM129B | M | +3\%, -2\% | 20 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $600 \mu \mathrm{~A}$ to 15 mA | 0.6 |
| 6.9 | LM129C | M | +3\%, -2\% | 50 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $600 \mu \mathrm{~A}$ to 15 mA | 0.6 |
| 6.9 | LM329B | C | $\pm 5 \%$ | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $600 \mu \mathrm{~A}$ to 15 mA | 0.8 |
| 6.9 | LM329C | C | $\pm 5 \%$ | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $600 \mu \mathrm{~A}$ to 15 mA | 0.8 |
| 6.9 | LM329D | C | $\pm 5 \%$ | 100 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $600 \mu \mathrm{~A}$ to 15 mA | 0.8 |
| 6.95 | LM199A | M | $\pm 2 \%$ | 0.5 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 10 mA | 0.5 |
| 6.95 | LM199A-20 | M | Same as LM199A with 20 ppm guaranteed long term drift. |  |  |  |  |
| 6.95 | LM199 | M | $\pm 2 \%$ | 1.0 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 10 mA | 0.5 |
| 6.95 | LM299A | I | $\pm 2 \%$ | 0.5 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 10 mA | 0.5 |
| 6.95 | LM299A-20 | 1 | Same as LM299A with 20 ppm guaranteed long term drift. |  |  |  |  |
| 6.95 | LM299 | 1 | $\pm 2 \%$ | 1 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 10 mA | 0.5 |
| 6.95 | LM399A | C | $\pm 5 \%$ | 1 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 10 mA | 0.5 |
| 6.95 | LM399A-50 | C | Same as LM399A with 50 ppm guaranteed long term drift. |  |  |  |  |
| 6.95 | LM399 | C | $\pm 5 \%$ | 2 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $500 \mu \mathrm{~A}$ to 10 mA | 0.5 |
| 6.95 | LM3999 | C | $\pm 5 \%$ | 5 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $600 \mu \mathrm{~A}$ to 10 mA | 0.6 |

${ }^{*} \mathrm{C}$ (Commercial) $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, 1$ (Industrial) $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for the LM 236 and $\mathrm{LM} 299,1=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for all others. M (Military) $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Current References

| Output Current Range | Device | Operating Temperature Range | Set Current Error |  |  | Operating <br> Voltage <br> Range | Set Current Temperature Dependence* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $2 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ to 1 mA | 1 mA to 5 mA |  |  |
| $2 \mu \mathrm{~A}$ to 10 mA | LM134 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 8 \%$ | $\pm 3 \%$ | $\pm 5 \%$ | 1 V to 40 V | 0.96 T to 0.104T |
| $2 \mu \mathrm{~A}$ to 10 mA | LM134-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | N/A | $\pm 1 \%$ | N/A | 1 V to 40V | 0.98 T to 0.102T |
| $2 \mu \mathrm{~A}$ to 10 mA | LM134-6 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | N/A | $\pm 2 \%$ | N/A | 1 V to 40V | 0.97 T to 0.103T |
| $2 \mu \mathrm{~A}$ to 10 mA | LM234 | $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | $\pm 8 \%$ | $\pm 3 \%$ | $\pm 5$ | 1 V to 40V | 0.96 T to 0.104T |
| $2 \mu \mathrm{~A}$ to 10 mA | LM234-3 | $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | N/A | $\pm 1 \%$ | N/A | 1 V to 40 V | 0.98T to 0.102T |
| $2 \mu \mathrm{~A}$ to 10 mA | LM234-6 | $-25^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | N/A | $\pm 2 \%$ | N/A | 1 V to 40 V | 0.97 T to 0.103T |
| $2 \mu \mathrm{~A}$ to 10 mA | LM334 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 12 \%$ | $\pm 6 \%$ | $\pm 8 \%$ | 1 V to 40 V | 0.96T to 0.104T |

[^2]Series Type (Buffered Output)

| Output Voltage | Device | Oper. <br> Temp. <br> Range* | Voltage Tolerance Max, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Temperature Drift |  | Load Reg. ppm/mA | Over Current Range | Quiescent Current (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ <br> (Max) | Over <br> Range |  |  |  |
| 2.5 | LM368Y-2.5 | C | $\pm 0.2 \%$ | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 25 | 0 mA to +10 mA | 0.55 |
| 2.5 | LM368-2.5 | C | $\pm 0.2 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 25 | 0 mA to +10 mA | 0.55 |
| 5.0 | LM168BY-5.0 | M | $\pm 0.05 \%$ | 10 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 5.0 | LM268BY-5.0 | 1 | $\pm 0.05 \%$ | 15 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 5.0 | LM368BY-5.0 | C | $\pm 0.1 \%$ | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 5.0 | LM368-5.0 | C | $\pm 0.1 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 10 | LM169B | M | $\pm 0.05 \%$ | 3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 | -10 mA to +10 mA | 1.8 |
| 10 | LM168BY-10 | M | $\pm 0.05 \%$ | 10 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 10 | LH0070-2 | M | $\pm 0.05 \%$ | 8 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 | 0 to 5 mA | 5 |
| 10 | LM169 | M | $\pm 0.05 \%$ | 5 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 | -10 mA to +10 mA | 1.8 |
| 10 | LM581U | M | $\pm 0.05 \%$ | 10 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 50 | 0 mA to 5 mA | 1.8 |
| 10 | LH0070-0 | M | $\pm 0.1 \%$ | 40 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 | 0 mA to 5 mA | 5 |
| 10 | LM581T | M | $\pm 0.1 \%$ | 10 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 50 | 0 mA to 5 mA | 1.8 |
| 10 | LH0070-1 | M | $\pm 0.1 \%$ | 20 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 | 0 mA to 5 mA | 5 |
| 10 | LM581S | M | $\pm 0.3 \%$ | 30 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 50 | 0 mA to 5 mA | 1.8 |
| 10 | LM268BY-10 | 1 | $\pm 0.05 \%$ | 15 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 10 | LM581L | C | $\pm 0.05 \%$ | 5 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 50 | 0 mA to 5 mA | 1.8 |
| 10 | LM369C | C | $\pm 0.05 \%$ | 10 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 | -10 mA to +10 mA | 1.8 |
| 10 | LM369 | C | $\pm 0.05 \%$ | 5 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 | -10 mA to +10 mA | 1.8 |
| 10 | LM369B | C | $\pm 0.05 \%$ | 3 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 | -10 mA to +10 mA | 1.8 |
| 10 | LM581K | C | $\pm 0.1 \%$ | 10 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 50 | 0 mA to 5 mA | 1.8 |
| 10 | LM368Y-10 | C | $\pm 0.1 \%$ | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 10 | LM368-10 | C | $\pm 0.1 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 10 | -10 mA to +10 mA | 0.35 |
| 10 | LM369D | C | $\pm 0.1 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 | -10 mA to +10 mA | 2 |
| 10 | LM581J | C | $\pm 0.3 \%$ | 30 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 50 | 0 mA to 5 mA | 1.8 |
| 10.24 | LH0071-2 | M | $\pm 0.05 \%$ | 8 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 | 0 mA to 5 mA | 5 |
| 10.24 | LH0071-1 | M | $\pm 0.1 \%$ | 20 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 | 0 mA to 5 mA | 5 |
| 10.24 | LH0071-0 | M | $\pm 0.1 \%$ | 30 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 60 | 0 mA to 5 mA | 5 |

${ }^{*} \mathrm{C}$ (Commercial) $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{I}$ (Industrial) $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{M}$ (Military) $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Low Current Reference Diodes

| Output Voltage | Device | Operating Temp. Range* | Voltage Tolerance Max, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Temperature Drift |  | Operating Current Range, $\mathbf{I}_{\mathrm{R}}$ | Output Dynamic Impedance (Typ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ppm $/{ }^{\circ} \mathrm{C}$ <br> (Max) | Over <br> Range |  |  |
| 3.0 | LM103-3.0 | M | $\pm 10 \%$ | -1700 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 10 mA | 25 |
| 3.3 | LM103-3.3 | M | $\pm 10 \%$ | -1500 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 10 mA | 25 |
| 3.6 | LM103-3.6 | M | $\pm 10 \%$ | -1400 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 10 mA | 25 |
| 3.9 | LM103-3.9 | M | $\pm 10 \%$ | -1300 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $10 \mu \mathrm{~A}$ to 10 mA | 25 |

${ }^{*} \mathrm{M}($ Military $)=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| "Reference Grade" Voltage Regulators* |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Device | Operating Temperature Range | Voltage <br> Tolerance Max, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Output Variation Over Operating Range | Load Reg. ppm/mA | Line Reg. ppm/V |  | Quiescent Current |
| Adjustable: <br> 1.235 V to 30 V | LP2951 <br> LP2951AC <br> LP2951C | $\left\|\begin{array}{l} -55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{array}\right\|$ | $\begin{gathered} \pm 0.5 \% \\ \pm 0.5 \% \\ \pm 1 \% \end{gathered}$ | $\begin{gathered} \pm 0.5 \% \\ \pm 0.5 \% \\ \pm 1 \% \end{gathered}$ | $\begin{array}{r} 100 \\ 100 \\ 200 \\ \hline \end{array}$ | $\begin{aligned} & 42 \\ & 42 \\ & 83 \end{aligned}$ | 100 mA 100 mA 100 mA | $120 \mu \mathrm{~A}$ $120 \mu \mathrm{~A}$ $120 \mu \mathrm{~A}$ |
| Programmable: 5V, 6V, 10V, 12V, 15V | LH0075 <br> LH0075C | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \pm 0.5 \% \\ \pm 1 \% \end{gathered}$ | $\begin{aligned} & \pm 0.14 \% \text { (Тyp) } \\ & \pm 0.3 \% \text { (Тур) } \end{aligned}$ | $\begin{aligned} & 15 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 400 \end{aligned}$ | $\begin{aligned} & 200 \mathrm{~mA} \\ & 200 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 8 \mathrm{~mA} \\ 10 \mathrm{~mA} \end{gathered}$ |
| $\begin{aligned} & \text { Programmable } \\ & -5 \mathrm{~V},-6 \mathrm{~V},-10 \mathrm{~V} \\ & -10 \mathrm{~V},-15 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \text { LH0076 } \\ \text { LH0076C } \end{array}$ | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \pm 0.5 \% \\ \pm 1 \% \end{gathered}$ | $\begin{aligned} & \pm 0.14 \% \text { (Тур) } \\ & \pm 0.3 \% \text { (Тур) } \\ & \hline \end{aligned}$ | $\begin{array}{r} 15 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 200 \\ & 400 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \mathrm{~mA} \\ & 200 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 15 \mathrm{~mA} \\ & 15 \mathrm{~mA} \end{aligned}$ |
| 5 V 5 V | $\begin{aligned} & \text { LP2950AC } \\ & \text { LP2950C } \\ & \hline \end{aligned}$ | $\left\|\begin{array}{l} -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{array}\right\|$ | $\begin{gathered} \pm 0.5 \% \\ \pm 1 \% \end{gathered}$ | $\begin{gathered} \pm 0.5 \% \\ \pm 1 \% \end{gathered}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | $\begin{aligned} & 42 \\ & 83 \end{aligned}$ | $\begin{aligned} & 100 \mathrm{~mA} \\ & 100 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 120 \mu \mathrm{~A} \\ & 120 \mu \mathrm{~A} \end{aligned}$ |

*For more information on these circuits, refer to the Voltage Regulator section of the Databook.

# Linear 3 Databook Selection Guides 

Audio Circuits<br>Radio Circuits<br>Video Circuits<br>Motion Control<br>\section*{Special Functions}

# Audio Circuits Definition of Terms 

## Amplifier

## Class A

A class A transistor audio amplifier refers to an amplifier with a single output device that has a collector flowing for the full $360^{\circ}$ of the input cycle.

## Class B

The most common type of audio amplifier that basically consists of two output devices each of which conducts for $180^{\circ}$ of the input cycle.

## Class C

In a class $C$ amplifier the collector current flows for less than $180^{\circ}$. Although highly efficient, high distortion results and the load is frequently tuned to minimize this distortion (primarily used in R.F. power amplifiers).

## Class D

A switching or sampling amplifier with extremely high efficiency (approaching 100\%). The output devices are used as switches, voltage appearing across them only while they are off, and current flowing only when they are saturated.

## Crossover Distortion

Distortion caused in the output stage of a class B amplifier. It can result from inadequate bias current allowing a dead zone where the output does not respond to the input as the input cycle goes through its zero crossing point. Also for I/Cs an inadequate frequency response of the output PNP device can cause a turn-on delay giving crossover distortion for negative going transition through zero at the higher audio frequencies.

## Dolby B

Dolby B is a simplified version of the Dolby A professional quality noise reduction system. The amplitude of low level signals over a selected frequency range is increased prior to recording to enhance them above tape noise. On playback the original levels are restored causing a corresponding reduction in the audible tape noise. The major difference with Dolby A which used four frequency bands, is the use of a single variable frequency band with a cut-off frequency that increases in the presence of high level high frequency signals.

## Dolby Level

Because of the complementary nature of the Dolby B noise reduction system, the audio channel between the encoder and the decoder must have a fixed gain such that the decoding signal level is within 2 dB of the encoding signal level. Also if recordings are interchangeable the signals in the noise reduction system must be related to the levels in
the audio channel. Dolby level provides this reference and corresponds to a specified tape flux density when recorded with a 400 Hz tone. For reel to reel and eight track cartridge tapes this is $185 \mathrm{nWb} / \mathrm{m}$, and for cassettes Dolby level is $200 \mathrm{nWb} / \mathrm{m}$.

## Large-Signal Voltage Gain

The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.

## Output Resistance

The ratio of the change in output voltage to the change in output current with the output around zero.

## Output Voltage Swing

The peak output voltage swing, referred to zero, that can be obtained without clipping.

## Power Bandwidth

The power bandwidth of an audio amplifier is the frequency range over which the amplifier voltage gain does not fall below 0.707 of the flat band voltage gain specified for a given load and output power.
Power bandwidth also can be measured by the frequencies at which a specified level of distortion is obtained while the amplifier delivers a power output 6 dB below the rated output. For example, an amplifier rated at 60 watts with $\leq 0.25 \%$ THD, would make its power bandwidth measured as the difference between the upper and lower frequencies at which $0.25 \%$ distortion was obtained while the amplifier was delivering 30 watts.

## Power Supply Rejection

The ratio of the change in input offset voltage to the change in power supply voltages producing it.

## Slew Rate

The internally limited rate of change in output voltage with a large amplitude step function applied to the input.

## Supply Current

The current required from the power supply to operate the amplifier with no load and the output at zero.

## Thermal Resistance ( $\mathbf{R}_{\mathbf{T H}}$ )

An analogy for heat transfer where the ability of a heat conductive system to transfer heat is described in similar terms to those used in an electrical system for power dissipated in a resistor with a given applied voltage. The thermal resistance is given by the temperature differential established when a given amount of power is being dissipated $\left(\theta=\mathrm{T} 1-\mathrm{T} 2 / \mathrm{P}_{\mathrm{D}}\right)$ with units of ${ }^{\circ} \mathrm{C} /$ watt.

†CCIR/ARM in DIN circuit referred to unity gain at 2 kHz .
Note 1: Data sheet in Linear 1.

| AUDIO POWER AMPLIFIERS (Continued) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Application |  |  | Package | Power* |  |  | Voltage | Bridgeable | THD* | Input Noise* | Single/ Dual | Notes |
|  | Portable | Home | Auto |  | $8 \Omega$ | $4 \Omega$ | $2 \Omega$ |  |  |  |  |  |  |
| LM1896 | - | - | - | 14 Pin DIP |  | 1.1W |  | 6 V | Yes | 0.1\% | $1.4 \mu \mathrm{~V}$ | Dual | Low AM <br> Radiation |
| LM2896 | - | - | - | 11 Pin SIP |  | 2.5W |  | 9 V | Yes | 0.1\% | $1.4 \mu \mathrm{~V}$ | Dual | No Pops |
| LM2002 | - |  | - | 5 Pin TO-220 |  | 5.2W | 8W | 14.4 V | Yes | 0.1\% | $2 \mu \mathrm{~V}$ | Single | Protected |
| LM2878 |  | - |  | 11 Pin SIP | 5.5W |  |  | 22 V | Yes | 0.15\% | $2.5 \mu \mathrm{~V}$ | Dual | 6V-32V |
| LM831 | $\bullet$ |  |  | $\begin{aligned} & 16 \text { Pin DIP } \\ & 20 \text { Pin SO } \end{aligned}$ | 0.44W |  |  | 3 V | Yes | 0.2\% | $1.3 \mu \mathrm{~V}$ | Dual | $1.8 \mathrm{~V}-6 \mathrm{~V}$ |
| LM12 <br> (Note 1) |  | - |  | TO-3 | 50W | 85W |  | $\pm 30 \mathrm{~V}$ |  | 0.01\% |  | Single | Power Op Amp |
| LM675 <br> (Note 1) |  | - |  | 5 Pin TO-220 | 20W |  |  | $\pm 25 \mathrm{~V}$ |  |  | $3 \mu \mathrm{~V}$ | Single | Power Op Amp |
| LM1875 |  | $\bullet$ |  | 5 Pin TO-220 | 20W |  |  | $\pm 25 \mathrm{~V}$ |  | 0.015\% | $3 \mu \mathrm{~V}$ | Single | Low Crossover Distortion |
| LM2005 |  |  | - | 11 Pin TO-220 |  | 20W |  | 14.4 V | Yes | 0.3\% | $1.5 \mu \mathrm{~V}$ | Dual | Protected |
| LM2879 |  | $\bullet$ |  | 11 Pin TO-220 | 8W |  |  | 28 V | Yes | 0.05\% | $2.5 \mu \mathrm{~V}$ | Dual | 6V-32V |

*Note that all values shown are typical. Please refer to data sheets for test conditions.
Note 1: Data sheet in Linear 1.
AUDIO CONTROLS

|  | Application |  | Package | Voltage <br> Range | Volume <br> Control Range | Signal to <br> Noise | THD | Separation | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Portable Home Auto |  |  |  |  |  |  |  |  |  |

*Distortion determined by external op amps.
Note 1: Data sheet in Linear 1.
Note 2: LMC1992 selects 4 inputs.
LMC1993 selects 3 inputs and has a loudness control.



TL/XX/0013-4


# Radio Circuits Definition of Terms 

AGC dc Output Shift: The shift of the quiescent IC output voltage of the AGC section for a given change in AGC central voltage.
AGC Figure of Merit: The widest possible range of input signal level required to make the output signal drop by a specified amount from the specified maximum output level. Typical F.O.M. numbers are from 40 dB to 50 dB , for domestic radios and about 60 dB for automotive radios (for -10 dB output level change).
AGC Input Current: The current required to bias the central voltage input of the AGC section.
AM Rejection Ratio: The ratio of the recovered audio output produced by a desired FM signal of specified level and deviation to the recovered audio output produced by an unwanted AM signal of specified amplitude and modulating index.
Channel Separation: The level of output signal of an undriven amplifier with respect to the output level of an adjacent driven amplifier.
Detection Bandwidth: That frequency range about the free running frequency of the tone decoder/phase locked loop where a signal above a specified level will cause a detected signal condition at the output.
Detection Bandwidth Skew: The measure of how well the detection bandwidth is centered about the free running frequency. It is equal to the maximum detection bandwidth frequency plus the minimum detection bandwidth frequency minus twice the free running frequency.
Hold In Range: That range of frequencies about the free running frequency for which the phase locked loop will stay in lock if initially starting out in lock.
Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
Input Sensitivity: The minimum level of input signal at a specified frequency required to produce a specified signal-to-noise ratio at the recovered audio output.
Input Voltage Range: The range of voltages on the input terminals for which the amplifier operates within specifications.
Large-Signal Voltage Gain: The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
-3 dB Limiting Sensitivity: In FM the input signal level which causes the recovered audio output level to drop 3 dB from the output level with a specified large signal input.
Lock In Range: That range of frequencies about the free running frequency for which the phase locked loop will come into lock if initially starting out of lock.
Maximum Sweep Rate: The maximum rate that the VCO may be made to vary its oscillating frequency over its Sweep Range.
Output Resistance: The ratio of the change in output voltage to the change in output current with the output around zero.
Output Voltage Swing: The peak output voltage swing, referred to zero, that can be obtained without clipping.
Phase Detector Sensitivity: The change in the output voltage of the phase detector for a given change in phase between the two input signals to the phase detector.
Power Bandwidth: The power bandwidth of an audio amplifier is the frequency range over which the amplifier voltage gain does not fall below 0.707 of the flat band voltage gain specified for a given load and output power.
Power bandwidth also can be measured by the frequencies at which a specified level of distortion is obtained while the amplifier delivers a power output 6 dB below the rated output. For example, an amplifier rated a 60 W with $\leq 0.25 \%$ THD, would make its power bandwidth measured as the difference between the upper and lower frequencies at which $0.25 \%$ distortion was obtained while the amplifier was delivering 30W.
Power Supply Rejection: The ratio of the change in input offset voltage to the change in power supply voltages producing it.
Slew Rate: The internally limited rate of change in output voltage with a large amplitude step function applied to the input.
Supply Current: The current required from the power supply to operate the amplifier with no load and the output at zero.
Sweep Range: That ratio of maximum oscillating frequency to minimum operating frequency produced by varying the central voltage of the VCO from its maximum value to its minimum value with fixed values of timing resistance and capacitance.
VCO Sensitivity: The change in operating frequency for a given change in VCO central voltage.

National
Semiconductor Corporation

## Radio Circuits Selection Guide

| AM RF/IF Detector |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Portable | Home | Auto | Synthesized | Pin Count (Dip Package) | Supply Voltage | Supply Current | Input Sensitivity for 20 dB S/N Ratio | AM and FM IF | Audio Power Amplifier | Internal Detector | Meter Output |
| LM1863 | $\bullet$ | $\bullet$ | - | - | 20* | 7-16 | 8.3 mA | $30 \mu \mathrm{~V}$ |  |  | - | - |
| LM1866 | - | $\bullet$ |  |  | 20 | 3-15 | 15 mA | $25 \mu \mathrm{~V}$ | - |  | - | - |
| LM1868 | - | - |  |  | 20 | 4.5-15 | 22 mA | $12 \mu \mathrm{~V}$ | - | - | $\bullet$ |  |
| LM3820 | $\bullet$ | - | $\bullet$ |  | 14 | 4.5-16 | 18 mA | $35 \mu \mathrm{~V}$ |  |  |  |  |

*SO Surface Mount Package Only
*TV Stereo Decoder

Radio Remote Control

|  | Function | Pin Count (Dip Package) | Supply Voltage | Supply Current | Channels |  | Frequency Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Analog | Digital |  |
| LM1871 | Encoder/Transmitter | 18 | 4.5-15V | 14 mA | up to 6 | 2 | up to 72 MHz |
| LM1872 | Decoder/Receiver | 18 | 2.5-7V | 13 mA | 2 | 2 | up to 72 MHz |


| FM IF/Detector |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Portable | Home | Auto | Synthesized | $\begin{gathered} \hline \text { Pin Count } \\ \text { Dip } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Pin Count } \\ \text { S.O. } \\ \hline \end{array}$ | Supply Voltage | Supply Current | -3 dB Limiting Sensitivity | THD | Mute | AGC Outputs | AFC | Meter Output | $\begin{array}{\|c\|} \hline \text { AM/ } \\ \text { FM IF } \\ \hline \end{array}$ |
| LM1865 |  | $\bullet$ | - | $\bullet$ | 20 |  | 7.3-16 | 43 mA | $60 \mu \mathrm{~V}^{*}$ | 0.1\% | $\bullet$ | Reverse | - | - |  |
| LM1965 |  | - | - |  | 20 |  | 7.3-16 | 43 mA | $60 \mu \mathrm{~V}^{*}$ | 0.1\% | $\bullet$ | Reverse | - | - |  |
| LM2065 |  | - | - | $\bullet$ | 20 |  | 7.3-16 | 43 mA | $60 \mu \mathrm{~V}^{*}$ | 0.1\% | - | Forward | - | - |  |
| LM1866 | $\bullet$ | - |  |  | 20 |  | 3-15 | 17 mA | $12 \mu \mathrm{~V}$ | 0.5\% | - | - | - | - | $\bullet$ |
| LM1868 | - | - |  |  | 20 |  | 4.5-15 | 19 mA | $15 \mu \mathrm{~V}$ | 1.1\% |  |  |  |  | - |
| LM3089 |  | - | $\bullet$ |  | 16 |  | 8-16 | 23 mA | $12 \mu \mathrm{~V}$ | 0.5\% | $\bullet$ | $\bullet$ | - | - |  |
| LM3189 |  | - | - |  | 16 |  | 8-16 | 31 mA | $12 \mu \mathrm{~V}$ | 0.5\% | - | $\bullet$ | - | - |  |
| LM3361A $\dagger$ | $\bullet$ |  | - |  | 16 | 16 | 2-9 | 2.8 mA | $2 \mu \mathrm{~V}$ | - | - |  |  |  |  |
| *Exclusive of 26 dB Buffer $\dagger$ Narrow-Band FM-IF |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Cordless Telephone Receiver


TL/XX/0011-1


TL/XX/0011-2


Automotive Radio (Electronically Tuned)



TL/XX/0011-7

Home Component Stereo (Audio Power > 10W)


## Video Definition of Terms

Aspect Ratio: The ratio of picture width to picture height. For the NTSC system this is $4: 3$.
Back Porch: The section of the composite video signal between the trailing edge of the line (horizontal) sync pulse and the end of the blanking pulse period (when picture information begins). For a monochrome signal the back porch is simply at the blanking level. For a color signal, the color burst is added within this section.
Black Level: The DC voltage level in the picture signal which corresponds to beam cut-off on the display tube. It can be at the blanking level (given by the back porch) or slightly higher $(7.5 \%$ to $10 \%$ of the peak white signal above the blanking level).
Blacker-than-Black: The amplitude region in the composite video signal that extends below the reference black level in the direction of the synchronizing pulses.
Blanking: A portion of the composite video signal whose instantaneous amplitude makes the vertical and horizontal scan retrace not visible on the display tube.
Blanking Level: The level of the front and back porches of the composite video signal.
Blanking Period: The period in the composite video signal where the level is reduced to the blanking level, below which the display electron beam is cut-off. This allows nonvisible retrace of the beam from the right side of the display to the left side at the end of each scan line (horizontal blanking) and non-visible return of the electron beam from the bottom of the display to the top. Horizontal blanking occurs for approximately $11 \mu$ s between each scan line and vertical blanking for 1.2 ms between each field.
Blooming: Defocussing of the picture in regions where the brightness is too high.
Breezeway: The section in the signal blanking period between the end of the sync pulse and the start of the color burst.
C.C.I.R.: International Radio Consultative Committee-a worldwide standards organization.
Chrominance Signal: That part of the NTSC signal that contains the color information.
Clamping: A process that established a fixed DC voltage level for the picture signal. This is important for proper RF modulation and for maintaining the correct picture black level.
Color: An attribute of an object being scanned that distinguishes it from other objects, apart from shape, texture, and brightness. In television systems the color of an object is further subdivided into hue (tint) and saturation. The hue or tint refers to the dominant wavelength of a spectral color, i.e., light red is the same hue as deep red and dark red.

Deep red has more vividness or saturation (less white), whereas dark red has less brightness. Similar terms are used to describe non-spectral colors (a mixture of hues).
Color Burst: Normally refers to approximately 9 cycles of the 3.58 MHz subcarrier superimposed on the back porch of the composite video signal. The phase of this burst establishes the reference color phase for tint or hue, and the amplitude provides a reference for the color saturation level.
Color Subcarrier: A subcarrier at 3.579545 MHz (NTSC) whose modulation sidebands are added to a monochrome video signal to convey the color information. Similar subcarriers are used for SECAM and PAL.
Composite Video Signal: The complete video signal. For monochrome, it consists of blanking and synchronizing signals, with a picture signal representing the scene brightness. For color, an additional subcarrier is added for color synchronization and picture color content.
Compression: An undesired decrease in amplitude of one portion of the composite video signal relative to another portion.
Contrast: The range of dark and light values in a picture.
Cross-talk: An undesired signal interfering with a desired signal.
Definition: See resolution.
Differential Gain: The amplitude change in the 3.58 MHz color subcarrier as the picture signal varies from blanking to peak white level. This is the result of system non-linearities and is measured in percent change.
Differential Phase: The phase change, measured in degrees, of the 3.58 MHz color subcarrier as the picture signal varies from blanking to peak white level.
Equalizing Pulses: Pulses of one half the width of the line (horizontal) sync pulses, transmitted at twice the line rate for the three line periods before and after the field (vertical) sync pulse. They are used to help the vertical sync system of the receiver accommodate the half line difference in the number of scan lines on successive fields.
Field: One half of a complete picture interval. A field will contain either all the odd numbered scanning lines or all the even numbered scanning lines in the picture.
Field Frequency: The rate at which a complete field is scanned. For NTSC color signals this is nominally 59.94 Hz . Fly-back: See Horizontal Retrace.
Frame: A complete picture consisting of two interlocking fields.
Frame Frequency: The rate at which a complete frame is scanned. In the U.S. this is nominally 30 frames or pictures per second.

Front Porch: The section of the composite video signal between the end of the picture information on a scan line (start of blanking) and the start of the line synchronization pulse.
Horizontal Blanking: The blanking signal at the end of each scan line that prevents the retrace of the display tube electron beam from being visible.
Horizontal Retrace: The rapid return of the scanning electron beam from the right side of the raster to the left side.
Horizontal Hum Bars: Relatively broad horizontal bars drifting slowly up the screen as a result of interference from the 60 Hz main frequency.
Hue (Tint): Describes the color that is being represented on the screen, i.e., red, blue, magenta, green, orange, etc.
Interlace: A scanning process in which each adjacent line belongs to the alternate field.
I.R.E.: Institute of Radio Engineers. Now combined with the AIEE to form the IEEE.
I.R.E. Scale: An oscilloscope scale calibrated for composite video and divided vertically into 140 units. The picture signal occupies the range from 0 to 100 with syncs in the range 0 to -40 .
Luminance: The monochrome or brightness part of the color signal, composed of specific proportions of the three primary colors, red, blue, and green.
N.T.S.C.: National Television System Committee, used in reference to the system adopted for color television broadcasting in the U.S. at the end of 1953.
Noise: In a television picture, 'noise' refers to random interference producing a salt and pepper pattern over the picture. Heavy noise totally obscuring the picture is called "snow".
Overshoot: An (excessive) response to a unidirectional signal change. Overshoot is often used deliberately to enhance the luminance portion of a signal.
Pairing: A partial or complete failure of interlace in which scan lines of alternate fields fall in pairs, one on top of the other.
Pedestal Level: See Blanking Level.

## Percentage Sync:

Video: The ratio in percent of the amplitude of the synchronizing pulse to the peak amplitude of the picture signal between blanking and reference white level. For a properly constituted composite video signal this is $40 \%$.
RF: The ratio is a percent of the amplitude of the synchronizing pulse to the peak amplitude of the modulated RF signal. For correct modulation this is $25 \%$.
P.A.L.: Phase Alternation Line. A variation of the NTSC system involving phase reversal of one of the color difference signals on a line by line basis, introduced into the U.K. and Germany in 1967.
Picture Signal: That portion of the composite video signal which is above the blanking level and contains the picture information.
Pre-emphasis: An increase in the level of a band of frequency components with respect to the remainder of the
signal. For U.S. television, the audio signal is increased at a $6 \mathrm{db} / o c t a v e$ rate above 2.1 kHz .
Raster: The area on the face of the display tube that is scanned by the electron beam. This is not always entirely visible since commercial receivers employ overscan so that the edges of the raster are hidden by the faceplate.
Reference Signals: See V.I.T.S. and V.I.R.S.
Resolution (Horizontal): The amount of resolvable detail in the horizontal direction of the picture. This depends on the high frequency and phase response of the transmission system and the receiver.
Resolution (Vertical): The amount of resolvable detail in the vertical direction of the picture. This depends primarily on the number of scan lines that are used and secondarily on the size (shape) of the electron scanning beam.
Saturation (Color): The amplitude of the chrominance signal. Increased saturation means increased chrominance signal level. Visibly, this refers to a color increasing from pale or pastel to deep.
S.E.C.A.M.: Sequential Couleur Avec Memoire. The color broadcasting system used predominantly in France which utilizes sequential transmission of the color difference signals, which are FM modulated on two separate subcarriers (1967).

Setup: The difference in level between the blanking level and the reference black level expressed as a percent of the reference white level.
Smear: Smear describes a picture condition where objects appear extended in the horizontal direction producing an illdefined, blurry picture. This often occurs when the receiver is tuned slightly above the proper pix carrier frequency.
Sync: Abbreviation for synchronizing or synchronization.
Sync Level: The level of the synchronizing pulse tips.
Vertical Blanking: The blanking signal at the end of each field starting three lines before the vertical sync pulse.
Vertical Retrace: The return of the electron beam from the bottom of the display to the top after a complete field has been scanned.
V.I.R.S.: Vertical Interval Reference Signal. A quality control signal added to a horizontal scan line during the vertical blanking period. It is used to provide a chrominance, luminance and black level reference.
V.I.T.S.: Vertical Interval Test Signals. A series of test signals that are added to horizontal lines during the vertical blanking for in-service testing of the transmission equipment. They can be deleted or added at various points in the transmission link, unlike the VIRS, which is added at program origination and stays with the program material.
Vestigal Sideband Transmission: A broadcast transmission technique wherein only one side band of an amplitude modulated carrier is fully transmitted with the other sideband (usually lower) truncated.
Video: The visible portion of the transmitted signal representing the picture.

## Video Selection Guide

## VIDEO AMPLIFIERS

|  | Bandwidth | Gain | Package | Supply Voltage | Comments |
| :--- | :--- | :---: | :---: | :---: | :---: |
| LM592 | 120 MHz | 100,400 | 14 Pin DIP <br> 14 PIN SO | $\pm 3 \mathrm{~V}- \pm 6 \mathrm{~V}$ | Differential IN, Differential OUT |
| LM733 | 120 MHz | $10,100,400$ | 14 Pin DIP | $\pm 3 \mathrm{~V}- \pm 6 \mathrm{~V}$ | Differential IN, Differential OUT |
| LM1201 <br> (Advanced Information) | 100 MHz | $4-10$ | 16 Pin DIP | +12 V | Single Amplifier with <br> Black Level and Contrast <br> Control |
| LM1203 | 50 MHz | $4-10$ | 28 Pin DIP | +12 V | Triple Amplifier System <br> with Black Level and <br> Contrast Control |
| LM359 <br> (Note 1) | 400 MHz GBW <br> $30 \mathrm{MHz} \mathrm{@} \mathrm{AV=1}$ |  | 14 Pin DIP | $5 \mathrm{~V}-22 \mathrm{~V}$ | Dual Norton Amplifiers |

VIDEO TIMING

|  | Function | Package | Supply Voltage | Comments |
| :---: | :---: | :---: | :---: | :---: |
| LM1391 | PLL | 8 Pin DIP | Internal Shunt Zener | - |
| LM1880 | No-Holds Vert/Horiz | 14 Pin DIP | Internal Shunt Zener | - |
| LM1881 | Sync Separator | 8 Pin DIP | $5 \mathrm{~V}-15 \mathrm{~V}$ | Outputs Provided: <br> Composite Sync <br> Vertical <br> Burst Gate <br> Odd/Even Field |

## VIDEO MODULATORS/DEMODULATORS

|  | Function | Package | Comments |
| :--- | :--- | :--- | :--- |
| LM1496 <br> (Note 2) | Balanced Modulator-Demodulator <br> (Modulator-Suppressed Carrier, AM <br> Demodulator-Synchronous, FM <br> Phase Detection) | 14 Pin DIP <br> 10 Pin TO-5 <br> 14 Pin SO | Operating Frequency to 100 MHz <br> Balanced Inputs and Outputs |
| LM1889 | Modulates Color Difference, <br> Luminance, Audio onto <br> Low-VHF Channels | 18 Pin DIP | DC Channel Switching <br> Chroma Reference |
| LM2889 | Modulates Composite Video, <br> Audio onto Low-VHF Channels | 14 Pin DIP | DC Channel Switching, <br> Low Distortion FM Sound <br> Modulator, Video Clamp |

Note 1: Data sheet in Linear 1.
Note 2: Data sheet in Linear 3-Special Functions Chapter 5.

| VIDEO IFs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Application |  | Package | Comments |
| LM1211 <br> (Note 3) | Broadband Demodulator |  | 20 Pin DIP | Operating Range $20 \mathrm{MHz}-80 \mathrm{MHz}$ Quasi-Synchronous Detector 25 MHz Output Amplifier |
| LM1823 | Video IF |  | 28 Pin DIP | Operating Range $20 \mathrm{MHz}-70 \mathrm{MHz}$ Synchronous Detector using PLL 9 MHz Output Amplifier |
| OTHER VIDEO PRODUCTS |  |  |  |  |
|  | Function | Package | Supply Voltage | Comments |
| LM1044 | Video Switch | 24 Pin DIP | 8V-16V | - DC Switch between 3 Composite Video Channels or 2 RGB Channels <br> - 60 dB Channel Separation |
| LM1884 <br> (Note 4) | TV Stereo Decoder | 16 Pin DIP | $9 \mathrm{~V}-15 \mathrm{~V}$ | Provides L-R, L + R Outputs from Composite Input |
| LM1886 | TV Video Matrix D to A | 20 Pin DIP | $+5 \mathrm{~V},+12 \mathrm{~V}$ | Encodes Luminance and Color Difference Signals from 3-Bit RGB Inputs |

Note 3: Data Sheet in Linear 3.
Note 4: Data Sheet in Linear 3.



FIGURE 1. Typical RGB Color Monitor Block Diagram
Application Notes* Cross Reference

| Device | AN \# |
| :--- | :--- |
| LM359 | AN-278, AB-24 |
| LM1823 | AN-391 |
| LM1886 | AN-402 |
| LM1889 | AN-402 |
| LM2889 | AN-391, AN-402 |

*National Semiconductor Corporation Linear Application Notes

|  |  |  |
| :---: | :---: | :---: |
| Motion Control Selection Guide |  |  |
| Dedicated Motor Control Functions |  |  |
| Part Number | Function | Features |
| LM621 | Brushless D.C. Motor | Deadband Timer for Direction Reversal <br> 40 V Max. Operation <br> 35 mA Outputs for Direct Drive of Bipolar Power Transistors |
| LM628 | High Performance Position Control for D.C. and Brushless D.C. Motors | On Board 32-Bit Incremental Shaft Encoder Interface $256 \mu$ Loop Time <br> Automatic Trajectory Generator <br> Velocity Programmable "On-the-Fly" <br> Internal Programmable PID Filter <br> Convenient 8-Bit Host Interface <br> 8-Bit or 12-Bit Port to DAC (LM628) <br> 8-Bit PWM Output (LM629) |
| LM622 | P.W.M. Controller for Brushless and Brush D.C. Motors | Flexible Output Structure Drives H -Switches or Commutators <br> Precision On-Board Reference <br> Flexible Error Amp/Feedback Structure |

## H-Switches

| Output Current (Amps) |  | Device | Supply Voltage (Max) | Full Current Saturation Voltage |  | Operating Temp. Range | Package | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Peak (Typical) | Continuous (Max) |  |  | Source <br> (Max) | Sink <br> (Max) |  |  |  |
| 4 | 2 | LM18298 | 50 | 2.8 | 2.6 | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 15-Pin TO-220 | Quad $1 / 2 \mathrm{H}$ Switch |
| 1.5 | 1 | LM18293 | 36 | 1.8 | 1.8 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Pin DIP | Dual Full H Switch |

## Power Op-Amps*

| Output Current Amps |  | Device | Supply Voltage (Max) | Input Offset Voltage (Max) | Quiescent Current | Slew <br> Rate (Typical) | Operating <br> Temp. <br> Range | Package | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Peak (Typical) | Continous (Max) |  |  |  |  |  |  |  |  |
| 3 | 1.5 | LM675 | 60 | 10 mV | 50 mA | $8 \mathrm{~V} / \mu \mathrm{s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5-Pin TO-220 | Thermal Parole |
| 15 | 10 | LM12L | 60 | 15 mV | 80 mA | $9 \mathrm{~V} / \mu \mathrm{s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-Pin TO-3 | Fully Protected |
| 15 | 10 | LM12CL | 60 | 20 mV | 120 mA | $9 \mathrm{~V} / \mu \mathrm{s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4-Pin TO-3 | Fully Protected |
| 15 | 10 | LM12 | 80 | 15 mV | 80 mA | $9 \mathrm{~V} / \mu \mathrm{s}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-Pin TO-3 | Fully Protected |
| 15 | 10 | LM12C | 80 | 20 mV | 120 mA | $9 \mathrm{~V} / \mu \mathrm{s}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4-Pin TO-3 | Fully Protected |
| 1 | 0.5 | LM18272 | 28 | 100 mV | 15 mA (Typ) | $0.5 \mathrm{~V} / \mu \mathrm{s}$ | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin DIP | Dual (Bridge) |

[^3]National Semiconductor Corporation

## Building Blocks

## Communications-Related Building Blocks

| Modulators \& Demodulators Selection Guide |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LM1211 | LM1496 | LM1889 | LM2889 |
| Typical Application | Broadband Demodulator | Balanced Modulator- <br> Demodulator | TV Video Modulator | TV Video Modulator |
| Key Features | - Configurable for AM or FM Based Signals <br> - $0 \mathrm{MHz}-70 \mathrm{MHz}$ Operating Frequency Range <br> - 25 MHz Detector Output Bandwidth <br> - Linear Output Phase Response | - Wide Frequency Response to 100 MHz <br> - Fully Balanced Inputs and Outputs <br> - Adjustable Gain and Signal Handling | - Input Signals <br> -Audio Modulation <br> -Color Difference -Luminance <br> - Channel 3 <br> ( 61.25 MHz ) or Channel 4 (67.25 MHz) Output <br> - Companion Circuit to LM1886 TV Video Matrix D to A | - Input Signals <br> —Audio <br> -Composite Video <br> - Channel 3 ( 61.25 MHz ) or Channel 4 (67.25 MHz) Output <br> - Video DC Restoration |

## PLL's AND TONE DECODERS

General purpose PLL's and tone decoders are available for applications that include FSK demodulation, tone decoding, SAP and SCA demodulation, and telemetry reception. Both bipolar and CMOS devices are offered. Special purpose PLL's for TV synchronization and FM stereo demodulation are also available for use in other low frequency signal processing applications.

| PLL and Tone Decoder Selection Guide |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LM565 | LM567 | LMC567* (CMOS LM567) | LMC568 | LM1391 | LM1800, LM1870, LM4500A |
| Typical Application | PLL | Tone Decoder | Tone Decoder | PLL | TV—Horizontal PLL | FM Stereo Demodulator PLL |
| Center Frequency Range | $15 \mathrm{~Hz}-$ 500 kHz | $\begin{aligned} & 0.01 \mathrm{~Hz}- \\ & 500 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 0.01 \mathrm{~Hz}- \\ & 500 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 0.01 \mathrm{~Hz}- \\ & 500 \mathrm{kHz} \end{aligned}$ |  |  |
| VCO Control Range | $\pm 30 \%$ | $\pm 7 \%$ | $\pm 7 \%$ | $\pm 30 \%$ | $\pm 300 \mathrm{~Hz}$ |  |
| Supply Voltage | $\pm 5 \mathrm{~V}$ to $\pm 12 \mathrm{~V}$ | $4.75 \mathrm{~V}-9 \mathrm{~V}$ | 2V-9V | 2V-9V | 8V-9.2V | Lowest: 7V <br> Highest: 16V <br> (See Datasheets) |
| Supply Current (Typ) | 8 mA | 12 mA | 0.8 mA | 1.2 mA | 20 mA | Lowest: 21 mA <br> Highest: 45 mA <br> (See Datasheet) |

*The CMOS LMC567 oscillator runs at twice the frequency of the bipolar LM567 oscillator. Refer to the datasheets for additional information.

## POWER LINE CARRIER

The LM2893/LM1893 Carrier-Current Transceiver performs as a power line interface for half-duplex (bi-directional) communication of serial bit streams of virtually any coding. Applications include energy management systems, inter-office control, fire alarm systems, security systems, telemetry, and remote meter reading.
TIMERS
General purpose timers are available for generating accurate time delays or oscillation. Both bipolar and CMOS devices are offered.

Timer Selection Guide

|  | LM322 | LM2905 | LM555 | LMC555* <br> (CMOS LM555) | LM556 <br> (Dual LM555) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Trigger Pulse Relative <br> to Output Pulse | Can Be <br> Longer | Can Be <br> Longer | Must Be <br> Shorter | Must Be <br> Shorter | Must Be <br> Shorter |
| Typical Application | Monostable | Monostable | Astable | Astable | Astable |
| Supply Voltage | $4.5 \mathrm{~V}-40 \mathrm{~V}$ | $4.5 \mathrm{~V}-40 \mathrm{~V}$ | $4.5 \mathrm{~V}-15 \mathrm{~V}$ | $1.2 \mathrm{~V}-12 \mathrm{~V}$ | $4.5 \mathrm{~V}-15 \mathrm{~V}$ |
| Supply Current <br> (Typical) | 2.5 mA | 2.5 mA | 10 mA | 0.15 mA | 10 mA <br> (Each Timer Section) |

*The CMOS LMC555 can handle -10 mA to +50 mA of output current and the bipolar LM555 can handle up to $\pm 200 \mathrm{~mA}$ of output current.

## VCO AND FUNCTION GENERATOR

The LM566 is a general purpose voltage controlled oscillator which may be used to generate square and triangle waves. Typical applications include FM modulation, signal generation, function generation, frequency shift keying, and tone generation. The LM566 has very linear modulation characteristics.

## Drive-Related Building Blocks

## DISPLAY DRIVERS

LED flasher/oscillator and dot/bar display drivers are offered.

| Display Driver Selection Guide |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | LM3909 | LM3914 | LM3915 | LM3916 |
| Typical | Flasher/ | Dot/Bar | Dot/Bar | Dot/Bar |
| Application | Oscillator | Display Driver | Display Driver | Display Driver |
| Display Scale | N/A | Linear | Log | VU Meter |
| Display Type | LED, | LED, LCD, | LED, LCD, | LED, LCD, |
|  | Incandescent | Vacuum | Vacuum | Vacuum |
|  |  | Fluorescent | Fluorescent | Fluorescent |

## METER DRIVERS

The LM1819 Air-Core Meter Driver is a function generator/driver for air-core (moving-magnet) meter movements in tachometers and ruggedized instruments. Driver outputs are self-centering and better than $2 \%$ linearity is guaranteed over a full $305^{\circ}$ deflection range. Signal conditioning circuitry is included on chip.

## TEMPERATURE CONTROLLER

The LM3911 (Note 1) is a temperature controller containing a precision temperature sensor, op amp, and reference. It is designed for temperature sensing and closed loop temperature control applications over the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ range.
Note 1: See Linear 2 for datasheet.

## Precision-Related Building Blocks

## CHOPPER BLOCK

The LMC669 Auto Zero Block (Note 1) is a universal commutating auto-zero block that can be used with any operational amplifier to correct offset voltage.
Note 1: See Linear 2 for datasheet.
TRANSISTOR ARRAYS
A variety of matched and power transistors are offered.

| Transistor Array Selection Guide |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LM394 | LM395 | LM3046 | LM3146 |
| Description | NPN Transistor Pair | Power Transistor | 5 NPN Transistors | 5 NPN Transistors |
| Key Features | - Emitter-Base Voltage Matched to $50 \mu \mathrm{~V}$ <br> - Current Gain Matched to 2\% | - Collector Current: 1A <br> - Quiescent Current: 10 mA <br> - Switching Time: $2 \mu \mathrm{~s}$ <br> - Current Limit <br> - Thermal Limit <br> - Safe Area Protection | $\begin{aligned} & \text { - Emitter-Base } \\ & \text { Voltage Matched } \\ & \text { to } \pm 5 \mathrm{mV} \\ & \\ & \text { - Breakdown Voltages } \\ & -\mathrm{V}_{(\mathrm{BR})(\mathrm{CBO}):} 20 \mathrm{~V} \\ & -\mathrm{V}_{(\mathrm{BR})(\mathrm{CEO}):} 15 \mathrm{~V} \\ & -\mathrm{V}_{(\mathrm{BR})(\mathrm{COO})}: 20 \mathrm{~V} \\ & -\mathrm{V}_{(\mathrm{BR})(\mathrm{EBO}):}: 5 \mathrm{~V} \\ & \text { - } \mathrm{DC}-120 \mathrm{MHz} \end{aligned}$ | - Emitter-Base <br> Voltage Matched to $\pm 5 \mathrm{mV}$ <br> Breakdown Voltages $\begin{aligned} & -V_{(B R)(C B O)}: 40 \mathrm{~V} \\ & -V_{(B R)(C E O)}: 30 \mathrm{~V} \\ & -V_{(B R)(C I O):} 40 \mathrm{~V} \\ & -V_{(B R)(E B O):}: 5 \mathrm{~V} \end{aligned}$ <br> - DC-120 MHz |

## Sensing-Related Building Blocks

## LIQUID LEVEL SENSORS

A variety of liquid level sensing circuits are offered.

| Liquid Level Sensor Selection Guide |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | LM903 | LM1042 | LM1812 | LM1830 |
| Output <br> Type | Digital HI/LO | Analog | Pulse-Echo <br> Timing | Digital HI/LO |
| Operation <br> Method | Thermoresistive <br> Probe | Thermoresistive <br> Probe | Acoustic <br> Transducer | Conductive <br> Liquid |

## SPECIAL AMPLIFIERS

A variety of special sensor amplifiers are offered.

| Special Amplifiers Selection Guide |  |  |
| :---: | :---: | :---: |
|  | LM1815 | LM1964 |
| Typical Application | Adaptive Sense Amplifier | Sensor Interface Amplifier |
| Sensor | Inductive Pickup | Lambda Sensor |
| Key Features | - Operates from 2.5 V to 12 V Supply <br> - Adaptive Hysteresis <br> - True Zero Crossing Timing Reference | - Normal Operation Guaranteed with Inputs up to 3 V Below Ground on a Single Supply <br> - Fully Protected Inputs <br> - Input Open Circuit Detection |

## SPECIAL COMPARATOR

The LM1801 Battery Operated Power Comparator is an extremely low power comparator with a high current, open collector output stage. Typical applications include intrusion alarms, water leak detectors, gas leak detectors, overvoltage crowbars and battery operated monitors. The LM1801 is designed to operate in a standby mode for 1 year, powered by a 9 V alkaline battery.

## SPECIAL CONVERTERS

A variety of special converters for signal transformation applications are offered.

| Special Converters Selection Guide |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LH0091 (Note 1) | LH0094 (Note 1) | LM331 (Note 1) | LM2907, LM2917 |
| Converter <br> Type | True RMS-to-DC | Multifunction | Voltage-toFrequency | Frequency-toVoltage |
| Key <br> Features | - 0.1\% Accuracy with External Trim <br> - Uncommitted Amplifier for Filtering, Gain or High Crest Factor Configuration <br> - True RMS Conversion | - OUT $=I N_{y}\left(\frac{I N_{Z}}{I N_{X}}\right) m$, $0.1 \leq \mathrm{m} \leq 10$, m Continuously Adjustable - Applications -Precision Divider, Multiplier -Square Root -Square -Trigonometric Function Generator -Companding -Linearization -Control Systems -Log Amp | - 1 Hz to 100 kHz Frequency Range <br> - Split or Single Supply Operation | - Operates Relay, Lamp or Other Load when Input Exceeds a Selected Rate <br> - Ground Referenced Tachometer Fully Protected from Damage Due to Swings Above Supply or Below Ground |

Note 1: See Linear 2 for datasheets.

## ULTRASONIC TRANSCEIVER

The LM1812 Ultrasonic Transceiver is a general purpose ultrasonic transceiver designed for use in a variety of ranging, sensing, and communications applications. Typical uses include liquid level measurement, sonar, surface profiling, data links, hydroacoustic communications, non-contact sensing and industrial process control. Depending on the acoustic transducer, typical performance capabilities include 5 feet to 100 feet in water and 4 inches to 35 feet in air.

Section 1
Voltage Regulators

## Section 1 Contents

Voltage Regulators Definition of Terms ..... 1-3
Voltage Regulators Selection Guide ..... 1-4

* HS7067/HS7107 7 Amp, Multimode, High Efficiency Switching Regulator ..... 1-7
* HS9151 Micro-Switching Off-Line Power Converter 120/VAC/ + 5V ..... 1-17
LH0075 Positive Precision Programmable Regulator ..... 1-23
LH0076 Negative Precision Programmable Regulator ..... 1-28
LM104/LM204/LM304 Negative Regulator ..... 1-33
LM105/LM205/LM305/LM305A, LM376 Voltage Regulator ..... 1-37
LM109/LM309 5-Volt Regulator ..... 1-44
LM117/LM317 3-Terminal Adjustable Regulator ..... 1-50
LM117HV/LM337HV 3-Terminal Adjustable Regulator ..... 1-61
LM120/LM320 Series 3-Terminal Negative Regulator ..... 1-71
LM123 3 Amp, 5-Volt Positive Regulator ..... $1-80$
LM125/LM325/LM325A, LM126/LM326 Voltage Regulators ..... 1-85
* LM133/LM333 3-Amp Negative Adjustable Voltage Regulator ..... 1-93
LM137/LM337 3-Terminal Negative Adjustable Regulator ..... 1-100
LM137HV/LM337HV 3-Terminal Negative Adjustable Regulators (High Voltage) ..... 1-106
LM138/LM338 5 Amp Adjustable Power Regulator ..... 1-112
LM140A/LM140/LM340A/LM340 Series 3-Terminal Positive Regulators ..... 1-123
LM140L/LM340L Series 3-Terminal Positive Regulators ..... 1-131
LM145/LM345 Negative 3 Amp Regulator ..... 1-135
LM150/LM350 3 Amp Adjustable Power Regulator ..... 1-139
LM196/LM396 10 Amp Adjustable Voltage Regulator ..... 1-151
LM317L 3-Terminal Adjustable Regulator ..... 1-163
LM320L 3-Terminal Negative Regulator ..... 1-174
LM330 3-Terminal Positive Regulator ..... 1-179
LM337L 3-Terminal Adjustable Regulator ..... 1-184
LM723 Voltage Regulator ..... 1-186
* LM1578/LM2578/LM3578 Switching Regulator ..... 1-195
* LM2925 Low Drop-Out Regulator with Delayed Reset ..... 1-208
LM2930 3-Terminal Positive Regulator ..... 1-214
LM2931 Series Low Drop-Out Regulator ..... 1-219
LM2935 Low Drop-Out Dual Regulator ..... 1-225
* LM2940C 1A Low Drop-Out Regulator ..... 1-233
* LM2984C Microprocessor Power Supply System ..... 1-238
LM78XX Series Voltage Regulator ..... 1-251
LM78LXX Series 3-Terminal Positive Regulator ..... 1-254
LM79XX Series 3-Terminal Negative Regulator ..... 1-259
LM79LXXAC Series 3-Terminal Negative Regulator ..... 1-266
* LMC7660/LMC7669 Switched Capacitor Voltage Converter ..... 1-271
* LP2950/LP2950AC/LP2950C 5V and LP2951/LP2951AC/LP2951C Adjustable Micropower Voltage Regulator ..... $1-280$


## Voltage Regulators Definition of Terms

Current-Limit Sense Voltage: The voltage across the current limit terminals required to cause the regulator to cur-rent-limit with a short circuited output. This voltage is used to determine the value of the external current-limit resistor when external booster transistors are used.

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reductions in input voltage.
Feedback Sense Voltage: The voltage, referred to ground, on the feedback terminal of the regulator while it is operating in regulation.
Input Voltage Range: The range of dc input voltages over which the regulator will operate within specifications.
Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.
Load Regulation: The change in output voltage for a change in load current at constant chip temperature.
Long Term Stability: Output voltage stability under accelerated life-test conditions at $125^{\circ} \mathrm{C}$ with maximum rated voltages and power dissipation for 1000 hours.
Maximum Power Dissipation: The maximum total device dissipation for which the regulator will operate within specifications.

Output-Input Voltage Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate within specifications.
Output Noise Voltage: The RMS ac voltage at the output with constant load and no inut ripple, measured over a specified frequency range.
Output Voltage Range: The range of regulated output voltages over which the specifications apply.
Output Voltage Scale Factor: The output voltage obtained for a unit value of resistance between the adjustment terminal and ground.
Quiescent Current: That par of input current to the regulator that is not delivered to the load.
Ripply Rejection: The line regulation for ac inupt signals at or above a given frequency with a specified value of bypass capacitor on the reference bypass terminal.
Standby Current Drain: That part of the operating current of the regulator which does not contribute to the load current. (See Quiescent Current)
Temperature Stability: The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.
Thermal Regulation: Percentage change in output voltage for a given change in power dissipation over a specified time period.

## Voltage Regulators Selection Guide

| Adjustable Positive Voltage Regulators |  |  |  |
| :---: | :---: | :---: | :---: |
| Amps | Device | Output Voltage | Package |
| 0.0 | LM196K | $1.25 \mathrm{~V}-15 \mathrm{~V}$ | TO-3 |
|  | LM396K | $1.25 \mathrm{~V}-15 \mathrm{~V}$ | TO-3 |
| 5.0 | LM138K | $1.2 \mathrm{~V}-32 \mathrm{~V}$ | TO-3 |
|  | LM338K | $1.2 \mathrm{~V}-32 \mathrm{~V}$ | TO-3 |
| 3.0 | LM150K | $1.2 \mathrm{~V}-33 \mathrm{~V}$ | TO-3 |
|  | LM350K, T | $1.2 \mathrm{~V}-33 \mathrm{~V}$ | TO-3, TO-220 |
| 1.5 | LM117K | $1.2 \mathrm{~V}-37 \mathrm{~V}$ | TO-3 |
|  | LM117HVK | $1.2 \mathrm{~V}-57 \mathrm{~V}$ | TO-3 |
|  | LM2941CT | $5.0 \mathrm{~V}-24 \mathrm{~V}$ | TO-220 |
|  | LM317K, T | $1.2 \mathrm{~V}-37 \mathrm{~V}$ | TO-3, TO-220 |
|  | LM317HVK | $1.2 \mathrm{~V}-57 \mathrm{~V}$ | TO-3 |
| 0.5 | LM117H | $1.2 \mathrm{~V}-37 \mathrm{~V}$ | TO-39 |
|  | LM117HVH | $1.2 \mathrm{~V}-57 \mathrm{~V}$ | TO-39 |
|  | LM317H | $1.2 \mathrm{~V}-57 \mathrm{~V}$ | TO-39 |
|  | LM317HVH | $1.2 \mathrm{~V}-37 \mathrm{~V}$ | TO-39 |
|  | LM317MP | $1.2 \mathrm{~V}-37 \mathrm{~V}$ | TO-202 |
| 0.1 | LM317LZ, M | $1.2 \mathrm{~V}-37 \mathrm{~V}$ | TO-92, SO-8 |
|  | LM2931CT | $3.0 \mathrm{~V}-24 \mathrm{~V}$ | TO-220,5-LEAD |
|  | LP2951CN, J, H, M | $1.24 \mathrm{~V}-29 \mathrm{~V}$ | DIP, CERDIP, HEADER, SO-8 |

Adjustable Negative Voltage Regulators

| Amps | Device | Output Voltage | Package |
| :---: | :--- | :---: | :---: |
| 3.0 | LM133K | $-1.2 \mathrm{~V}--32 \mathrm{~V}$ | TO-3 |
|  | LM333K, T | $-1.2 \mathrm{~V}--32 \mathrm{~V}$ | TO-3, TO-220 |
| 1.5 | LM137K | $-1.2 \mathrm{~V}--37 \mathrm{~V}$ | TO-3 |
|  | LM137HVK | $-1.2 \mathrm{~V}--47 \mathrm{~V}$ | TO-3 |
|  | LM337K, T | $-1.2 \mathrm{~V}--37 \mathrm{~V}$ | TO-3, TO-220 |
|  | LM337HVK | $-1.2 \mathrm{~V}--47 \mathrm{~V}$ | TO-3 |
| 0.5 | LM137H | $-1.2 \mathrm{~V}--37 \mathrm{~V}$ | TO-39 |
|  | LM137HVH | $-1.2 \mathrm{~V}--47 \mathrm{~V}$ | TO-39 |
|  | LM337H | $-1.2 \mathrm{~V}--37 \mathrm{~V}$ | TO-39 |
|  | LM337HVH | $-1.2 \mathrm{~V}--47 \mathrm{~V}$ | TO-39 |
|  | LM337MP | $-1.2 \mathrm{~V}--37 \mathrm{~V}$ | TO-202 |
| 0.1 | LM337LZ, M | $-1.2 \mathrm{~V}--37 \mathrm{~V}$ | TO-92, SO-8 |


| Fixed Positive Voltage Regulators |  |  |  |
| :---: | :---: | :---: | :---: |
| Amps | Device | Output Voltage | Package |
| 3.0 | LM123K <br> LM2943CT* <br> LM323K | $\begin{aligned} & 5 \mathrm{~V} \\ & 5 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | TO-3 TO-220 TO-3 |
| 1.0 | LM109K <br> LM140AK <br> LM140K <br> LM2940CT <br> LM309K <br> LM340AK, T <br> LM340K, T <br> LM78xxCK, T | 5 V <br> $5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$ <br> 5V, 12V, 15V <br> 5V, 12V, 15V <br> 5 V <br> 5V, 12V, 15V <br> $5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$ <br> $5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$ | TO-3 TO-3 TO-3 TO-220 TO-3 TO-3, TO-220 TO-3, TO-220 TO-3, TO-220 |
| 0.5 | LM2984CT LM341T, P <br> LM78MxxCT | $5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$ <br> 5V, 12V, 15V <br> $5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}$ | $\begin{gathered} \text { TO-220, TO-202 } \\ \text { TO-220, TO-202 } \\ \text { TO-220 } \\ \hline \end{gathered}$ |
| 0.2 |  | $\begin{gathered} 5 \mathrm{~V} \\ 5 \mathrm{~V} \\ 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V} \end{gathered}$ | TO-39 TO-39 <br> TO-202 |
| 0.15 | LM2930T | 5V, 8V | TO-220 |
| 0.1 | LM140LAH <br> LM2931Z, T <br> LM340LZ, H <br> LM78LxxACZ, H, M <br> LP2950CZ | $\begin{gathered} 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V} \\ 5 \mathrm{~V} \\ 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V} \\ 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V} \\ 5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \text { TO-39 } \\ \text { TO-92, TO-220 } \\ \text { TO-92, TO-39 } \\ \text { TO-92, TO-39, SO-8 } \\ \text { TO-92 } \end{gathered}$ |

Fixed Negative Voltage Regulators

| Amps | Device | Output Voltage | Package |
| :---: | :--- | :---: | :---: |
| 0 | LM145K | $-5 \mathrm{~V},-5.2 \mathrm{~V}$ | TO-3 |
|  | LM345K | $-5 \mathrm{~V},-5.2 \mathrm{~V}$ | TO-3 |
| 1.5 | LM120K | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-3 |
|  | LM320K, T | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-3, TO-220 |
|  | LM79xxCT, K | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-3, TO-220 |
| 0.5 | LM320MP | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-220 |
|  | LM79MxxCP, K | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-202, TO-3 |
| 0.2 | LM120H | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-39 |
|  | LM320H | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-39 |
| 0.1 | LM320LZ | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-92 |
|  | LM79LxXACZ, M | $-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}$ | TO-92, SO-8 |

*The LM320 has better electrical characteristics than the LM79xx.

LM100 Series $\quad+55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
LM300 Series $\quad 0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Voltage Regulators Selection Guide

| Low Dropout Regulators |  |  |  |
| :---: | :---: | :---: | :---: |
| Amps | Device | Output Voltage | Package |
| 0.100 | LM2931T, Z <br> LP2950CZ <br> LP2951N, J, H | 5V, ADJ 5V ADJ | $\begin{gathered} \text { TO-220, TO-92 } \\ \text { TO-92 } \\ \text { DIP, CERDIP, HEADER } \\ \hline \end{gathered}$ |
| 0.150 | LM2930T | $5 \mathrm{~V}, 8 \mathrm{~V}$ | TO-220 |
| 0.500 | LM2984CT | TRIPLE 5V + WATCHDOG | TO-220, 11-LEAD |
| 0.750 | $\begin{aligned} & \text { LM2925T } \\ & \text { LM2935T } \end{aligned}$ | 5V WITH DELAYED RESET DUAL 5V | $\begin{aligned} & \text { TO-220, 5-LEAD } \\ & \text { TO-220, 5-LEAD } \end{aligned}$ |
| 1.5 | $\begin{aligned} & \text { LM2940CT } \\ & \text { LM2941CT* } \end{aligned}$ | $\begin{gathered} 5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V} \\ \text { ADJ } \end{gathered}$ | $\begin{gathered} \text { TO-220 } \\ \text { TO-220, 5-LEAD } \end{gathered}$ |
| 3.0 | LM2943CT* | 5 V | TO-220 |

National

## HS7067/HS7107 7 Amp, Multimode, High Efficiency Switching Regulator

## Features

- HS7067-10V to 60 V input
m HS7107-10V to 100 V input
- 7A continuous output current
- Step-down, inverting, and transformer-coupled operation

■ Frequency adjustable to 200 kHz
龱 High-efficiency ( $>75 \%$ )

- Standard 8-pin TO-3 package


## General Description

The HS7067/HS7107 is a hybrid high efficiency switching regulator with high output current capability. The device is housed in a standard TO-3 package containing a temperature compensated voltage reference, a pulse-width modulator with programmable oscillator frequency, error amplifier, high current, high voltage output switch and steering diode. The HS7067/HS7107 operates in a step-down, inverting, as well as in a transformer-coupled mode.
The HS7067/HS7107 can supply up to 7A of continuous output current over a wide range of input and output voltages.

## Block and Connection Diagrams



TL/K/6746-1

Metal Can Package


TL/K/6746-2
Top View
Case is ground
Order Number HS7067CK, HS7067K, HS7107CK or HS7107K
See NS Package Number K08A

## Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
$V_{\text {IN }}$, Input Voltage

```
HS7067

HS7107 105 V
IOUT, Output Current
\(T_{J}\), Operating Temperature \(150^{\circ} \mathrm{C}\)
\(P_{D}\), Internal Power Dissipation
\(\mathrm{T}_{\mathrm{A}}\), Operating Temperature Range
\begin{tabular}{|c|c|}
\hline HS7067C/7107C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline HS7067/7107 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{T}_{\text {STG }}\), Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{V}_{\mathrm{R}}\left(\mathrm{V}_{8-7}\right)\), & \\
\hline Steering Diode Reverse Voltage & 105V \\
\hline \(l_{D}\left(l_{7-8}\right)\), & \\
\hline Steering Diode Forward Current & 8A \\
\hline
\end{tabular}

Electrical Characteristics \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}\) (unless otherwise specified)


Electrical Characteristics \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{I N}}=20 \mathrm{~V}\) (unless otherwise specified) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|r|}{Conditions} & Min & Typ & Max & Units \\
\hline \(\mathrm{Z}_{\text {PIN }} 1\) & Impedance at Pin 1 & \multicolumn{2}{|l|}{(Note 6)} & & 5 & & \(\mathrm{M} \Omega\) \\
\hline \multirow[t]{2}{*}{\(\eta\)} & \multirow[t]{2}{*}{Efficiency} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{\text {OUT }}=5 \mathrm{~V} \\
& \text { IOUT }=1 \mathrm{~A}
\end{aligned}
\]} & \(\mathrm{f}_{0}=25 \mathrm{kHz}\) (Note 6) & & 80 & & \% \\
\hline & & & \(\mathrm{f}_{\mathrm{O}}=200 \mathrm{kHz}\) (Note 5) & & 70 & & \% \\
\hline \(\theta_{\text {JC }}\) & Thermal Resistance & \multicolumn{2}{|l|}{(Note 1)} & & 4.0 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: \(\theta_{J A}\) is typically \(35^{\circ} \mathrm{C} / \mathrm{W}\) for natural convection cooling.
Note 2: \(V_{\text {OUT }}\) and lout refer to the output DC voltage and output current of a switching supply after the output LC filter as shown in Figure 1.
Note 3: Quiescent current depends on the duty cycle of the switching translator.
Note 4: This test includes the input bias current of the error amplifier.
Note 5: Circuit configured as shown in Figure 1.
Note 6: These parameters are not tested. They are given for informational purposes only.
Note 7: Functionally tested at limits only (pass-fail).

\section*{Typical Performance Characteristics}


\section*{Typical Applications}

\section*{THE BUCK CONVERTER (Step Down)}

The buck converter is the most common application in switching-power conversion. It allows to step down a voltage with a minimum of components and a maximum of efficiency (for further information on the theory of operation of a buck converter, see AN-343).
\begin{tabular}{|c|c|c|}
\hline \(\mathrm{f}_{\mathrm{O}}\) & 25 kHz & 200 kHz \\
\hline L & \(86 \mu \mathrm{H}\) & \(21 \mu \mathrm{H}\) \\
\hline \(\mathrm{C}_{\mathrm{T}}\) & \(0.0039 \mu \mathrm{~F}\) & 330 pF \\
\hline \(\mathrm{C}_{\mathrm{C}}\) & \(0.2 \mu \mathrm{~F}\) & \(0.068 \mu \mathrm{~F}\) \\
\hline \(\mathrm{R}_{\mathrm{f}}\) & \(4 \mathrm{k} \Omega\) & \(4 \mathrm{k} \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{C}}\) & \(5.7 \mathrm{k} \Omega\) & \(5.7 \mathrm{k} \Omega\) \\
\hline \(\mathrm{C}_{\mathrm{OUT}}\) & \(1500 \mu \mathrm{~F}\) & \(680 \mu \mathrm{~F}\) \\
\hline
\end{tabular}
\[
\begin{array}{ll}
V_{\text {IN }}=10 \mathrm{~V} \text { to } 35 \mathrm{~V} & \text { Load Regulation }=40 \mathrm{mV} \\
\mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} & \text { Line Regulation }=5 \mathrm{mV} \\
\text { IOUT }=1 \mathrm{~A} \text { to } 6 \mathrm{~A} &
\end{array}
\]


\section*{Typical Applications (Continued)}

Design equations:
Following are the design equations for a buck converter application using the HS 7107/7067:
\[
\begin{gathered}
C_{T}=\frac{1}{10^{4} \times f_{O}} \\
L_{M I N}=\frac{\left(V_{I N(M A X)}-V_{O}\right) V_{O}}{V_{I N(M A X)} \times f_{O} \times \Delta I} \\
C_{M I N}=\frac{\Delta I}{4 f_{O}\left(e_{O}-\Delta I \times E S R\right)} \\
C_{C}=\frac{\sqrt{10 L C}}{R_{C}} \\
R_{C}=\frac{2 \times 10^{5}}{V_{I N(M A X)}} \\
R_{f}=4 k\left(\frac{V_{O}-2.5}{2.5}\right) \Omega
\end{gathered}
\]
(Note 7, 9)
(Note 8, 9)

Note 7: \(\mathrm{L}_{\text {MIN }}\) is the minimum value of output filter inductance, L , for stable operation.
Note 8: \(\mathrm{C}_{\text {MIN }}\) is the minimum value of output filter capacitance, C , necessary to achieve an output ripple voltage, e 0 . ESR is the Effective Series Resistance of the output filter capacitor, C , at the operating frequency , fo.
Note 9: \(\Delta I=\) Peak to Peak Ripple current through the inductor and the capacitor. \(\frac{\Delta I}{2}<I_{\mathrm{O}}\) MIN and \(\frac{\Delta I}{2}<7-\mathrm{I}_{\mathrm{O}}\) MAX.

\section*{Efficiency Equations}

Since high efficiency is the principal advantage of switchedmode power conversion, switching regulator losses are an important design concern. Losses and efficiency of a buck converter can be calculated with the following equations.
Note: Pin 7 is grounded; \(l_{0}=\) average output current at pin 8
Switching Period (T)
\[
T=\frac{1}{f_{\mathrm{O}}}=\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF}}
\]

Duty Cycle (D)
\[
D=\frac{t_{O N}}{t_{O N}+t_{O F F}}=\frac{V_{O}+V_{F}}{V_{I N}-V_{S}+V_{F}}
\]

Transistor DC Losses ( \(\mathrm{P}_{\mathrm{T}}\) )
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{O}} \times \mathrm{D}
\]

Transistor Switching Losses (Ps)
\[
P_{S}=\left(V_{I N}+V_{F}\right) \times I_{O} \times \frac{\left(t_{r}+t_{f}+2 t_{S}\right) f_{O}}{2}
\]

\section*{Capacitor Losses ( \(\mathrm{P}_{\mathrm{C}}\) )}
\[
P_{C}=E S R \times\left(\frac{V_{\mathrm{O}}(T-D T)}{4 L}\right)^{2}
\]

Diode DC Losses ( \(\mathrm{PD}_{\mathrm{D}}\) )
\[
P_{D}=V_{f} \times I_{O} \times(1-D)
\]

Drive Circuit Losses ( \(\mathrm{D}_{\mathrm{L}}\) )
\[
\mathrm{D}_{\mathrm{L}}=0.02 \times \mathrm{V}_{\mathbb{I}} \times \mathrm{D}
\]

Inductor Losses ( \(\mathrm{P}_{\mathrm{L}}\) )
\[
P_{L}=I_{0}{ }^{2} \times R_{L}(D C \text { winding resistance })
\]

Power Output ( Po )
\[
P_{O}=\frac{\left(\left(V_{\mathbb{I N}}-V_{S}\right) t_{O N}\right)-\left(\left(V_{F}\right) t_{O F F}\right)}{t_{O N}+t_{O F F}} \times I_{0}
\]

Efficiency ( \(\eta\) )
\[
\eta=\frac{P_{\mathrm{O}}}{\mathrm{P}_{\mathrm{IN}}}=\frac{\mathrm{P}_{\mathrm{O}}}{\mathrm{P}_{\mathrm{O}}+\mathrm{P}_{\mathrm{T}}+\mathrm{P}_{\mathrm{S}}+\mathrm{P}_{\mathrm{D}}+\mathrm{D}_{\mathrm{L}}+\mathrm{P}_{\mathrm{L}}+\mathrm{P}_{\mathrm{C}}}
\]

\section*{TRANSFORMER COUPLED CONVERTERS}

In addition to the implementation of a buck converter, the HS 7107/7067 can be used in various transformer coupled configurations. They can be used in various topologies such as: step-up, step-down, inverter, multiple outputs and isolated converters.
There are basically two different methods in implementing transformer coupled converters: the flyback and the foward topology

\section*{The Flyback Principle}

Figure 1 shows a functional diagram of a flyback converter. Depending on the turn ratio N2/N1 and the feedback voltage, it can be implemented as a step-down or step-up converter.
When the switch is on, the current \(\left(I_{p}\right)\) flows through the primary winding creating a magnetic flux in the core and storing the energy. At this time, the voltage at the secondary keeps the same polarity (with respect to the dotted terminals), the diode is off and no current flows through it. When the switch is off, the voltage at the secondary and primary becomes reversed and the diode turns-on ( \(l_{\mathrm{d}}\) ). The stored energy is then transferred to the load and the output filter capacitor. The energy stored in the capacitor will supply the load current during the next turn-on.


FIGURE 1. Typical Flyback Functional Diagram

\section*{Typical Applications (Continued)}
\begin{tabular}{ll}
\(V_{\mathrm{p}}\) & \(=\) Voltage at primary \\
\(\mathrm{V}_{\mathrm{as}}\) & \(=\) Voltage across the switch \\
\(\mathrm{V}_{\mathrm{s}}\) & \(=\) Voltage at the secondary \\
\(\mathrm{I}_{\mathrm{p}}\) & \(=\) Current at primary \\
\(\mathrm{I}_{\mathrm{d}}\) & \(=\) Current through diode \\
\(\mathrm{I}_{\mathrm{c}}\) & \(=\) Current through output cap \\
\(\mathrm{I}_{\text {out }}\) & \(=\) Output current of the converter \\
\(\Delta I\) & \(=\) Ripple current \\
\(D\) & \(=T_{\text {on }} /\left(T_{\text {off }}+T_{\text {on }}\right)\) \\
F & \(=\) Switching frequency \\
\(V_{\text {df }}\) & \(=\) Forward voltage drop of the diode \\
\(V_{1}\) & \(=V_{\text {out }} \times N_{1} / N_{2} \quad V_{2}=V_{\text {in }}+V_{\text {out }} N_{1} / N_{2}\) \\
\(V_{3}\) & \(=S_{\text {aturation voltage of the switch }}\) \\
\(V_{4}\) & \(=V_{\text {out }}+V_{\text {df }} \quad V_{5}=V_{\text {in }} \times N_{2} / N_{1}\)
\end{tabular}
\(V_{p}=\) Voltage at primary
\(V_{\text {as }}=\) Voltage across the switch
\(V_{\mathrm{s}}=\) Voltage at the secondary
= Current at primary

Current through output cap

I \(=\) Ripple current
\(=T_{\text {on }} /\left(T_{\text {off }}+T_{\text {on }}\right)\)
\(=\) Switching frequency
\(V_{1}=V_{\text {out }} \times N_{1} / N_{2} \quad V_{2}=V_{\text {in }}+V_{\text {out }} N_{1} / N_{2}\)
\(=\) Saturation voltage of the switch
\(V_{4}=V_{\text {out }}+V_{d f} \quad V_{5}=V_{\text {in }} \times N_{2} / N_{1}\)

The load current is not supplied directly by the input source when the switch is on, but only by the energy stored in the output capacitor. The output voltage is monitored by the feedback loop which controls the duty cycle (D) through the PWM (Pulse Width Modulator) which in turn, modulates the amount of energy being transferred from the input to the output. Figure 2 shows the waveforms of a continuous mode flyback converter (primary current \(I_{p}\) is \(D C\) biased).

TL/K/6746-6
FIGURE 2. Typical Flyback Waveforms

\section*{The Forward Principle}

The forward converter is a little more complex and requires
more components than the flyback, but the output ripple
The forward converter is a little more complex and requires
more components than the flyback, but the output ripple voltage is smaller. Figure 3 shows a simplified diagram of a forward converter.
When the switch turns-on, a voltage \(\mathrm{V}_{5}=\mathrm{V}_{1} \times \mathrm{N}_{2} / \mathrm{N}_{1}\) appears at the secondary of the transformer. The diode \(D_{2}\)

ms


TL/K/6746-7
FIGURE 3. Typical Forward Functional Diagram

\section*{Typical Applications (Continued)}
is off while \(D_{1}\) turns-on, allowing the current to flow through the inductor \(L\) ( \(I_{d 1}\) and \(I_{L}\) ), storing energy in its core, and supplying the load current ( \(l_{\text {out }}\) ) and the capacitor current \(\left(\mathrm{I}_{\mathrm{c}}\right)\) at the same time. When the switch turns-off, the magnetic energy stored in the core of the inductor creates a current ( \(l_{\mathrm{d} 2}\) ) which flows through the diode \(\mathrm{D}_{2}\). The load current \(I_{\text {out }}\) therefore, equals to \(I_{d 2}+I_{c}\).
During the "off" time of the switch, some residual magnetism will stay in the core of the transformer and has to be removed before the next cycle, so that it does not accumulate, leading to core saturation.
A demagnetizing winding is used to "dump" the residual energy back to the input or output of the converter. The
\(\mathrm{V}_{\mathrm{p}} \quad=\) Voltage at primary
\(\mathrm{V}_{\mathrm{as}}=\) Voltage across the switch
\(V_{\mathrm{s}} \quad=\) Voltage at secondary
\(\mathrm{I}_{\mathrm{p}} \quad=\) Current at primary
\(I_{d 1}=\) Current through diode \(D_{1}\)
\(I_{d 2}=\) Current through diode \(D_{2}\)
\(I_{\mathrm{d} 3}=\) Current through diode \(\mathrm{D}_{3}\)
\(\mathrm{L} \quad=\) Current through inductor L
\(I_{c} \quad=\) Current through output cap
lout = Output current of the converter
\(\Delta_{1} \quad=\) Ripple current
\(\mathrm{F} \quad=\) Switching frequency
\(D=T_{\text {on }} /\left(T_{\text {off }}+T_{\text {on }}\right)\)
\(\mathrm{V}_{1}=\mathrm{V}_{\text {in }} \times \mathrm{N}_{1} / N_{3} \quad \mathrm{~V}_{3}=\mathrm{V}_{\text {in }}\)
\(V_{2}=V_{\text {in }}+V_{1}\)
\(V_{4}=\) Saturation voltage of the switch
\(V_{5}=V_{\text {in }} \times N_{2} / N_{1} \quad V_{6}=V_{\text {in }} \times N_{2} / N_{3}\)
Figure 4 shows the waveforms of the forward converter.
When the switch is off, \(\mathrm{V}_{\text {as }}=\mathrm{V}_{\text {in }}+\left(\mathrm{V}_{\text {in }} \times \mathrm{N}_{1} / \mathrm{N}_{3}\right)\) during the demagnetization time ( \(\mathrm{T}_{\mathrm{d}}\) ) and then, drops to \(\mathrm{V}_{\mathrm{as}}=\mathrm{V}_{\text {in }}\) as indicated in Figure 4.
functional principle of the demagnetizing winding is similar to the flyback in the sense that, during the turn-off time, the residual magnetism will generate a reverse voltage at the demagnetizing winding (with respect to the dotted terminals) turning on the diode \(D_{3}\).
In the forward mode, when the switch is off, the load current is supplied by the energy stored in the output capacitor and the choke inductor but when the switch is on, it is supplied by the input source through the transformer. This accounts for the lower output ripple voltage.
The output voltage is monitored by the feedback loop, which controls the duty cycle through the PWM, which in turn modulates the amount of energy being transferred from the input to the output.


\section*{Typical Applications (Continued)}

With both flyback and forward topologies, it is possible to design an inverting converter by using an external op-amp (Figure 5).


TL/K/6746-10
FIGURE 5
Flyback Step-Up Application
Figure 6 shows flyback converter in a step-up mode where an input voltage of +12 V to +30 V will be converted into a regulated output voltage of +50 V .

\section*{Performance Data}
\begin{tabular}{|c|l|c|}
\hline Parameter & \multicolumn{1}{|c|}{ Conditions } & Result \\
\hline Efficiency & \begin{tabular}{l}
\(V_{\text {out }}=50 \mathrm{~V} @ 300 \mathrm{~mA}\) \\
\(V_{\text {in }}=15 \mathrm{~V}\)
\end{tabular} & \(82 \%\) \\
\hline Line Regulation & \begin{tabular}{l}
\(V_{\text {out }}=50 \mathrm{~V}\) @300 mA \\
\(12 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq 30 \mathrm{~V}\)
\end{tabular} & \(0.2 \%\) \\
\hline Load Regulation & \begin{tabular}{l}
\(V_{\text {in }}=15 \mathrm{~V}\) \\
\(V_{\text {out }}=50 \mathrm{~V}\) \\
\(50 \mathrm{~mA} \leq \mathrm{I}_{\text {out }} \leq 300 \mathrm{~mA}\)
\end{tabular} & \(0.2 \%\) \\
\hline
\end{tabular}

\section*{Isolated Flyback Converter}

Figure 7 shows an isolated flyback converter using a sense winding for feedback. Although, in practice the line regulation is acceptable, the load regulation can be marginal if the coupling between the windings is poor. However, the sense winding cannot detect any ohmic voltage drop in the main output so, a heavier gauge wire should be used to reduce this regulation error. Also, the sense winding will not sense the non-linear voltage drop across the diode, and this accounts for most of the load regulation inaccuracy. Therefore, the sense winding method is only recommended for applications where load variations are small.
Figure 7 shows an isolated flyback converter with an output of 5 V at 2 A . The input voltage range is from +10 V to +40 V . The output can be adjusted to +5 V by using the \(5 \mathrm{k} \Omega\) trimpot.

\section*{Performance Data}
\begin{tabular}{|c|c|c|}
\hline Parameter & Conditions & Result \\
\hline Efficiency & \begin{tabular}{l}
\(V_{\text {out }}=5 \mathrm{~V} @ 2 \mathrm{~A}\) \\
\(\mathrm{~V}_{\text {in }}=30 \mathrm{~V}\)
\end{tabular} & \(75 \%\) \\
\hline Line Regulation & \begin{tabular}{l}
\(\mathrm{V}_{\text {out }}=5 \mathrm{~V} @ 2 \mathrm{~A}\) \\
\(10 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq 40 \mathrm{~V}\)
\end{tabular} & \(5 \%\) \\
\hline Load Regulation & \begin{tabular}{l}
\(\mathrm{V}_{\text {in }}=30 \mathrm{~V}\) \\
\(1 \mathrm{~A} \leq \mathrm{I}_{\text {out }} \leq 2 \mathrm{~A}\)
\end{tabular} & \(7 \%\) \\
\hline
\end{tabular}

\section*{Isolated Forward Converter}

As described previously, forward converters exhibit lower output ripple voltage and the opto-coupler feedback scheme provides good regulation as well as input to output isolation.
An opto-coupler feedback is usually difficult to implement because the transfer function of the opto-coupler is non-linear, the current transfer ratio changes with time and temperture and also from one unit to another. Figure 8 shows the circuit diagram of a 5 V @ 3 A power converter with an input voltage range of +14 V to +30 V using an isolated forward topology.


A 12 V to 60 V input Voltage Range is possible by replacing the HS7067 with a HS7107. The converter will operate in a discontinuous mode above 30 V with a 300 mA load (the transformer's secondary current drops to zero before the switch turns on) and therefore, may generate more switching noise.

\section*{Typical Applications (Continued)}
= International Rectifier 50SQ060
\(D_{2}=1 N 4148\)
\(\mathrm{l}_{\text {out (min) }}=1 \mathrm{~A}\)
\(\mathrm{f}_{\mathrm{o}}=100 \mathrm{kHz}\)
\(\mathrm{T}=\) Transformer made of a core Fenoxcube 1811PA2503B7 Primary \(=8\) turns with 5 strands \#29 Secondary \(=6\) turns with 15 strands \#30 Sense \(\quad=25\) turns with 1 strand \#30
windings should be interleaved in order to improve the coupling and regulation.


TL/K/6746-12


FIGURE 8a. Isolated Forward Converter
TL/K/6746-13


Figure \(8 b\) shows the typical forward converter waveforms in continuous mode which can be observed using the circuit from Figure \(8 a\). Top waveform is the voltage across the switch ( \(20 \mathrm{~V} / \mathrm{div}\) ). Bottom waveform is the current throughout the switch ( \(1 \mathrm{~A} / \mathrm{dv}\) ). Horizontal Scale \(=5 \mu \mathrm{~S} / \mathrm{dir}\). \(\mathrm{V}_{\text {in }}=20 \mathrm{~V}\); \(\mathrm{V}_{\text {out }}=5 \mathrm{~V} @ 3 \mathrm{~A}\).

Figure 8b.

\section*{Typical Applications (Continued)}

An LM \(385 z\) (adjustable reference) is used as a comparator and error amplifier. This reference always wants to maintain 1.2 V between pins 1 and 2 and will draw as much current as necessary from the opto-coupler to achieve this. Therefore, the feedback loop is virtually independent of the gain of the opto-coupler.

\section*{Performance Data}
\begin{tabular}{|c|l|c|}
\hline Parameter & \multicolumn{1}{|c|}{ Conditions } & Result \\
\hline Efficiency & \begin{tabular}{l}
\(V_{\text {out }}=5 \mathrm{~V} @ 3 \mathrm{~A}\) \\
\(V_{\text {in }}=30 \mathrm{~V}\)
\end{tabular} & \(78 \%\) \\
\hline Line Regulation & \begin{tabular}{l}
\(\mathrm{V}_{\text {out }}=5 \mathrm{~V} @ 3 \mathrm{~A}\) \\
\(14 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq 30 \mathrm{~V}\)
\end{tabular} & \(0.1 \%\) \\
\hline Load Regulation & \begin{tabular}{l}
\(\mathrm{V}_{\text {out }}=5 \mathrm{~V}\) \\
\(V_{\text {in }}=20 \mathrm{~V}\) \\
\(0.5 \mathrm{~A} \leq \mathrm{I}_{\text {out }} \leq 3 \mathrm{~A}\)
\end{tabular} & \(0.1 \%\) \\
\hline
\end{tabular}

\section*{Isolated Telecom Converter}

Figure 9 shows an isolated triple output converter which will transform a positive or negative input voltage of 32 V to 60 V to an uncommitted triple output of \(+12 \mathrm{~V},-12 \mathrm{~V}\), and 5 V , which may be later referenced to the system ground. This converter is ideal for a step down converter of high positive voltage or high negative voltage such as -48 V used in telecom circuits.
\(D_{1}=D_{2}=D_{3}\) Unitrode UES1302
\(\mathrm{T}=\) Pulse Engineering PE64379
\(\mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}\)
\(\mathrm{P}_{\text {out }(\text { min })}=5 \mathrm{~W}\)

Performance Data
\begin{tabular}{|c|c|c|}
\hline Parameter & Conditions & Result \\
\hline Efficiency & \[
\begin{aligned}
& V_{1}=5.1 \mathrm{~V} @ 2 \mathrm{~A} \\
& V_{2}=-12 \mathrm{~V} @ 150 \mathrm{~mA} \\
& V_{3}=12 \mathrm{~V} @ 100 \mathrm{~mA} \\
& \left|V_{\text {in }}\right|=48 \mathrm{~V}
\end{aligned}
\] & 62\% \\
\hline Line Regulation on Main Secondary & \[
\begin{aligned}
& 40 \mathrm{~V} \leq\left|\mathrm{V}_{\text {in }}\right| \leq 60 \mathrm{~V} \\
& \mathrm{~V}_{1}=5.1 \mathrm{~V} @ 2 \mathrm{~A} \\
& \mathrm{~V}_{2}=-12 \mathrm{~V} @ 150 \mathrm{~mA} \\
& \mathrm{~V}_{3}=+12 \mathrm{~V} @ 150 \mathrm{~mA}
\end{aligned}
\] & 0.8\% \\
\hline Load Regulation on Main Secondary & \[
\begin{aligned}
& \left|V_{\text {in }}\right|=48 \mathrm{~V} \\
& V_{1}=5.1 \mathrm{~V} \\
& \mathrm{~V}_{2}=12 \mathrm{~V} @ 150 \mathrm{~mA} \\
& \mathrm{~V}_{3}=12 \mathrm{~V} @ 150 \mathrm{~mA} \\
& 0.5 \leq \mathrm{I}_{\text {out }} \leq 2 \mathrm{~A} \\
& \hline
\end{aligned}
\] & 1\% \\
\hline Load Regulation on 12V Secondary for Simultaneous Load Changes & \[
\begin{aligned}
& \left|V_{\text {in }}\right|=48 \mathrm{~V} \\
& V_{1}=5.1 \mathrm{~V} @ 2 \mathrm{~A} \\
& V_{2}=-12 \mathrm{~V} \\
& V_{3}=12 \mathrm{~V} \\
& 75 \mathrm{~mA} \leq \mathrm{I}_{\text {out }} \leq 150 \mathrm{~mA}
\end{aligned}
\] & 5\% \\
\hline
\end{tabular}

\section*{Application Hints}

\section*{DUTY CYCLE LIMITING}

In a flyback converter, the error amplifier sees \(O \mathrm{~V}\) at the output of the converter during the initial turn-on, and forces the duty cycle to \(100 \%\) until it sees the output voltage rising to the final value; but no voltage will appear if the switch does not turn off (see flyback principle). The result is that the core will saturate, reducing the effective impedance of the transformer to about \(0 \Omega\), and destroying the pass transistor. To prevent this, the duty cycle must be limited to a value at which the core does not saturate. A diode connected between pins 1 and 2 (Figure 10), will limit the duty cycle to about \(80 \%\).


\section*{TL/K/6746-15}

FIGURE 10. Duty Cycle Limiting Circuit

\section*{SOFT START}

For any converter, connecting a large capacitor (20 to \(200 \mu \mathrm{~F}\) ) between pin 2 and the case is recommended to allow the reference voltage to slowly reach its final value after start-up. This allows the HS 7067/7107 to start-up smoothly and minimizes the inrush current. The time constant can be calculated by:
\[
T=10^{3} \times C
\]

It is always a good practice to incorporate soft start and duty cycle limiting when designing a switching power converter, especially when a current limit circuitry is not utilized.

\section*{CURRENT LIMIT}

The schematic in Figure 11 shows how to protect the pass transistor against excessive current, by sensing the current through a series resistor, and shorting the PWM control voltage at pin 1 to ground, using transistor 2N5772 (this is made possible by the \(5 \mathrm{M} \Omega\) output impedance of the error amplifier), which will cause the pass transistor to turn off.


TL/K/6746-16
FIGURE 11. Current Limit Circuitry

The sense resistor should be a low inductance type, otherwise the series inductance creates a high impedance at transients and activates the shutdown circuitry. If such a resistor cannot be found, a \(0.1 \mu \mathrm{~F}\) connected in parallel with it will compensate the series inductance.
When such a circuitry is used, the duty cycle limiting diode becomes optional, but the soft start capacitor should still be at least \(10 \mu \mathrm{~F}\).

\section*{DECOUPLING AND GROUNDING}

Special attention should be given to the decoupling of the HS 7107/7067 itself at the input (pin 5), where the capacitor must be at least \(100 \mu \mathrm{~F}\) and connected as close to the device as possible. Large switching spikes at the input of the pass transistor can cause breakdown of the junction and destroy the device. (See Figure 12.)
The waveform at the top of the picture represents the voitage across the switch of a typical BUCK (step down) converter. When the switch is turned off, the current in the inductor falls to zero (see waveform at the bottom) and a switching spike occurs across the switch. This spike can reach several tens of volts on top of the normally expected voltage across the switch and lead to stress on the device if the overall voltage exceeds the maximum rating.
The picture below shows a spike of about ten volts with a \(330 \mu \mathrm{~F}\) capacitor of average quality.


FIGURE 12
The reference voltage (pin 2) must be decoupled with at least \(10 \mu \mathrm{~F}\) and the compensation network (pin 1) should be decoupled with a ceramic capacitor of 1 nF to 10 nF . Switching noise on the reference voltage pin (pin 2) or on the compensation pin (pin 1) can create different types of oscillations and instabilities.
Because of the high current and high voltage capability of the HS 7107/7067 a single point grounding or, at least a grounding where the force ground is separated from the circuit ground, is highly recommended.

PULSE ENGINEERING INC.
7250 Convoy Court
San Diego, CA 92111
USA

Tel: (619) 268-2400
TWX: 910-335-1527
FAX: 619 268-2515

National
PRELIMINARY Semiconductor Corporation

\section*{HS9151 Micro-Switching Off-Line Power Converter \(120 \mathrm{~V}_{\mathrm{AC}} /+5 \mathrm{~V}\) @ 3 Amps}

\section*{General Description}

The HS9151-Micro-Switching Off-Line Power Converter is a hybrid power converter housed in a \(3.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.44^{\prime \prime}\) metal dual-in-line package.
The high efficiency of the Off-Line Converter is achieved by using advanced switching technology.
A 1 MHz PWM controller with current limiting and temperature protection is incorporated in the package. Also, the input and output rectifiers and magnetics are included as well as an internally adjusted opto-isolator feedback stage.
With a \(120 \mathrm{~V}_{\mathrm{AC}}\) nominal input voltage, the HS9151 can supply 3 amps at \(+5 \mathrm{~V}_{D C}\) over a temperature range of \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and only requiring a heatsink for operation above \(40^{\circ} \mathrm{C}\).
The HS9151 provides access to the clock input pin for synchronization of several HS9151s from an external clock, or the internal clock of one unit can be used as a master clock for several units. The HS9151 also features softstart at power up.

\section*{Features}
-120 \(V_{A C}\) or \(170 V_{D C}\) nominal input
- \(+5 \mathrm{~V}_{\mathrm{DC}}\) output at 3 amps

■ \(3.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.44^{\prime \prime}\) size
- \(1000 \mathrm{~V}_{\mathrm{RMS}} / 1500 \mathrm{~V}_{\mathrm{DC}}\) Input/Output isolation
- Full 3A output current capability over temperature
- Synchronization
- Shortcircuit/temperature protection
- Softstart and remote shutdown
- 1 MHz switching frequency
- Isolated case

\section*{Block and Connection Diagrams}


Top View Order Number HS9151


Note 1: Caution: this device is operated directly from the 115 Vrms AC line. An isolation transformer must be used when making measurements with test equipment, to prevent personnel exposure to lethal voltage potentials. Standard high voltage safety procedures should also be observed.
Note 2: Pin 2 is connected to case ground.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\(V_{\text {IN }}\), Input Voltage
AC Voltage (Pin 1 to Pin 12)
DC Voltage (Pin 10 to Pin 11)
lout, Output Short
Circuit Duration
\(140 \mathrm{~V}_{\text {AC }}\) \(200 V_{D C}\)

Continuous
\(\mathrm{T}_{\mathrm{A}}\), Operating Temperature Range \(\quad-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
TCASE, Operating Case Temperature
\(100^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Voltage Differential
Input to Output (1 Min.)
\(1500 V_{D C}\)
Non-Repetitive Sinusoidal Surge
through Bridge Rectifier ( 10 ms )
20A

Electrical Characteristics \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=120 \mathrm{~V}_{\mathrm{RMS}} \mathrm{AC}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Output Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=90 \text { to } 130 \mathrm{~V}_{\mathrm{AC}} \text { or } \\
& \mathrm{V}_{\mathrm{IN}}=115 \text { to } 190 \mathrm{~V}_{\mathrm{DC}} \\
& \text { IOUT }=0.5 \mathrm{~A} \text { to } 3 \mathrm{~A}
\end{aligned}
\] & 4.875 & & 5.125 & \(V_{D C}\) \\
\hline Output Transient Recovery Time & lout \(=2 A\) to 3 A & & 500 & & \(\mu \mathrm{S}\) \\
\hline Load Regulation & I OUT \(=0.5 \mathrm{~A}\) to 3 A & & & \(\pm 1.0\) & \% \\
\hline Line Regulation & \(\mathrm{V}_{\mathrm{IN}}=90\) to \(130 \mathrm{~V}_{\mathrm{AC}}\) & & & \(\pm 0.25\) & \[
\begin{gathered}
\% \\
(0-120 \mathrm{~Hz})
\end{gathered}
\] \\
\hline Peak to Peak Output Ripple & \begin{tabular}{l}
\[
\text { lout }=3 A
\] \\
(Note 1)
\end{tabular} & & 50 & & \[
\begin{gathered}
\mathrm{mV} \\
(0-20 \mathrm{MHz}) \\
\hline
\end{gathered}
\] \\
\hline Input to Output Isolation & & 100 & & & \(\mathrm{M} \Omega\) \\
\hline Efficiency & \[
\begin{aligned}
& \text { IOUT }=3 \mathrm{~A} \\
& \text { IOUT }=0.5 \mathrm{~A}
\end{aligned}
\] & & \[
\begin{array}{r}
75 \\
50 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \% \\
& \% \\
& \hline
\end{aligned}
\] \\
\hline Clock In & \begin{tabular}{l}
Positive Going \\
Threshold \(\mathrm{V}^{+}{ }^{+}\) \\
Negative Going \\
Threshold \(\mathrm{V}_{\mathrm{T}}{ }^{-}\)
\end{tabular} & 10.0 & & 2.5 & V \\
\hline \begin{tabular}{l}
External Clock \\
Frequency to Clock In
\end{tabular} & & & 1 & & MHz \\
\hline External Clock & Duty Cycle & 48 & & 75 & \% \\
\hline Clock Out (no external load) & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{OUT}}=0.5 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{OL}} \\
& \mathrm{~V}_{\mathrm{OH}}
\end{aligned}
\] & 10.0 & & 0.5 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Shutdown \(\overline{\text { SD }}\) & (See Figure 2) & & & 2.5 & V \\
\hline
\end{tabular}

Note 1: The output ripple is dependent on the ESL and ESR of the output filter capacitor (see Figure 4).

\section*{Typical Performance Characteristics}


Note: Case temperature should not exceed \(100^{\circ} \mathrm{C}\).

Efficiency vs. Output Current


\section*{Application Information}

\section*{IN-RUSH CURRENT LIMITING}

During start up, the input of the HS9151 presents a very low impedance to the AC line, generally only the ESR of the input filter. If current limit is not provided at the input, the high in-rush current can destroy the input rectifier bridge.
A \(10 \Omega\) ( 1 Watt) resistor should be placed in series with the input rectifier bridge and the AC line to limit the current to a non-destructive level. This scheme reduces the efficiency of the power converter by approximately \(3 \%\) at full load due to the \(I^{2} \mathrm{R}\) loss in the resistor (see Figure 4).

\section*{CLKIN and CLKOUT}

The HS9151 provides an internal 1 MHz clock, CLKOUT (pin 4), that allows several units to be synchronized to one master clock in applications where multiple units are used. The logic high is specified at 10.0 V (min.) and logic low is specified at 0.5 V (max.) when IOUT \(= \pm 1 \mathrm{~mA}\). The CLKIN (pin 3) allows the power converter to use an
externally supplied 1 MHz clock instead of using the oscillator provided inside the HS9151. Isolation is required when using an external clock. In applications that do not require synchronization, the CLKIN and CLKOUT pins should be connected together.
Figure 1 below, shows the connection scheme when three HS9151s are synchronized off the same master clock provided by unit \#1.

\section*{REMOTE SHUTDOWN \(\overline{\text { DD }}\)}

A remote shutdown function (pin 9) is also provided in the HS9151. This allows the switching converter to be disabled when pin 9 is brought below 2.5 volts. This feature allows proper power up sequencing of a complex system, and it also enables peripheral equipment to be turned on and off remotely. An input equivalent circuit of the \(\overline{\mathrm{SD}}\) pin is shown in Figure 2.


Note: Assumes \(\mathrm{T}_{\text {CASE ( }}\) MAX) \(=100^{\circ} \mathrm{C}\).


FIGURE 1. HS9151 Synchronization

\section*{Application Information (Continued)}


FIGURE 2. HS9151 Shutdown Block Diagram


TL/K/8502-6
FIGURE 3. Remote Shutdown Using an Opto Coupler and + 5V Logic

Because the shutdown control is located on the primary side of the power converter, it is recommended that the shutdown control signal, \(\overline{\mathrm{SD}}\), be isolated either optically or by other means. Figure 3 shows a typical implementation of the remote shutdown function, using an opto coupler for isolation.
When the shutdown feature is used in systems where multiple HS9151s are synchronized from a master clock (see Figure 1) and sequenced, the shutdown procedure should be such that the master unit is the last unit to be turned off and the first one to be turned on.

\section*{Typical Applications}

The HS9151 can be configured into a complete 5V @ 3A power supply by simply adding an input capacitor and two output capacitors. Figure 4 shows an implementation using a \(100 \mu \mathrm{~F}\) input capacitor to provide a holdup time of 16 ms . A \(220 \mu \mathrm{~F}\) aluminum electrolytic capacitor in parallel with a \(5 \mu \mathrm{~F}\) low ESL capacitor guarantees loop stability under all line and load conditions. The low ESL (equivalent series inductance) capacitor also keeps the output ripple under 50 mV peak to peak. A \(130 \mathrm{~V}_{\mathrm{AC}}\) metal oxide varistor (MOV) is also necessary for input protection and the \(10 \Omega, 1\) Watt resistor limits in-rush current to under 20A.

Typical Applications (Continued)


TL/K/8502-7
FIGURE 4. HS9151 Configured as a 15W Power Supply

X1 SAE F15209 Line Filter, TRI-MAG G3-1 or equivalent
X2 GE V130LA1 Metal Oxide Varistor
C1 Mepco/Electra 3476 LK101M200 JMBS or equivalent \(200 \mathrm{~V} 100 \mu \mathrm{~F}\) Aluminum Electrolytic

C3 Mepco/Electra 3481 CE221V025 JDBS or equivalent \(25 \mathrm{~V}, 220 \mu \mathrm{~F}\) Aluminum Electrolytic

Reliable Capacitors Electronic Concepts Inc.
12931 E. Sunnyside Place
Sante Fe Springs, CA 90670
(213) 946-8577
P. O. Box 627

Eatontown, NJ 07724 (201) 542-7880

SAE Power Devices 340 Martin Ave. Santa Clara, CA 95050-1997 (408) 988-0700

TRI-MAG, Inc. 8204 W. Doe St. Visalia, CA. 93277 (209)651-2222

The efficiency of the power supply is a function of the input line voltage and the output load current. At maximum load current, the efficiency is the highest, approaching \(75 \%\) with \(\mathrm{V}_{\text {in }}=120 \mathrm{VAC}\). Also, the efficiency varies by less than \(\pm 2 \%\) when the line voltage changes from low line to high line at maximum output load current (see graph for efficiency versus output current).

\section*{THERMAL CONSIDERATIONS}

The HS9151 is housed in an all metal hybrid power package measuring only \(3.5^{\prime \prime} \times 1.5^{\prime \prime} \times 0.44^{\prime \prime}\). The low thermal resistance of this package allows the power converter to operate at full power ( 5 V at 3 A ) without a heatsink up to an ambient temperature of \(40^{\circ} \mathrm{C}\). For operation beyond \(40^{\circ} \mathrm{C}\), some
form of heat sinking is recommended. The rise in temperature of the internal components is dependent on the power delivered at the output. Under normal operating conditions, it is recommended that the case temperature of the HS9151 be kept below \(90^{\circ} \mathrm{C}\). Under these conditions, the junction temperature of the internal integrated circuits are kept below \(115^{\circ} \mathrm{C}\).
For selecting a proper heatsink consult the graph provided. This information greatly simplifies the task of selecting the proper heatsink for the HS9151 when it is operated at elevated temperatures. For example, when a load current of 3 amperes is drawn from the power converter, and a heatsink with a \(2^{\circ} \mathrm{C} / \mathrm{W}\) thermal resistance is used, the case temperature would increase by \(10^{\circ} \mathrm{C}\). Alternatively, if a \(6^{\circ} \mathrm{C} / \mathrm{W}\) heatsink were used, the case temperature would go up by \(30^{\circ} \mathrm{C}\).

Physical Dimensions inches (millimeters)


TOLERANCES: \(0 \times 0 X \pm 0.005\)

TL/K/8502-8
Bottom View
Order Number HS9151
\begin{tabular}{|lll|}
\hline & \\
\begin{tabular}{ll} 
National \\
Semiconductor \\
Corporation
\end{tabular} & \\
LH0075 Positive Precision Programmable Regulator \\
General Description & Features \\
The LH0075 is a precision programmable regulator for posi-
\end{tabular}

Schematic Diagram


\section*{Connection Diagram}


Order Number LH0075G or LH0075CG
See NS Package

\footnotetext{
Case is electrically isolated
}

\section*{Typical Applications}

Precision 15V Reference Supply without Current Limit


TL/H/5549-1

\footnotetext{
*Needed if device is far from filter capacitors
}
```

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 4)
Input Voltage 32V
Output Voltage
27V
Output Current
200 mA
Power Dissipation
See Curve

```

Electrical Characteristics Conditions for \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{A} \leq \mathrm{T}_{\text {MAX }}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0075} & \multicolumn{3}{|c|}{LH0075C} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.008 & 0.02 & & 0.008 & 0.04 & \%/V \\
\hline Load Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& 1 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<200 \mathrm{~mA} \\
& \mathrm{~V}_{\text {OUT }} \leq 5.0 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }} \geq 5.0 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{gathered}
2.5 \\
0.055
\end{gathered}
\] & \[
\begin{gathered}
7.5 \\
0.15
\end{gathered}
\] & & \[
\begin{gathered}
2.5 \\
0.055
\end{gathered}
\] & \[
\begin{aligned}
& 15 \\
& 0.3
\end{aligned}
\] & \[
\begin{gathered}
m V \\
\%
\end{gathered}
\] \\
\hline Reference Current (l \({ }_{\text {REF }}\) ) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=15 \mathrm{~V}\) & 0.998 & 1.000 & 1.002 & 0.995 & 1.00 & 1.005 & mA \\
\hline Load Regulation & \[
\begin{aligned}
& 1 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<200 \mathrm{~mA} \\
& \mathrm{~V}_{\text {OUT }} \leq 5.0 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }} \geq 5.0 \mathrm{~V} \\
& \hline
\end{aligned}
\] & & \[
\begin{gathered}
4.0 \\
0.075
\end{gathered}
\] & \[
\begin{aligned}
& 15 \\
& 0.3
\end{aligned}
\] & & \[
\begin{gathered}
4.0 \\
0.075
\end{gathered}
\] & \[
\begin{aligned}
& 25 \\
& 0.5
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{mV} \\
\% \\
\hline
\end{gathered}
\] \\
\hline Reference Current Drift ( \(\Delta \mathrm{I}_{\mathrm{REF}} / \Delta\) Temp.) & \(\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}\) & & \(-0.0065\) & & & -0.0065 & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Minimum Load Current (liIM) & (Note 1) & 98 & 100 & 102 & 95 & 100 & 105 & \(\mu \mathrm{A}\) \\
\hline Output Voltage Range & & 0 & & 27 & 0 & & 27 & V \\
\hline Minimum Input Voltage & & 10 & & & 10 & & & V \\
\hline Input-Output Differential Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& 1 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<200 \mathrm{~mA}
\end{aligned}
\] & & 3.0 & 3.2 & & 3.0 & 3.5 & V \\
\hline Quiescent Supply Current & \(V^{\prime \prime}=15 \mathrm{~V}\) & & 6.0 & 8.0 & & 6.5 & 10 & mA \\
\hline Ripple Rejection & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{C}_{\text {REF }}=2.2 \mu \mathrm{~F}
\end{aligned}
\] & & \[
\begin{aligned}
& 65 \\
& 80 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 65 \\
& 80 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Output Voltage Tolerance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 2) & & \(\pm 0.1\) & \(\pm 0.5\) & & \(\pm 0.1\) & \(\pm 1.0\) & \% \\
\hline Output Voltage Change with Temperature ( \(\Delta \mathrm{V}_{\text {OUT }} / \Delta\) Temp.) & (Note 3) & & 0.003 & & & 0.003 & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Minimum load current is established by lıIM, the current from Q4 (see schematic). lim goes directly to the output if the current limit feature is used.
Note 2: For \(V_{I N}=15 \mathrm{~V}\) and \(\mathrm{V}_{\text {OUT }}\) obtained by using R5, R6, R7, and R12 individually.
Note 3: Total change over specified temperature range.
Note 4: Refer to RETS075G drawing for military specifications on the LN0075.

\section*{Typical Performance Characteristics}


Output Voltage Change with Temperature (Normalized)


Load Transient Response (Voltage Mode)


Reference Current Change with
Temperature (Normalized)


Current Limit


Load Transient Response (Current Mode)


Line Transient Response



Input-Output Differential Voltage



Output Impedance


Typical Applications (Continued)

\(l_{\text {lout }} \leq 200 \mathrm{~mA}\)

\section*{Applications Information}

The LH0075 does not require capacitors for stable operation, but an input bypass is recommended if device is far
from filter capacitors. A \(0.1 \mu \mathrm{~F}\) for input bypassing should be adequate for almost all applications.

\section*{Applications Information (Continued) DESCRIPTION OF OPTIONS}

\section*{Ripple Rejection Compensation. (Increases Ripple Re-} jection Typically to \(\mathbf{8 0} \mathbf{d B}\) )
The ripple rejection may be improved by connecting an external capacitor between pin 9 and ground. (The typical performance curves show the rejection with a capacitance of \(2.2 \mu \mathrm{Fd}\).)

\section*{Internal Voltage Programming}

The LM0075 provides various precision output voltages simply by using one or more of the internal resistors. A particular voltage may be obtained by external connections as shown in Table I.


\section*{External Voltage Programming}

An external resistance can be connected between pin 9 and ground to obtain any voltage from 0 to 27 V using the following equation:
\[
R_{E X T}=\frac{V_{\text {OUT Desired }}}{1 \mathrm{~mA}}
\]

The reference current (l \({ }_{\text {REF }}\) ) has a typical temperature coefficient of \(-65 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). Choosing a resistive material with a temperature coefficient of \(65 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) will compensate the negative temperature coefficient, resulting in an output voltage with minimal change over the operating temperature range. Example of a good resistive material is Nichrome, which has a typical temperature coefficient of \(80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).

Since a current source is used as a reference, this makes remote voltage programming possible.

\section*{Current Limit Programming}

The maximum current output of the device may be limited by adding two external resistors as shown below. The resistor values are easily calculated with the following equation:
\[
\operatorname{lOUT}(\mathrm{MAX})=\left[\frac{R_{\mathrm{LIMIT}}}{R_{\text {SENSE }}}+1\right] \times 100 \mu \mathrm{~A}
\]
where RSENSE \(=1\) to \(10 \Omega\)


FIGURE 2. Current Limit Programmng
This programmable current limit feature can be extended to make the LH0075 a programmable constant current source. This can be done by leaving pin 9 open and setting \(R_{\text {Limit }}\) and Rense as desired.
For applications where the current limit is used, a minimum load current of \(100 \mu \mathrm{~A}\) is established at the output. This arises from the fact that the constant current used in setting maximum output current is \(100 \mu \mathrm{~A}\), and it goes directly to the output of the LH0075. If the total current drawn from the output is less than the minimum, the output will rise.
As in the remote voltage adjustment application, remote current sensing can be applied similarly. RSENSE must be placed as close to the output of the LH0075 as possible, but \(R_{\text {LIMIT }}\) can be a fixed resistor or potentiometer located remotely from the device.

TABLE I. Connection Scheme for Internal Available Output Voltages
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
OUTPUT \\
VOLTAGE (V)
\end{tabular} & PIN 5 & PIN 6 & PIN 7 & PIN 8 & PIN 9 \\
\hline 5 & & & Gnd & & \\
\hline 6 & & & & \(\bullet\) & \\
\hline 8 & \(\bullet\) & \(\bullet\) & & & \(\bullet\) \\
\hline 10 & & Gnd & \(\bullet\) & & \\
\hline 12 & Gnd & & \(\bullet\) & \\
\hline 15 & & Gnd & & & \\
\hline 18 & & & \(\bullet\) & & \\
\hline
\end{tabular}

\section*{LH0076 Negative Precision Programmable Regulator}

\section*{General Description}

The LH0076 is a precision programmable regulator for negative voltages. Regulated output voltages from 0 to -27 V may be obtained by using 1 external resistor. Also available without any external components are several fixed regulated voltages with accuracies to \(0.1 \%(-3 \mathrm{~V},-5 \mathrm{~V},-6 \mathrm{~V}\), \(-8 \mathrm{~V},-9 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}\) and -18 V ). The output current limit is adjustable from 0 to 200 mA using 2 external resistors. These features provide an inventory of precision regulated values in 1 package.

\section*{Features}
- Line regulation typically \(0.005 \% / \mathrm{V}\)
- Load regulation typically \(0.02 \%\)
- Remote voltage sensing
- Ripple rejection-70 dB
- Output Adjustable to OV
- Adjustable precision current limit
- Output current to 200 mA

Schematic Diagram


Connection Diagram

\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{Absolute Maximum Ratings} \\
\hline If Military/Aerospace specified devices are required, & Operating Temperature Range & \\
\hline & LH0076 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
Distributors for availability and specifications. \\
(Note 4)
\end{tabular} & LH0076C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Input Voltage -32V & Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Output Voltage -27V & Lead Temperature & \\
\hline Output Current 200 mA & (Soldering, 10 seconds) & \(300^{\circ} \mathrm{C}\) \\
\hline Power Dissipation See Curve & & \\
\hline
\end{tabular}

Electrical Characteristics Conditions are for \(T_{\text {MIN }} \leq T_{A} \leq T_{\text {MAX }}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0076} & \multicolumn{3}{|c|}{LH0076C} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.005 & 0.02 & & 0.005 & 0.04 & \%/V \\
\hline Load Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& 1 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<200 \mathrm{~mA} \\
& \mathrm{~V}_{\text {OUT }} \geq-5.0 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }} \leq-5.0 \mathrm{~V} \\
& \hline
\end{aligned}
\] & & 0.02 & \[
\begin{gathered}
7.5 \\
0.15
\end{gathered}
\] & & 0.02 & \[
\begin{array}{r}
15 \\
0.3
\end{array}
\] & \[
\begin{gathered}
\mathrm{mV} \\
\% \\
\hline
\end{gathered}
\] \\
\hline Reference Current (IREF) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{1 \mathrm{~N}}=-15 \mathrm{~V}\) & 0.998 & 1.000 & 1.002 & 0.995 & 1.000 & 1.005 & mA \\
\hline Reference Current Drift ( \(\Delta \mathrm{I}_{\mathrm{REF}} / \Delta \mathrm{Temp}\).) & \(\mathrm{V}_{\mathrm{IN}}=-15 \mathrm{~V}\) & & -0.0065 & & & -0.0065 & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Minimum Load Current (lıIM) & (Note 1) & 98 & 100 & 102 & 95 & 100 & 105 & \(\mu \mathrm{A}\) \\
\hline Output Voltage Range & & 0 & & -27 & 0 & & -27 & V \\
\hline Minimum Input Voltage & & -10 & & & -10 & & & V \\
\hline Input-Output Differential Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& 1 \mathrm{~mA}<\mathrm{I}_{\mathrm{LOAD}}<200 \mathrm{~mA}
\end{aligned}
\] & & 2.7 & 3.2 & & 2.7 & 3.5 & V \\
\hline Quiescent Supply Current & \(\mathrm{V}_{\mathrm{IN}}=-15 \mathrm{~V}\) & & 11 & 15 & & 11 & 15 & mA \\
\hline Ripple Rejection & \(\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz}\) & & 70 & & & 70 & & dB \\
\hline \begin{tabular}{l}
Output Voltage \\
Tolerance
\end{tabular} & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), (Note 2) & & \(\pm 0.1\) & \(\pm 0.5\) & & \(\pm 0.1\) & \(\pm 1.0\) & \% \\
\hline Output Voltage Change with Temperature ( \(\Delta \mathrm{V}_{\text {OUT }} / \Delta\) Temp.) & (Note 3) & & 0.003 & & & 0.003 & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Minimum load current is established by LLIM, the current to Q2 (see schematic.) ILIM draws directly from the output if the current limit feature is used.
Note 2: For \(\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{OUT}}\) obtained by using R4, R5, R6, and R8 individually.
Note 3: Total change over specified temperature range.
Note 4: Refer to RETS0076G for military specifications on the LH0076.

Typical Performance Characteristics


TL/H/5548-3

*Recommended if device is far from filter capacitors

\section*{Application Information}

The LH0076 does not require external capacitors for stable operation. However, an input bypass is recommended if the device is far from filter capacitors. A \(0.1 \mu \mathrm{~F}\) for input bypassing should be adequate for most applications.

\section*{DESCRIPTION OF OPTIONS}

\section*{External Voltage Programming}

An external resistance can be connected between pin 10 and ground to obtain any voltage from 0 to -27 V using the following equation:
\(R_{E X T}=\frac{V_{\text {OUT }} \text { desired }}{-1 \mathrm{~mA}}\)

The reference current (IREF) has a typical temperature coefficient of \(-60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). Choosing a resistive material with a temperature coefficient of \(60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) will compensate the negative tempco of the reference current, resulting in an output voltage with minimal change over the operating temperature range. Example of a good resistive material is nichrome, which has a typical tempco of \(80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). Nichrome is the resistive material used in the LH0076, resulting in output voltage drift of \(20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typically.

\section*{Application Information (Continued)}

Because a current source is used as a reference, remote voltage programming is possible.

\section*{Internal Voltage Programming}

The LH0076 provides various precision output voltages simply by using 1 or more of the internal programming resistors. These voltages may be obtained by using the connections as shown in Table 1.
\(\mathrm{R}_{\text {TOTAL }}\) is the total resistance between pin 10 and ground


R4, R5, R6 and R8 are precision trimmed to \(0.1 \%\)
FIGURE 1

\section*{Current Limit Programming}

The maximum current output of the device may be limited by adding 2 external resistors as shown in Figure 2. The resistor values are calculated using the following equation:
\[
\begin{aligned}
& \operatorname{IOUT}(\mathrm{MAX})=\left[\frac{R_{\text {LIMIT }}}{\mathrm{R}_{\text {SENSE }}}+1\right] \times 100 \mu \mathrm{~A} \\
& \text { where } \mathrm{R}_{\text {SENSE }}=1 \text { to } 10 \Omega
\end{aligned}
\]

This programming current limit feature can be extended to make the LH0076 a programmable current sink. This can be done by leaving pin 10 open and setting \(R_{\text {LIMIT }}\) and \(R_{\text {SENSE }}\) as desired. (See Figure 3).


TL/H/5548-6
FIGURE 2. Current Limit Programming
For application where the current limit is used, a minimum load current of \(100 \mu \mathrm{~A}\) is established at the output. This arises from the fact that the constant current used in setting maximum output current is \(100 \mu \mathrm{~A}\), and it comes directly from the output of the LH0076. If the total current is less than this minimum current, the output will drop.

As in the remote voltage adjustment application, remote current sensing can be applied similarly. RSENSE should be placed as close to the output of the LH0076 as possible, but \(R_{\text {LIMIT }}\) can be a resistor or potentiometer located remotely from the device.


TL/H/5548-7
FIGURE 3. Precision Current Sink

TABLE 1. Connection Scheme for Internally Available Output Voltages
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
OUTPUT \\
VOLTAGE (V)
\end{tabular} & PIN 1 & PIN 2 & PIN 7 & PIN 10 & PIN 11 \\
\hline-3 & & & & & GND \\
\hline-5 & & & \(\bullet\) & & \\
\hline-6 & \(\bullet\) & Gnd & & & \\
\hline-8 & & & \(\bullet\) & & \\
\hline-9 & Gnd & & & \(\bullet\) & \\
\hline-12 & Gnd & & & & \\
\hline-15 & & Gnd & & \(\bullet\) & \\
\hline-18 & & Gnd & & & \\
\hline
\end{tabular}

National
Semiconductor Corporation

\section*{LM104/LM204/LM304 Negative Regulator}

\section*{General Description}

The LM104 series are precision voltage regulators which can be programmed by a single external resistor to supply any voltage from 40 V down to zero while operating from a single unregulated supply. They can also provide 0.01 -percent regulation in circuits using a separate, floating bias supply, where the output voltage is limited only by the breakdown of external pass transistors. Although designed primarily as linear, series regulators, the circuits can be used as switching regulators, current regulators or in a number of other control applications. Typical performance characteristics are:
■ Subsurface zener reference
- 1 mV regulation no load to full load
- \(0.01 \% / \mathrm{V}\) line regulation
- \(0.2 \mathrm{mV} / \mathrm{V}\) ripple rejection
- \(0.3 \%\) temperature stability over military temperature range

The LM104 series is the complement of the LM105 positive regulator, intended for systems requiring regulated negative voltages which have a common ground with the unregulated supply. By themselves, they can deliver output currents to 25 mA , but external transistors can be added to get any desired current. The output voltage is set by external resistors, and either constant or foldback current limiting is made available.
The LM104 is specified for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) military temperature range. The LM204 is specified for operation over the \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range. The LM304 is specified for operation from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{Schematic Diagram}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 6)

Input Voltage
Input-Output Voltage Differential
Power Dissipation (Note 1)
Operating Temperature Range
LM104
LM204
LM304

Storage Temperature Range
Lead Temperature (Soldering, 10 sec. )
\begin{tabular}{cc} 
LM104/LM204 & LM304 \\
50 V & 40 V \\
50 V & 40 V
\end{tabular}

500 mW
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(260^{\circ} \mathrm{C}\) for plastic
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(300^{\circ} \mathrm{C}\) for hermetic

\section*{Electrical Characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM104/LM204} & \multicolumn{3}{|c|}{LM304} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Voltage Range & & -50 & & -8 & -40 & & -8 & V \\
\hline Output Voltage Range & & -40 & & -0.015 & -30 & & -0.035 & V \\
\hline Output-Input Voltage Differential (Note 3) & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=20 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0.5
\end{aligned}
\] & & \[
\begin{aligned}
& 50 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0.5
\end{aligned}
\] & & \[
\begin{aligned}
& 40 \\
& 40
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Load Regulation (Note 4) & \[
\begin{aligned}
& \mathrm{O} \leq \mathrm{l}_{\mathrm{O}} \leq 20 \mathrm{~mA} \\
& \mathrm{R}_{\mathrm{SC}}=15 \Omega
\end{aligned}
\] & & 1 & 5 & & 1 & 5 & mV \\
\hline Line Regulation (Note 5) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}} \leq-5 \mathrm{~V} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}=0.1 \mathrm{~V}_{\mathrm{IN}}
\end{aligned}
\] & & 0.056 & 0.1 & & 0.056 & 0.1 & \% \\
\hline Ripple Rejection & \[
\begin{aligned}
& \mathrm{C}_{19}=10 \mu \mathrm{~F}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{~V}_{\mathrm{IN}}<-15 \mathrm{~V} \\
& -7 \mathrm{~V} \geq \mathrm{V}_{\mathrm{IN}} \geq-15 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.2 \\
& 0.5
\end{aligned}
\] & \[
\begin{gathered}
0, .5 \\
1.0
\end{gathered}
\] & & \[
\begin{aligned}
& 0.2 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 0.5 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} / \mathrm{V} \\
& \mathrm{mV} / \mathrm{V}
\end{aligned}
\] \\
\hline Output Voltage Scale Factor & \(\mathrm{R}_{2-3}=2.4 \mathrm{k}\) & 1.8 & 2.0 & 2.2 & 1.8 & 2.0 & 2.2 & \(\mathrm{V} / \mathrm{k} \Omega\) \\
\hline Temperature Stability & \(\mathrm{V}_{0} \leq-1 \mathrm{~V}\) & & 0.3 & 1.0 & & 0.3 & 1.0 & \% \\
\hline Output Noise Voltage & \[
\begin{aligned}
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz} \\
& \mathrm{~V}_{\mathrm{O}} \leq-5 \mathrm{~V}, \mathrm{C}_{1-9}=0 \\
& \mathrm{C}_{1-9}=10 \mu \mathrm{~F}
\end{aligned}
\] & & \[
\begin{gathered}
0.007 \\
15 \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
0.007 \\
15 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
\% \\
\mu \mathrm{~V} \\
\hline
\end{gathered}
\] \\
\hline Standby Current Drain & \[
\begin{aligned}
\mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}} & =0 \\
\mathrm{~V}_{\mathrm{O}} & =-30 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{O}} & =-40 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 1.7 \\
& 3.6
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 5.0
\end{aligned}
\] & & \[
\begin{aligned}
& 1.7 \\
& 3.6
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Long Term Stability & \(\mathrm{V}_{\mathrm{O}} \leq-1 \mathrm{~V}\) & & 0.01 & 1.0 & & 0.01 & 1.0 & \% \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM104 is \(150^{\circ} \mathrm{C}\), while that of the LM 204 is \(125^{\circ} \mathrm{C}\) and LM 304 is \(100^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case.
Note 2: These specifications apply for junction temperatures between \(-55^{\circ} \mathrm{C}\) and \(150^{\circ} \mathrm{C}\) (between \(-25^{\circ} \mathrm{C}\) and \(100^{\circ} \mathrm{C}\) for the LM 204 and \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the LM304) and for input and output voltages within the ranges given, unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
Note 3: When external booster transistors are used, the minimum output-input voltage differential is increased, in the worst case, by approximately 1V.
Note 4: The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be roughly equal to the composite current gain of the added transistors.
Note 5: With zero output, the dc line regulation is determined from the ripple rejection. Hence, with output voltages between 0 V and -5 V , a dc output variation, determined from the ripple rejection, must be added to find the worst-case line regulation.
Note 6: Refer to RETS104X drawing for military specifications for the LM104.

Typical Performance Characteristics


Connection Diagram


\section*{Typical Applications}


\section*{LM105/LM205/LM305/LM305A, \\ LM376 Voltage Regulators}

\section*{General Description}

The LM105 series are positive voltage regulators similar to the LM100, except that an extra gain stage has been added for improved regulation. A redesign of the biasing circuitry removes any minimum load current requirement and at the same time reduces standby current drain, permitting higher voltage operation. They are direct, plug-in replacements for the LM100 in both linear and switching regulator circuits with output voltages greater than 4.5 V . Important characteristics of the circuits are:
- Output voltage adjustable from 4.5 V to 40 V
- Output currents in excess of 10A possible by adding external transistors
国 Load regulation better than \(0.1 \%\), full load with current limiting

■ DC line regulation guaranteed at \(0.03 \% / \mathrm{V}\)
■ Ripple rejection on \(0.01 \% \mathrm{~V}\)
- 45 mA output current without external pass transistor (LM305A)
Like the LM100, they also feature fast response to both load and line transients, freedom from oscillations with varying resistive and reactive loads and the ability to start reliably on any load within rating. The circuits are built on a single silicon chip and are supplied in either an 8 -lead, TO- 5 header or a \(1 / 4^{\prime \prime} \times 1 / 4^{\prime \prime}\) metal flat package.
The LM105 is specified for operation for \(-55^{\circ} \mathrm{C} \leq T_{A} \leq\) \(+125^{\circ} \mathrm{C}\), the LM205 is specified for \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), and the LM305/LM305A, LM376 is specified for \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}}\) \(\leq+70^{\circ} \mathrm{C}\).

\section*{Schematic and Connection Diagrams}


TL/H/7755-1
Pin connections shown are for metal can.


Order Number LM376N See NS Package Number N08E


TL/H/7755-3
Top View
Order Number LM105H,
LM205H, LM305H or LM305AH
See NS Package Number H08C

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 5)

Input Voltage
Input-Output Differential
Power Dissipation (Note 1)
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 seconds)
\begin{tabular}{cc} 
LM105 & LM205 \\
50 V & 50 V \\
40 V & 40 V \\
800 mW & 800 mW \\
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\)
\end{tabular}
LM305
40 V
40 V
800 mW
\(-0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(300^{\circ} \mathrm{C}\)
LM305A
50 V
40 V
800 mW
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(300^{\circ} \mathrm{C}\)
LM376
40 V
40 V
400 mW
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \(260^{\circ} \mathrm{C}\)

Electrical Characteristics (Note 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM105} & \multicolumn{3}{|c|}{LM205} & \multicolumn{3}{|c|}{LM305} & \multicolumn{3}{|c|}{LM305A} & \multicolumn{3}{|c|}{LM376} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Voltage Range & & 8.5 & & 50 & 8.5 & & 50 & 8.5 & & 40 & 8.5 & & 50 & 9.0 & & 40 & V \\
\hline Output Voltage Range & & 4.5 & & 40 & 4.5 & & 40 & 4.5 & & 30 & 4.5 & & 40 & 5.0 & & 37 & V \\
\hline Input-Output Voltage Differential & & 3.0 & & 30 & 3.0 & & 30 & 3.0 & & 30 & 3.0 & & 30 & 3.0 & & 30 & V \\
\hline \multirow[t]{8}{*}{Load Regulation (Note 3)} & \(\mathrm{R}_{S C}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.02 & 0.05 & & 0.02 & 0.05 & & 0.02 & 0.05 & & & & & & & \% \\
\hline & \(R_{S C}=10 \Omega, T_{A}=T_{A(M A X)}\) & & 0.03 & 0.1 & & 0.03 & 0.1 & & 0.03 & 0.1 & & & & & & & \% \\
\hline & \(\mathrm{R}_{S C}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{A}(\mathrm{MIN})}\) & & 0.03 & 0.1 & & 0.03 & 0.1 & & 0.03 & 0.1 & & & & & & & \% \\
\hline & & \multicolumn{3}{|l|}{\(0 \leq \mathrm{l}_{0} \leq 12 \mathrm{~mA}\)} & \multicolumn{3}{|l|}{\(0 \leq \mathrm{l}_{0} \leq 12 \mathrm{~mA}\)} & \multicolumn{3}{|l|}{\(0 \leq \mathrm{l}_{0} \leq 12 \mathrm{~mA}\)} & & & & & & & \\
\hline & \(\mathrm{R}_{S C}=0 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & & & & & & & & & 0.02 & 0.2 & & & 0.2 & \% \\
\hline & \(\mathrm{R}_{S C}=0 \Omega, \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\) & & & & & & & & & & & 0.03 & 0.4 & & & 0.5 & \% \\
\hline & \(\mathrm{R}_{\mathrm{SC}}=0 \Omega, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) & & & & & & & & & & & 0.03 & 0.4 & & & 0.5 & \% \\
\hline & & & & & & & & & & & \multicolumn{3}{|l|}{\(0 \leq \mathrm{l}_{0} \leq 45 \mathrm{~mA}\)} & \multicolumn{3}{|l|}{\(0 \leq 10 \leq 25 \mathrm{~mA}\)} & \\
\hline \multirow[t]{4}{*}{Line Regulation} & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & & & & & & & & & & & & & 0.03 & \%/V \\
\hline & \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) & & & & & & & & & & & & & & & 0.1 & \%/V \\
\hline & \(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \leq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.025 & 0.06 & & 0.025 & 0.06 & & 0.025 & 0.06 & & 0.025 & 0.06 & & & & \%/V \\
\hline & \(V_{\text {IN }}-V_{\text {OUT }} \geq 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.015 & 0.03 & & 0.015 & 0.03 & & 0.015 & 0.03 & & 0.015 & 0.03 & & & & \%/V \\
\hline Temperature Stability & \(\mathrm{T}_{\mathrm{A}(\mathrm{MIN})} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {A(MAX })}\) & & 0.3 & 1.0 & & 0.3 & 1.0 & & 0.3 & 1.0 & & 0.3 & 1.0 & & & & \% \\
\hline
\end{tabular}

Electrical Characteristics (Note 2) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM105} & \multicolumn{3}{|c|}{LM205} & \multicolumn{3}{|c|}{LM305} & \multicolumn{3}{|c|}{LM305A} & \multicolumn{3}{|c|}{LM376} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Feedback Sense Voltage & & 1.63 & 1.7 & 1.81 & 1.63 & 1.7 & 1.81 & 1.63 & 1.7 & 1.81 & 1.55 & 1.7 & 1.85 & 1.60 & 1.72 & 1.80 & V \\
\hline \multirow[t]{3}{*}{Output Noise Voltage} & \(10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & & & & & & & & & & & & & & & \\
\hline & \(\mathrm{C}_{\text {REF }}=0\) & & 0.005 & & & 0.005 & & & 0.005 & & & 0.005 & & & & & \% \\
\hline & \(\mathrm{C}_{\text {REF }}=0.1 \mu \mathrm{~F}\) & & 0.002 & & & 0.002 & & & 0.002 & & & 0.002 & & & & & \% \\
\hline \multirow[t]{3}{*}{Standby Current Drain} & \(\mathrm{V}_{\text {IN }}=30 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & & & & & & & & & & & & & 2.5 & mA \\
\hline & \(\mathrm{V}_{\mathrm{IN}}=40 \mathrm{~V}\) & & & & & & & & 0.8 & 2.0 & & & & & & & mA \\
\hline & \(\mathrm{V}_{\mathrm{IN}}=50 \mathrm{~V}\) & & 0.8 & 2.0 & & 0.8 & 2.0 & & & & & 0.8 & 2.0 & & & & mA \\
\hline \begin{tabular}{l}
Current Limit \\
Sense Voltage
\end{tabular} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{SC}}=10 \Omega, \\
& \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V},(\text { Note } 4)
\end{aligned}
\] & 225 & 300 & 375 & 225 & 300 & 375 & 225 & 300 & 375 & 225 & 300 & 375 & & 300 & & mV \\
\hline Long Term Stability & & & 0.1 & & & 0.1 & & & 0.1 & & & 0.1 & & & & & \% \\
\hline Ripple Rejection \(\theta_{\mathrm{JA}}\) & \[
\begin{aligned}
& \mathrm{C}_{\text {REF }}=10 \mu \mathrm{~F}, \mathrm{f}=120 \mathrm{~Hz} \\
& \text { Epoxy Dual-In-Line Package }
\end{aligned}
\] & & 0.003 & & & 0.003 & & & 0.003 & & & 0.003 & & & 140 & & \[
\begin{gathered}
\% / V \\
{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
\] \\
\hline \(\theta_{\text {JA }}\) & TO-5 Board Mount in Still Air & & 230 & & & 230 & & & 230 & & & 230 & & & & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{J A}\) & TO-5 Board Mount in 400 LF/Min Air Flow & & 92 & & & 92 & & & 92 & & & 92 & & & & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{\mathrm{JC}}\) & TO-5 & & 25 & & & 25 & & & 25 & & & 25 & & & & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

 allowable providing the dissipation rating is not exceeded with the power average over a five second interval for the LM105 and LM205, and averaged over a two second interval for the LM305.
 of \(2 \mathrm{k} \Omega\). Load and line regulation specifications are for a constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
Note 3: The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be roughly equal to the composite current gain of the added transistors.
Note 4: With no external pass transistor.
Note 5: Refer to RETS105X Drawing for military specifications for the LM105.




Standby Current Drain


Current Limiting Characteristics


Optimum Divider Resistance Values




\section*{Typical Performance Characteristics Lмз76}









\section*{Typical Applications}

10A Regulator with Foldback Current Limiting


TL/H/7755-4
1.0A Regulator with Protective Diodes


TL/H/7755-5

\section*{Linear Regulator with Foldback Current Limiting}


TL/H/7755-8

Current Regulator


\section*{Typical Applications (Continued)}

\section*{Shunt Regulator}


TL/H/7755-10


Basic Positive Regulator with Current Limiting

1.0A Regulator with Protective Diodes


TL/H/7755-13
Linear Regulator with Foldback Current Limiting


\section*{LM109/LM309 5-Volt Regulator}

\section*{General Description}

The LM109 series are complete 5 V regulators fabricated on a single silicon chip. They are designed for local regulation on digital logic cards, eliminating the distribution problems association with single-point regulation. The devices are available in two standard transistor packages. In the solidkovar TO-5 header, it can deliver output currents in excess of 200 mA , if adequate heat sinking is provided. With the TO-3 power package, the available output current is greater than 1A.
The regulators are essentially blowout proof. Current limiting is included to limit the peak output current to a safe value. In addition, thermal shutdown is provided to keep the IC from overheating. If internal dissipation becomes too great, the regulator will shut down to prevent excessive heating.

Considerable effort was expended to make these devices easy to use and to minimize the number of external components. It is not necessary to bypass the output, although this does improve transient response somewhat. Input bypassing is needed, however, if the regulator is located very
far from the filter capacitor of the power supply. Stability is also achieved by methods that provide very good rejection of load or line transients as are usually seen with TTL logic. Although designed primarily as a fixed-voltage regulator, the output of the LM109 series can be set to voltages above 5 V , as shown. It is also possible to use the circuits as the control element in precision regulators, taking advantage of the good current-handling capability and the thermal overload protection.

\section*{Features}
- Specified to be compatible, worst case, with TTL and DTL
- Output current in excess of 1A
- Internal thermal overload protection
- No external components required

\section*{Schematic Diagram}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 3)
Input Voltage
35 V
Power Dissipation
Internally Limited

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM109} & \multicolumn{3}{|c|}{LM309} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Output Voltage & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & 4.7 & 5.05 & 5.3 & 4.8 & 5.05 & 5.2 & V \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& 7.10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 25 \mathrm{~V}
\end{aligned}
\] & & 4.0 & 50 & & 4.0 & 50 & mV \\
\hline Load Regulation TO-5 Package TO-3 Package & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 0.5 \mathrm{~A} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 1.5 \mathrm{~A}
\end{aligned}
\] & & \[
\begin{aligned}
& 15 \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
50 \\
100
\end{gathered}
\] & & \[
\begin{aligned}
& 15 \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
50 \\
100
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Output Voltage & \[
\begin{aligned}
& 7.40 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 25 \mathrm{~V}, \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\mathrm{MAX}}, \\
& \mathrm{P}<\mathrm{P}_{\text {MAX }}
\end{aligned}
\] & 4.6 & & 5.4 & 4.75 & & 5.25 & V \\
\hline Quiescent Current & \(7.40 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 25 \mathrm{~V}\) & & 5.2 & 10 & & 5.2 & 10 & mA \\
\hline Quiescent Current Change & \[
\begin{aligned}
& 7.40 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 25 \mathrm{~V} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq \mathrm{I}_{\mathrm{MAX}}
\end{aligned}
\] & & & \[
\begin{aligned}
& 0.5 \\
& 0.8
\end{aligned}
\] & & & \[
\begin{aligned}
& 0.5 \\
& 0.8
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Output Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}
\end{aligned}
\] & & 40 & & & 40 & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & & 10 & & & 20 & & mV \\
\hline Ripple Rejection & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & 50 & & & 50 & & & dB \\
\hline Thermal Resistance, & (Note 2) & & & & & & & \\
\hline Junction to Case TO-5 Package TO-3 Package & & & \[
\begin{array}{r}
15 \\
2.5
\end{array}
\] & & & \[
\begin{aligned}
& 15 \\
& 2.5
\end{aligned}
\] & & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the LM 109 and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}\) for the LM 309 ; \(\mathrm{V}_{\mathbb{I N}}=10 \mathrm{~V}\); and lout \(=0.1 \mathrm{~A}\) for the TO-39 package or lout \(=0.5 \mathrm{~A}\) for the TO-3 package. For the TO-39 package, \(\mathrm{I}_{\mathrm{MAX}}=0.2 \mathrm{~A}\) and \(\mathrm{P}_{\mathrm{MAX}}=2.0 \mathrm{~W}\). For the TO-3 package, \(\mathrm{I}_{\mathrm{MAX}}\) \(=1.0 \mathrm{~A}\) and \(\mathrm{P}_{\text {MAX }}=20 \mathrm{~W}\).
Note 2: Without a heat sink, the thermal resistance of the TO-39 package is about \(150^{\circ} \mathrm{C} / \mathrm{W}\), while that of the \(\mathrm{TO}-3\) package is approximately \(35^{\circ} \mathrm{C} / \mathrm{W}\). With a heat sink, the effective thermal resistance can only approach the values specified, depending on the efficiency of the sink.
Note 3: Refer to RETS109H drawing for LM109H or RETS109K drawing for LM109K military specifications.
Connection Diagrams

\section*{Metal Can Packages}


Order Number LM109H or LM309H See NS Package Number H03A


TL/H/7138-3
Order Number LM109K STEEL or LM309K STEEL See NS Package Number K02A
Order Number LM309K (ALUMINUM) See NS Package Number KC02A

\section*{Application Hints}
a. Bypass the input of the LM109 to ground with \(\geq 0.2 \mu \mathrm{~F}\) ceramic or solid tantalum capacitor if main filter capacitor is more than 4 inches away.
b. Use steel package instead of aluminum if more than 5,000 thermal cycles are expected. ( \(\Delta \mathrm{T} \geq 50^{\circ} \mathrm{C}\) )
c. Avoid insertion of regulator into "live" socket if input voltage is greater than 10 V . The output will rise to within 2 V of the unregulated input if the ground pin does not make contact, possibly damaging the load. The LM109 may also be damaged if a large output capacitor is charged up, then discharged through the internal clamp zener when the ground pin makes contact.
d. The output clamp zener is designed to absorb transients only. It will not clamp the output effectively if a failure occurs in the internal power transistor structure. Zener dynamic impedance is \(\approx 4 \Omega\). Continuous RMS current into the zener should not exceed 0.5 A .
e. Paralleling of LM109s for higher output current is not recommended. Current sharing will be almost nonexistent, leading to a current limit mode operation for devices with the highest initial output voltage. The current limit devices may also heat up to the thermal shutdown point ( \(\approx 175^{\circ} \mathrm{C}\) ). Long term reliability cannot be guaranteed under these conditions.

\section*{Crowbar Overvoltage Protection}

f. Preventing latchoff for loads connected to negative voltage:
If the output of the LM109 is pulled negative by a high current supply so that the output pin is more than 0.5 V negative with respect to the ground pin, the LM109 can latch off. This can be prevented by clamping the ground pin to the output pin with a germanium or Schottky diode as shown. A silicon diode ( 1 N 4001 ) at the output is also needed to keep the positive output from being pulled too far negative. The \(10 \Omega\) resistor will raise \(+\mathrm{V}_{\text {OUT }}\) by \(\approx 0.05 \mathrm{~V}\).


TL/H/7138-9
*Zener is internal to LM109.
**Q1 must be able to withstand 7A continuous current if fusing is not used at regulator input. LM109 bond wires will fuse at currents above 7A.
\(\dagger\) Q2 is selected for surge capability. Consideration must be given to filter capacitor size, transformer impedance, and fuse blowing time. \(\dagger\) Trip point is \(\approx 7.5 \mathrm{~V}\).

\section*{Typical Performance Characteristics}


TL/H/7138-12
Note 1: Current limiting foldback characteristic are determined by input output differential, not by output voltage.

Typical Performance Characteristics (Continued)


Quiescent Current


Quiescent Current



\section*{Typical Applications}

Fixed 5V Regulator


Adjustable Output Regulator

*Required if regulator is located more than 4 " from power supply filter capacitor.
\(\dagger\) Although no output capacitor is needed for stability, it does improve transient response.
C2 should be used whenever long wires are used to connect to the load, or when transient response is critical.
Note: Pin 3 electrically connected to case.
High Stability Regulator*

*Regulation better than \(0.01 \%\), load, line and temperature, can be obtained.
\(\dagger\) Determines zener current. May be adjusted to minimize thermal drift.
*Solid tantalum.

\section*{Current Regulator}

*Determines output current. If wirewound resistor is used, bypass with \(0.1 \mu \mathrm{~F}\).

National Semiconductor Corporation

\section*{LM117/LM317 3-Terminal Adjustable Regulator}

\section*{General Description}

The LM117/LM317 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 1.5A over a 1.2 V to 37 V output range. They are exceptionally easy to use and require only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators. Also, the LM117 is packaged in standard transistor packages which are easily mounted and handled.
In addition to higher performance than fixed regulators, the LM117 series offers full overload protection available only in IC's. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.
Normally, no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejections ratios which are difficult to achieve with standard 3 -terminal regulators.
Besides replacing fixed regulators, the LM117 is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input to output differential is not exceeded, i.e., avoid short-circuiting the output.
Also, it makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment pin and output, the LM117 can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2 V where most loads draw little current.

The LM117K and LM317K are packaged in standard TO-3 transistor packages while the LM117H and LM317H are packaged in a solid Kovar base TO-39 transistor package. The LM117 is rated for operation from \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\), and the LM317 from \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The LM317T and LM317MP, rated for operation over a \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) range, are available in a TO-220 plastic package and a TO-202 package, respectively.
For applications requiring greater output current in excess of 3A and 5A, see LM150 series and LM138 series data sheets, respectively. For the negative complement, see LM137 series data sheet.

LM117 Series Packages and Power Capability
\begin{tabular}{|c|c|c|c|}
\hline Device & Package & \begin{tabular}{c} 
Rated \\
Power \\
Dissipation
\end{tabular} & \begin{tabular}{c} 
Design \\
Load \\
Current
\end{tabular} \\
\hline LM117 & TO-3 & 20 W & 1.5 A \\
LM317 & TO-39 & 2W & 0.5 A \\
\hline LM317T & TO-220 & 15 W & 1.5 A \\
\hline LM317M & TO-202 & 7.5 W & 0.5 A \\
\hline
\end{tabular}

\section*{Features}
- Adjustable output down to 1.2 V

■ Guaranteed 1.5A output current
- Line regulation typically \(0.01 \% / \mathrm{V}\)
- Load regulation typically \(0.1 \%\)
- Current limit constant with temperature
- \(100 \%\) electrical burn-in
- Eliminates the need to stock many voltages
- Standard 3-lead transistor package
- 80 dB ripple rejection
- Output is short-circuit protected

\section*{Typical Applications}

\subsection*{1.2V-25V Adjustable Regulator}


TL/H/9063-1
Full output current not available at high input-output voltages
*Needed if device is more than 6 inches from filter capacitors.
\(\dagger\) Optional-improves transient response. Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.
\(\dagger \dagger V_{\text {OUT }}=1.25 \mathrm{~V}\left(1+\frac{R 2}{R 1}\right)+I_{\text {ADJ }}\left(R_{2}\right)\)

\section*{Absolute Maximum Ratings}

\section*{If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 3)}

Power Dissipation
Internally limited
Input-Output Voltage Differential \(+40 \mathrm{~V},-0.3 \mathrm{~V}\)
\(\begin{array}{lr}\text { Operating Junction Temperature Range } & \\ \text { LM117 } & -55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { LM317 } & 0^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}\)
\begin{tabular}{lr} 
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering) & \(300^{\circ} \mathrm{C}, 10\) seconds \\
Metal Package & \(260^{\circ} \mathrm{C}, 4\) seconds \\
Plastic Package & 2 k Volts
\end{tabular}

Preconditioning
Burn-In in Thermal Limit

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM117} & \multicolumn{3}{|c|}{LM317} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right) \leq 40 \mathrm{~V} \\
& \text { (Note 2), } \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & 0.01 & 0.02 & & 0.01 & 0.04 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\mathrm{MAX}}\) & & 0.1 & 0.3 & & 0.1 & 0.5 & \% \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 20 \mathrm{~ms}\) Pulse & & 0.03 & 0.07 & & 0.04 & 0.07 & \%/W \\
\hline Adjustment Pin Current & & & 50 & 100 & & 50 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change & \[
\begin{aligned}
& 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq \mathrm{I}_{\text {MAX }} \\
& 3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right) \leq 40 \mathrm{~V}
\end{aligned}
\] & & 0.2 & 5 & & 0.2 & 5 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage & \[
\begin{aligned}
& 3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \leq 40 \mathrm{~V},(\text { Note } 3)\right. \\
& 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}, \mathrm{P} \leq \mathrm{P}_{\text {MAX }}
\end{aligned}
\] & 1.20 & 1.25 & 1.30 & 1.20 & 1.25 & 1.30 & V \\
\hline Line Regulation & \(3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 40 \mathrm{~V}\), (Note 2) & & 0.02 & 0.05 & & 0.02 & 0.07 & \%/V \\
\hline Load Regulation & \(10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\) (Note 2) \(\mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}\) & & 0.3 & 1 & & 0.3 & 1.5 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {MAX }}\) & & 1 & & & 1 & & \% \\
\hline Minimum Load Current & \(\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)=40 \mathrm{~V}\) & & 3.5 & 5 & & 3.5 & 10 & mA \\
\hline Current Limit & \[
\begin{gathered}
\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right) \leq 15 \mathrm{~V} \\
\mathrm{~K} \text { and } \mathrm{T} \text { Package } \\
\mathrm{H} \text { and } \mathrm{P} \text { Package } \\
\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right)=40 \mathrm{~V}, T_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\
\mathrm{~K} \text { and } \mathrm{T} \text { Package } \\
\mathrm{H} \text { and } \mathrm{P} \text { Package } \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 1.5 \\
& 0.5 \\
& \\
& 0.30 \\
& 0.15 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
2.2 \\
0.8 \\
\\
0.4 \\
0.07 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 3.4 \\
& 1.8
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 1.5 \\
0.5 \\
\\
0.15 \\
0.075 \\
\hline
\end{array}
\] & \[
\begin{gathered}
2.2 \\
\\
0.4 \\
0.07 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 3.4 \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A} \\
& \mathrm{~A} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline RMS Output Noise, \% of V \({ }_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.003 & & & 0.003 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& V_{\text {OUT }}=10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{C}_{\mathrm{ADJ}}=10 \mu \mathrm{~F}
\end{aligned}
\] & 66 & \[
\begin{aligned}
& 65 \\
& 80
\end{aligned}
\] & & 66 & \[
\begin{aligned}
& 65 \\
& 80
\end{aligned}
\] & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Long-Term Stability & \(\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\) & & 0.3 & 1 & & 0.3 & 1 & \% \\
\hline Thermal Resistance, Junction to Case & H Package K Package T Package P Package & & \[
\begin{aligned}
& 12 \\
& 2.3
\end{aligned}
\] & \[
\begin{gathered}
15 \\
3
\end{gathered}
\] & & \[
\begin{gathered}
12 \\
2.3 \\
4 \\
7 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
15 \\
3
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& 0^{\circ} \mathrm{C} / \mathrm{W} \\
& \hline
\end{aligned}
\] \\
\hline Thermal Resistance, Junction to Ambient (No heat sink) & H Package K Package T Package P Package & & \[
\begin{gathered}
140 \\
35
\end{gathered}
\] & & & \[
\begin{gathered}
140 \\
35 \\
50 \\
80 \\
\hline
\end{gathered}
\] & & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply: \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the LM 117 , and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C}\) for the LM 317 ; \(\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\);
and IOUT \(=0.1 \mathrm{~A}\) for the TO-39 and TO-202 packages and IOUT \(=0.5 \mathrm{~A}\) for the TO-3 and TO-220 packages. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2 W for the TO-39 and TO-202, and 20 W for the TO-3 and TO-220. I MAX is 1.5 A for the TO-3 and TO-220 packages and 0.5A for the TO-39 and TO-202 packages.

Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.
Note 3: Refer to RETS117H drawing for LM117H or RETS117K drawing for LM117K military specifications.

\section*{Typical Performance Characteristics (K and T Packages)}

Output Capacitor \(=0\) unless otherwise noted


\section*{Application Hints}

In operation, the LM117 develops a nominal 1.25 V reference voltage, \(V_{\text {REF }}\), between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current \(l_{1}\) then flows through the output set resistor R2, giving an output voltage of
\(V_{\text {OUT }}=V_{\text {REF }}\left(1+\frac{R 2}{R 1}\right)+I_{\text {ADJ }} R 2\)


TL/H/9063-5

\section*{FIGURE 1}

Since the \(100 \mu \mathrm{~A}\) current from the adjustment terminal represents an error term, the LM117 was designed to minimize \(I_{A D J}\) and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

\section*{External Capacitors}

An input bypass capacitor is recommended. A \(0.1 \mu \mathrm{~F}\) disc or \(1 \mu \mathrm{~F}\) solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used but the above values will eliminate the possibility of problems.
The adjustment terminal can be bypassed to ground on the LM117 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a \(10 \mu \mathrm{~F}\) bypass capacitor 80 dB ripple rejection is obtainable at any output level. Increases over \(10 \mu \mathrm{~F}\) do not appreciably improve the ripple rejection at frequencies above 120 Hz . If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.
In general, the best type of capacitors to use is solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about \(25 \mu \mathrm{~F}\) in aluminum electrolytic to equal \(1 \mu \mathrm{~F}\) solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies; but some types have a large decrease in capacitance at frequencies around 0.5 MHz . For this reason, \(0.01 \mu \mathrm{~F}\) disc may seem to work better than a \(0.1 \mu \mathrm{~F}\) disc as a bypass.
Although the LM117 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values be-
tween 500 pF and 5000 pF . A \(1 \mu \mathrm{~F}\) solid tantalum (or \(25 \mu \mathrm{~F}\) aluminum electrolytic) on the output swamps this effect and insures stability. Any increase of the load capacitance larger than \(10 \mu \mathrm{~F}\) will merely improve the loop stability and output impedance.

\section*{Load Regulation}

The LM117 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually \(240 \Omega\) ) should be tied directly to the output (case) of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15 V regulator with \(0.05 \Omega\) resistance between the regulator and load will have a load regulation due to line resistance of \(0.05 \Omega \times \mathrm{I}_{\mathrm{L}}\). If the set resistor is connected near the load the effective line resistance will be \(0.05 \Omega(1+\mathrm{R} 2 / \mathrm{R} 1)\) or in this case, 11.5 times worse.
Figure 2 shows the effect of resistance between the regulator and \(240 \Omega\) set resistor.


TL/H/9063-6
FIGURE 2. Regulator with Line Resistance in Output Lead
With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the case. However, with the TO-5 package, care should be taken to minimize the wire length of the output lead. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.

\section*{Protection Diodes}

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most \(10 \mu \mathrm{~F}\) capacitors have low enough internal series resistance to deliver 20A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.
When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of \(\mathrm{V}_{\mathrm{IN}}\). In the LM117, this discharge path is through a large junction that is able to sustain 15A surge with no problem. This is not true of other types of positive regulators. For output capacitors of \(25 \mu \mathrm{~F}\) or less, there is no need to use diodes.

\section*{Application Hints (Continued)}

The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the LM117 is a \(50 \Omega\) resistor which limits the peak discharge
current. No protection is needed for output voltages of 25 V or less and \(10 \mu \mathrm{~F}\) capacitance. Figure 3 shows an LM117 with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.

\(V_{\text {OUT }}=1.25 V\left(1+\frac{R 2}{R 1}\right)+I_{A D J} R 2\)
D1 protects against C1
D2 protects against C2

FIGURE 3. Regulator with Protection Diodes

\section*{Schematic Diagram}


\section*{Typical Applications (Continued)}

5V Logic Regulator with Electronic Shutdown*

\({ }^{*}\) Min. output \(\approx 1.2 \mathrm{~V}\)

Adjustable Regulator with Improved Ripple Rejection

*Discharges C1 if output is shorted to ground


TL/H/9063-9

High Stability 10V Regulator


High Current Adjustable Regulator


Typical Applications (Continued)


\(\dagger\) Solid tantalum
*Lights in constant current mode

Typical Applications (Continued)


Low Cost 3A Switching Regulator


TL/H/9063-19

4A Switching Regulator with Overload Protection



Typical Applications (Continued)


\section*{Current Limited Voltage Regulator}


Adjusting Multiple On-Card Regulators with Single Control*


Typical Applications (Continued)


TL/H/9063-25


TL/H/9063-26
* \(\mathrm{R}_{\mathrm{S}}\)-sets output impedance of charger: \(\mathrm{Z}_{\mathrm{OUT}}=\mathrm{R}_{\mathrm{S}}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)\)

Use of \(R_{S}\) allows low charging rates with fully charged battery.

50 mA Constant Current Battery Charger


TL/H/9063-28

Current Limited 6V Charger
*Sets peak current ( 0.6 A for \(1 \Omega\) )
**The \(1000 \mu \mathrm{~F}\) is recommended to filter out input transients


\section*{Connection Diagrams (See Physical Dimension section for further information)}


Bottom View
Order Number LM117K STEEL, LM317K STEEL See NS Package Number K02A
(TO-220)
Plastic Package


TL/H/9063-32
Front View
Order Number LM317T
See NS Package Number T03B
(TO-39) Metal Can Package


CASE IS OUTPUT
TL/H/9063-31 Bottom View

Order Number LM117H, LM317H See NS Package Number H03A
(TO-202)
Plastic Package


TL/H/9063-33
Front View
Order Number LM317MP See NS Package Number P03A

\section*{LM117HV/LM317HV 3-Terminal Adjustable Regulator}

\section*{General Description}

The LM117HV/LM317HV are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 1.5 A over a 1.2 V to 57 V output range. They are exceptionally easy to use and require only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators. Also, the LM117HV is packaged in standard transistor packages which are easily mounted and handled.
In addition to higher performance than fixed regulators, the LM117HV series offers full overload protection available only in IC's. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.
Normally, no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejections ratios which are difficult to achieve with standard 3-terminal regulators.
Besides replacing fixed regulators, the LM117HV is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input to output differential is not exceeded, i.e. do not short the output to ground.

Also, it makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM117HV can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2 V where most loads draw little current.
The LM117HVK STEEL, and LM317HVK STEEL are packaged in standard TO-3 transistor packages while the LM117HVH, and LM317HVH are packaged in a solid Kovar base TO-39 transistor package. The LM117HV is rated for operation from \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\), and the LM317HV from \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{Features}
- Adjustable output down to 1.2 V

■ Guaranteed 1.5 A output current
- Line regulation typically \(0.01 \% / \mathrm{V}\)
- Load regulation typically \(0.1 \%\)

■ Current limit constant with temperature
- \(100 \%\) electrical burn-in
- Eliminates the need to stock many voltages
- Standard 3-lead transistor package
- 80 dB ripple rejection
- Output is short-circuit protected

\section*{Typical Applications}

\subsection*{1.2V-45V Adjustable Regulator}


Full output current not available at high input-output voltages
\(\dagger\) Optional-improves transient response. Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.
*Needed if device is more than 6 inches from filter capacitors.
\(\dagger \dagger \mathrm{V}_{\text {OUT }}=1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)+\mathrm{I}_{\text {ADJ }} \mathrm{R}_{2}\)



Lead Temperature (Soldering, 10 sec.\() \quad 300^{\circ} \mathrm{C}\)
Preconditioning Burn-In in Thermal Limit

100\% All Devices ESD rating to be determined.

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM117HV} & \multicolumn{3}{|c|}{LM317HV} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}} \leq 60 \mathrm{~V} \\
& \left(\text { Note 2) } \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}\right.
\end{aligned}
\] & & 0.01 & 0.02 & & 0.01 & 0.04 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\) & & 0.1 & 0.3 & & 0.1 & 0.5 & \% \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 20 \mathrm{~ms}\) Pulse & & 0.03 & 0.07 & & 0.04 & 0.07 & \%/W \\
\hline Adjustment Pin Current & & & 50 & 100 & & 50 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change & \[
\begin{aligned}
& 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq \mathrm{I}_{\mathrm{MAX}} \\
& 3.0 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right) \leq 60 \mathrm{~V}
\end{aligned}
\] & & 0.2 & 5 & & 0.2 & 5 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage & \[
\begin{array}{|l}
3.0 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right) \leq 60 \mathrm{~V},(\text { Note } 3) \\
10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq \mathrm{I}_{\mathrm{MAX}}, \mathrm{P} \leq \mathrm{P}_{\text {MAX }} \\
\hline
\end{array}
\] & 1.20 & 1.25 & 1.30 & 1.20 & 1.25 & 1.30 & V \\
\hline Line Regulation & \(3.0 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 60 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}\), (Note 2) & & 0.02 & 0.05 & & 0.02 & 0.07 & \%/V \\
\hline Load Regulation & \(10 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\) (Note 2) & & 0.3 & 1 & & 0.3 & 1.5 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{J} \leq \mathrm{T}_{\text {MAX }}\) & & 1 & & & 1 & & \% \\
\hline Minimum Load Current & \(\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)=60 \mathrm{~V}\) & & 3.5 & 7 & & 3.5 & 12 & mA \\
\hline Current Limit & \[
\left(\begin{array}{l}
\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 15 \mathrm{~V} \\
\text { K Package } \\
\text { H Package } \\
\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 60 \mathrm{~V} \\
\text { K Package } \\
\text { H Package }
\end{array}\right.
\] & \[
\begin{aligned}
& 1.5 \\
& 0.5
\end{aligned}
\] & \[
\begin{gathered}
2.2 \\
0.8 \\
\\
0.1 \\
0.03
\end{gathered}
\] & \[
\begin{aligned}
& 3.5 \\
& 1.8
\end{aligned}
\] & 1.5
0.5 & \[
\begin{gathered}
2.2 \\
0.8 \\
\\
0.1 \\
0.03
\end{gathered}
\] & \[
\begin{aligned}
& 3.7 \\
& 1.9
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A} \\
& \mathrm{~A} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline RMS Output Noise, \% of V \({ }_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.003 & & & 0.003 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{C}_{\text {ADJ }}=10 \mu \mathrm{~F}
\end{aligned}
\] & 66 & \[
\begin{aligned}
& 65 \\
& 80 \\
& \hline
\end{aligned}
\] & & 66 & \[
\begin{aligned}
& 65 \\
& 80 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB} \\
& \hline
\end{aligned}
\] \\
\hline Long-Term Stability & \(\mathrm{T}_{J}=125^{\circ} \mathrm{C}\) & & 0.3 & 1 & & 0.3 & 1 & \% \\
\hline Thermal Resistance, Junction to Case & H Package K Package & & \[
\begin{array}{r}
12 \\
2.3 \\
\hline
\end{array}
\] & \[
\begin{gathered}
15 \\
3 \\
\hline
\end{gathered}
\] & & \[
\begin{array}{r}
12 \\
2.3 \\
\hline
\end{array}
\] & \[
\begin{gathered}
15 \\
3 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|l}
{ }^{\circ} \mathrm{C} / \mathrm{W} \\
0^{\circ} \mathrm{C} / \mathrm{W} \\
\hline
\end{array}
\] \\
\hline Thermal Resistance, Junction to Ambien (no heat sink) & H Package K Package & & \[
\begin{gathered}
140 \\
35
\end{gathered}
\] & & & 140
35 & & \[
{ }^{\circ}{ }^{\circ} \mathrm{C} / \mathrm{W}
\] \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply: \(-55^{\circ} \mathrm{C} \leq T_{J} \leq+150^{\circ} \mathrm{C}\) for the LM117HV, and \(0^{\circ} \mathrm{C} \leq T_{J} \leq+125^{\circ} \mathrm{C}\) for the LM317HV; VIN \(-V_{\text {OUT }}\) \(=5 \mathrm{~V}\) and lout \(=0.1 \mathrm{~A}\) for the \(\mathrm{TO}-39\) package and \(\mathrm{lOUT}=0.5 \mathrm{~A}\) for the \(\mathrm{TO}-3\) package. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2 W for the TO-39 and 20 W for the TO-3. I IMX is 1.5 A for the TO-3 and 0.5 A for the TO-39 package.
Note 2: Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
Note 3: Refer to RETS117HVH for LM117HVH or RETS117HVK for LM117HVK military specificatioins.

\section*{Typical Performance Characteristics (K Package)}



\section*{Application Hints}

In operation, the LM117HV develops a nominal 1.25 V reference voltage, \(\mathrm{V}_{\text {REF }}\), between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current \(l_{1}\) then flows through the output set resistor R2, giving an output voltage of


TL/H/9062-5

\section*{FIGURE 1}

Since the \(100 \mu \mathrm{~A}\) current from the adjustment terminal represents an error term, the LM117HV was designed to minimize \(I_{\text {ADJ }}\) and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

\section*{External Capacitors}

An input bypass capacitor is recommended. A \(0.1 \mu \mathrm{~F}\) disc or \(1 \mu \mathrm{~F}\) solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used but the above values will eliminate the possiblity of problems.
The adjustment terminal can be bypassed to ground on the LM117HV to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a \(10 \mu \mathrm{~F}\) bypass capacitor 80 dB ripple rejection is obtainable at any output level. Increases over 10 \(\mu \mathrm{F}\) do not appreciably improve the ripple rejection at frequencies above 120 Hz . If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.
In general, the best type of capacitors to use are solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about \(25 \mu \mathrm{~F}\) in aluminum electrolytic to equal \(1 \mu \mathrm{~F}\) solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies; but some types have a large decrease in capacitance at frequencies around 0.5 MHz . For this reason, \(0.01 \mu \mathrm{~F}\) disc may seem to work better than a \(0.1 \mu \mathrm{~F}\) disc as a bypass.
Although the LM117HV is stable with no output capacitors, like any feedback circuit, certain values of external capaci-
tance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF . A \(1 \mu \mathrm{~F}\) solid tantalum (or 25 \(\mu \mathrm{F}\) aluminum electrolytic) on the output swamps this effect and insures stability. Any increase of load capacitance larger than \(10 \mu \mathrm{~F}\) will merely improve the loop stability and output impedance.

\section*{Load Regulation}

The LM117HV is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually \(240 \Omega\) ) should be tied directly to the output of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15 V regulator with \(0.05 \Omega\) resistance between the regulator and load will have a load regulation due to line resistance of \(0.05 \Omega \times \mathrm{I}_{\mathrm{L}}\). If the set resistor is connected near the load the effective line resistance will be \(0.05 \Omega(1+\) R2/R1) or in this case, 11.5 times worse.
Figure 2 shows the effect of resistance between the regulator and \(240 \Omega\) set resistor.


TL/H/9062-6

\section*{FIGURE 2. Regulator with Line Resistance in Output Lead}

With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the case. However, with the TO-5 package, care should be taken to minimize the wire length of the output lead. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.

\section*{Protection Diodes}

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most \(10 \mu \mathrm{~F}\) capacitors have low enough internal series resistance to deliver 20A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.
When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of \(\mathrm{V}_{\mathrm{IN}}\). In the LM117HV, this discharge path is through a large junction that is able to sustain 15A surge with no problem. This is not true of other types of positive regulators. For output capacitors of \(25 \mu \mathrm{~F}\) or less, there is no need to use diodes.

The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the LM117HV is a \(50 \Omega\) resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and \(10 \mu \mathrm{~F}\) capacitance. Figure 3 shows an LM117HV with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.


TL/H/9062-7
FIGURE 3. Regulator with Protection Diodes
\(\mathrm{V}_{\mathrm{OUT}}=1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)+\mathrm{I}_{\mathrm{ADJ} \mathrm{R} 2}\)
D1 protects against C1
D2 protects against C2

\section*{Schematic Diagram}


TL/H/9062-8

Typical Applications (Continued)
Slow Turn-On 15V Regulator


High Stability 10V Regulator


TL/H/9062-11


TL/H/9062-13
Full output current not available at high input-output voltages

Adjustable Regulator with Improved Ripple Rejection


TL/H/9062-10
\(\dagger\) Solid tantalum
*Discharges C 1 if output is shorted to ground

High Current Adjustable Regulator


TL/H/9062-12
\(\dagger\) Solid tantalum
*Minimum load current \(=30 \mathrm{~mA}\)
\#Optional-improves ripple rejection


TL/H/9062-14

Typical Applications (Continued)

TL/H/9062-15

1.2V-20V Regulator with

Minimum Program Current


\section*{Typical Applications (Continued)}

High Gain Amplifier


TL/H/9062-18



Adjustable Multiple On-Card Regulators with Single Control*


Typical Applications (Continued)


TL/H/9062-25
\(* R_{S}\)-sets output impedance of charger \(Z_{O U T}=R_{S}\left(1+\frac{R 2}{R_{1}}\right)\)
Use of \(R_{S}\) allows low charging rates with fully charged battery.
**The \(1000 \mu \mathrm{~F}\) is recommended to filter out input transients

50 mA Constant Current Battery Charger


TL/H/9062-26

Connection Diagrams (See Physical Dimension section for further information)


TL/H/9062-29

\section*{Case is Output Bottom View}

Order Number LM117HVK STEEL, LM317HVK STEEL
See NS Package Number K02A
(TO-39) Metal Can Package


TL/H/9062-30
Case is Output Bottom View

Order Number LM117HVH, or LM317HVH
See NS Package Number H03A

National Semiconductor Corporation

\section*{LM120/LM320 Series 3-Terminal Negative Regulators}

\section*{General Description}

The LM120 series are three-terminal negative regulators with a fixed output voltage of \(-5 \mathrm{~V},-12 \mathrm{~V}\), and -15 V , and up to 1.5A load current capability. Where other voltages are required, the LM137 series provides an output voltage range of -1.2 V to -4.7 V .
The LM120 need only one external component-a compensation capacitor at the output, making them easy to apply. Worst case guarantees on output voltage deviation due to any combination of line, load or temperature variation assure satisfactory system operation.
Exceptional effort has been made to make the LM120 Series immune to overload conditions. The regulators have current limiting which is independent of temperature, combined with thermal overload protection. Internal current limiting protects against momentary faults while thermal shutdown prevents junction temperatures from exceeding safe limits during prolonged overloads.
Although primarily intended for fixed output voltage applications, the LM120 Series may be programmed for higher output voltages with a simple resistive divider. The low quiescent drain current of the devices allows this technique to be used with good regulation.

\section*{Features}
- Preset output voltage error less than \(\pm 3 \%\)

凹 Preset current limit
(1) Internal thermal shutdown

Operates with input-output voltage differential down to 1V
(1) Excellent ripple rejection
© Low temperature drift
- Easily adjustable to higher output voltage
LM120 Series Packages and Power Capability
\begin{tabular}{|c|c|c|c|}
\hline Device & Package & \begin{tabular}{c} 
Rated \\
Power \\
Dissipation
\end{tabular} & \begin{tabular}{c} 
Design \\
Load \\
Current
\end{tabular} \\
\hline LM120 & TO-3 & 20 W & 1.5 A \\
\hline LM320 & TO-39 & 2 W & 0.5 A \\
\hline LM320T & TO-220 & 15 W & 1.5 A \\
\hline LM320M & TO-202 & 7.5 W & 0.5 A \\
\hline
\end{tabular}

\section*{Typical Applications}

\section*{Preventing Positive Regulator Latch-Up}


TL/H/7767-1
R1 \& D1 allow the positive regulator to "start-up" when \({ }^{+} \mathrm{V}_{\mathbb{I}}\) is delayed relative to \({ }^{-} V_{\text {IN }}\) and a heavy load is drawn between the outputs. Without R1 \& D1, most threeterminal regulators will not start with heavy \((0.1 \mathrm{~A}-1 \mathrm{~A})\) load current flowing to the negative regulator, even though the positive output is clamped by D2.
*R2 is optional. Ground pin current from the positive regulator flowing through R1 will increase \(+V_{\text {OUT }} \approx 60 \mathrm{mV}\) if R 2 is omitted.

Fixed Regulator


TL/H/7767-2
*Required if regulator is separated from filter capacitor by more than \(3^{\prime \prime}\). For value given, capacitor must be solid tantalum. \(25 \mu \mathrm{~F}\) aluminum electrolytic may be substituted.
\(\dagger\) Required for stability. For value given, capacitor must be solid tantalum. \(25 \mu \mathrm{~F}\) aluminum electrolytic may substituted. Values given may be increased without limit.
For output capacitance in excess of \(100 \mu \mathrm{~F}\), a high current diode from input to output ( 1 N 4001 , etc.) will protect the regulator from momentary input shorts.

\section*{Dual Trimmed Supply}


TL/H/7767-3

\section*{- 5 Volt Regulators (Note 3)}

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 5)
Power Dissipation Internally Limited
Input Voltage
Electrical Characteristics
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Order Numbers}} & \multicolumn{12}{|c|}{Metal Can Package} & \multicolumn{6}{|c|}{Power Plastic Package} & \multirow{4}{*}{Units} \\
\hline & & & \[
\begin{aligned}
& 120 \mathrm{~K}- \\
& \mathrm{TO}-3) \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 320 \mathrm{~K} \\
& \text { (TO-3 } \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 120 \mathrm{H} \\
& \mathrm{TO-3}
\end{aligned}
\] & & \[
\begin{aligned}
& \text { LM3 } \\
& \text { (T }
\end{aligned}
\] & \[
\begin{aligned}
& 320 \mathrm{H}-5 \\
& \mathrm{TO}-39
\end{aligned}
\] & & & \[
\begin{aligned}
& 1320 \mathrm{~T}-5 \\
& \text { ro-220 }
\end{aligned}
\] & & \[
\begin{array}{r}
\text { LM3 } 2 \\
\text { (T } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 320 \mathrm{MP} \\
& \text { ro-20 } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { P-5.0 } \\
& \hline 12) \\
& \hline
\end{aligned}
\] & \\
\hline \multicolumn{2}{|r|}{Design Output Current (ID) Device Dissipation ( PD )} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 1.5 \mathrm{~A} \\
& 20 \mathrm{~W} \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 1.5 \mathrm{~A} \\
& 20 \mathrm{~W} \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 0.5 \mathrm{~A} \\
& 2 \mathrm{~W} \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \hline 0.5 A \\
& 2 W
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{array}{r}
1.5 \mathrm{~A} \\
15 \mathrm{~W} \\
\hline
\end{array}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \hline 0.5 \mathrm{~A} \\
& 7.5 \mathrm{~W} \\
& \hline
\end{aligned}
\]} & \\
\hline Parameter & Conditions (Note 1) & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Output Voltage & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C}, \mathrm{~V}_{I N}=10 \mathrm{~V}, \\
& \mathrm{I}_{\text {LOAD }}=5 \mathrm{~mA}
\end{aligned}
\] & -5.1 & -5 & -4.9 & -5.2 & -5 & -4.8 & -5.1 & -5 & -4.9 & -5.2 & -5 & -4.8 & -5.2 & -5 & -4.8 & -5.2 & -5 & -4.8 & V \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{LOAD}}=5 \mathrm{~mA}, \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{I N} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\] & & 10 & 25 & & 10 & 40 & & 10 & 25 & & 10 & 40 & & 10 & 40 & & 10 & 40 & mV \\
\hline Input Voltage & & -25 & & -7 & -25 & & -7 & -25 & & -7 & --25 & & -7 & -25 & & -7.5 & -25 & & -7.5 & V \\
\hline Ripple Rejection & \(\mathrm{f}=120 \mathrm{~Hz}\) & 54 & 64 & & 54 & 64 & & 54 & 64 & & 54 & 64 & & 54 & 64 & & 54 & 64 & & dB \\
\hline Load Regulation, (Note 2) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IN}}=10 \mathrm{~V}, \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{LOAD}} \leq \mathrm{I}_{\mathrm{D}}
\end{aligned}
\] & & 50 & 75 & & 60 & 100 & & 30 & 50 & & 30 & 50 & & 50 & 100 & & 40 & 100 & mV \\
\hline Output Voltage, (Note 1) & \[
\begin{aligned}
& -7.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}}, \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{LOAD}} \leq \mathrm{I}_{\mathrm{D}}, \mathrm{P} \leq \mathrm{P}_{\mathrm{D}}
\end{aligned}
\] & -5.20 & & -4.80 & -5.25 & & -4.75 & \(-5.20\) & & -4.80 & -5.25 & & -4.75 & -5.25 & & -4.75 & -5.25 & -5 & -4.75 & V \\
\hline Quiescent Current & \(\mathrm{V}_{\mathrm{MIN}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}}\) & & 1 & 2 & & 1 & 2 & & 1 & 2 & & 1 & 2 & & 1 & 2 & & 1 & 2 & mA \\
\hline Quiescent Current Change & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{LOAD}} \leq \mathrm{I}_{\mathrm{D}} \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{|l|}
0.1 \\
0.1 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
0.1 \\
0.1 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
0.05 \\
0.04 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.05 \\
& 0.04 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.1 \\
& 0.1 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
0.05 \\
0.04 \\
\hline
\end{array}
\] & \[
\begin{gathered}
0.3 \\
0.25 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \hline
\end{aligned}
\] \\
\hline Output Noise Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}, \\
& \mathrm{~V}_{\mathrm{IN}}=10 \mathrm{~V}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}
\end{aligned}
\] & & 150 & & & 150 & & & 150 & & & 150 & & & 150 & & & 150 & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & & 5 & 50 & & 5 & 50 & & 5 & 50 & & 5 & 50 & & 10 & & & 10 & & mV \\
\hline Thermal Resistance Junction to Case Junction to Ambient & & & & \[
\begin{gathered}
3 \\
35
\end{gathered}
\] & & : & \[
\begin{gathered}
3 \\
35
\end{gathered}
\] & & & \begin{tabular}{l}
Note 4 \\
Note 4
\end{tabular} & & & \begin{tabular}{l}
Note 4 \\
Note 4
\end{tabular} & & \[
\begin{gathered}
4 \\
50
\end{gathered}
\] & & & \[
\begin{aligned}
& 12 \\
& 70
\end{aligned}
\] & & \[
{ }^{\circ} \mathrm{C} \text { © } \mathrm{W} / \mathrm{W}
\] \\
\hline
\end{tabular}

Note 1: This specification applies over \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+150^{\circ} \mathrm{C}\) for the LM 120 and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}\) for the LM 320 .
Note 2: Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects must be taken into account separately. To ensure constant junction temperature, low duty cycle, pulse testing is used. The LM120/LM320 series does have low thermal feedback, improving line and load regulation. On all other tests, even though power dissipation is internally limited, electrical specifications apply only up to \(\mathrm{P}_{\mathrm{D}}\).
Note 3: For -5 V 3 amp regulators, see LM145 data sheet.
Note 4: Thermal resistance of typically \(85^{\circ} \mathrm{C} / \mathrm{W}\) (in 400 linear feet air flow), \(224^{\circ} \mathrm{C} / \mathrm{W}\) (in static air) junction to ambient, of typically \(21^{\circ} \mathrm{C} / \mathrm{W}\) junction to case.
Note 5: Refer to RETS120-5H drawing for LM120H-5.0 or RETS120-5K drawing for LM120-5K military specifications.

\section*{- 12 Volt Regulators}

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 4)}

Power Dissipation Internally Limited
Input Voltage
\(-35 \mathrm{~V}\)

Input-Output Voltage Differential
Junction Temperatures
30 V

Storage Temperature Range \(\quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec .) \(300^{\circ} \mathrm{C}\)

Electrical Characteristics
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Order Numbers}} & \multicolumn{12}{|c|}{Metal Can Package} & \multicolumn{6}{|c|}{Power Plastic Package} & \multirow{4}{*}{Units} \\
\hline & & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { LM120K-12 } \\
& \text { (TO-3) } \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { LM320K-12 } \\
& \text { (TO-3) } \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { LM12OH-12 } \\
& \text { (TO-39) } \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\text { LM32OH-12 } \\
\text { (TO-39) } \\
\hline
\end{gathered}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { LM320T-12 } \\
& \text { (TO-220) } \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \hline \text { LM320MP-12 } \\
& \text { (TO-202) } \\
& \hline
\end{aligned}
\]} & \\
\hline \multicolumn{2}{|r|}{Design Output Current (ID) Device Dissipation ( PD )} & \multicolumn{3}{|c|}{\[
\begin{gathered}
\text { 1A } \\
\text { 20W }
\end{gathered}
\]} & \multicolumn{3}{|c|}{\[
\begin{array}{r}
\hline 1 \mathrm{~A} \\
20 \mathrm{~W} \\
\hline
\end{array}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \hline 0.2 A \\
& 2 W
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 0.2 \mathrm{~A} \\
& 2 \mathrm{~W} \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{array}{r}
1 \mathrm{~A} \\
15 \mathrm{~W} \\
\hline
\end{array}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \hline 0.5 \mathrm{~A} \\
& 7.5 \mathrm{~W}
\end{aligned}
\]} & \\
\hline Parameter & Conditions (Note 1) & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Output Voltage & \[
\begin{aligned}
& T_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IN}}=17 \mathrm{~V}, \\
& \mathrm{I}_{\text {LOAD }}=5 \mathrm{~mA}
\end{aligned}
\] & -12.3 & -12 & -11.7 & -12.4 & -12 & -11.6 & -12.3 & -12 & -11.7 & -12.4 & -12 & -11.6 & -12.4 & -12 & -11.6 & -12.5 & -12 & -11.5 & V \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {LOAD }}=5 \mathrm{~mA}, \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\] & & 4 & 10 & & 4 & 20 & & 4 & 10 & & 4 & 20 & & 4 & 20 & & 4 & 24 & mV \\
\hline Input Voltage & & -32 & & -14 & -32 & & -14 & -32 & & -14 & -32 & & -14 & -32 & & -14.5 & -32 & & -14.5 & V \\
\hline Ripple Rejection & \(\mathrm{f}=120 \mathrm{~Hz}\) & 56 & 80 & & 56 & 80 & & 56 & 80 & & 56 & 80 & & 56 & 80 & & 56 & 80 & & dB \\
\hline Load Regulation, (Note 2) & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C}, \mathrm{~V}_{I N}=17 \mathrm{~V}, \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {LOAD }} \leq \mathrm{I}_{\mathrm{D}}
\end{aligned}
\] & & 30 & 80 & & 30 & 80 & & 10 & 25 & & 10 & 40 & & 30 & 80 & & 40 & 100 & mV \\
\hline Output Voltage, (Note 1) & \[
\begin{aligned}
& 14.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}, \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {LOAD }} \leq \mathrm{I}_{\mathrm{D}}, \mathrm{P} \leq \mathrm{P}_{\mathrm{D}}
\end{aligned}
\] & -12.5 & & -11.5 & -12.6 & & -11.4 & -12.5 & & -11.5 & -12.6 & & -11.4 & -12.6 & & -11.4 & -12.6 & & -11.4 & V \\
\hline Quiescent Current & \(\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}\) & & 2 & 4 & & 2 & 4 & & 2 & 4 & & 2 & 4 & & 2 & 4 & & 2 & 4 & mA \\
\hline Quiescent Current Change & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {MAX }} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{LOAD}} \leq \mathrm{I}_{\mathrm{D}}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.1 \\
& 0.1 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.1 \\
& 0.1 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{|}
0.05 \\
0.03 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
0.05 \\
0.03 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.1 \\
& 0.1 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{|}
0.05 \\
0.04 \\
\hline
\end{array}
\] & \[
\begin{gathered}
0.3 \\
0.25 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \hline
\end{aligned}
\] \\
\hline Output Noise Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}, \\
& \mathrm{~V}_{\mathrm{IN}}=17 \mathrm{~V}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}
\end{aligned}
\] & & 400 & & & 400 & & & 400 & & & 400 & & & 400 & & & 400 & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & & 12 & 120 & & 12 & 120 & & 12 & 120 & & 12 & 120 & & 24 & & & 24 & & mV \\
\hline Thermal Resistance Junction to Case Junction to Ambient & & & & \[
\begin{gathered}
3 \\
35
\end{gathered}
\] & & & \[
\begin{gathered}
3 \\
35
\end{gathered}
\] & & & \[
\begin{array}{|c|}
\text { Note 3 } \\
\text { Note } 3
\end{array}
\] & & & \[
\left|\begin{array}{l}
\text { Note } 3 \\
\text { Note } 3
\end{array}\right|
\] & & \[
\begin{gathered}
4 \\
50 \\
\hline
\end{gathered}
\] & & & \[
\begin{aligned}
& 12 \\
& 70
\end{aligned}
\] & & \[
\left.\right|^{\circ} \mathrm{C} / \mathrm{W}
\] \\
\hline
\end{tabular}

Note 1: This specification applies over \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+150^{\circ} \mathrm{C}\) for the LM 120 and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}\) for the LM 320 .
Note 2: Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects must be taken into account separately. To ensure constant junction temperature, low duty cycle, pulse testing is used. The LM120/LM320 series does have low thermal feedback, improving line and load regulation. On all other tests, even though power dissipation is internally limited, electrical specifications apply only up to \(\mathrm{P}_{\mathrm{D}}\)
Note 3: Thermal resistance of typically \(85^{\circ} \mathrm{C} / \mathrm{W}\) (in 400 linear feet/min air flow), \(224^{\circ} \mathrm{C} / \mathrm{W}\) (in static air) junction to ambient, of typically \(21^{\circ} \mathrm{C} / \mathrm{W}\) junction to case.
Note 4: Refer to RETS120H-12 drawing for LM120H-12 or RETS120-12K drawing for LM120K-12 military specifications.

\section*{- 15 Volt Regulators}

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 4)
Power Dissipation
Internally Limited
Input Voltage
LM120/LM320 -40V
LM320T/LM320MP

Input-Output Voltage Differential
Junction Temperatures
30 V

Storage Temperature Range
\(r\)
\(300^{\circ} \mathrm{C}\)

\section*{Electrical Characteristics}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Order Numbers}} & \multicolumn{12}{|c|}{Metal Can Package} & \multicolumn{6}{|c|}{Power Plastic Package} & \multirow{4}{*}{Units} \\
\hline & & & \[
\begin{aligned}
& 1120 \mathrm{~K} \\
& \text { (TO-3) } \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 1320 \mathrm{~K} \\
& \text { (TO-3) } \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 1120 \mathrm{H} \\
& \mathrm{TO}-39 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 1320 \mathrm{H}- \\
& \mathrm{TO}-39
\end{aligned}
\] & & & \[
\begin{aligned}
& \text { 1320T- } \\
& \text { T0-220 } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& -15 \\
& 00)
\end{aligned}
\] & \[
\begin{aligned}
& \text { LM3 } \\
& \text { (T }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 320MP } \\
& \text { TO-202 }
\end{aligned}
\] & & \\
\hline \multicolumn{2}{|r|}{Design Output Current (ID) Device Dissipation ( PD )} & \multicolumn{3}{|c|}{\[
\begin{gathered}
\hline \text { 1A } \\
\text { 20W }
\end{gathered}
\]} & \multicolumn{3}{|c|}{\[
\begin{array}{r}
1 \mathrm{~A} \\
20 \mathrm{~W}
\end{array}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 0.2 \mathrm{~A} \\
& 2 \mathrm{~W} \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 0.2 A \\
& 2 W
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{array}{r}
\hline \text { 1A } \\
15 \mathrm{~W} \\
\hline
\end{array}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 0.5 \mathrm{~A} \\
& 7.5 \mathrm{~W}
\end{aligned}
\]} & \\
\hline Parameter & Conditions (Note 1) & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Output Voltage & \[
\begin{aligned}
& T_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IN}}=20 \mathrm{~V}, \\
& \mathrm{I}_{\text {LOAD }}=5 \mathrm{~mA}
\end{aligned}
\] & -15.3 & -15 & -14.7 & -15.4 & -15 & -14.6 & -15.3 & -15 & -14.7 & -15.4 & -15 & -14.6 & -15.5 & -15 & -14.5 & -15.6 & -15 & -14.4 & V \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {LOAD }}=5 \mathrm{~mA}, \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\] & & 5 & 10 & & 5 & 20 & & 5 & 10 & & 5 & 20 & & 5 & 20 & & 5 & 30 & mV \\
\hline Input Voltage & & -35 & & -17 & -35 & & -17 & -35 & & -17 & -35 & & -17 & -35 & & -17.5 & -35 & & -17.5 & V \\
\hline Ripple Rejection & \(\mathrm{f}=120 \mathrm{~Hz}\) & 56 & 80 & & 56 & 80 & & 56 & 80 & & 56 & 80 & & 56 & 80 & & 56 & 80 & & dB \\
\hline Load Regulation, (Note 2) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IN}}=20 \mathrm{~V}, \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {LOAD }} \leq \mathrm{I}_{\mathrm{D}} \\
& \hline
\end{aligned}
\] & & 30 & 80 & & 30 & 80 & & 10 & 25 & & 10 & 40 & & 30. & 80 & & 40 & 100 & mV \\
\hline Output Voltage, (Note 1) & \[
\begin{aligned}
& 17.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}, \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{LOAD}} \leq \mathrm{I}_{\mathrm{D}}, \mathrm{P} \leq \mathrm{P}_{\mathrm{D}}
\end{aligned}
\] & -15.5 & & -14.5 & -15.6 & & -14.4 & -15.5 & & -14.5 & -15.6 & & -14.4 & -15.7 & & -14.3 & -15.7 & & -14.3 & V \\
\hline Quiescent Current & \(\mathrm{V}_{\mathrm{MIN}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}}\) & & 2 & 4 & & 2 & 4 & & 2 & 4 & & 2 & 4 & & 2 & 4 & & 2 & 4 & mA \\
\hline Quiescent Current Change & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {LOAD }} \leq \mathrm{I}_{\mathrm{D}}
\end{aligned}
\] & & \[
\begin{array}{r}
0.1 \\
0.1 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4
\end{aligned}
\] & & \[
\begin{aligned}
& 0.1 \\
& 0.1
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4
\end{aligned}
\] & & \[
\begin{array}{|}
0.05 \\
0.03 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4
\end{aligned}
\] & & \[
\begin{array}{|}
0.05 \\
0.03 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4
\end{aligned}
\] & & \[
\begin{aligned}
& 0.1 \\
& 0.1 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 0.4
\end{aligned}
\] & & \[
\begin{array}{|}
0.05 \\
0.04 \\
\hline
\end{array}
\] & \[
\begin{gathered}
0.3 \\
0.25 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Output Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{L}}=5 \mathrm{~mA}, \\
& \mathrm{VIN}_{\mathrm{IN}}=20 \mathrm{~V}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}
\end{aligned}
\] & & 400 & & & 400 & & & 400 & & & 400 & & & 400 & & & 400 & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & & 15 & 150 & & 15 & 150 & & 15 & 150 & & 15 & 150 & & 30 & & & 30 & & mV \\
\hline Thermal Resistance Junction to Case Junction to Ambient & & & & \[
\begin{gathered}
3 \\
35
\end{gathered}
\] & & & \[
\begin{gathered}
3 \\
35
\end{gathered}
\] & & & \begin{tabular}{l}
Note 3 \\
Note 3
\end{tabular} & & & \begin{tabular}{l}
Note 3 \\
Note 3
\end{tabular} & & \[
\begin{gathered}
4 \\
50
\end{gathered}
\] & & & \[
\begin{aligned}
& 12 \\
& 70
\end{aligned}
\] & & \[
{ }^{\circ} \mathrm{C} / \mathrm{W}
\] \\
\hline
\end{tabular}

Note 1: This specification applies over \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+150^{\circ} \mathrm{C}\) for the LM 120 and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}\) for the LM320.
Note 2: Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects must be taken into account separately. To ensure constant junction temperature, low duty cycle, pulse testing is used. The LM120/LM320 series does have low thermal feedback, improving line and load regulation. On all other tests, even though power dissipation is internally limited, electrical specifications apply only up to \(\mathrm{P}_{\mathrm{D}}\).
Note 3: Thermal resistance of typically \(85^{\circ} \mathrm{C} / \mathrm{W}\) (in 400 linear feet/min air flow), \(224^{\circ} \mathrm{C} / \mathrm{W}\) (in static air) junction to ambient, of typically \(21^{\circ} \mathrm{C} / \mathrm{W}\) junction to case.
Note 4: Refer to RETS120-15H drawing for LM120H-15 or RETS120-15K drawing for LM120K-15 military specifications.

\section*{Typical Performance Characteristics}


Note: Shaded portion refers to LM320 series regulators.

Output Impedance TO-5 and TO-202 Packages


Quiescent Current vs Input Voltage




Quiescent Current vs Load Current


Note: Shaded area shows operating range of TO-5 and TO-202 packages.


Minimum Input-Output Differential TO-5 and TO-202 Packages


Maximum Average Power Dissipation (TO-3)


TL/H/7767-4
*These curves for LM120 and LM220
Derate \(25^{\circ} \mathrm{C}\) further for LM320.

Typical Performance Characteristics (Continued)


Maximum Average Power Dissipation (TO-220)



Typical Applications (Continued)


\footnotetext{
Lead and line regulation - \(0.01 \%\) temperature stability - \(0.2 \%\)
}
\(\dagger\) Determines Zener current.
\(\dagger\) †Solid tantalum.
An LM120-12 or LM120-15 may be used to permit higher input voltages, but the regulated output voltage must be at least -15 V when using the LM120-12 and -18 V for the LM120-15.
**Select resistors to set output voltage. \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) tracking suggested.

\section*{Typical Applications (Continued)}

Wide Range Tracking Regulator


TL/H/7767-7
*Resistor tolerance of R1 and R2 determine matching of (+) and (-) inputs.
**Necessary only if raw supply capacitors are more than 3 " from regulators An LM3086N array may substitute for Q1, D1 and D2 for better stability and tracking. In the array diode transistors Q5 and Q4 (in parallel) make up D2; similarly, Q1 and Q2 become D1 and Q3 replaces the 2N2222.


TL/H/7767-9
*Optional. Improves transient response and ripple rejection.
\(V_{\text {OUT }}=V_{\text {SET }} \frac{R 1+R 2}{R 2}\)
SELECT R2 AS FOLLOWS:
\begin{tabular}{ll} 
LM120-5 & \(-300 \Omega\) \\
LM120-12 & \(-750 \Omega\) \\
LM120-15 & -1 k
\end{tabular}


TL/H/7767-8
\begin{tabular}{lcc} 
Load Regulation at \(\Delta I_{\mathrm{L}}=1 \mathrm{~A}\) & 10 mV & 1 mV \\
Output Ripple, \(\mathrm{C}_{\text {IN }}=3000 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~A}\) & \(100 \mu \mathrm{Vrms}\) & \(100 \mu \mathrm{Vrms}\) \\
Temperature Stability & +50 mV & +50 mV \\
Output Noise \(10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & \(150 \mu \mathrm{Vrms}\) & \(150 \mu \mathrm{Vrms}\)
\end{tabular}
*Resistor tolerance of R4 and R5 determine matching of ( + ) and (-) outputs.
**Necessary only if raw supply filter capacitors are more than \(2^{\prime \prime}\) from regulators.

\section*{Light Controllers Using Silicon Photo Cells}


TL/H/7767-10
*Lamp brightness increases until \(i_{1}=5 \mathrm{~V} / \mathrm{R1}\) ( \(\mathrm{i}_{1}\) can be set as low as \(1 \mu \mathrm{~A}\) ). \(\dagger\) Necessary only of raw supply filter capacitor is more than \(2^{\prime \prime}\) from LM320MP.


TL/H/7767-11
*Lamp brightness increases until \(i_{i}=i_{Q}(1 \mathrm{~mA})+5 \mathrm{~V} / \mathrm{R} 1\).
†Necessary only if raw supply filter capacitor is more than \(2^{\prime \prime}\) from LM320.

\section*{Connection Diagrams}


TL/H/7767-13
Bottom View
Metal Can Package TO-39 (H) Order Number LM120H-5.0,
LM120H-12, LM120H-15, LM320H5.0, LM320H-12 or LM32OH-15 See NS Package Number H03A


TL/H/7767-14
Bottom View
Steel Metal Can Package TO-3 (K) Order Number LM120K-5.0, LM120K-12, LM120K-15, LM320K5.0, LM320K-12 or LM320K-15 See NS Package Number K02A


TL/H/7767-15
Bottom View
Aluminum Metal Can
Package TO-3 (KC)
Order Number LM320KC-5.0,
LM320KC-12 or LM320KC-15 See NS Package Number KC02A


Front View
Power Package TO-202 (P) Order Number LM320MP-5.0, LM320MP-12 or LM320MP-15 See NS Package Number P03A


TL/H/7767-17
Front View
Power Package TO-220 (T)
Order Number LM320T-5.0, LM320T-12 or LM320T-15
See NS Package Number T03B

\section*{Schematic Diagrams}


\section*{Schematic Diagrams (Continued)}


\section*{LM123/LM323 3 Amp, 5 Volt Positive Regulator}

\section*{General Description}

The LM123 is a three-terminal positive regulator with a preset 5 V output and a load driving capability of 3 amps. New circuit design and processing techniques are used to provide the high output current without sacrificing the regulation characteristics of lower current devices.

The 3 amp regulator is virtually blowout proof. Current limiting, power limiting, and thermal shutdown provide the same high level of reliability obtained with these techniques in the LM109 1 amp regulator
No external components are required for operation of the LM123. If the device is more than 4 inches from the filter capacitor, however, a \(1 \mu \mathrm{~F}\) solid tantalum capacitor should be used on the input. A \(0.1 \mu \mathrm{~F}\) or larger capacitor may be used on the output to reduce load transient spikes created by fast switching digital logic, or to swamp out stray load capacitance.
An overall worst case specification for the combined effects of input voltage, load currents, ambient temperature, and
power dissipation ensure that the LM123 will perform satisfactorily as a system element.
For applications requiring other voltages, see LM150 series data sheet.
Operation is guaranteed over the junction temperature range \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\). An electrically identical LM323 is specified from \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) junction temperature. A hermetic TO-3 package is used for high reliability and low thermal resistance.

\section*{Features}
- 3 amp output current
- Internal current and thermal limiting

■ \(0.01 \Omega\) typical output impedance
- 7.5 V minimum input voltage
- 30W power dissipation
- 100\% electrical burn-in

\section*{Connection Diagram}


TL/H/7771-2
Order Number LM123K STEEL or LM323K STEEL
See NS Package Number K02A

\section*{Typical Applications}

Basic 3 Amp Regulator


TL/H/7771-3
*Required if LM123 is more than 4" from filter capacitor.
\(\dagger\) Regulator is stable with no load capacitor into resistive loads.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 4)
Input Voltage
20V
Power Dissipation Internally Limited
Operating Junction Temperature Range
LM123
\(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
LM323
\(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\begin{tabular}{lr} 
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(300^{\circ} \mathrm{C}\)
\end{tabular}

Preconditioning
Burn-In in Thermal Limit
100\% All Devices

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM123} & \multicolumn{3}{|c|}{LM323} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Output Voltage} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=7.5 \mathrm{~V}, \text { loUT }=0 \mathrm{~A}
\end{aligned}
\] & 4.7 & 5 & 5.3 & 4.8 & 5 & 5.2 & V \\
\hline & \[
\begin{aligned}
& 7.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 15 \mathrm{~V} \\
& 0 \mathrm{~A} \leq \mathrm{I}_{\mathrm{OUT}} \leq 3 \mathrm{~A}, \mathrm{P} \leq 30 \mathrm{~W}
\end{aligned}
\] & 4.6 & & 5.4 & 4.75 & & 5.25 & V \\
\hline Line Regulation (Note 3) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& 7.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 15 \mathrm{~V}
\end{aligned}
\] & & 5 & 25 & & 5 & 25 & mV \\
\hline Load Regulation (Note 3) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{IN}}=7.5 \mathrm{~V}, \\
& 0 \mathrm{~A} \leq \mathrm{l}_{\mathrm{OUT}} \leq 3 \mathrm{~A}
\end{aligned}
\] & & 25 & 100 & & 25 & 100 & mV \\
\hline Quiescent Current & \[
\begin{aligned}
& 7.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 15 \mathrm{~V}, \\
& \mathrm{OA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 3 \mathrm{~A}
\end{aligned}
\] & & 12 & 20 & & 12 & 20 & mA \\
\hline Output Noise Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}
\end{aligned}
\] & & 40 & & & 40 & & \(\mu \mathrm{Vrms}\) \\
\hline Short Circuit Current Limit & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=7.5 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 3 \\
& 4 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
4.5 \\
5 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& 3 \\
& 4 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
4.5 \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A} \\
& \hline
\end{aligned}
\] \\
\hline Long Term Stability & & & & 35 & & & 35 & mW \\
\hline Thermal Resistance Junction to Case (Note 2) & & & 2 & & & 2 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise noted, specifications apply for \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the LM 123 and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C}\) for the LM323. Although power dissipation is internally limited, specifications apply only for \(\mathrm{P} \leq 30 \mathrm{~W}\).
Note 2: Without a heat sink, the thermal resistance of the TO-3 package is about \(35^{\circ} \mathrm{C} / \mathrm{W}\). With a heat sink, the effective thermal resistance can only approach the specified values of \(2^{\circ} \mathrm{C} / \mathrm{W}\), depending on the efficiency of the heat sink.
Note 3: Load and line regulation are specified at constant junction temperature. Pulse testing is required with a pulse width \(\leq 1 \mathrm{~ms}\) and a duty cycle \(\leq 5 \%\). Note 4: Refer to RETS123K drawing for military specifications for the LM123K.

Typical Applications (Continued)
Adjustable Output 5V-10V 0.1\% Regulation


\section*{Typical Performance Characteristics}


\section*{Typical Applications (Continued)}

10 Amp Regulator with Complete Overload Protection


Adjustable Regulator OV-10V @ 3A


Typical Applications (Continued)
Trimming Output to 5V


\section*{Schematic Diagram}


National Semiconductor Corporation

\section*{LM125/LM325/LM325A, LM126/LM326 Voltage Regulators}

\section*{General Description}

These are dual polarity tracking regulators designed to provide balanced positive and negative output voltages at current up to 100 mA , the devices are set for \(\pm 15 \mathrm{~V}\) and \(\pm 12 \mathrm{~V}\) outputs respectively. Input voltages up to \(\pm 30 \mathrm{~V}\) can be used and there is provision for adjustable current limiting. These devices are available in three package types to accommodate various power requirements and temperature ranges.

\section*{Features}
- \(\pm 15 \mathrm{~V}\) and \(\pm 12 \mathrm{~V}\) tracking outputs
- Output current to 100 mA
- Output voltage balanced to within 1\% (LM125, LM126, LM325A)
- Line and load regulation of \(0.06 \%\)
- Internal thermal overload protection
- Standby current drain of 3 mA
- Externally adjustable current limit
- Internal current limit

\section*{Schematic and Connection Diagrams}

```

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

```

\section*{(Note 5)}
```

Input Voltage $\pm 30 \mathrm{~V}$
Forced $\mathrm{V}_{\mathrm{O}}{ }^{+}$(Min) (Note 1)
-0.5V
Forced $\mathrm{V}^{-}$(Max) (Note 1)
$+0.5 \mathrm{~V}$
Power Dissipation (Note 2)
Output Short-Circuit Duration (Note 3)
Indefinite

```

\section*{Operating Conditions}

Operating Free Temperature Range
\begin{tabular}{lr} 
LM125 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM325, LM325A & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(300^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics LM125/LM325/LM325A (Note 2)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Output Voltage LM125/LM325A LM325 & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 14.8 \\
& 14.5
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 15 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 15.2 \\
& 15.5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Input-Output Differential & & 2.0 & & & V \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=18 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA}, \\
& \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 2.0 & 10 & mV \\
\hline Line Regulation Over Temperature Range & \(\mathrm{V}_{\mathrm{IN}}=18 \mathrm{~V}\) to \(30 \mathrm{~V}, \mathrm{~L}_{\mathrm{L}}=20 \mathrm{~mA}\), & & 2.0 & 20 & mV \\
\hline \[
\begin{aligned}
& \text { Load Regulation } \\
& V_{O^{+}} \\
& V_{0^{-}} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
\mathrm{I}_{\mathrm{L}} & =0 \text { to } 50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}= \pm 30 \mathrm{~V}, \\
\mathrm{~T}_{\mathrm{j}} & =25^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{aligned}
& 3.0 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV} \\
& \hline
\end{aligned}
\] \\
\hline Load Regulation Over Temperature Range
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}^{+}} \\
& \mathrm{V}_{0^{-}}
\end{aligned}
\] & \(\mathrm{I}_{\mathrm{L}}=0\) to \(50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}= \pm 30 \mathrm{~V}\) & & \[
\begin{aligned}
& 4.0 \\
& 7.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 20 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV} \\
& \hline
\end{aligned}
\] \\
\hline Output Voltage Balance LM125, LM325A LM325 & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & & \[
\begin{aligned}
& \pm 150 \\
& \pm 300
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Output Voltage Over Temperature Range LM125, LM325A \\
LM325
\end{tabular} & \[
\begin{aligned}
& P \leq P_{M A X}, 0 \leq I_{0} \leq 50 \mathrm{~mA} \\
& 18 \mathrm{~V} \leq\left|V_{I N}\right| \leq 30
\end{aligned}
\] & \[
\begin{aligned}
& 14.65 \\
& 14.27
\end{aligned}
\] & & \[
\begin{aligned}
& 15.35 \\
& 15.73
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Temperature Stability of \(\mathrm{V}_{\mathrm{O}}\) & & & \(\pm 0.3\) & & \% \\
\hline Short Circuit Current Limit & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 260 & & mA \\
\hline Output Noise Voltage & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{BW}=100-10 \mathrm{kHz}\) & & 150 & & \(\mu \mathrm{Vrms}\) \\
\hline Positive Standby Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 1.75 & 3.0 & mA \\
\hline Negative Standby Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 3.1 & 5.0 & mA \\
\hline Long Term Stability & & & 0.2 & & \%/kHr \\
\hline \begin{tabular}{l}
Thermal Resistance Junction to Case (Note 4) \\
LM125H, LM325H \\
Junction to Ambient Junction to Ambient
\end{tabular} & \[
\begin{aligned}
& \text { (Still Air) } \\
& \text { ( } 400 \mathrm{Lf} / \mathrm{min} \text { Air Flow) }
\end{aligned}
\] & & \[
\begin{gathered}
20 \\
215 \\
82
\end{gathered}
\] & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Junction to Ambient LM325AN, LM325N & (Still Air) & & 90 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: That voltage to which the output may be forced without damage to the device.
Note 2: Unless otherwise specified these specifications apply for \(T_{j}=55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) on \(\mathrm{LM} 125, \mathrm{~T}_{\mathrm{j}}=0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) on \(\mathrm{LM} 325 \mathrm{~A}, \mathrm{~T}_{j}=0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) on
\(L M 325, V_{I N}= \pm 20 \mathrm{~V}, I_{L}=0 \mathrm{~mA}, I_{M A X}=100 \mathrm{~mA}, \mathrm{P}_{\text {MAX }}=2.0 \mathrm{~W}\) for the TO-5 H Package. \(\mathrm{I}_{\mathrm{MAX}}=100 \mathrm{~mA} . \mathrm{I}_{\mathrm{MAX}}=100 \mathrm{~mA}, \mathrm{P}_{\mathrm{MAX}}=1.0 \mathrm{~W}\) for the DIP N Package.
Note 3: If the junction temperature exceeds \(150^{\circ} \mathrm{C}\), the output short circuit duration is 60 seconds.
Note 4: Without a heat sink, the thermal resistance junction to ambient of the TO-5 Package is about \(215^{\circ} \mathrm{C} / \mathrm{W}\). With a heat sink, the effective thermal resistance can only approach the junction to case values specified, depending on the efficiency of the sink.
Note 5: Refer to RETS125X drawing for military specification of LM125.

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 5)
\(\begin{array}{lr}\text { Input Voltage } & \pm 30 \mathrm{~V} \\ \text { Forced } \mathrm{V}_{\mathrm{O}^{+}} \text {(Min) (Note 1) } & -0.5 \mathrm{~V} \\ \text { Forced } \mathrm{V}^{-} \text {(Max) (Note 1) } & +0.5 \mathrm{~V} \\ \text { Power Dissipation (Note 2) } & \text { Internally Limited } \\ \text { Output Short-Circuit Duration (Note 3) } & \text { Indefinite }\end{array}\)

\section*{Operating Conditions}

Operating Free Temperature Range
\begin{tabular}{lr} 
LM126 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM326 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(300^{\circ} \mathrm{C}\)
\end{tabular}
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range
\(300^{\circ} \mathrm{C}\)

Electrical Characteristics LM126/LM326 (Note 2)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline \begin{tabular}{l}
Output Voltage \\
LM126/LM326
\end{tabular} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 11.8 \\
& 11.5
\end{aligned}
\] & 12 & \[
\begin{aligned}
& 12.2 \\
& 12.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Input-Output Differential & & 2.0 & & & V \\
\hline Line Regulation & \[
\begin{aligned}
& V_{I N}=15 \mathrm{~V} \text { to } 30 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 2.0 & 10 & mV \\
\hline Line Regulation Over Temperature Range & \(\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}\) to \(30 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA}\) & & 2.0 & 20 & mV \\
\hline \[
\begin{aligned}
& \text { Load Regulation } \\
& V_{O^{+}} \\
& V_{O^{-}}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{L}}=0 \text { to } 50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}= \pm 30 \mathrm{~V}, \\
& \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{aligned}
& 3.0 \\
& 5.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV} \\
& \hline
\end{aligned}
\] \\
\hline Load Regulation Over Temperature Range
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}^{+}} \\
& \mathrm{V}_{\mathrm{O}^{-}}
\end{aligned}
\] & \(\mathrm{L}_{\mathrm{L}}=0\) to \(50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}= \pm 30 \mathrm{~V}\) & & \[
\begin{aligned}
& 4.0 \\
& 7.0
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 20 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Output Voltage Balance LM126, LM326 & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & & \[
\begin{aligned}
& \pm 125 \\
& \pm 250
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Output Voltage Over Temperature Range LM126 \\
LM326
\end{tabular} & \[
\begin{aligned}
& P \leq P_{M A X}, 0 \leq I_{O} \leq 50 \mathrm{~mA} \\
& 15 \mathrm{~V} \leq\left|V_{I N}\right| \leq 30
\end{aligned}
\] & \[
\begin{aligned}
& 11.68 \\
& 11.32
\end{aligned}
\] & & \[
\begin{aligned}
& 12.32 \\
& 12.68
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Temperature Stability of \(\mathrm{V}_{\mathrm{O}}\) & & & \(\pm 0.3\) & & \% \\
\hline Short Circuit Current Limit & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 260 & & mA \\
\hline Output Noise Voltage & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{BW}=100-10 \mathrm{kHz}\) & & 100 & & \(\mu \mathrm{Vrms}\) \\
\hline Positive Standby Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{L}}=0\) & & 1.75 & 3.0 & mA \\
\hline Negative Standby Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{L}}=0\) & & 3.1 & 5.0 & mA \\
\hline Long Term Stability & & & 0.2 & & \%/kHr \\
\hline \begin{tabular}{l}
Thermal Resistance Junction to Case (Note 4) \\
LM126H, LM326H \\
Junction to Ambient Junction to Ambient
\end{tabular} & \begin{tabular}{l}
(Still Air) \\
(400 Lf/min Air Flow)
\end{tabular} & & \[
\begin{gathered}
20 \\
215 \\
82 \\
\hline
\end{gathered}
\] & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Junction to Ambient LM326N & & & 150 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: That voltage to which the output may be forced without damage to the device.
Note 2: Unless otherwise specified these specifications apply for \(T_{j}=55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) on \(\mathrm{LM} 126, \mathrm{~T}_{\mathrm{j}}=0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) on \(\mathrm{LM} 326, \mathrm{~V}_{\mathrm{IN}}= \pm 20 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}, \mathrm{I}_{\mathrm{MAX}}\)
\(=100 \mathrm{~mA}, \mathrm{P}_{\mathrm{MAX}}=2.0 \mathrm{~W}\) for the TO-5 H Package. \(\mathrm{I}_{\mathrm{MAX}}=100 \mathrm{~mA} . \mathrm{I}_{\mathrm{MAX}}=100 \mathrm{~mA}, \mathrm{P}_{\mathrm{MAX}}=1.0 \mathrm{~W}\) for the DIP N Package.
Note 3: If the junction temperature exceeds \(150^{\circ} \mathrm{C}\), the output short circuit duration is 60 seconds.
Note 4: Without a heat sink, the thermal resistance junction to ambient of the TO-5 Package is about \(215^{\circ} \mathrm{C} / \mathrm{W}\). With a heat sink, the effective thermal resistance can only approach the junction to case values specified, depending on the efficiency of the sink.
Note 5: Refer to RETS126X drawing for military specification of LM126.


Typical Performance Characteristics (Continued)


Typical Applications

2.0 Amp Boosted Regulator With Current Limit


Note: Metal can (H) packages shown.
\[
I_{C L}=\frac{\text { Current Limit Sense Voltage (See Curve) }}{R_{\mathrm{CL}}}
\]
\(\dagger\) Solid tantalum
\(\dagger \dagger\) Short pins 6 and 7 on dip
\(\dagger \dagger \dagger R_{C L}\) can be added to the basic regulator between pins 6 and 5, 1 and 2 to reduce current limit.
*Required if regulator is located an appreciable distance from power supply filter.
**Although no capacitor is needed for stability, it does help transient response. (If needed use \(1 \mu \mathrm{~F}\) electrolytic).
***Although no capacitor is needed for stability, it does help transient response. (If needed use \(10 \mu \mathrm{~F}\) electrolytic).

\section*{Typical Applications (Continued)}

Positive Current Dependent Simultaneous Current Limiting


Boosted Regulator With Foldback Current Limit


Typical Applications (Continued)


TL/H/7776-10
\(\dagger\) Solid tantalum
\(\dagger \dagger\) Short pins 6 and 7 on dip
*Required if regulator is located an appreciable distance from power supply filter.
**Although no capacitor is needed for stability, it does help transient response. (If needed use \(1 \mu \mathrm{~F}\) electrolytic).

\section*{LM133/LM333 3-Ampere Adjustable Negative Regulators}

\section*{General Description}

The LM133/LM333 are adjustable 3-terminal negative voltage regulators capable of supplying in excess of -3.0 A over an output voltage range of -1.2 V to -32 V . These regulators are exceptionally easy to apply, requiring only 2 external resistors to set the output voltage and 1 output capacitor for frequency compensation. The circuit design has been optimized for excellent regulation and low themal transients. Further, the LM133 series features internal current limiting, thermal shutdown and safe-area compensation, making them virtually blowout-proof against overloads. The LM133/LM333 serve a wide variety of applications including local on-card regulation, programmable-output voltage regulation or precision current regulation. The LM133/ LM333 are ideal complements to the LM150/LM350 adjustable positive regulators.

\section*{Connection Diagrams}

TO-3
Metal Can Package


TL/H/9065-1
Bottom View
Steel TO-3 Metal Can Package (K STEEL)
Order Number LM133K STEEL or LM333K STEEL
See NS Package Number K02A
TO-220
Plastic Package


TL/H/9065-2
Bottom View
3-Lead TO-220 Plastic Package (T)
Order Number LM333T
See NS Package Number T03B

\section*{Typical Applications}

Adjustable Negative Voltage Regulator


TL/H/9065-3
Full output current not available at high input-output voltages.
\(-\mathrm{V}_{\mathrm{OUT}}=-1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{120 \Omega}\right)+\left(-\mathrm{I}_{\mathrm{ADJ}} \times \mathrm{R} 2\right)\)
\({ }^{\dagger} \mathrm{C} 1=1 \mu \mathrm{~F}\) solid tantalum or \(10 \mu \mathrm{~F}\) aluminum electrolytic required for stability.
* \(\mathrm{C} 2=1 \mu \mathrm{~F}\) solid tantalum is required only if regulator is more than 4 " from power supply filter capacitor.
Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.

\section*{Features}
. Output voltage adjustable from -1.2 V to -32 V
- 3.0 A output current guaranteed, \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
- Line regulation typically \(0.01 \% / \mathrm{V}\)
- Load regulation typically \(0.1 \%\)
- Excellent rejection of thermal transients
- \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) temperature coefficient
- Temperature-independent current limit
- Internal thermal overload protection
- 100\% electrical burn-in
- Standard 3-lead transistor package
- Output is short circuit protected

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Power Dissipation
Internally Limited
Input-Output Voltage Differential
Operating Junction Temperature Range
LM133
\(T_{\text {MIN }}\) to \(T_{\text {MAX }}\)
\(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
LM333

Storage Temperature
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec .)
TO-3 Package
\(300^{\circ} \mathrm{C}\)
TO-220 Package \(260^{\circ} \mathrm{C}\)

Preconditioning
Burn-In In Thermal Limit
100\% All Devices

Electrical Characteristics LM133 (Note 1) (Note 5)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical & Tested Limit (Note 3) & Design Limit (Note 4) & \(\qquad\) \\
\hline Reference Voltage & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA} \\
& T_{\text {MIN }} \leq T_{J} \leq T_{M A X}, 3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right| \leq 35 \mathrm{~V}, \\
& 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 3 A, P \leq \mathrm{P}_{\text {MAX }} \\
& \text { LM133 } \\
& \text { LM133 }
\end{aligned}
\] & \[
-1.250
\]
\[
-1.250
\] & \[
\begin{aligned}
& -1.238 \\
& -1.262 \\
& -\mathbf{1 . 2 2 5} \\
& -\mathbf{1 . 2 7 5}
\end{aligned}
\] & & \begin{tabular}{l}
V(MIN) \\
V(MAX) \\
V(MIN) \\
V(MAX)
\end{tabular} \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{J}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 35 \mathrm{~V}, \\
& \text { lout }=50 \mathrm{~mA} \text { (Note 2) } \\
& \text { LM133 }
\end{aligned}
\] & \[
\begin{aligned}
& 0.01 \\
& \mathbf{0 . 0 2} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.02 \\
& 0.05
\end{aligned}
\] & & \[
\begin{aligned}
& \% / V \\
& \% ~ / V
\end{aligned}
\] \\
\hline Load Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 3 \mathrm{~A}, \mathrm{P} \leq \mathrm{P}_{\text {MAX }} \\
& \text { (Notes } 2 \text { and } 6 \text { ) } \\
& \text { LM133 } \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
0.2 \\
0.4
\end{tabular} & \[
\begin{aligned}
& 0.5 \\
& 1.0
\end{aligned}
\] & & \% \% \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~ms}\) Pulse & 0.002 & 0.01 & & \% /W \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{J} \leq \mathrm{T}_{\text {MAX }}\) & 0.4 & & & \% \\
\hline Long Term Stability & \(\mathrm{T}_{J}=125^{\circ} \mathrm{C}, 1000\) Hours & 0.15 & & 0.8 & \% \\
\hline Adjust Pin Current & \[
\begin{gathered}
\mathrm{T}_{J}=25^{\circ} \mathrm{C} \\
\text { LM133 } \\
\text { LM133 }
\end{gathered}
\] & \[
\begin{aligned}
& 65 \\
& 70
\end{aligned}
\] & \[
\begin{gathered}
90 \\
100
\end{gathered}
\] & & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Adjust Pin Current Change & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 3 \mathrm{~A} \\
& \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 3.0 \mathrm{~V} \leq\left|\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right| \leq 35 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 6 \\
& 6
\end{aligned}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline Minimum Load Current & \[
\begin{aligned}
& \left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 35 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\
& \mathrm{LM} 133 \\
& \left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 10 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\
& \text { LM133 }
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 1.2
\end{aligned}
\] & \[
\begin{array}{r}
5.0 \\
2.5 \\
\hline
\end{array}
\] & & mA
\[
\mathrm{mA}
\] \\
\hline Current Limit (Note 6) & \[
\begin{aligned}
& 3 V \leq\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 10 \mathrm{~V}, T_{J}=25^{\circ} \mathrm{C} \\
& \text { LM133 } \\
& \left|V_{\text {IN }}-V_{\text {OUT }}\right|=20 \mathrm{~V}, T_{J}=25^{\circ} \mathrm{C} \\
& \text { LM133 } \\
& \left|V_{\text {IN }}-V_{\text {OUT }}\right|=30 \mathrm{~V}, T_{J}=25^{\circ} \mathrm{C} \\
& \text { LM133 }
\end{aligned}
\] & \begin{tabular}{l}
3.9 \\
2.4 \\
0.4
\end{tabular} & \[
\begin{aligned}
& 3.0 \\
& 1.25 \\
& 0.3 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
A(MIN) \\
A(MIN) \\
A(MIN)
\end{tabular} \\
\hline Output Noise (\% of \(\mathrm{V}_{\text {OUT }}\) ) & 10 Hz to \(10 \mathrm{kHz}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & 0.003 & & 0.010 & \% (rms) \\
\hline Ripple Rejection & \[
\begin{aligned}
& V_{\text {OUT }}=10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\
& \mathrm{C}_{\text {ADJ }}=0 \mu \mathrm{~F} \\
& \mathrm{C}_{\mathrm{ADJ}}=10 \mu \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& 60 \\
& 77 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 55 \\
& 70 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB} \\
& \hline
\end{aligned}
\] \\
\hline Thermal Resistance & TO-3 Package (K STEEL) TO-220 Package (T) & \[
\begin{gathered}
1.2 \\
3 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
1.8 \\
4 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] \\
\hline Thermal Shutdown Temperature & \begin{tabular}{l}
LM133 \\
LM133
\end{tabular} & 163 & 150 & 190 & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C}(\mathrm{MIN})\) \\
\({ }^{\circ} \mathrm{C}(\mathrm{MAX})\)
\end{tabular} \\
\hline
\end{tabular}

Electrical Characteristics LM133 (Note 1) (Note 5)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical & Tested Limit (Note 3) & Design Limit (Note 4) & Units
(Max Unless
Noted) & \\
\hline Reference Voltage & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA} \\
& T_{\text {MIN }} \leq T_{J} \leq T_{M A X}, 3 V \leq\left|V_{I N}-V_{\text {OUT }}\right| \leq 35 \mathrm{~V}, \\
& 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 3 A, P \leq P_{\text {MAX }}
\end{aligned}
\] & \[
\begin{aligned}
& -1.250 \\
& -\mathbf{1 . 2 5 0}
\end{aligned}
\] & \[
\begin{aligned}
& -1.225 \\
& -1.275
\end{aligned}
\] & \[
\begin{aligned}
& -1.213 \\
& -1.287
\end{aligned}
\] & \begin{tabular}{l}
V(MIN) \\
V(MAX) \\
V(MIN) \\
V(MAX)
\end{tabular} & \\
\hline Line Regulation & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right| \leq 35 \mathrm{~V}, \\
& \mathrm{l}_{\text {OUT }}=50 \mathrm{~mA}(\text { Note } 2)
\end{aligned}
\] & \[
\begin{aligned}
& 0.001 \\
& 0.02
\end{aligned}
\] & 0.004 & 0.07 & \[
\begin{aligned}
& \% / V \\
& \% / V
\end{aligned}
\] & \\
\hline Load Regulation & \begin{tabular}{l}
\[
T_{J}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 3 \mathrm{~A}, \mathrm{P} \leq \mathrm{P}_{\mathrm{MAX}}
\] \\
(Notes 2 and 6)
\end{tabular} & \[
\begin{aligned}
& 0.2 \\
& 0.4
\end{aligned}
\] & 1.0 & 1.5 & \[
\begin{aligned}
& \% \\
& \%
\end{aligned}
\] & \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~ms}\) Pulse & 0.002 & 0.02 & & \% /W & \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{J}} \leq \mathrm{T}_{\text {MAX }}\) & 0.5 & & & \% & \\
\hline Long Term Stability & \(\mathrm{T}_{J}=125^{\circ} \mathrm{C}, 1000\) Hours & 0.2 & & 0.8 & \% & \\
\hline Adjust Pin Current & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 65 \\
& 70
\end{aligned}
\] & 95 & 100 & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) & \\
\hline Adjust Pin Current Change & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 3 \mathrm{~A} \\
& \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 3.0 \mathrm{~V} \leq / \mathrm{V}_{\mathrm{IN}} \leq \leq 35 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 2.5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& 7 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& 8 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} & 7 \\
\hline Minimum Load Current & \begin{tabular}{l}
\(\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 35 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) \\
\(\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 10 V, T_{J}=25^{\circ} \mathrm{C}\)
\end{tabular} & \[
\begin{array}{r}
2.5 \\
1.5 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 10 \\
& 5.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] & \\
\hline Current Limit (Note 6) & \[
\begin{array}{|l}
3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 10 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\
\left|\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right|=20 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\
\left|\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right|=30 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 3.9 \\
& 2.4 \\
& 0.4 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
2.0 \\
1.0 \\
0.20 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 3.0 \\
& 1.0 \\
& 0.2 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
A(MIN) \\
A(MIN) \\
A(MIN)
\end{tabular} & \\
\hline Output Noise (\% of \(\mathrm{V}_{\text {OUT }}\) ) & 10 Hz to \(10 \mathrm{kHz}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & 0.003 & & 0.010 & \% (rms) & \\
\hline Ripple Rejection & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C} \\
& \mathrm{C}_{\text {ADJ }}=0 \mu \mathrm{~F} \\
& \mathrm{C}_{\text {ADJ }}=10 \mu \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& 60 \\
& 77
\end{aligned}
\] & & \[
\begin{aligned}
& 50 \\
& 66 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] & \\
\hline Thermal Resistance Junction to Case & TO-3 Package (K STEEL) TO-220 Package (T) & \[
\begin{gathered}
1.2 \\
3
\end{gathered}
\] & & \[
\begin{gathered}
1.8 \\
4
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] & \\
\hline Thermal Shutdown Temperature & & 163 & & \[
\begin{aligned}
& 150 \\
& 190 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C}(\mathrm{MIN}) \\
& \hline{ }^{\circ} \mathrm{C}(\mathrm{MAX}) \\
& \hline
\end{aligned}
\] & \\
\hline Thermal Resistance Junction to Ambient (No Heatsink) & \begin{tabular}{l}
K Package \\
TPackage
\end{tabular} & \[
\begin{aligned}
& 35 \\
& 50
\end{aligned}
\] & & & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} & \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply: \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+150^{\circ} \mathrm{C}\) for the \(\mathrm{LM133}\); and \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J}+125^{\circ} \mathrm{C}\) for the LM 333 ; \(\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right|=\) 5 V ; and lout \(=0.5 \mathrm{~A}\). Although power dissipation is internally limited, these specifications are applicable for power dissipations up to 30 W .
Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation. Load regulation is measured on the output pin at a point \(1 / 8^{\prime \prime}\) below the base of the TO-3 package.
Note 3: Testing limits are guaranteed and \(100 \%\) tested in production.
Note 4: Design limits are guaranteed (but not \(100 \%\) production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.
Note 5: Specifcations in boldface apply over the full rated temperature range.
Note 6: The output capability of the LM333 is guaranteed at 3 A in the range of \(3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right| \leq 10 \mathrm{~V}\). At voltages above 10 V , the available output current decreases, but in the range \(10 \mathrm{~V} \leq\left|V_{I N}-V_{\text {OUT }}\right| \leq 15 \mathrm{~V}\), the available current is \(30 \mathrm{~W}-\left|V_{\mathbb{I N}}-V_{\text {OUT }}\right|\). At voltages higher than 15 V , refer to graphs for actual guaranteed output current available.

\section*{Guaranteed Performance Characteristics}


TL/H/9065-4


TL/H/9065-5

Typical Applications (Continued)


TL/H/9065-6

*When \(C_{L}\) is larger than \(20 \mu \mathrm{~F}, \mathrm{D} 1\) protects the LM133 in case the input supply is shorted
\({ }^{* *}\) When C2 is larger than \(10 \mu \mathrm{~F}\) and \(-\mathrm{V}_{\mathrm{OUT}}\) is larger than -25 V , D2 protect the LM133 in case the output is shorted.
\({ }^{* * *}\) In case VOUT is shorted to a positive supply, D3 protects the LM133 from overvoltage, and protects the load from reversed voltage.

Typical Applications (Continued)
High-Performance 9-Ampere Adjustable Regulator


TL/H/9065-8


TL/H/9065-10

Typical Applications (Continued)
High-Current Adjustable Regulator


TL/H/9065-11
Adjustable Current Regulator


TL/H/9065-13
lout \(=\left(\frac{1.5 \mathrm{~V}}{\mathrm{R} 1}\right) \pm 15 \%\) adjustable

Full output current not available at high input-output voltages.
*The \(10 \mu \mathrm{~F}\) capacitors are optional to improve ripple rejection.

\section*{Typical Applications (Continued)}

\section*{THERMAL REGULATION}

When power is dissipated in an IC, a temperature gradient occurs across the IC chip affecting the individual IC circuit components. With an IC regulator, this gradient can be especially severe since the power dissipation is large. Thermal regulation is the effect of these temperature gradients on output voltage (in percentage output change) per watt of power change in a specified time. Thermal regulation error is independent of electrical regulation or temperature coefficient, and occurs within 5 ms to 50 ms after a change in power dissipation. Thermal regulation depends on IC layout as well as electrical design. The thermal regulation of a voltage regulator is defined as the percentage change of \(V_{\text {OUT }}\),


FIGURE 1
per watt, within the first 10 rms after a step of power is applied. The LM133's specification is \(0.01 \% / \mathrm{W}\), max.
In Figure 1, a typical LM133's output drifts only 2 mV (or \(0.02 \%\) of \(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\) ) when a 20 W pulse is applied for 10 ms . This performance is thus well inside the specification limit of \(0.01 \% / W \times 20 \mathrm{~W}=0.2 \%\) max. When the 20 W pulse is ended, the thermal regulation again shows a 2 mV step as the LM133 chip cools off. Note that the load regulation error of about \(1 \mathrm{mV}(0.01 \%)\) is additional to the thermal regulation error. In Figure 2, when the 20W pulse is applied for 100 ms , the output drifts only slightly beyond the drift in the first 10 ms , and the thermal error stays well within \(0.1 \%\) ( 10 mV ).


FIGURE 2

National Semiconductor Corporation

\section*{LM137/LM337 3-Terminal Adjustable Negative Regulators}

\section*{General Description}

The LM137/LM337 are adjustable 3-terminal negative voltage regulators capable of supplying in excess of -1.5 A over an output voltage range of -1.2 V to -37 V . These regulators are exceptionally easy to apply, requiring only 2 external resistors to set the output voltage and 1 output capacitor for frequency compensation. The circuit design has been optimized for excellent regulation and low thermal transients. Further, the LM137 series features internal current limiting, thermal shutdown and safe-area compensation, making them virtually blowout-proof against overloads.
The LM137/LM337 serve a wide variety of applications including local on-card regulation, programmable-output voltage regulation or precision current regulation. The LM137/ LM337 are ideal complements to the LM117/LM317 adjustable positive regulators.

\section*{Features}
- Output voltage adjustable from -1.2 V to -37 V
- 1.5 A output current guaranteed, \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
- Line regulation typically \(0.01 \% / \mathrm{V}\)
- Load regulation typically \(0.3 \%\)
- Excellent thermal regulation, \(0.002 \% / \mathrm{W}\)
- 77 dB ripple rejection
- Excellent rejection of thermal transients
- \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) temperature coefficient
- Temperature-independent current limit
- Internal thermal overload protection
- 100\% electrical burn-in
- Standard 3-lead transistor package
- Output is short circuit protected

LM137 Series Packages and Power Capability
\begin{tabular}{|l|c|c|c|}
\hline Device & Package & \begin{tabular}{c} 
Rated \\
Power \\
Dissipation
\end{tabular} & \begin{tabular}{c} 
Design \\
Load \\
Current
\end{tabular} \\
\hline LM137/337 & TO-3 & 20 W & 1.5 A \\
& TO-39 & 2 W & 0.5 A \\
\hline LM337T & TO-220 & 15 W & 1.5 A \\
\hline LM337M & TO-202 & 7.5 W & 0.5 A \\
\hline
\end{tabular}

\section*{Typical Applications}


Full output current not available at high input-output voltages
\[
-\mathrm{V}_{\mathrm{OUT}}=-1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{120 \Omega}\right)+\left(-\mathrm{I}_{\mathrm{ADJ}} \times \mathrm{R} 2\right)
\]
tC1 \(=1 \mu \mathrm{~F}\) solid tantalum or \(10 \mu \mathrm{~F}\) aluminum electrolytic required for stability
* \(\mathrm{C} 2=1 \mu \mathrm{~F}\) solid tantalum is required only if regulator is more than 4 " from power-supply filter capacitor

Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 4)}

Power Dissipation
Internally Limited
Input-Output Voltage Differential
40 V
Operating Junction Temperature Range
LM137
\(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
LM337 \(\quad 0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM137} & \multicolumn{3}{|c|}{LM337} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \[
\begin{aligned}
& T_{\mathrm{j}}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left|\mathrm{V}_{I N}-\mathrm{V}_{\mathrm{OUT}}\right| \leq 40 \mathrm{~V} \\
& \text { (Note 2) } \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & 0.01 & 0.02 & & 0.01 & 0.04 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\) & & 0.3 & 0.5 & & 0.3 & 1.0 & \% \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~ms}\) Pulse & & 0.002 & 0.02 & & 0.003 & 0.04 & \%/W \\
\hline Adjustment Pin Current & & & 65 & 100 & & 65 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Charge & \[
\begin{aligned}
& 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq \mathrm{I}_{\text {MAX }} \\
& 3.0 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 40 \mathrm{~V}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 2 & 5 & & 2 & 5 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage & \[
\begin{array}{|l}
\hline \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}(\text { Note } 3) \\
3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 40 \mathrm{~V}, \text { (Note 3) } \\
10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}, \mathrm{P} \leq \mathrm{P}_{\text {MAX }} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& -1.225 \\
& -1.200
\end{aligned}
\] & \[
\left.\begin{array}{|}
-1.250 \\
-1.250
\end{array} \right\rvert\,
\] & \[
\left|\begin{array}{|}
-1.275 \\
-1.300
\end{array}\right|
\] & \[
\begin{aligned}
& -1.213 \\
& -1.200
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline-1.250 \\
-1.250
\end{array}
\] & \[
\left|\begin{array}{|r|}
-1.287 \\
-1.300
\end{array}\right|
\] & \[
\begin{aligned}
& \text { V } \\
& \text { V }
\end{aligned}
\] \\
\hline Line Regulation & \(3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 40 \mathrm{~V}\), (Note 2) & & 0.02 & 0.05 & & 0.02 & 0.07 & \%/V \\
\hline Load Regulation & \(10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\), (Note 2) & & 0.3 & 1 & & 0.3 & 1.5 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {MAX }}\) & & 0.6 & & & 0.6 & & \% \\
\hline Minimum Load Current & \[
\begin{array}{|l|}
\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 40 \mathrm{~V} \\
\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 10 V \\
\hline
\end{array}
\] & & \[
\begin{array}{r}
2.5 \\
1.2 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 5 \\
& 3 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
2.5 \\
1.5 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\hline 10 \\
6 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \hline
\end{aligned}
\] \\
\hline Current Limit & \begin{tabular}{l}
\(\left|\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right| \leq 15 \mathrm{~V}\) \\
K and T Package \\
\(H\) and \(P\) Package \\
\(\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right|=40 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) \\
\(K\) and T Package \\
\(H\) and \(P\) Package
\end{tabular} & \[
\begin{array}{r}
1.5 \\
0.5 \\
\\
0.24 \\
0.15 \\
\hline
\end{array}
\] & \[
\begin{gathered}
2.2 \\
0.8 \\
\\
0.4 \\
0.17 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 3.5 \\
& 1.8
\end{aligned}
\] & \[
\begin{array}{r}
1.5 \\
0.5 \\
\\
0.15 \\
0.10 \\
\hline
\end{array}
\] & \[
\begin{gathered}
2.2 \\
0.8 \\
\\
0.4 \\
0.17 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 3.7 \\
& 1.9
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A} \\
& \mathrm{~A} \\
& \mathrm{~A} \\
& \mathrm{~A} \\
& \hline
\end{aligned}
\] \\
\hline RMS Output Noise, \% of \(\mathrm{V}_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.003 & & & 0.003 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{C}_{\text {ADJ }}=10 \mu \mathrm{~F}
\end{aligned}
\] & 66 & \[
\begin{aligned}
& 60 \\
& 77 \\
& \hline
\end{aligned}
\] & & 66 & \[
\begin{aligned}
& 60 \\
& 77 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB} \\
& \hline
\end{aligned}
\] \\
\hline Long-Term Stability & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, 1000\) Hours & & 0.3 & 1 & & 0.3 & 1 & \% \\
\hline Thermal Resistance, Junction to Case & H Package K Package T Package P Package & & \[
\begin{aligned}
& 12 \\
& 2.3
\end{aligned}
\] & \[
\begin{gathered}
15 \\
3
\end{gathered}
\] & & \[
\begin{gathered}
12 \\
2.3 \\
4 \\
7 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
15 \\
3
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& 0^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& \hline
\end{aligned}
\] \\
\hline Thermal Resistance, Junction to Ambient (No Heat Sink) & H Package K Package T Package P Package & & \[
\begin{gathered}
140 \\
35
\end{gathered}
\] & & & \[
\begin{gathered}
140 \\
35 \\
50 \\
80 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& \hline
\end{aligned}
\] \\
\hline
\end{tabular}

\footnotetext{
Note 1: Unless otherwise specified, these specifications apply \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 137,0^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq+125^{\circ} \mathrm{C}\) for the LM 337 ; \(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}\); and lout \(=0.1 \mathrm{~A}\) for the TO-39 and TO-202 packages and lOUT \(=0.5 \mathrm{~A}\) for the TO-3 and TO-220 packages. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2 W for the TO-39 and TO-202 and 20W for the TO-3 and TO-220. I MAX is 1.5 A for the TO-3 and TO-220 packages, and 0.5A for the TO-202 package and 0.2A for the TO-39 package.

Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation. Load regulation is measured on the output pin at a point \(1 / \mathrm{s}^{\prime \prime}\) below the base of the TO-3 and TO-39 packages.
Note 3: Selected devices with tightened tolerance reference voltage available.
}

Note 4: Refer to RETS137H drawing for LM137H or RETS137K drawing for LM137K military specifications.


TL/H/9067-2

\section*{Thermal Regulation}

When power is dissipated in an IC, a temperature gradient occurs across the IC chip affecting the individual IC circuit components. With an IC regulator, this gradient can be especially severe since power dissipation is large. Thermal regulation is the effect of these temperature gradients on output voltage (in percentage output change) per Watt of power change in a specified time. Thermal regulation error is independent of electrical regulation or temperature coefficient, and occurs within 5 ms to 50 ms after a change in power dissipation. Thermal regulation depends on IC layout as well as electrical design. The thermal regulation of a voltage regulator is defined as the percentage change of \(\mathrm{V}_{\text {OUT }}\), per Watt, within the first 10 ms after a step of power is applied. The LM137's specification is \(0.02 \% / \mathrm{W}\), max.


LM137, \(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\)
TL/H/9067-3
\(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=-40 \mathrm{~V}\)
\(I_{I L}=O A \rightarrow 0.25 \mathrm{~A} \rightarrow O A\)
Vertical sensitivity, \(5 \mathrm{mV} / \mathrm{div}\)

In Figure 1, a typical LM137's output drifts only 3 mV (or \(0.03 \%\) of \(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\) ) when a 10 W pulse is applied for 10 ms . This performance is thus well inside the specification limit of \(0.02 \% / \mathrm{W} \times 10 \mathrm{~W}=0.2 \%\) max. When the 10 W pulse is ended, the thermal regulation again shows a 3 mV step at the LM137 chip cools off. Note that the load regulation error of about \(8 \mathrm{mV}(0.08 \%)\) is additional to the thermal regulation error. In Figure 2, when the 10W pulse is applied for 100 ms , the output drifts only slightly beyond the drift in the first 10 ms , and the thermal error stays well within \(0.1 \%\) ( 10 mV ).


LM137, \(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\)
TL/H/9067-4
\(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=-40 \mathrm{~V}\)
\(\mathrm{I}_{\mathrm{L}}=\mathrm{OA} \rightarrow 0.25 \mathrm{~A} \rightarrow 0 \mathrm{~A}\)
Horizontal sensitivity, \(20 \mathrm{~ms} /\) div
FIGURE 2

FIGURE 1

\section*{Connection Diagrams}


TL/H/9067-5
Bottom View
Order Number LM137K STEEL or LM337K STEEL See NS Package Number K02A

TO-220 Plastic Package


TL/H/9067-7
Front View
Order Number LM337T
See NS Package Number T03B

Metal Can Package


Order Number LM137H or LM337H See NS Package Number H03B

TO-202 Plastic Package


TL/H/9067-8
Front View
Order Number LM337MP
See NS Package Number P03A

\section*{Typical Applications (Continued)}

Adjustable Lab Voltage Regulator

*The \(10 \mu \mathrm{~F}\) capacitors are optional to improve ripple rejection \(\mathrm{TL/H/9067-9}\)

*When \(\mathrm{C}_{\mathrm{L}}\) is larger than \(20 \mu \mathrm{~F}\), D1 protects the LM137 in case the input supply is shorted
\({ }^{* *}\) When C 2 is larger than \(10 \mu \mathrm{~F}\) and \(-\mathrm{V}_{\text {OUT }}\) is larger than -25 V , D2 protects the LM137 in case the output is shorted


TL/H/9067-10
*Minimum output \(\cong-1.3 \mathrm{~V}\) when control input is low

\section*{Adjustable Current Regulator}


TL/H/9067-12
High Stability - 10V Regulator


TL/H/9067-14

\section*{Typical Performance Characteristics (K Stel and T Packages)}


National
Semiconductor Corporation

\section*{LM137HV/LM337HV 3-Terminal Adjustable Negative Regulators (High Voltage)}

\section*{General Description}

The LM137HV/LM337HV are adjustable 3-terminal negative voltage regulators capable of supplying in excess of -1.5 A over an output voltage range of -1.2 V to -47 V . These regulators are exceptionally easy to apply, requiring only 2 external resistors to set the output voltage and 1 output capacitor for frequency compensation. The circuit design has been optimized for excellent regulation and low thermal transients. Further, the LM137HV series features internal current limiting, thermal shutdown and safe-area compensation, making them virtually blowout-proof against overloads.
The LM137HV/LM337HV serve a wide variety of applications including local on-card regulation, programmable-output voltage regulation or precision current regulation. The LM137HV/LM337HV are ideal complements to the LM117HV/LM317HV adjustable positive regulators.

\section*{Features}

■ Output voltage adjustable from -1.2 V to -47 V
- 1.5 A output current guaranteed, \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
- Line regulation typically \(0.01 \% / \mathrm{V}\)
- Load regulation typically \(0.3 \%\)
- Excellent thermal regulation, \(0.002 \% / \mathrm{W}\)
- 77 dB ripple rejection
- Excellent rejection of thermal transients
- \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) temperature coefficient
- Temperature-independent current limit
- Internal thermal overload protection
- \(100 \%\) electrical burn-in
- Standard 3-lead transistor package

■ Output short circuit protected

\section*{Typical Applications}


TL/H/9066-1
\[
-V_{\text {OUT }}=-1.25 \mathrm{~V}\left(1+\frac{R 2}{120 \Omega}\right)+\left[-I_{\text {Adj }}\left(R_{2}\right)\right]
\]
\(\dagger \mathrm{C} 1=1 \mu \mathrm{~F}\) solid tantalum or \(10 \mu \mathrm{~F}\) aluminum electrolytic required for stability. Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.
* \(\mathrm{C} 2=1 \mu \mathrm{~F}\) solid tantalum is required only if regulator is more than \(4^{\prime \prime}\) from power-supply filter capacitor.

Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Storage Temperature
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec .)
\(300^{\circ}\)
Distributors for availability and specifications.
(Note 3)
Power Dissipation
Internally limited
50 V
Input-Output Voltage Differential
Operating Junction Temperature Range
```

LM137HV
-55*}\textrm{C}\mathrm{ to }+15\mp@subsup{0}{}{\circ}\textrm{C
0}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to }+12\mp@subsup{5}{}{\circ}\textrm{C

```
\(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

ESD rating is to be determined.
Preconditioning
Burn-In in Thermal Limit
100\% All Devices

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM137HV} & \multicolumn{3}{|c|}{LM337HV} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left|\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right| \leq 50 \mathrm{~V}, \\
& \text { (Note 2) } \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & 0.01 & 0.02 & & 0.01 & 0.04 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\) & & 0.3 & 0.5 & & 0.3 & 1.0 & \% \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~ms}\) Pulse & & 0.002 & 0.02 & & 0.003 & 0.04 & \%/W \\
\hline Adjustment Pin Current & & & 65 & 100 & & 65 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change & \[
\begin{aligned}
& 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq \mathrm{I}_{\mathrm{MAX}} \\
& 3.0 \mathrm{~V} \leq\left|\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right| \leq 50 \mathrm{~V}, \\
& T_{\mathrm{J}}=25^{\circ}
\end{aligned}
\] & & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 6
\end{aligned}
\] & & \[
\begin{aligned}
& 2 \\
& 3
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Reference Voltage & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C},(\text { Note } 3) \\
& 3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 50 \mathrm{~V},(\text { Note } 3) \\
& 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}, \mathrm{P} \leq \mathrm{P}_{\text {MAX }}
\end{aligned}
\] & \[
\begin{aligned}
& -1.225 \\
& -1.200
\end{aligned}
\] & \[
\begin{aligned}
& -1.250 \\
& -1.250
\end{aligned}
\] & \[
\begin{aligned}
& -1.275 \\
& -1.300
\end{aligned}
\] & \[
\begin{aligned}
& -1.213 \\
& -1.200
\end{aligned}
\] & \[
\begin{aligned}
& -1.250 \\
& -1.250
\end{aligned}
\] & \[
\left|\begin{array}{l}
-1.287 \\
-1.300
\end{array}\right|
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Line Regulation & \[
\begin{aligned}
& 3 \mathrm{~V} \leq\left|\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right| \leq 50 \mathrm{~V},(\text { Note } 2) \\
& \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & 0.02 & 0.05 & & 0.02 & 0.07 & \%/V \\
\hline Load Regulation & \(10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\), (Note 2) & & 0.3 & 1 & & 0.3 & 1.5 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {MAX }}\) & & 0.6 & & & 0.6 & & \% \\
\hline Minimum Load Current & \[
\begin{array}{|l}
\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 50 \mathrm{~V} \\
\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 10 \mathrm{~V}
\end{array}
\] & & \[
\begin{aligned}
& 2.5 \\
& 1.2
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 3
\end{aligned}
\] & & \[
\begin{aligned}
& 2.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{gathered}
10 \\
6
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Current Limit & \begin{tabular}{l}
\(\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 13 V\) \\
K Package \\
H Package \\
\(\left|V_{\text {IN }}-V_{\text {OUT }}\right|=50 \mathrm{~V}\) \\
K Package \\
H Package
\end{tabular} & \[
\begin{aligned}
& 1.5 \\
& 0.5 \\
& 0.2 \\
& 0.1
\end{aligned}
\] & \[
\begin{gathered}
2.2 \\
0.8 \\
\\
0.4 \\
0.17
\end{gathered}
\] & \[
\begin{aligned}
& 3.2 \\
& 1.6 \\
& 0.8 \\
& 0.5
\end{aligned}
\] & \[
\begin{gathered}
1.5 \\
0.5 \\
\\
0.1 \\
0.050
\end{gathered}
\] & \[
\begin{gathered}
2.2 \\
0.8 \\
\\
0.4 \\
0.17
\end{gathered}
\] & \[
\begin{aligned}
& 3.5 \\
& 1.8 \\
& 0.8 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A} \\
& \mathrm{~A} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline RMS Output Noise, \% of V \({ }_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.003 & & & 0.003 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OUT}}=-10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{C}_{\mathrm{ADJ}}=10 \mu \mathrm{~F}
\end{aligned}
\] & 66 & \[
\begin{aligned}
& 60 \\
& 77 \\
& \hline
\end{aligned}
\] & & 66 & \[
\begin{aligned}
& 60 \\
& 77 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Long-Term Stability & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000\) Hours & & 0.3 & 1 & & 0.3 & 1 & \% \\
\hline Thermal Resistance, Junction to Case & H Package K Package & & \[
\begin{array}{r}
12 \\
2.3 \\
\hline
\end{array}
\] & \[
\begin{gathered}
15 \\
3
\end{gathered}
\] & & \[
\begin{array}{r}
12 \\
2.3 \\
\hline
\end{array}
\] & \[
\begin{gathered}
15 \\
3 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] \\
\hline Thermal Resistance & H Package K Package & & \[
\begin{gathered}
140 \\
35 \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
140 \\
35 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply: \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the LM137HV, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}\) for the LM 337 HV ; \(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}=\) 5 V ; and lout \(=0.1 \mathrm{~A}\) for the \(\mathrm{TO}-39\) package and lout \(=0.5 \mathrm{~A}\) for the TO-3 package. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2 W for the TO-39 and 20W for the TO-3. IMAX is 1.5 A for the TO-3 package and 0.2A for the TO-39 package.
Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulations. Load regulation is measured on the output pin at a point \(1 / \mathrm{s}^{\prime \prime}\) below the base of the TO-3 and TO-39 packages.
Note 3: Refer to RETS237HVH drawing for LM137HVH or RETS137HVK for LM137HVK military specifications.


\section*{Thermal Regulation}

When power is dissipated in an IC, a temperature gradient occurs across the IC chip affecting the individual IC circuit components. With an IC regulator, this gradient can be especially severe since power dissipation is large. Thermal regulation is the effect of these temperature gradients on output voltage (in percentage output change) per Watt of power change in a specified time. Thermal regulation error is independent of electrical regulation or temperature coefficient, and occurs within 5 ms to 50 ms after a change in power dissipation. Thermal regulation depends on IC layout as well as electrical design. The thermal regulation of a voltage regulator is defined as the percentage change of \(\mathrm{V}_{\mathrm{OUT}}\), per Watt, within the first 10 ms after a step of power is applied. The LM137HV's specification is \(0.02 \% / \mathrm{W}\), max.

In Figure 1, a typical LM137HV's output drifts only 3 mV (or \(0.03 \%\) of \(V_{\text {OUT }}=-10 \mathrm{~V}\) ) when a 10 W pulse is applied for 10 ms . This performance is thus well inside the specification limit of \(0.02 \% / \mathrm{W} \times 10 \mathrm{~W}=0.2 \%\) max. When the 10 W pulse is ended, the thermal regulation again shows a 3 mV step as the LM137HV chip cools off. Note that the load regulation error of about \(8 \mathrm{mV}(0.08 \%)\) is additional to the thermal regulation error. In Figure 2, when the 10W pulse is applied for 100 ms , the output drifts only slightly beyond the drift in the first 10 ms , and the thermal error stays well within \(0.1 \%\) ( 10 mV ).


LM137HV, \(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\)
\(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=-40 \mathrm{~V}\)
\(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~A} \rightarrow 0.25 \mathrm{~A} \rightarrow 0 \mathrm{~A}\)
Horizontal sensitivity, \(20 \mathrm{~ms} /\) div FIGURE 2
\(\qquad\)

TO-3
Metal Can Package


Bottom View
Order Number LM137HVK Steel or LM337HVK Steel See NS Package Number K02A


TL/H/9066-3
LM137HV, \(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\)
\(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=-40 \mathrm{~V}\)
\(\mathrm{L}=0 \mathrm{~A} \rightarrow 0.25 \mathrm{~A} \rightarrow 0 \mathrm{~A}\)
Vertical sensitivity, \(5 \mathrm{mV} / \mathrm{div}\)
FIGURE 1

\section*{Connection Diagram (See Physical Dimensions section for further information)}

TO-39 Metal Can Package


TL/H/9066-6

\section*{Bottom View}

Order Number LM137HVH or LML337HVH See NS Package Number H03B

\section*{Typical Applications (Continued)}

Adjustable High Voltage Regulator


TL/H/9066-7
Full output current not available
at high input-output voltages
*The \(10 \mu \mathrm{~F}\) capacitors are optional to improve ripple rejection


TL/H/9066-10
*When \(C_{L}\) is larger than \(20 \mu \mathrm{~F}\), D1 protects the LM137HV in case the input supply is shorted
\({ }^{* *}\) When C 2 is larger than \(10 \mu \mathrm{~F}\) and \(-\mathrm{V}_{\mathrm{OUT}}\) is larger than -25 V , D2 protects the LM137HV is case the output is shorted

\section*{Adjustable Current Regulator}


TL/H/9066-9


\section*{Typical Performance Characteristics (Hand k-STEEL Package)}



\section*{Line Transient Response}


Adjustment Current


Minimum Operating Current


Ripple Rejection


\section*{LM138/LM338 5 Amp Adjustable Power Regulators}

\section*{General Description}

The LM138/LM338 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 5A over a 1.2 V to 32 V output range. They are exceptionally easy to use and require only 2 resistors to set the output voltage. Careful circuit design has resulted in outstanding load and line regulation-comparable to many commercial power supplies. The LM138 family is supplied in a standard 3-lead transistor package.
A unique feature of the LM138 family is time-dependent current limiting. The current limit circuitry allows peak currents of up to 12A to be drawn from the regulator for short periods of time. This allows the LM138 to be used with heavy transient loads and speeds start-up under full-load conditions. Under sustained loading conditions, the current limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe area protection for the power transistor. Overload protection remains functional even if the adjustment pin is accidentally disconnected.
Normally, no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejections ratios which are difficult to achieve with standard 3 -terminal regulators.

Besides replacing fixed regulators or discrete designs, the LM138 is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input to output differential is not exceeded, i.e., do not short-circuit output to ground.
The LM138/LM338 are packaged in standard steel TO-3 transistor packages. The LM138 is rated for operation from \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\), and the LM 338 from \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{Features}
- Guaranteed 7A peak output current
- Guaranteed 5A output current
- Adjustable output down to 1.2 V
- Line regulation typically \(0.005 \% / \mathrm{V}\)
- Load regulation typically \(0.1 \%\)
- Guaranteed thermal regulation
- Current limit constant with temperature
- \(100 \%\) electrical burn-in in thermal limit
m Standard 3-lead transistor package
- Output is short-circuit protected

\section*{Typical Applications}


TL/H/9060-1
Full output current not available at high input-output voltages
\(\dagger\) Optional-improves transient response. Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.
*Needed if device is more than 6 inches from filter capacitors.
\(\dagger \mathrm{V}_{\text {OUT }}=1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)+\mathrm{I}_{\mathrm{ADJ}}\left(\mathrm{R}_{2}\right)\)
\({ }^{* *}\) R1 \(=240 \Omega\) for LM138. R1, R2 as an assembly can be ordered from Bourns:
MIL part no. 7105A-AT2-502
COMM part no. 7105A-AT7-502


TL/H/9060-2


Storage Temperature
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 10 seconds) \(300^{\circ} \mathrm{C}\)

\section*{Preconditioning}

Burn-In in Thermal Limit
All Devices 100\%
ESD rating to be determined.

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM138} & \multicolumn{3}{|c|}{LM338} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \leq 35 \mathrm{~V}, \\
& \text { (Note 2) } \mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}
\end{aligned}
\] & & 0.005 & 0.01 & & 0.005 & 0.03 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq 1 \mathrm{OUT} \leq 5 \mathrm{~A}\) & & 0.1 & 0.3 & & 0.1 & 0.5 & \% \\
\hline Thermal Regulation & Pulse \(=20 \mathrm{~ms}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}\) & & 0.002 & 0.01 & & 0.002 & 0.02 & \%/W \\
\hline Adjustment Pin Current & & & 45 & 100 & & 45 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change & \(10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 5 \mathrm{~A}, 3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 35 \mathrm{~V}\) & & 0.2 & 5 & & 0.2 & 5 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage & \[
\begin{aligned}
& 3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \leq 35 \mathrm{~V}, \text { (Note } 3\right) \\
& 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 5 \mathrm{~A}, \mathrm{P} \leq 50 \mathrm{~W} \\
& \hline
\end{aligned}
\] & 1.19 & 1.24 & 1.29 & 1.19 & 1.24 & 1.29 & V \\
\hline Line Regulation & \(3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \leq 35 \mathrm{~V}\), (Note 2), \(\mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}\) & & 0.02 & 0.04 & & 0.02 & 0.06 & \%/V \\
\hline Load Regulation & \(10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 5 \mathrm{~A}\), (Note 2) & & 0.3 & 0.6 & & 0.3 & 1.0 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {MAX }}\) & & 1 & & & 1 & & \% \\
\hline Minimum Load Current & \(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=35 \mathrm{~V}\) & & 3.5 & 5 & & 3.5 & 10 & mA \\
\hline Current Limit & \[
\begin{aligned}
& V_{\text {IN }}-V_{\text {OUT }} \leq 10 \mathrm{~V} \\
& \text { DC } \\
& 0.5 \text { ms Peak } \\
& V_{\text {IN }}-V_{\text {OUT }} \leq 30 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
5.0 \\
7
\end{gathered}
\] & \[
\begin{gathered}
8 \\
12 \\
1 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
5.0 \\
7
\end{gathered}
\] & \[
\begin{gathered}
8 \\
12 \\
1 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& \text { A } \\
& \text { A } \\
& \text { A }
\end{aligned}
\] \\
\hline RMS Output Noise, \% of V \({ }_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.003 & & & 0.003 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& V_{\text {OUT }}=10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{C}_{\text {ADJ }}=10 \mu \mathrm{~F}
\end{aligned}
\] & 60 & \[
\begin{aligned}
& 60 \\
& 75 \\
& \hline
\end{aligned}
\] & & 60 & \[
\begin{aligned}
& 60 \\
& 75 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline Long-Term Stability & \(\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\) & & 0.3 & 1 & & 0.3 & 1 & \% \\
\hline Thermal Resistance, Junction to Case & K Package & & & 1.0 & & & 1.0 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Thermal Resistance, Junction to Ambient & K Package & & 35 & & & 35 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 138,-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 338, \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}\) and IOut \(=2.5 \mathrm{~A}\). Although power dissipation is internally limited, these specifications are applicable for power dissipations up to 50W.
Note 2: Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account separately by thermal regulation.
Note 3: Selected devices with tightened tolerance reference voltage available.
Note 4: Refer to RETS138K for military specification of LM138K.

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)




\section*{Application Hints}

In operation, the LM138 develops a nominal 1.25 V reference voltage, \(\mathrm{V}_{\text {REF }}\), between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current \(l_{1}\) then flows through the output set resistor R2, giving an output voltage of


TL/H/9060-6

\section*{FIGURE 1}

Since the \(50 \mu \mathrm{~A}\) current from the adjustment terminal represents an error term, the LM138 was designed to minimize \(\mathrm{I}_{\text {ADJ }}\) and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

\section*{External Capacitors}

An input bypass capacitor is recommended. A \(0.1 \mu \mathrm{~F}\) disc or \(1 \mu \mathrm{~F}\) solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassiing when adjustment or output capacitors are used but the above values will eliminate the possiblity of problems.
The adjustment terminal can be bypassed to ground on the LM138 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a \(10 \mu \mathrm{~F}\) bypass capacitor 75 dB ripple rejection is obtainable at any output level. Increases over \(20 \mu \mathrm{~F}\) do not appreciably improve the ripple rejection at frequencies above 120 Hz . If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.
In general, the best type of capacitors to use are solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about \(25 \mu \mathrm{~F}\) in aluminum electrolytic to equal \(1 \mu \mathrm{~F}\) solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies; but some types have a large decrease in capacitance at frequencies around 0.5 MHz . For this reason, \(0.01 \mu \mathrm{~F}\) disc may seem to work better than a \(0.1 \mu \mathrm{~F}\) disc as a bypass.
Although the LM138 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF . A \(1 \mu \mathrm{~F}\) solid tantalum (or \(25 \mu \mathrm{~F}\) aluminum electrolytic) on the output swamps this effect and insures stability.

\section*{Load Regulation}

The LM138 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually \(240 \Omega\) ) should be tied directly to the output of the regulator (case) rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15 V regulator with \(0.05 \Omega\) resistance between the regulator and load will have a load regulation due to line resistance of \(0.05 \Omega \times \mathrm{I}_{\mathrm{L}}\). If the set resistor is connected near the load the effective line resistance will be \(0.05 \Omega(1+\mathrm{R} 2 / \mathrm{R} 1)\) or in this case, 11.5 times worse.
Figure 2 shows the effect of resistance between the regulator and \(240 \Omega\) set resistor.


TL/H/9060-7

\section*{FIGURE 2. Regulator with Line Resistance in Output Lead}

With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using 2 separate leads to the case. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.

\section*{Protection Diodes}

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most \(20 \mu \mathrm{~F}\) capacitors have low enough internal series resistance to deliver 20A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.
When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of \(\mathrm{V}_{\mathrm{IN}}\). In the LM138 this discharge path is through a large junction that is able to sustain 25A surge with no problem. This is not true of other types of positive regulators. For output capacitors of \(100 \mu \mathrm{~F}\) or less at output of 15 V or less, there is no need to use diodes.
The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the LM138 is a \(50 \Omega\) resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and \(10 \mu \mathrm{~F}\) capacitance. Figure 3 shows an LM138 with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.

Application Hints (Continued)


D1 protects against C1
D2 protects against C2
\(V_{\text {OUT }}=1.25 \mathrm{~V}\left(1+\frac{R 2}{R 1}\right)+I_{\text {ADJ }} R 2\)
*R1 = \(240 \Omega\) for LM138 and LM238
FIGURE 3. Regulator with Protection Diodes
Typical Applications (Continued)



Typical Applications (Continued)

*Adjust for 3.75 across R1
TL/H/9060-12


High Stability 10V Regulator


TL/H/9060-15

Adjustable Regulator with Improved Ripple Rejection

\(\dagger\) Solid tantalum
*Discharges C 1 if output is shorted to ground
**R1 \(=240 \Omega\) for LM138


TL/H/9060-16
*Sets maximum \(V_{\text {OUT }}\)
**R1 \(=240 \Omega\) for LM138

Typical Applications (Continued)


TL/H/9060-17
*Minimum load-100 mA


TL/H/9060-18
*R1 \(=240 \Omega\) for LM138
*Minimum output \(\approx 1.2 \mathrm{~V}\)


TL/H/9060-19
*R1 \(=240 \Omega\), R2 \(=5 k\) for LM138
Full output current not available at high input-output voltages

Typical Applications (Continued)


TL/H/9060-20


TL/H/9060-22


TL/H/9060-24

\section*{Typical Applications (Continued)}


\(A_{V}=1, R_{F}=10 k, C_{F}=100 \mathrm{pF}\)
\(A_{V}=10, R_{F}=100 \mathrm{k}, C_{F}=10 \mathrm{pF}\)
Bandwidth \(\geq 100 \mathrm{kHz}\)
Distortion \(\leq 0.1 \%\)

Simple 12V Battery Charger

* \(R_{S}\)-sets output impedance of charger \(Z_{\text {OUT }}=R_{S}\left(1+\frac{R_{2}}{R 1}\right)\)

Use of \(\mathrm{R}_{\mathrm{S}}\) allows low charging rates with fully charged battery.
**The \(1000 \mu \mathrm{~F}\) is recommended to filter out input transients

Typical Applications (Continued)


Current Limited 6V Charger


TL/H/9060-29
*Set max charge current to 3 A
**The \(1000 \mu \mathrm{~F}\) is recommended to filter out input transients.

\section*{TL/H/9060-26}

Connection Diagram (See Physical Dimension section for further information)


Bottom View
Order Number LM138K STEEL or LM338K STEEL
See NS Package Number K02A

National
Semiconductor Corporation

\section*{LM140A/LM140/LM340A/LM340 Series 3-Terminal Positive Regulators}

\section*{General Description}

The LM140A/LM140/LM340A/LM340 series of positive 3terminal voltage regulators are designed to provide superior performance as compared to the previously available 78XX series regulator. Computer programs were used to optimize the electrical and thermal performance of the packaged IC which results in outstanding ripple rejection, superior line and load regulation in high power applications (over 15W).
With these advances in design, the LM340 is now guaranteed to have line and load regulation that is a factor of 2 better than previously available devices. Also, all parameters are guaranteed at 1 A vs 0.5 A output current. The LM140A/LM340A provide tighter output voltage tolerance, \(\pm 2 \%\) along with \(0.01 \% / \mathrm{V}\) line regulation and \(0.3 \% / \mathrm{A}\) load regulation.
Current limiting is included to limit peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over limiting die temperature.
Considerable effort was expended to make the LM140-XX series of regulators easy to use and minimize the number of external components. It is not necessary to bypass the output, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply.
Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.
The entire LM140A/LM140/LM340A/LM340 series of regulators is available in the metal TO-3 power package and the

LM340A/LM340 series is also available in the TO-220 plastic power package.
For output voltages other than \(5 \mathrm{~V}, 12 \mathrm{~V}\), and 15 V , the LM117 series provides an output voltage range from +1.2 V to +57 V .

\section*{Features}
- Complete specifications at 1A load
- Output voltage tolerances of \(\pm 2 \%\) at \(T_{j}=25^{\circ} \mathrm{C}\) and \(\pm 4 \%\) over the temperature range (LM140A/LM340A)
- Fixed output voltages available 5,12 , and 15 V
- Line regulation of \(0.01 \%\) of \(\mathrm{V}_{\mathrm{OUT}} / \mathrm{V} \Delta \mathrm{V}_{\mathrm{IN}}\) at 1 A load (LM140A/LM340A)
- Load regulation of \(0.3 \%\) of \(V_{\text {OUT/A }} \quad \Delta L_{\text {LOAD }}\) (LM140A/LM340A)
- Internal thermal overload protection
- Internal short-circuit current limit
- Output transistor safe area protection
- 100\% thermal limit burn-in
- Special circuitry allows start-up even if output is pulled to negative voltage ( \(\pm\) supplies)
\begin{tabular}{|l|l|l|c|}
\hline \multicolumn{4}{|c|}{ LM140 Series Package and Power Capability } \\
\hline Device & Package & \begin{tabular}{c} 
Rated \\
Power \\
Dissipation
\end{tabular} & \begin{tabular}{c} 
Design \\
Output \\
Current
\end{tabular} \\
\hline \begin{tabular}{l} 
LM140 \\
LM340
\end{tabular} & TO-3 & 20 W & 1.5 A \\
\hline LM340T & TO-220 & 15 W & 1.5 A \\
\hline
\end{tabular}

\section*{Typical Applications}

\section*{Fixed Output Regulator}

*Required if the regulator is located far from the power supply filter.
**Although no output capacitor is needed for stability, it does help transient response. (If needed, use \(0.1 \mu \mathrm{~F}\), ceramic disc).

Adjustable Output Regulator


TL/H/7781-2
\(V_{\text {OUT }}=5 \mathrm{~V}+\left(5 \mathrm{~V} / \mathrm{R}_{1}+\mathrm{I}_{\mathrm{Q}}\right) \mathrm{R} 25 \mathrm{~V} / \mathrm{R}_{1}>3 \mathrm{I}_{\mathrm{Q}}\), load regulation \(\left(L_{r}\right) \approx[(R 1+R 2) / R 1]\) ( \(L_{r}\) of LM340-5).

Current Regulator

\(I_{\text {OUT }}=\frac{V_{2-3}}{R_{1}}+I_{Q}\)
\(\Delta l_{Q}=1.3 \mathrm{~mA}\) over line and load changes.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 3)}

Input Voltage ( \(\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}\) )
35 V
Internal Power Dissipation (Note 1)
Operating Temperature Range ( \(\mathrm{T}_{\mathrm{A}}\) )
LM140A/LM140
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
LM340A/LM340 \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\begin{tabular}{lr} 
Maximum Junction Temperature & \\
(TO-3 Package K, KC) & \(150^{\circ} \mathrm{C}\) \\
(TO-220 Package T) & \(150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \\
TO-3 Package K, KC & \(300^{\circ} \mathrm{C}\) \\
TO-220 Package T & \(230^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics LM140A/LM340A (Note 2)
\(I_{\text {OUT }}=1 \mathrm{~A},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}(\mathrm{LM} 140 \mathrm{~A})\), or \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}\) (LM340A) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multicolumn{3}{|c|}{Output Voltage} & \multicolumn{2}{|r|}{5 V} & \multicolumn{2}{|r|}{12V} & \multicolumn{2}{|r|}{15V} & \multirow{3}{*}{Units} \\
\hline & \multicolumn{3}{|l|}{Input Voltage (unless otherwise noted)} & \multicolumn{2}{|r|}{10V} & \multicolumn{2}{|r|}{19V} & \multicolumn{2}{|r|}{23V} & \\
\hline & Parameter & & Conditions & Min & Typ Max & Min & Typ Max & Min & Typ \({ }^{\text {Max }}\) & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{0}\)} & \multirow[t]{2}{*}{Output Voltage} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(4.9 \quad 5 \quad 5.1\)} & \multicolumn{2}{|l|}{11.75 121212.25} & 14.7 & \(15 \quad 15.3\) & V \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{P}_{\mathrm{D}} \leq 15 \mathrm{~W}, 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 1 \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}} \\
& \hline
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|cr|}
\hline 4.8 & 5.2 \\
\left(7.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|lr|}
\hline 11.5 & 12.5 \\
\left(14.8 \leq \mathrm{V}_{\mathrm{IN}} \leq 27\right) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{lr}
\hline 14.4 & 15.6 \\
\left(17.9 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\]} & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{\(\Delta \mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{3}{*}{Line Regulation} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{lo}=500 \mathrm{~mA} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
10 \\
\left(7.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{r}
18 \\
\left(14.8 \leq \mathrm{V}_{\mathrm{IN}} \leq 27\right)
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\left(17.9 \leq \mathrm{V}_{\mathrm{IN}} \leq 32\right)
\]} & \[
\mathrm{mV}
\] \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}} \\
& \hline
\end{aligned}
\]} & & \[
\begin{array}{cc}
3 & 10 \\
\left.\leq V_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\] & (14.5s & \[
\begin{array}{cc}
\hline 4 & 18 \\
V_{I N} & \leq 27) \\
\hline
\end{array}
\] & & \[
\begin{array}{lc}
4 & 22 \\
\left.\mathrm{~V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\] & \[
\mathrm{mV}
\] \\
\hline & & \multicolumn{2}{|l|}{\begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}
\] \\
Over Temperature \(\Delta \mathrm{V}_{\mathrm{IN}}\)
\end{tabular}} & & \[
\begin{array}{r}
4 \\
12 \\
\left.V_{\mathrm{IN}} \leq 12\right) \\
\hline
\end{array}
\] & \((16 \leq\) & \[
\begin{array}{r}
9 \\
30 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 22\right) \\
\hline
\end{array}
\] & (20 & \[
\begin{array}{r}
10 \\
30 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 26\right) \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{\(\Delta \mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{2}{*}{Load Regulation} & \[
\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}
\] & \[
\begin{aligned}
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 1.5 \mathrm{~A} \\
& 250 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 750 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{array}{ll}
10 & 25 \\
& 15
\end{array}
\] & & \[
\begin{array}{ll}
\hline 12 & 32 \\
& 19
\end{array}
\] & & \[
\begin{array}{ll}
\hline 12 & 35 \\
& 21 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline & & Over Temp
\[
5 \mathrm{~mA} \leq \mathrm{I}_{0}
\] & perature,
\[
\leq 1 \mathrm{~A}
\] & & 25 & & 60 & & 75 & mV \\
\hline \(\mathrm{I}_{Q}\) & Quiescent Current & \[
\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}
\] & erature & & \[
\begin{gathered}
6 \\
6.5
\end{gathered}
\] & & \[
\begin{gathered}
6 \\
6.5
\end{gathered}
\] & & \[
\begin{gathered}
6 \\
6.5
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{\(\Delta l_{Q}\)} & \multirow[t]{3}{*}{Quiescent Current Change} & \(5 \mathrm{~mA} \leq 1\) & \(\leq 1 \mathrm{~A}\) & & 0.5 & & 0.5 & & 0.5 & mA \\
\hline & & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{O}}=1 \mathrm{~A} \\
& \mathrm{~N} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & & \[
\begin{array}{r}
0.8 \\
\left.\leq V_{I N} \leq 20\right) \\
\hline
\end{array}
\] & \((14.8 \leq\) & \[
\begin{gathered}
0.8 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 27\right) \\
\hline
\end{gathered}
\] & (17.9 & \[
\begin{array}{r}
0.8 \\
\left.\leq V_{\mathbb{I N}} \leq 30\right) \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{O}}=500 \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{1}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~N} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{array}{r}
0.8 \\
\left(8 \leq \mathrm{V}_{\mathrm{IN}} \leq 25\right)
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{r}
0.8 \\
\left(15 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
0.8 \\
\left(17.9 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right)
\end{gathered}
\]} & \[
\mathrm{mA}
\] \\
\hline \(V_{N}\) & Output Noise Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ}\) & , \(10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\) & \multicolumn{2}{|r|}{40} & \multicolumn{2}{|r|}{75} & \multicolumn{2}{|r|}{90} & \(\mu \mathrm{V}\) \\
\hline \[
\frac{\Delta \mathrm{V}_{\mathrm{IN}}}{\Delta \mathrm{~V}_{\mathrm{OUT}}}
\] & Ripple Rejection & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \\
& \text { or } \mathrm{f}=120 \\
& \text { Over Temp } \\
& \mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{f}=120 \mathrm{~Hz}, \mathrm{I}_{\mathrm{O}}=1 \mathrm{~A} \\
& \mathrm{~Hz}, \mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA}, \\
& \text { cerature, } \\
& \mathrm{N} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{aligned}
& 68 \quad 80 \\
& 68 \\
& \left(8 \leq V_{\mathrm{IN}} \leq 18\right) \\
& \hline
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& 61 \quad 72 \\
& 61 \\
& \left(15 \leq \mathrm{V}_{\mathrm{IN}} \leq 25\right) \\
& \hline
\end{aligned}
\]} & \multicolumn{2}{|l|}{\(60 \quad 70\)
60

18.5 \(\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 28.5\right)\)} & \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{~dB} \\
\mathrm{~V} \\
\hline
\end{gathered}
\] \\
\hline \(\mathrm{R}_{0}\) & Dropout Voltage Output Resistance Short-Circuit Current Peak Output Current Average TC of \(\mathrm{V}_{\mathrm{O}}\) & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C}, \\
& \mathrm{f}=1 \mathrm{kHz} \\
& T_{j}=25^{\circ} \mathrm{C} \\
& T_{j}=25^{\circ} \mathrm{C} \\
& \text { Min, } T_{j}=\mathrm{C} \\
& \hline
\end{aligned}
\] & \[
I_{0}=1 \mathrm{~A}
\]
\[
0^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}
\] & & \[
\begin{gathered}
2.0 \\
8 \\
2.1 \\
2.4 \\
-0.6 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
2.0 \\
18 \\
1.5 \\
2.4 \\
-1.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
2.0 \\
19 \\
1.2 \\
2.4 \\
-1.8 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c}
\hline \mathrm{V} \\
\mathrm{~m} \Omega \\
\mathrm{~A} \\
\mathrm{~A} \\
\mathrm{mV} /{ }^{\circ} \mathrm{C} \\
\hline
\end{array}
\] \\
\hline \(\mathrm{V}_{\mathrm{IN}}\) & Input Voltage Required to Maintain Line Regulation & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 7.5 & & 14.5 & & 17.5 & & V \\
\hline
\end{tabular}

Note 1: Thermal resistance of the TO-3 package ( \(\mathrm{K}, \mathrm{KC}\) ) is typically \(4^{\circ} \mathrm{C} / \mathrm{W}\) junction to case and \(35^{\circ} \mathrm{C} / \mathrm{W}\) case to ambient. Thermal resistance of the TO-220 package ( T ) is typically \(4^{\circ} \mathrm{C} / \mathrm{W}\) junction to case and \(50^{\circ} \mathrm{C} / \mathrm{W}\) case to ambient.
Note 2: All characteristics are measured with a capacitor across the input of \(0.22 \mu \mathrm{~F}\) and a capacitor across the output of \(0.1 \mu \mathrm{~F}\). All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( \(t_{w} \leq 10 \mathrm{~ms}\), duty cycle \(\leq 5 \%\) ). Output voltage changes due to changes in internal temperature must be taken into account separately.
Note 3: Refer to RETS140A-12K for LM140K-12, RETS140A-15K for LM140K-15, or RETS140A-05K for LM140K-5.0 military drawing specifications.

Electrical Characteristics LM140 (Note 2) \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) unless otherwise specified


Note 2: All characteristics are measured with a capacitor across the input of \(0.22 \mu \mathrm{~F}\) and a capacitor across the output of \(0.1 \mu \mathrm{~F}\). All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( \(\mathrm{t}_{\mathrm{w}} \leq 10 \mathrm{~ms}\), duty cycle \(\leq 5 \%\) ). Output voltage changes due to changes in internal temperature must be taken into account separately.

Electrical Characteristics LM340 (Note 2) \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multicolumn{3}{|c|}{Output Voltage} & \multicolumn{2}{|r|}{5 V} & \multicolumn{2}{|r|}{12V} & \multicolumn{3}{|c|}{15 V} & \multirow{3}{*}{Units} \\
\hline & \multicolumn{3}{|l|}{Input Voltage (unless otherwise noted)} & \multicolumn{2}{|r|}{10V} & \multicolumn{2}{|r|}{19V} & \multicolumn{3}{|c|}{23V} & \\
\hline & Parameter & & Conditions & Min & Typ Max & Min & Typ \({ }^{\text {Max }}\) & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{0}\)} & \multirow[t]{2}{*}{Output Voltage} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}, 5 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 1 \mathrm{~A}\)} & \multicolumn{2}{|l|}{\(\begin{array}{lll}4.8 & 5 & 5.2\end{array}\)} & \multicolumn{2}{|l|}{\begin{tabular}{|lll|}
11.5 & 12 & 12.5 \\
\hline 11.4 & & 12.6
\end{tabular}} & 14.4 & 15 & 15.6 & V \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{P}_{\mathrm{D}} \leq 15 \mathrm{~W}, 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 1 \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|l|}
\hline 4.75 \leq .25 \\
\left(7.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|cr|}
\hline 11.4 & 12.6 \\
\left(14.5 \leq V_{\text {IN }} \leq 27\right) \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
14.25 \\
\left(17.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{gathered}
\]} & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \multirow[t]{4}{*}{\(\triangle \mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{4}{*}{Line Regulation} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
1 \mathrm{O}=500 \mathrm{~mA} \left\lvert\, \begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}} \\
& \hline 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}
\end{aligned}\right.
\]}} & & \[
\begin{array}{r}
30 \\
\left.\mathrm{~V}_{\text {IN }} \leq 25\right) \\
\hline
\end{array}
\] & & \[
\begin{array}{rr}
4 & 120 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\] & \multicolumn{3}{|l|}{\[
\begin{array}{cr}
4 & 150 \\
\left(17.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\]} & \[
\mathrm{mV}
\] \\
\hline & & & & \multicolumn{2}{|l|}{\[
\begin{array}{r}
50 \\
\left(8 \leq V_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{r}
120 \\
\left(15 \leq \mathrm{V}_{\mathrm{IN}} \leq 27\right) \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\left(18.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right)
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & \multirow[t]{2}{*}{\(10 \leq 1 \mathrm{~A}\)} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}
\end{aligned}
\] & \[
\text { (7.5 } \leq
\] & \[
\begin{array}{r}
50 \\
\left.\leq V_{I N} \leq 20\right) \\
\hline
\end{array}
\] & & \[
\begin{array}{r}
120 \\
\left.\leq V_{\mathrm{IN}} \leq 27\right) \\
\hline
\end{array}
\] & & \[
5 V_{\mathbb{I N}} \leq
\] & \[
\begin{array}{r}
150 \\
-30) \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & & \[
\begin{aligned}
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}
\end{aligned}
\] & & \[
\begin{array}{r}
25 \\
\mathrm{IN} \leq 12) \\
\hline
\end{array}
\] & & \[
\begin{array}{r}
60 \\
\left.\mathrm{~V}_{\mathrm{IN}} \leq 22\right) \\
\hline
\end{array}
\] & & \[
\mathrm{V}_{\mathrm{IN}}
\] & & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & \multirow[t]{2}{*}{Load Regulation} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) &  & & \[
\begin{array}{ll}
\hline 10 & 50 \\
& 25 \\
\hline
\end{array}
\] & & \[
\begin{array}{ll|}
\hline 12 & 120 \\
& 60
\end{array}
\] & & & \[
\begin{aligned}
& 150 \\
& 75
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline & & \multicolumn{2}{|l|}{\(5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 1 \mathrm{~A}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}\)} & & 50 & & 120 & & & 150 & mV \\
\hline \(\mathrm{I}_{\mathrm{Q}}\) & Quiescent Current & \(1 \mathrm{O} \leq 1 \mathrm{~A}\) & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq T_{j} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{gathered}
8 \\
8.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
8 \\
8.5 \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
8 \\
8.5 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \hline
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{\(\Delta l_{Q}\)} & \multirow[t]{3}{*}{Quiescent Current Change} & \multicolumn{2}{|l|}{\(5 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 1 \mathrm{~A}\)} & & 0.5 & & 0.5 & & & 0.5 & mA \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}} \leq 1 \mathrm{~A} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\]} & & \[
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 20\right)
\] & & \[
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 27\right)
\] & & \[
5 V_{I N}
\] & \[
\begin{array}{r}
1.0 \\
530 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{l}_{\mathrm{O}}=500 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\]} & & \[
\begin{array}{r}
1.0 \\
\left.\mathrm{~V}_{\mathrm{IN}} \leq 25\right) \\
\hline
\end{array}
\] & & \[
\begin{gathered}
1.0 \\
\left.\leq V_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{gathered}
\] & (17.5 & \(\mathrm{V}_{\text {IN }}\) & \[
\begin{array}{r}
1.0 \\
530) \\
\hline
\end{array}
\] & \[
\mathrm{mA}
\] \\
\hline \(V_{N}\) & Output Noise Voltage & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\)} & & 40 & & 75 & & 90 & & \(\mu \mathrm{V}\) \\
\hline \[
\frac{\Delta \mathrm{V}_{\mathrm{IN}}}{\Delta \mathrm{~V}_{\mathrm{OUT}}}
\] & Ripple Rejection & \multicolumn{2}{|l|}{\[
\begin{aligned}
& f=120 \mathrm{~Hz}\left\{\begin{array}{l}
\mathrm{l} \leq 1 \mathrm{~A}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
\text { or } \mathrm{lO} \leq 500 \mathrm{~mA}, \\
0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}
\end{array}\right. \\
& \mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\]} & \multicolumn{2}{|l|}{\(62 \quad 80\)
62
\(\left(8 \leq V_{I N} \leq 18\right)\)} & \multicolumn{2}{|l|}{\(55 \quad 72\)
55
\(\left(15 \leq \mathrm{V}_{\mathrm{IN}} \leq 25\right)\)} & \multicolumn{3}{|l|}{\(54 \quad 70\)
54
\(\left(18.5 \leq V_{I N} \leq 28.5\right)\)} & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB} \\
& \mathrm{~V} \\
& \hline
\end{aligned}
\] \\
\hline \(\mathrm{R}_{\mathrm{O}}\) & Dropout Voltage Output Resistance Short-Circuit Current Peak Output Current Average TC of \(\mathrm{V}_{\text {OUT }}\) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{0} \\
& \mathrm{f}=1 \mathrm{kHz} \\
& \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq++
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{O}=1 \mathrm{~A} \\
& +125^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{gathered}
\hline 2.0 \\
8 \\
2.1 \\
2.4 \\
-0.6 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
2.0 \\
18 \\
1.5 \\
2.4 \\
-1.5 \\
\hline
\end{gathered}
\] & & 2.0
19
1.2
2.4
-1.8 & & V
\(\mathrm{m} \Omega\)
A
A
\(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{V}_{\text {IN }}\) & Input Voltage Required to Maintain Line Regulation & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{l}_{0}\) & \(\leq 1 \mathrm{~A}\) & 7.5 & & 14.6 & & 17.7 & & & V \\
\hline
\end{tabular}

Note 2: All characteristics are measured with a capacitor across the input of \(0.22 \mu \mathrm{~F}\) and a capacitor across the output of \(0.1 \mu \mathrm{~F}\). All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( \(\mathrm{t}_{\mathrm{w}} \leq 10 \mathrm{~ms}\), duty cycle \(\leq 5 \%\) ). Output voltage changes due to changes in internal temperature must be taken into account separately.

\section*{Typical Performance Characteristics}


Note: Shaded area refers to LM340A/LM340.


JUNCTION TEMPERATURE ( \({ }^{\circ} \mathrm{C}\) )



Note: Shaded area refers to LM340A/LM340.


Typical Performance Characteristics (Continued)


\section*{Equivalent Schematic}


TL/H/7781-7

\section*{Application Hints}

The LM340 is designed with thermal protection, output short-circuit protection and output transistor safe area protection. However, as with any IC regulator, it becomes necessary to take precautions to assure that the regulator is not inadvertently damaged. The following describes possible misapplications and methods to prevent damage to the regulator.
Shorting the Regulator Input: When using large capacitors at the output of these regulators, a protection diode connected input to output (Figure 1) may be required if the input is shorted to ground. Without the protection diode, an input short will cause the input to rapidly approach ground potential, while the output remains near the initial \(V_{\text {OUT }}\) because of the stored charge in the large output capacitor. The capacitor will then discharge through a large internal input to output diode and parasitic transistors. If the energy released by the capacitor is large enough, this diode, low current metal and the regulator will be destroyed. The fast diode in Figure 1 will shunt most of the capacitors discharge current around the regulator. Generally no protection diode is required for values of output capacitance \(\leq 10 \mu \mathrm{~F}\).


FIGURE 1. Input Short

Raising the Output Voltage above the Input Voltage: Since the output of the LM340 does not sink current, forcing the output high can cause damage to internal low current paths in a manner similar to that just described in the "Shorting the Regulator Input" section.
Regulator Floating Ground(Figure 2): When the ground pin alone becomes disconnected, the output approaches the unregulated input, causing possible damage to other circuits connected to \(\mathrm{V}_{\text {OUT }}\). If ground is reconnected with power "ON", damage may also occur to the regulator. This fault is most likely to occur when plugging in regulators or modules with on card regulators into powered up sockets. Power should be turned off first, thermal limit ceases operating, or ground should be connected first if power must be left on.
Transient Voltages: If transients exceed the maximum rated input voltage of the 340, or reach more than 0.8 V below ground and have sufficient energy, they will damage the regulator. The solution is to use a large input capacitor, a series input breakdown diode, a choke, a transient suppressor or a combination of these.


\section*{TL/H/7781-9}

FIGURE 2. Regulator Floating Ground


FIGURE 3. Transients

\section*{Connection Diagrams}

TO-3 Metal Can Package ( K and KC)


TL/H/7781-11
Bottom View
Steel Package Order Numbers:
LM140AK-5.0 LM140K-5.0 LM340AK-5.0 LM340K-5.0
LM140AK-12 LM140K-12 LM340AK-12 LM340K-12
LM140AK-15 LM140K-15 LM340AK-15 LM340K-15
See Package Number K02A
Aluminum Package Order Numbers:
LM340KC-5.0
LM340KC-12
LM340KC-15
See Package Number KC02A

TO-220 Power Package (T)


Top View
Plastic Package Order Numbers:
LM340AT-5.0 LM340T-5.0 LM340AT-12 LM340T-12 LM340AT-15 LM340T-15 See Package Number T03B

National Semiconductor Corporation

\section*{LM140L/LM340L Series 3-Terminal Positive Regulators}

\section*{General Description}

The LM140L series of three terminal positive regulators is available with several fixed output voltages making them useful in a wide range of applications. The LM140LA is an improved version of the LM78LXX series with a tighter output voltage tolerance (specified over the full military temperature range), higher ripple rejection, better regulation and lower quiescent current. The LM140LA regulators have \(\pm 2 \% V_{\text {OUT }}\) specification, \(0.04 \% / V\) line regulation, and \(0.01 \% / \mathrm{mA}\) load regulation. When used as a zener diode/resistor combination replacement, the LM140LA usually results in an effective output impedance improvement of two orders of magnitude, and lower quiescent current. These regulators can provide local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow the LM140LA to be used in logic systems, instrumentation, \(\mathrm{Hi}-\mathrm{Fi}\), and other solid state electronic equipment. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.
The LM140LA/LM340LA are available in the low profile metal three lead TO-39 \((\mathrm{H})\) and the LM340LA are also available in the plastic TO-92 (Z). With adequate heat sinking the regulator can deliver 100 mA output current. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation
becomes too high for the heat sinking provided, the thermal shut-down circuit takes over, preventing the IC from overheating.
For applications requiring other voltages, see LM117L Data Sheet.

\section*{Features}
- Line regulation of \(0.04 \% / \mathrm{V}\)
- Load regulation of \(0.01 \% / \mathrm{mA}\)
- Output voltage tolerances of \(\pm 2 \%\) at \(T_{j}=25^{\circ} \mathrm{C}\) and \(\pm 4 \%\) over the temperature range (LM140LA) \(\pm 3 \%\) over the temperature range (LM340LA)
- Output current of 100 mA
- Internal thermal overload protection
- Output transistor safe area protection
- Internal short circuit current limit
- Available in metal TO-39 low profile package (LM140LA/LM340LA) and plastic TO-92 (LM340LA)

Output Voltage Options
\begin{tabular}{lrrr} 
LM140LA-5.0 & 5 V & LM340LA-5.0 & 5 V \\
LM140LA-12 & 12 V & LM340LA-12 & 12 V \\
LM140LA-15 & 15 V & LM340LA-15 & 15 V
\end{tabular}

\section*{Connection Diagrams}


TL/H/7782-2
Bottom View
Order Number LM140LAH-5.0, LM140LAH-12, LM140LAH-15, LM340LAH-5.0, LM340LAH-12 or LM340LAH-15 See NS Package Number H03A


Bottom View

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 5)}

Input Voltage
\(5.0 \mathrm{~V}, 12 \mathrm{~V}, 15 \mathrm{~V}\) Output Voltage Options
Internal Power Dissipation (Note 1)

35 V Internally Limited

Operating Temperature Range
\begin{tabular}{lr} 
LM140LA & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM340LA & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature & \(+150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \\
Metal Can (H package) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Molded TO-92 & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(+300^{\circ} \mathrm{C}\) \\
Plastic TO-92 & \(+230^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics (Note 2)
Test conditions unless otherwise specified. \(T_{A}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}(\mathrm{LM} 140 \mathrm{LA}), \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}(\mathrm{LM} 340 \mathrm{LA}), \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}\), \(\mathrm{C}_{\mathrm{IN}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.01 \mu \mathrm{~F}\).


Note 1: Thermal resistance of H -package is typically \(26^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{j}} \mathrm{C}, 250^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{jA}}\) still air, and \(94^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{jA}} 400 \mathrm{If} / \mathrm{min}\) of air. For the Z-package is \(60^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{j}} \mathrm{C}, 232^{\circ} \mathrm{C} /\) W \(\theta_{\mathrm{jA}}\) still air, and \(88^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{jA}}\) at \(400 \mathrm{lf} / \mathrm{min}\) of air. The maximum junction temperature shall not exceed \(125^{\circ} \mathrm{C}\) on electrical parameters.
Note 2: The maximum steady state usable output current and input voltage are very dependent on the heat sinking and/or lead length of the package. The data above represent pulse test conditions with junction temperatures as indicated at the initiation of tests.
Note 2: It is recommended that a minimum load capacitor of \(0.01 \mu \mathrm{~F}\) be used to limit the high frequency noise bandwidth.
Note 4: The temperature coefficient of \(\mathrm{V}_{\text {OUT }}\) is typically within \(0.01 \% \mathrm{~V}_{\mathrm{O}} /{ }^{\circ} \mathrm{C}\).
Note 5: Refer to RETS140-12H for LM140LAH-12, RETS140-15H for LM140LAH-15 or RETS140-15H for LM140LAH-5.0 military specification.

\section*{Typical Performance Characteristics}


\section*{Typical Applications}

Fixed Output Regulator


TL/H/7782-5
*Required if the regulator is located far from the power supply filter.
**See note 3 in the electrical characteristics table.

Adjustable Output Regulator


TL/H/7782-6
\(V_{\text {OUT }}=5 V+\left(5 V / R 1+I_{O}\right) R 2\)
\(5 \mathrm{~V} / \mathrm{R} 1=3\) lo load regulation \((\mathrm{L}),[(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 1](\mathrm{L}\), of LM140LA-5.0)


\section*{LM145/LM345 Negative Three Amp Regulator}

\section*{General Description}

The LM145 is a three-terminal negative regulator with a fixed output voltage of -5 V or -5.2 V , and up to 3 A load current capability. This device needs only one external com-ponent-a compensation capacitor at the output, making it easy to apply. Worst case guarantees on output voltage deviation due to any combination of line, load or temperature variation assure satisfactory system operation.
Exceptional effort has been made to make the LM145 immune to overload conditions. The regulator has current limiting which is independent of temperature, combined with thermal overload protection. Internal current limiting protects against momentary faults while thermal shutdown prevents junction temperatures from exceeding safe limits during prolonged overloads.
Although primarily intended for fixed output voltage applications, the LM145 may be programmed for higher output voltages with a simple resistive divider. The low quiescent drain
current of the device allows this technique to be used with good regulation.
The LM145 comes in a hermetic TO-3 package rated at 25W. A reduced temperature range part LM345 is also available.

\section*{Features}

■ Output voltage accurate to better than \(\pm 2 \%\)
- Current limit constant with temperature
- Internal thermal shutdown protection
- Operates with input-output voltage differential of 2.8 V at full rated load over full temperature range
- Regulation guaranteed with 25 W power dissipation
- 3A output current guaranteed
- Only one external component needed
- \(100 \%\) electrical burn-in

\section*{Schematic Diagram}


TL/H/7785-1

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 3)
Input Voltage 20 V
Input-Output Differential 20V

Power Dissipation
Internally Limited Operating Junction Temperature Range
\begin{tabular}{lr} 
LM145 & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
LM345 & \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec. ) & \(300^{\circ} \mathrm{C}\)
\end{tabular}

\section*{Electrical Characteristics (-5V \& -5.2 V ) (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LM145} & \multicolumn{3}{|c|}{LM345} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \[
\begin{gathered}
\text { Output Voltage } \\
5.0 \mathrm{~V} \\
5.2 \mathrm{~V} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \text { IOUT }=5 \mathrm{~mA}, \\
& \mathrm{~V}_{\text {IN }}=-7.5
\end{aligned}
\] & \[
\begin{aligned}
& -5.1 \\
& -5.3
\end{aligned}
\] & \[
\begin{aligned}
& -5.0 \\
& -5.2
\end{aligned}
\] & \[
\begin{aligned}
& -4.9 \\
& -5.1
\end{aligned}
\] & \[
\begin{aligned}
& -5.2 \\
& -5.4
\end{aligned}
\] & \[
\begin{aligned}
& -5.0 \\
& -5.2
\end{aligned}
\] & \[
\begin{aligned}
& -4.8 \\
& -5.0
\end{aligned}
\] & \[
\begin{aligned}
& \text { V } \\
& \text { V }
\end{aligned}
\] \\
\hline Line Regulation (Note 2) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& -20 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq-7.5 \mathrm{~V}
\end{aligned}
\] & & 5 & 15 & & 5 & 25 & mV \\
\hline Load Regulation (Note 2) & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathbb{I N}}=-7.5 \mathrm{~V} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 3 \mathrm{~A}
\end{aligned}
\] & & 30 & 75 & & 30 & 100 & mV \\
\hline \[
\begin{aligned}
& \text { Output Voltage } \\
& 5.0 \mathrm{~V} \\
& 5.2 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -20 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq-7.8 \mathrm{~V} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 3 \mathrm{~A} \\
& \mathrm{P} \leq 25 \mathrm{~W} \\
& \mathrm{~T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {MAX }} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& -5.20 \\
& -5.40
\end{aligned}
\] & & \[
\begin{aligned}
& -4.80 \\
& -5.00
\end{aligned}
\] & \[
\begin{aligned}
& -5.25 \\
& -5.45
\end{aligned}
\] & & \[
\begin{aligned}
& -4.75 \\
& -4.95
\end{aligned}
\] & \[
\begin{aligned}
& \text { V } \\
& \text { V }
\end{aligned}
\] \\
\hline Quiescent Current & \[
\begin{aligned}
& -20 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq-7.5 \mathrm{~V} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 3 \mathrm{~A} \\
& \hline
\end{aligned}
\] & & 1.0 & 3.0 & & 1.0 & 3.0 & mA \\
\hline Short Circuit Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=-7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{IN}}=-20 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{aligned}
& 4 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 5.5 \\
& 3.5
\end{aligned}
\] & & \[
\begin{aligned}
& 4 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 5.5 \\
& 3.5
\end{aligned}
\] & \[
\begin{aligned}
& \text { A } \\
& \text { A }
\end{aligned}
\] \\
\hline Output Noise Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=4.7 \mu \mathrm{~F} \\
& 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}
\end{aligned}
\] & & 150 & & & 150 & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & & 5 & 50 & & 5 & 50 & mV \\
\hline Thermal Resistance Junction to Case & & & 2 & & & 2 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply: \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+150^{\circ} \mathrm{C}\) for the LM 145 and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 345 . \mathrm{V}_{\mathrm{IN}}=7.5 \mathrm{~V}\) and lout \(=5 \mathrm{~mA}\). Although power dissipation is internally limited, electrical specifications apply only for power levels up to 25 W . For calculations of junction temperature rise due to power dissipation, use a thermal resistance of \(35^{\circ} \mathrm{C} / \mathrm{W}\) for the \(\mathrm{TO}-3\) with no heat sink. With a heat sink, use \(2^{\circ} \mathrm{C} / \mathrm{W}\) for junction to case thermal resistance.

Note 2: Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects must be taken into account separately. To ensure constant junction temperature, pulse testing with a low duty cycle is used.
Note 3: Refer to RETS145K-5.2V for LM145K-5.2V or RETS145K-5V for LM145K-5.0 military specifications.

\section*{Connection Diagram}

Metal Can Package


Bottom View
Order Number LM145K-5.0,
LM345K-5.0, LM145K-5.2, or LM345K-5. 2
See NS Package Number K02A

Typical Applications
Fixed Regulator


TL/H/7785-3
\(\dagger\) Required for stability. For value given, capacitor must be solid tantalum. \(50 \mu \mathrm{~F}\) aluminum electrolytic may be substituted. Values given may be increased without limit.
*Required if regulator is separated from filter capacitor. For value given, capacitor must be solid tantulum. \(50 \mu \mathrm{~F}\) aluminum electrolytic may be substituted.

\section*{Typical Performance Characteristics}


Typical Applications (Continued)


TL/H/7785-5
*Select resistors to set output voltage. \(1 \mathrm{ppm} / \mathrm{C}\) tracking suggested.
**C1 is not needed if power supply filter capacitor is within \(3^{\prime \prime}\) of regulator. \(\dagger\) Determines zener current. May be adjusted to minimize temperature drift.
\(\dagger\) Solid tantalum.
Load and line regulation \(<0.01 \%\)
Temperature drift \(<0.001 \% / \mathrm{C}\)

Typical Applications (Continued)
High Stability Regulator


TL/H/7785-6
\({ }^{*} \mathrm{C} 1\) is not needed if power supply filter capacitor is within \(3^{\prime \prime}\) of regulator.
†Keep C4 within 2" of LM345.
**D2 sets initial output voltage accuracy. The LM113 is available in \(-5,-2\), and \(-1 \%\) tolerance.
-2V ECL Termination Regulator


TL/H/7785-8
*Optional. Improves transient response and ripple rejection.
\[
\mathrm{V}_{\mathrm{OUT}}=-5 \mathrm{~V}\left(\frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 2}\right)
\]

National
Semiconductor Corporation

\section*{LM150/LM350 3 Amp Adjustable Power Regulators}

\section*{General Description}

The LM150/LM350 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of \(3 A\) over a 1.2 V to 33 V output range. They are exceptionally easy to use and require only 2 external resistors to set the output voltage. Further, both line and load regulation are comparable to discrete designs. Also, the LM150 is packaged in standard transistor packages which are easily mounted and handled.
In addition to higher performance than fixed regulators, the LM150 series offers full overload protection available only in IC's. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is accidentally disconnected.
Normally, no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3 -terminal regulators.
Besides replacing fixed regulators or discrete designs, the LM150 is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input to output differential is not exceeded, i.e., avoid short-circuiting the output.

Also, it makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment pin and output, the LM150 can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2 V where most loads draw little current.
The LM150K/LM350K are packaged in standard steel TO-3 transistor packages. The LM350T is packaged in a TO-220 plastic package. The LM150 is rated for operation from \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\), and the LM350 from \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{Features}
- Adjustable output down to 1.2 V
- Guaranteed 3A output current

Line regulation typically \(0.005 \% / \mathrm{V}\)
- Load regulation typically \(0.1 \%\)
- Guaranteed thermal regulation
- Output is short circuit protected
- Current limit constant with temperature
- 100\% electrical burn-in in thermal limit
- Eliminates the need to stock many voltages
- Standard 3-lead transistor package
- 86 dB ripple rejection

\section*{Typical Applications}

\subsection*{1.2V-25V Adjustable Regulator}


TL/H/9061-1
Full output current not available at high input-output voltages.
\(\dagger\) Optional-improves transient response. Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.
*Needed if device is more than 6 inches from filter capacitors.
\(\dagger \dagger V_{\text {OUT }}=1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)+\mathrm{I}_{\mathrm{ADJ}}(\mathrm{R} 2)\)
Note: Usually R1 \(=240 \Omega\) for LM150 and \(R 1=120 \Omega\) for LM350.


Regulator and Voltage Reference


TL/H/9061-3

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 3)}

Power Dissipation Internally limited
Input-Output Voltage Differential
35 V
\(\begin{array}{lr}\text { Operating Junction Temperature Range } & \\ \text { LM150 } & -55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ \text { LM350 } & 0^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\end{array}\)
Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM150} & \multicolumn{3}{|c|}{LM350} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right) \leq 35 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{L}}=0.010 \mathrm{~A}(\text { Note } 2)
\end{aligned}
\] & & 0.005 & 0.01 & & 0.005 & 0.03 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 3 \mathrm{~A}\) & & 0.1 & 0.3 & & 0.1 & 0.5 & \% \\
\hline Thermal Regulation & Pulse \(=20 \mathrm{~ms}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 0.002 & 0.01 & & 0.002 & 0.03 & \%/W \\
\hline Adjustment Pin Current & & & 50 & 100 & & 50 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change & \[
\begin{aligned}
& 10 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 3 \mathrm{~A} \\
& 3 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right) \leq 35 \mathrm{~V}
\end{aligned}
\] & & 0.2 & 5 & & 0.2 & 5 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage & \[
\begin{aligned}
& 3 V \leq\left(V_{\text {IN }}-V_{\text {OUT }}\right) \leq 35 V,(\text { Note } 3) \\
& 10 \mathrm{~mA} \leq \mathrm{IOUT} \leq 3 \mathrm{~A}, \mathrm{P} \leq 30 \mathrm{~W}
\end{aligned}
\] & 1.20 & 1.25 & 1.30 & 1.20 & 1.25 & 1.30 & V \\
\hline Line Regulation & \[
\begin{aligned}
& 3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 35 \mathrm{~V}, \text { (Note 2) } \\
& \mathrm{I}_{\mathrm{L}}=0.010 \mathrm{~A}
\end{aligned}
\] & & 0.02 & 0.05 & & 0.02 & 0.07 & \%/V \\
\hline Load Regulation & \(10 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 3 \mathrm{~A}\), (Note 2) & & 0.3 & 1 & & 0.3 & 1.5 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {MAX }}\) & & 1 & & & 1 & & \% \\
\hline Minimum Load Current & \(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=35 \mathrm{~V}\) & & 3.5 & 5 & & 3.5 & 10 & mA \\
\hline Current Limit & \[
\begin{aligned}
& \left(V_{I N}-V_{\text {OUT }}\right) \leq 10 \mathrm{~V} \\
& \left(V_{I N}-V_{\text {OUT }}\right)=30 \mathrm{~V}, T_{\mathrm{j}}=+25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& 3.0 \\
& 0.3 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
4.5 \\
1 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
3.0 \\
0.25 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
4.5 \\
1 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline RMS Output Noise, \% of V \({ }_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.001 & & & 0.001 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz} \\
& \mathrm{C}_{\text {ADJ }}=10 \mu \mathrm{~F}
\end{aligned}
\] & 66 & \[
\begin{aligned}
& 65 \\
& 86
\end{aligned}
\] & & 66 & \[
\begin{aligned}
& 65 \\
& 86
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline Long Term Stability & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, 1000\) hours & & 0.3 & 1 & & 0.3 & 1 & \% \\
\hline Thermal Resistance, Junction to Case & \begin{tabular}{l}
K Package \\
T Package
\end{tabular} & & 3 & \[
\begin{gathered}
1.5 \\
4 \\
\hline
\end{gathered}
\] & & 3 & \[
\begin{gathered}
1.5 \\
4 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& \hline
\end{aligned}
\] \\
\hline Thermal Resistance, Junction to Ambient (No Heat Sink) & \begin{tabular}{l}
K Package \\
T Package
\end{tabular} & & \[
\begin{aligned}
& 35 \\
& 50
\end{aligned}
\] & & & \[
\begin{aligned}
& 35 \\
& 50
\end{aligned}
\] & & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply \(-55^{\circ} \mathrm{C} \leq T_{j} \leq+150^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 150,0^{\circ} \mathrm{C} \leq T_{j} \leq 125^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 350 . \mathrm{V}_{\text {IN }}-V_{\text {OUT }}=5 \mathrm{~V}\), and lout \(=10 \mathrm{~mA}\). These specifications are applicable for power dissipations up to 30 W for the K package and 25 W for the T package. Power dissipation is guaranteed at these values up to 15 volts input-output differential. Above 15 volts differential, power dissipation will be limited by internal protection circuitry.
Note 2: Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
Note 3: Refer to RETS150K drawing for military specifications of the LM150K.

\section*{Connection Diagrams (See Physical Dimensions section for further information)}
(TO-3 STEEL)
Metal Can Package


TL/H/9061-4
Bottom View
(TO-220)
Plastic Package


TL/H/9061-5
Front View
Order Number LM350T See NS Package Number T03B

Order Number LM150K STEEL or LM350K STEEL See NS Package Number K02A

Typical Performance Characteristics


Dropout Voltage







Line Transient Response




Ripple Rejection


Load Transient Response


TL/H/9061-6

\section*{Application Hints}

In operation, the LM150 develops a nominal 1.25 V reference voltage, \(\mathrm{V}_{\text {REF }}\), between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current \(I_{1}\) then flows through the output set resistor R2, giving an output voltage of
\[
V_{\text {OUT }}=V_{\text {REF }}\left(1+\frac{R 2}{R 1}\right)+l_{\mathrm{ADJ}} R 2 .
\]


TL/H/9061-7
FIGURE 1
Since the \(50 \mu \mathrm{~A}\) current from the adjustment terminal represents an error term, the LM150 was designed to minimize \(I_{\text {ADJ }}\) and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.

\section*{EXTERNAL CAPACITORS}

An input bypass capacitor is recommended. A \(0.1 \mu \mathrm{~F}\) disc or \(1 \mu \mathrm{~F}\) solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used but the above values will eliminate the possibility of problems.
The adjustment terminal can be bypassed to ground on the LM150 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a \(10 \mu \mathrm{~F}\) bypass capacitor 86 dB ripple rejection is obtainable at any output level. Increases over \(10 \mu \mathrm{~F}\) do not appreciably improve the ripple rejection at frequencies above 120 Hz . If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.
In general, the best type of capacitors to use is solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about \(25 \mu \mathrm{~F}\) in aluminum electrolytic to equal \(1 \mu \mathrm{~F}\) solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies, but some types have a large decrease in capacitance at frequencies around 0.5 MHz . For this reason, \(0.01 \mu \mathrm{~F}\) disc may seem to work better than a \(0.1 \mu \mathrm{~F}\) disc as a bypass.
Although the LM150 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF . A \(1 \mu \mathrm{~F}\) solid tantalum (or \(25 \mu \mathrm{~F}\) aluminum electrolytic) on the output swamps this effect and insures stability.

\section*{LOAD REGULATION}

The LM150 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually \(240 \Omega\) ) should be tied directly to the output (case) of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15 V regulator with \(0.05 \Omega\) resistance between the regulator and load will have a load regulation due to line resistance of \(0.05 \Omega \times I_{L}\). If the set resistor is connected near the load the effective line resistance will be \(0.05 \Omega(1+\mathrm{R} 2 / \mathrm{R} 1)\) or in this case, 11.5 times worse.
Figure 2 shows the effect of resistance between the regulator and \(240 \Omega\) set resistor.


TL/H/9061-8
FIGURE 2. Regulator with Line Resistance in Output Lead
With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the case. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.

\section*{PROTECTION DIODES}

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most \(10 \mu \mathrm{~F}\) capacitors have low enough internal series resistance to deliver 20A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.
When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of \(\mathrm{V}_{\mathbb{I}}\). In the LM150, this discharge path is through a large junction that is able to sustain 25A surge with no problem. This is not true of other types of positive regulators. For output capacitors of \(25 \mu \mathrm{~F}\) or less, there is no need to use diodes.
The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the LM150 is a \(50 \Omega\) resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and \(10 \mu \mathrm{~F}\) capacitance. Figure 3 shows an LM150 with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.

Application Hints (Continued)


D1 protects against C1
D2 Provects sainas \(\mathbf{C 2}\)
\(V_{O U T}=1.25 V\left(1+\frac{R 2}{R 1}\right)+I_{A D J} R 2\)

TL/H/9061-9
FIGURE 3. Regulator with Protection Diodes
Schematic Diagram


Typical Applications (Continued)


\section*{Typical Applications (Continued)}


Adjustable Regulator with Improved Ripple Rejection

\(\dagger\) Solid tantalum
TL/H/9061-15
*Discharges C1 if output is shorted to ground

High Stability 10V Regulator


TL/H/9061-16

Digitally Selected Outputs

*Sets maximum \(\mathrm{V}_{\text {OUT }}\)

Typical Applications (Continued)


TL/H/10061-18


TL/H/9061-19
*Min output \(\approx 1.2 \mathrm{~V}\)


TL/H/9061-20

Typical Applications (Continued)
5A Constant Voltage/Constant Current Regulator


TL/H/9061-21


Typical Applications (Continued)



TL/H/9061-25
*Minimum load current \(\approx 4 \mathrm{~mA}\)


Typical Applications (Continued)


TL/H/9061-28
\(\dagger\) Minimum load-10 mA
*All outputs within \(\pm 100 \mathrm{mV}\)


TL/H/9061-29

Simple 12V Battery Charger


TL/H/9061-30
*R \(R_{S}\) sets output impedance of charger: \(Z_{O U T}=R_{S}\left(1+\frac{R 2}{R_{1}}\right)\)
Use of \(R_{S}\) allows low charging rates with fully
charged battery.
\({ }^{* *} 1000 \mu \mathrm{~F}\) is recommended to filter out any input transients


National Semiconductor Corporation

\section*{LM196/LM396 10 Amp Adjustable Voltage Regulator}

\section*{General Description}

The LM196 is a 10 amp regulator, adjustable from 1.25 V to 15 V , which uses a revolutionary new IC fabrication structure to combine high power discrete transistor technology with modern monolithic linear IC processing. This combination yields a high-performance single-chip regulator capable of supplying in excess of 10 amps and operating at power levels up to 70 watts. The regulators feature on-chip trimming of reference voltage to \(\pm 0.8 \%\) and simultaneous trimming of reference temperature drift to \(30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typical. Thermal interaction between control circuitry and the pass transistor which affects the output voltage has been reduced to extremely low levels by strict attention to isothermal layout. This interaction, called thermal regulation, is \(100 \%\) tested.
These new regulators have all the protection features of popular lower power adjustable regulators such as LM117 and LM138, including current limiting and thermal limiting. The combination of these features makes the LM196 immune to blowout from output overloads or shorts, even if the adjustment pin is accidentally disconnected. All devices are "burned-in" in thermal shutdown to guarantee proper operation of these protective features under actual overload conditions.
Output voltage is continuously adjustable from 1.25 V to 15V. Higher output voltages are possible if the maximum input-output voltage differential specification is not exceeded. Full load current of 10A is available at all output voltages, subject only to the maximum power limit of 70 W and of course, maximum junction temperature.

The LM196 is exceptionally easy to use. Only two external resistors are used to to set output voltage. On-chip adjustment of the reference voltage allows a much tighter specification of output voltage, eliminating any need for trimming in most cases. The regulator will tolerate an extremely wide range of reactive loads, and does not depend on external capacitors for frequency stabilization. Heat sink requirements are much less stringent, because overload situations do not have to be accounted for-only worst-case full load conditions.
The LM196 is in a TO-3 package with oversized ( 0.060 ") leads to provide best possible load regulation. Operating junction temperature range is \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\). The LM396 is specified for a \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) junction temperature range.

\section*{Features}

\section*{Common}
- Output pre-trimmed to \(\pm 0.8 \%\)
- 10A guaranteed output current
- 100\% burn-in in thermal limit
- 70W maximum power dissipation
- Adjustable output-1.25V to 15 V
\(\square\) Internal current and power limiting
- Guaranteed thermal resistance

Output voltage guaranteed under worst-case conditions \(\square\) Output is short circuit protected

\section*{Typical Applications}
\[
\mathrm{V}_{\mathrm{OUT}}=(1.25 \mathrm{~V})\left(\frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 1}\right)+\mathrm{I}_{\mathrm{ADJ}}(\mathrm{R} 2)
\]

*For best TC of \(\mathrm{V}_{\text {OUT, }}\) R1 should be wirewound or metal film, \(1 \%\) or better.
**R2 should be same type as R1, with TC tracking of \(30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or better.
\(\dagger\) C1 is necessary only if main filter capacitor is more than \(6^{\prime \prime}\) away, assuming \#18 or larger leads.
\(\dagger \dagger \mathrm{C} 2\) is not absolutely necessary, but is suggested to lower high frequency output impedance. Output capacitors in the range of \(1 \mu \mathrm{~F}\) to \(1000 \mu \mathrm{~F}\) of aluminum or tantalum electrolytic are commonly used to provide improved output impedance and rejection of transients.
'C3 improves ripple rejection, output impedance, and noise. C2 should be \(1 \mu \mathrm{~F}\) or larger close to the regulator if C3 is used.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Power Dissipation
Internally Limited
Input-Output Voltage Differential
20V
Operating Junction Temperature Range
\begin{tabular}{cr} 
LM196 Control Section & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Power Transistor & \(-55^{\circ} \mathrm{C}\) to \(+200^{\circ} \mathrm{C}\) \\
LM396 Control Section & \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Power Transistor & \(0^{\circ} \mathrm{C}\) to \(+175^{\circ} \mathrm{C}\)
\end{tabular}

Storage Temperature
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 seconds) \(300^{\circ} \mathrm{C}\)
ESD rating to be determined

\section*{Pre-Conditioning}

100\% Burn-In in Thermal Limit

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM196} & \multicolumn{3}{|c|}{LM396} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Reference Voltage & I OUT \(=10 \mathrm{~mA}\) & 1.24 & 1.25 & 1.26 & 1.23 & 1.25 & 1.27 & V \\
\hline Reference Voltage (Note 2) & \[
\begin{aligned}
& \mathrm{V}_{\text {MIN }} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 20 \mathrm{~V} \\
& 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} 10 \mathrm{~A}, \mathrm{P} \leq \mathrm{P}_{\text {MAX }} \\
& \text { Full Temperature Range }
\end{aligned}
\] & 1.22 & 1.25 & 1.28 & 1.21 & 1.25 & 1.29 & V \\
\hline Line Regulation (Note 3) & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{MIN}} \leq\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right) \leq 20 \mathrm{~V}
\] \\
Full Temperature Range
\end{tabular} & & 0.005 & \[
\begin{aligned}
& 0.01 \\
& 0.05
\end{aligned}
\] & & 0.005 & \[
\begin{aligned}
& 0.02 \\
& 0.05
\end{aligned}
\] & \[
\begin{aligned}
& \% / V \\
& \% / V
\end{aligned}
\] \\
\hline Load Regulation LM196/LM396 (Note 4) & \[
\begin{aligned}
& 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 10 \mathrm{~A} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \leq 10 \mathrm{~V}, \mathrm{P} \leq \mathrm{P}_{\text {MAX }} \\
& \text { Full Temperature Range } \\
& \hline
\end{aligned}
\] & & & \[
\begin{array}{r}
0.1 \\
0.15 \\
\hline
\end{array}
\] & & & \[
\begin{gathered}
0.1 \\
0.15 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \% / V \\
& \% / A \\
& \hline
\end{aligned}
\] \\
\hline Ripple Rejection (Note 5) & \begin{tabular}{l}
\[
\mathrm{C}_{\mathrm{ADJ}}=25 \mu \mathrm{~F}, \mathrm{f}=120 \mathrm{~Hz}
\] \\
Full Temperature Range
\end{tabular} & \[
\begin{aligned}
& 60 \\
& 54
\end{aligned}
\] & 74 & & \[
\begin{aligned}
& 66 \\
& 54
\end{aligned}
\] & 74 & & \[
\mathrm{dB}
\]
\[
\mathrm{dB}
\] \\
\hline Thermal Regulation (Note 6) & \(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\), I OUT \(=10 \mathrm{~A}\) & & 0.003 & 0.005 & & 0.003 & 0.015 & \%/W \\
\hline Average Output Voltage Temperature Coefficient & \(\mathrm{T}_{\mathrm{jMIN}} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\mathrm{j} M A X}\) (See Curves for Limits) & & 0.003 & & & 0.003 & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Adjustment Pin Current & & & 50 & 100 & & 50 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change (Note 7) & \[
\begin{aligned}
& 10 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 10 \mathrm{~A} \\
& 3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \leq 20 \mathrm{~V} \\
& \mathrm{P} \leq \mathrm{P}_{\text {MAX }}, \text { Full Temperature Range }
\end{aligned}
\] & & & 3 & & & 3 & \(\mu \mathrm{A}\) \\
\hline Minimum Load Current (Note 9) & \begin{tabular}{l}
\[
2.5 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right) \leq 20 \mathrm{~V}
\] \\
Full Temperature Range
\end{tabular} & & & 10 & & & 10 & mA \\
\hline Current Limit (Note 8) & \[
\begin{array}{r}
2.5 \leq\left(V_{\text {IN }}-V_{\text {OUT }} \leq 7 V\right. \\
V_{\text {IN }}-V_{\text {OUT }}=20 \mathrm{~V} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 10 \\
& 1.5
\end{aligned}
\] & \[
\begin{gathered}
14 \\
3
\end{gathered}
\] & \[
\begin{gathered}
20 \\
8
\end{gathered}
\] & \[
\begin{aligned}
& 10 \\
& 1.5 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
14 \\
3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
20 \\
8
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A} \\
& \hline
\end{aligned}
\] \\
\hline Rms Output Noise & \(10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.001 & & & 0.001 & & \% \(\mathrm{V}_{\text {OUT }}\) \\
\hline Long Term Stability & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, \mathrm{t}=1000\) Hours & & 0.3 & 1.0 & & 0.3 & 1.0 & \% \\
\hline Thermal Resistance Junction to Case (Note 10) & Control Circuitry Power Transistor & & \[
\begin{aligned}
& 0.3 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 0.5 \\
& 1.2
\end{aligned}
\] & & 0.3
1.0 & \[
\begin{aligned}
& 0.5 \\
& 1.2
\end{aligned}
\] & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} \\
\hline
\end{tabular}

Electrical Characteristics (Note 1) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM196} & \multicolumn{3}{|c|}{LM396} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Power Dissipation ( \(\mathrm{P}_{\mathrm{MAX}}\) ) (Note 11) & \[
\begin{aligned}
& 7.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }}-V_{\text {OUT }} \leq 12 \mathrm{~V} \\
& V_{\text {IN }}-V_{\text {OUT }}=15 \mathrm{~V} \\
& V_{\text {IN }}-V_{\text {OUT }}=18 \mathrm{~V} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 70 \\
& 50 \\
& 36
\end{aligned}
\] & 100 & & \[
\begin{aligned}
& 70 \\
& 50 \\
& 36
\end{aligned}
\] & 100 & & \[
\begin{aligned}
& w \\
& w \\
& w
\end{aligned}
\] \\
\hline Drop-Out Voltage LM196/LM396 & \begin{tabular}{l}
\[
\mathrm{I}_{\mathrm{OUT}}=10 \mathrm{~A},
\] \\
Full Temperature Range
\end{tabular} & & 2.1 & \[
\begin{gathered}
2.5 \\
2.75
\end{gathered}
\] & & 2.1 & \[
\begin{gathered}
2.5 \\
2.75
\end{gathered}
\] & V \\
\hline
\end{tabular}

Note 1: Unless otherwise stated, these specifications apply for \(T_{j}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\), I OUT \(=10 \mathrm{~mA}\) to 10 A .
Note 2: This is a worst-case specification which includes all effects due to input voltage, output current, temperature, and power dissipation. Maximum power ( \(\mathrm{P}_{\text {MAX }}\) ) is specified under Electrical Characteristics.
Note 3: Line regulation is measured on a short-pulse, low-duty-cycle basis to maintain constant junction temperature. Changes in output voltage due to thermal gradients or temperature changes must be taken into account separately. See discussion of Line Regulation under Application Hints.
Note 4: Load regulation on the 2-pin package is determined primarily by the voltage drop along the output pin. Specifications apply for an external Kelvin sense connnection at a point on the output pin \(1 / 4^{\prime \prime}\) from the bottom of the package. Testing is done on a short-pulse-width, low-duty-cycle basis to maintain constant junction temperature. Changes in output voltage due to thermal gradients or temperature changes must be taken into account separately. See discussion of Load Regulation under Application Hints.
Note 5: Ripple rejection is measured with the adjustment pin bypassed with \(25 \mu \mathrm{~F}\) capacitor, and is therefore independent of output voltage. With no load or bypass capacitor, ripple rejection is determined by line regulation and may be calculated from; RR \(=20 \log _{10}\left[100 /\left(\mathrm{K} \times \mathrm{V}_{\text {OUT }}\right)\right]\) where K is line regulation expressed in \%/V. At frequencies below 100 Hz , ripple rejection may be limited by thermal effects, if load current is above 1A.
Note 6: Thermal regulation is defined as the change in output voltage during the time period of 0.2 ms to 20 ms after a change in power dissipation in the regulator, due to either a change in input voltage or output current. See graphs and discussion of thermal effects under Application Hints.
Note 7: Adjustment pin current change is specified for the worst-case combination of input voltage, output current, and power dissipation. Changes due to temperature must be taken into account separately. See graph of adjustment pin current vs temperature.
Note 8: Current limit is measured 10 ms after a short is applied to the output. DC measurements may differ slightly due to the rapidly changing junction temperature, tending to drop slightly as temperature increases. A minimum available load current of 10 A is guaranteed over the full temperature range as long as power dissipation does not exceed 70 W , and \(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\) is less than 7.0 V .
Note 9: Minimum load current of 10 mA is normally satisfied by the resistor divider which sets up output voltage.
Note 10: Total thermal resistance, junction-to-ambient, will include junction-to-case thermal resistance plus interface resistance and heat sink resistance. See discussion of Heat Sinking under Application Hints.
Note 11: Although power dissipation is internally limited, electrical specifications apply only for power dissipation up to the limits shown. Derating with temperature is a function of both power transistor temperature and control area temperature, which are specified differently. See discussion of Heat Sinking under Application Hints. For \(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\) less than 7 V , power dissipation is limited by current limit of 10 A .
Note 12: Dropout voltage is input-output voltage differential measured at a forced reference voltage of 1.15 V , with a 10 A load, and is a measurement of the minimum input/output differential at full load.

\section*{Application Hints}

Further improvements in efficiency can be obtained by using Schottky diodes or high efficiency diodes with lower forward voltage, combined with larger filter capacitors to reduce ripple. However, this reduces the voltage difference between input and drive pins and may not allow sufficient voltage to fully saturate the pass transistor. Special transformers are available from Signal Transformer that have a 1 V tap on the output winding to provide the extra voltage for the drive pin. The transformers are available as standard items for 5 V applications at 5A, 10A and 20A. Other voltages are available on special request.

\section*{Heat Sinking}

Because of its extremely high power dissipation capability, the major limitation in the load driving capability of the LM196 is heat sinking. Previous regulators such as LM109, LM340, LM117, etc., had internal power limiting circuitry which limited power dissipation to about 30W. The LM196
is guaranteed to dissipate up to 70 W continuously, as long as the maximum junction temperature limit is not exceeded. This requires careful attention to all sources of thermal resistance from junction-to-ambient, including junction-tocase resistance, case-to-heat sink interface resistance ( \(0.1-1.0^{\circ} \mathrm{C} / \mathrm{W}\) ), and heat sink resistance itself. A good thermal joint compound such as Wakefield type 120 or Thermalloy Thermocote must be used when mounting the LM196, especially if an electrical insulator is used to isolate the regulator from the heat sink. Interface resistance without this compound will be no better than \(0.5^{\circ} \mathrm{C} / \mathrm{W}\), and probably much worse. With the compound, and no insulator, interface resistance will be \(0.2^{\circ} \mathrm{C} / \mathrm{W}\) or less, assuming \(0.005^{\prime \prime}\) or less combined flatness run-out of TO-3 and heat sink. Proper torquing of the mounting bolts is important to achieve minimum thermal resistance. Four to six inch pounds is recommended. Keep in mind that good electrical, as well as thermal, contact must be made to the case.

\section*{Application Hints (Continued)}

The actual heat sink chosen for the LM196 will be determined by the worst-case continuous full load current, input voltage and maximum ambient temperature. Overload or short circuit output conditions do not normally have to be considered when selecting a heat sink because the thermal shutdown built into the LM196 will protect it under these conditions. An exception to this is in situations where the regulator must recover very quickly from overload. The LM196 may take some time to recover to within specified output tolerance following an extended overload, if the regulator is cooling from thermal shutdown temperature (approximately \(175^{\circ}\) ) to specified operating temperature \(\left(125^{\circ} \mathrm{C}\right.\) or \(150^{\circ} \mathrm{C}\) ). The procedure for heat sink selection is as follows:

Calculate worst-case continuous average power dissipation in the regulator from \(P=\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right) \times(\) IOUT \()\). To do this, you must know the raw power supply voltage/current characteristics fairly accurately. For example, consider a 10 V output with 15 V nominal input voltage. At full load of 10A, the regulator will dissipate \(P=(15-10) \times\) \((10)=50 \mathrm{~W}\). If input voltage rises by \(10 \%\), power dissipation will increase to \((16.5-10) \times(10)=65 \mathrm{~W}\), a \(30 \%\) increase. It is strongly suggested that a raw supply be assembled and tested to determine its average DC output voltage under full load with maximum line voltage. Do not over-design by using unloaded voltage as a worst-case, since the regulator will not be dissipating any power under no load conditions. Worst-case regulator dissipation normally occurs under full load conditions except when the effective \(D C\) resistance of the raw supply ( \(\Delta \mathrm{V} / \Delta \mathrm{l}\) ) is larger than \(\left(\mathrm{V}_{\mathrm{IN}^{*}}-\mathrm{V}_{\mathrm{OUT}}\right) /\left.2\right|_{\mathrm{fL}}\), where \(\mathrm{V}_{\mathrm{IN}^{*}}\) is the lightly-loaded raw supply voltage and \(\mathrm{I}_{\mathrm{fL}}\) is full load current. For \(\left(\mathrm{V}_{\mathrm{IN}}{ }^{*}\right.\) \(\left.-\mathrm{V}_{\text {OUT }}\right)=5 \mathrm{~V}-8 \mathrm{~V}\), and \(\mathrm{I}_{\mathrm{fL}}=5 \mathrm{~A}-10 \mathrm{~A}\), this gives a resistance of \(0.25 \Omega\) to \(0.8 \Omega\). If raw supply resistance is higher than this, the regulator power dissipation may be less at full load current, then at some intermediate current, due to the large drop in input voltage. Fortunately, most well designed raw supplies have low enough output resistance that regulator dissipation does maximize at full load current, or very close to it, so tedious testing is not usually required to find worst-case power dissipation.
A very important consideration is the size of the filter capacitor in the raw supply. At these high current levels, capacitor size is usually dictated by ripple current ratings rather than just obtaining a certain ripple voltage. Capacitor ripple current (rms) is 2-3 times the DC output current of the filter. If the capacitor has just \(0.05 \Omega\) DC resistance, this can cause 30W internal power dissipation at 10A output current. Capacitor life is very senesitive to operating temperature, decreasing by a factor of two for each \(15^{\circ} \mathrm{C}\) rise in internal temperature. Since capacitor life is not all that great to start with, it is obvious that a small capacitor with a large internal temperature rise is inviting very short mean-time-to-failure. A second consideration is the loss of usable input voltage to the regulator. If the capacitor is small, the large dips in the input voltage may cause the LM196 to drop out of regulation. \(2000 \mu \mathrm{~F}\) per ampere of load current is the minimum recommended value, yielding about 2 Vp -p ripple of 120 Hz . Larger values will have longer life and the reduced ripple will allow lower DC input voltage to the regulator, with subse-
quent cost savings in the transformer and heat sink. Sometimes several capacitors in parallel are better to decrease series resistance and increase heat dissipating area.
After the raw supply characteristics have been determined, and worst-case power dissipation in the LM196 is known, the heat sink thermal resistance can be found from the graphs titled Maximum Heat Sink Thermal Resistance. These curves indicate the minimim size heat sink required as a function of ambient temperature. They are derived from a case-to-control area thermal resistance of \(0.5^{\circ} \mathrm{C} / \mathrm{W}\) and a case-to-power transistor thermal resistance of \(1.2^{\circ} \mathrm{C} / \mathrm{W}\). \(0.2^{\circ} \mathrm{C} / \mathrm{W}\) is assumed for interface resistance. A maximum control area temperature of \(150^{\circ} \mathrm{C}\) is used for the LM196 and \(125^{\circ} \mathrm{C}\) for the LM396. Maximum power transistor temperature is \(200^{\circ} \mathrm{C}\) for the LM196 and \(175^{\circ} \mathrm{C}\) for the LM396. For conservative designs, it is suggested that when using these curves, you assume an ambient temperature \(25^{\circ} \mathrm{C}\) \(50^{\circ} \mathrm{C}\) higher than is actually anticipated, to avoid running the regulator right at its design limits of operating temperature.
A quick look at the curves show that heat sink resistance ( \(\theta_{\mathrm{SA}}\) ) will normally fall into the range of \(0.2^{\circ} \mathrm{C} / \mathrm{W}-1.5^{\circ} \mathrm{C} / \mathrm{W}\). These are not small heat sinks. A model 441, for instance, which is sold by several manufacturers, has a \(\theta_{S A}\) of \(0.6^{\circ} \mathrm{C} / \mathrm{W}\) with natural convection and is about five inches on a side. Smaller sinks are more volumetrically efficient, and larger sinks, less so. A rough formula for estimating the volume of heat sink required is: \(V=50 / \theta_{\mathrm{SA}}{ }^{1.5} \mathrm{CU}\). IN. This holds for natural convection only. If the heat sink is inside a small sealed enclosure, \(\theta\) SA will increase substantially because the air is not free to form natural convection currents. Fan-forced convection can reduce \(\theta_{\text {SA }}\) by a factor of two at 200 FPM air velocity, and by four at 1000 FPM.

\section*{Ripple Rejection}

Ripple rejection at the normal ripple frequency of 120 Hz is a function of both electrical and thermal effects in the LM196. If the adjustment pin is not bypassed with a capacitor, it is also dependent on output voltage. A \(25 \mu \mathrm{~F}\) capacitor from the adjustment pin to ground will make ripple rejection independent of output voltage for frequencies above 100 Hz . If lower ripple frequencies are encountered, the capacitor should be increased proportionally.
To keep in mind that the bypass capacitor on the adjustment pin will limit the turn-on time of the regulator. A \(25 \mu \mathrm{~F}\) capacitor, combined with the output divider resistance, will give an extended output voltage settling time following the application of input power.

\section*{Load Regulation (LM196/LM396)}

Because the LM196 is a three-terminal device, it is not possible to provide true remote load sensing. Load regulation will be limited by the resistance of the output pin and the wire connecting the regulator to the load. For the data sheet specification, regulation is measured \(1 / 4^{\prime \prime}\) from the bottom of the package on the output pin. Negative side sensing is a true Kelvin connection, with the bottom of the output divider returned to the negative side of the load.

\section*{Application Hints (Continued)}

Although it may not be immediately obvious, best load regulation is obtained when the top of the divider is connected directly to the output pin, not to the load. This is illustrated in Figure 2. If R1 were connected to the load, the effective resistance between the regulator and the load would be
\[
(R w) \times\left(\frac{R 2+R 1}{R 1}\right)
\]
\(\mathrm{Rw}=\) Line Resistance
Connected as shown, Rw is not multiplied by the divider ratio. Rw is about \(0.004 \Omega\) per foot using 16 gauge wire. This translates to \(40 \mathrm{mV} / \mathrm{ft}\) at 10A load current, so it is important to keep the positive lead between regulator and load as short as possible.


TL/H/9059-2
FIGURE 2. Proper Divider Connection
The input resistance of the sense pin is typically \(6 \mathrm{k} \Omega\), modeled as a resistor between the sense pin and the output pin. Load regulation will start to degrade if a resistance higher than \(10 \Omega\) is inserted in series with the sense. This assumes a worst-case condition of 0.5 V between output and sense pins. Lower differential voltage will allow higher sense series resistance.

\section*{Thermal Load Regulation}

Thermal, as well as electrical, load regulation must be considered with IC regulators. Electrical load regulation occurs in microseconds, thermal regulation due to die thermal gradients occurs in the \(0.2 \mathrm{~ms}-20 \mathrm{~ms}\) time frame, and regulation due to overall temperature changes in the die occurs over a 20 ms to 20 minute period, depending on the time constant of the heat sink used. Gradient induced load regulation is calculated from
\[
\Delta V_{\text {OUT }}=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \times\left(\Delta \mathrm{I}_{\text {OUT }}\right) \times(\beta)
\]
\(\beta=\) Thermal regulation specified on data sheet.
For \(V_{\text {IN }}=9 \mathrm{~V}, V_{\text {OUT }}=5 \mathrm{~V}, \Delta \mathrm{l}_{\text {OUT }}=10 \mathrm{~A}\), and \(\beta=\) \(0.005 \% / \mathrm{W}\), this yields a \(0.2 \%\) change in output voltage. Changes in output voltage due to overall temperature rise are calculated from
\[
V_{\text {OUT }}=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \times\left(\Delta \mathrm{I}_{\text {OUT }}\right) \times(\mathrm{TC}) \times\left(\theta_{\mathrm{jA}}\right)
\]

TC = Temperature coefficient of output voltage.
\(\theta_{\mathrm{jA}}=\) Thermal resistance from junction to ambient. \(\theta_{\mathrm{j} A}\) is approximately \(0.5^{\circ} \mathrm{C} / \mathrm{W}+\theta\) of heat sink.
For the same conditions as before, with \(\mathrm{TC}=0.003 \% /{ }^{\circ} \mathrm{C}\), and \(\theta_{\mathrm{jA}}=1.5^{\circ} \mathrm{C} / \mathrm{W}\), the change in output voltage will be \(0.18 \%\). Because these two thermal terms can have either polarity, they may subtract from, or add to, electrical load regulation. For worst-case analysis, they must be assumed to add. If the output of the regulator is trimmed under load, only that portion of the load that changes need be used in the previous calculations, significantly improving output accuracy.

\section*{Line Regulation}

Electrical line regulation is very good on the LM196-typically less than \(0.005 \%\) change in output voltage for a 1 V change in input. This level of regulation is achieved only for very low load currents, however, because of thermal effects. Even with a thermal regulation of \(0.002 \%\).W, and a temperature coefficient of \(0.003 \% /{ }^{\circ} \mathrm{C}\), DC line regulation will be dominated by thermal effects as shown by the following example:
\[
\text { Assume } \mathrm{V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=9 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=8 \mathrm{~A}
\]

Following a \(10 \%\) change in input voltage ( 0.9 ), the output will change quickly ( \(\leq 100 \mu \mathrm{~s}\) ), due to electrical effects, by \((0.005 \% \mathrm{~V}) \times(0.9 \mathrm{~V})=0.0045 \%\). In the next 20 ms , the output will change an additional \((0.002 \% / W) \times(8 \mathrm{~A}) \times\) \((0.9 \mathrm{~V})=0.0144 \%\) due to thermal gradients across the die. After a much longer time, determined by the time constant of the heat sink, the output will change an additional \(\left(0.003 \% /{ }^{\circ} \mathrm{C}\right) \times(8 \mathrm{~A}) \times(0.9 \mathrm{~V}) \times\left(2^{\circ} \mathrm{C} / \mathrm{W}\right)=0.043 \%\) due to the temperature coefficient of output voltage and the thermal resistance from die to ambient. ( \(2^{\circ} \mathrm{C} / \mathrm{W}\) was chosen for this calculation). The sign of these last two terms varies from part to part, so no assumptions can be made about any cancelling effects. All three terms must be added for a proper analysis. This yields \(0.0045+0.0144+0.043=\) \(0.062 \%\) using typical values for thermal regulation and temperature coefficient. For worst-case analysis, the maximum data sheet specifications for thermal regulation and temperature coefficient should be used, along with the actual thermal resistance of the heat sink being used.

\section*{Paralleling Regulators}

Direct paralleling of regulators is not normally recommended because they do not share currents equally. The regulator with the highest reference voltage will supply all the current to the load until it current limits. With an 18A load, for instance, one regulator might be operating in current limit at 16 A while the second device is only carrying 2A. Power dissipation in the high current regulator is extremely high with attendant high junction temperatures. Long term reliability cannot be guaranteed under these conditions.
Quasi-paralleling may be accomplished if load regulation is not critical. The connection shown in Figure 5a will typically share to within 1A, with a worst-case of about 3A. Load regulation is degraded by 150 mV at 20A loads. An external op amp may be used as in Figure \(5 b\) to improve load regulation and provide remote sensing.

\section*{Application Hints (Continued)}

\section*{Input and Output Capacitors}

The LM196 will tolerate a wide range of input and output capacitance, but long wire runs or small values of output capacitance can sometimes cause problems. If an output capacitor is used, it should be \(1 \mu \mathrm{~F}\) or larger. We suggest 10 \(\mu \mathrm{F}\) solid tantalum if significant improvements in high frequency output impedance are needed (see output impedance graph). This capacitor should be as close to the regulator as possible, with short leads, to reduce the effects of lead inductance. No input capacitor is needed if the regulator is within 6 inches of the power supply filter capacitor, using 18 gauge stranded wire. For longer wire runs, the LM196 input should be bypassed locally with a \(4.7 \mu \mathrm{~F}\) (or larger) solid tantalum capacitor, or a \(100 \mu \mathrm{~F}\) (or larger) aluminum electrolytic capacitor.

\section*{Correcting for Output Wire Losses (LM196/LM396)}

Three-terminal regulators can only provide partial Kelvin load sensing (see Load Regulation). Full remote sensing can be added by using an external op amp to cancel the effect of voltage drops in the unsensed positive output lead. In Figure 7, the LM301A op amp forces the voltage loss across the unsensed output lead to appear across R3. The current through R3 then flows out the V - pin of the op amp through R4. The voltage drop across R4 will raise the output voltage by an amount equal to the line loss, just cancelling the line loss itself. A small ( \(\cong 40 \mathrm{mV}\) ) initial output voltage error is created by the quiescent current of the op amp. Cancellation range is limited by the maximum output current of the op amp, about 300 mV as shown. This can be raised by increasing R3 or R4 at the expense of more initial output error.

\section*{Transformers and Diodes}

Proper transformer ratings are very important in a high current supply because of the conflicting requirements of efficiency and tolerance to low-line conditions. A transformer with a high secondary voltage will waste power and cause unnecessary heating in the regulator. Too low a secondary voltage will cause loss of regulation under low-line conditions. The following formulas may be used to calculate the required secondary voltage and current ratings using a fullwave center tap:
\(V_{\text {rms }}=\left(\frac{V_{\text {OUT }}+V_{\text {REG }}+V_{\text {RECT }}+V_{\text {RIPPLE }}}{\sqrt{2}}\right)\)
\[
\left(\frac{\mathrm{V}_{\mathrm{NOM}}}{\mathrm{~V}_{\mathrm{LOW}}}\right)\left((1.1)^{*}\right)
\]
\(\mathrm{I}_{\text {rms }}=(\) IOUT \()(1.2)\)
(Full-wave center tap)
where:
\(V_{\text {OUT }}=D C\) regulated output voltage
\(V_{\text {REG }}=\) Minimum input-output voltage of regulator
\(V_{\text {RECT }}=\) Rectifier forward voltage drop at three times DC output current
\(V_{\text {RIPPLE }}=1 / 2\) peak-to-peak capacitor ripple voltage
\[
=\frac{\left(5.3 \times 10^{-3}\right)\left(\mathrm{l}_{\mathrm{OUT}}\right)}{2 \mathrm{C}}
\]
*The factor of 1.1 is only an approximate factor accounting for load regulation of the transformer.
\[
\begin{aligned}
& \mathrm{V}_{\text {NOM }}=\text { Nominal line voltage } \mathrm{AC} \text { rms } \\
& V_{\text {LOW }}=\text { Low line voltage } A C \text { rms } \\
& \text { lout = DC output current } \\
& \text { Example: } \mathrm{l}_{\text {OUT }}=10 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \\
& \text { Assume: } \mathrm{V}_{\text {REG }}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {RECT }}=1.2 \mathrm{~V} \\
& V_{\text {RIPPLE }}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{~V}_{\text {NOM }}=115 \mathrm{~V} \text {, } \\
& V_{\text {LOW }}=105 \mathrm{~V} \\
& V_{\text {rms }}=\left(\frac{5+2.2+1.2+1}{\sqrt{2}}\right)\left(\frac{115}{105}\right) 1.1 \\
& =8.01 \mathrm{~V}_{\mathrm{rms}} \\
& \text { Capacitor } \mathrm{C}=\frac{\left(5.3 \times 10^{-3}\right)\left(\mathrm{l}_{\mathrm{OUT}}\right)}{2 \times \mathrm{V}_{\text {RIPPLE }}} \\
& =\frac{\left(5.3 \times 10^{-3}\right)(10)}{2}=26,500 \mu \mathrm{~F}
\end{aligned}
\]

The diodes used in a full-wave rectified capacitor input supply must have a DC current rating considerably higher than the average current flowing through them. In a 10A supply, for instance, the average current through each diode is only 5 A , but the diodes should have a rating of \(10 \mathrm{~A}-15 \mathrm{~A}\). There are many reasons for this, both thermal and electrical. The diodes conduct current in pulses about 3.5 ms wide with a peak value of \(5-8\) times the average value, and an rms value 1.5-2.0 times the average value. This results in long term diode heating roughly equivalent to 10A DC current. The most demanding condition however, may be the one cycle surge through the diode during power turn on. The peak value of the surge is about 10-20 times the DC output current of the supply, or 100A-200A for a 10A supply. The diodes must have a one cycle non-repetitive surge rating of 200A or more, and this is usually not found in a diode with less than 10A average current rating. Keep in mind that even though the LM196 may be used at current levels below 10A, the diodes may still have to survive shorted output conditions where average current could rise to 12A-15A. Smaller transformers and filter capacitors used in lower current supplies will reduce surge currents, but unless specific information is available on worst-case surges, it is best not to economize on diodes. Stud-mounted devices in a DO-4 package are recommended. Cathode-to-case types may be bolted directly to the same heat sink as the LM196 because the case of the regulator is its power input. Part numbers to consider are the 1 N 1200 series rated at 12A average current in a DO-4 stud package. Additional types include common cathode duals in a TO-3 package, both standard and Schottky, and various duals in plastic filled assemblies. Schottky diodes will improve efficiency, especially in low voltage applications. In a 5 V supply for instance, Schottky diodes will decrease wasted power by up to 6 W , or alternatively provide an additional \(5 \%\) "drop out" margin for lowline conditions. Several manufacturers are producing "high efficiency" diodes with a forward voltage drop nearly as good as Schottkys at high current levels. These devices do not have the low breakdown voltages of Schottkys, so are much less prone to reverse breakdown induced failures.

\section*{Typical Performance Characteristics}


\({ }^{*} \mathrm{~V}_{\text {IN }}\) is reduced until output drops \(2 \%\)
Minimum Input-Output Differential

*As limited by maximum junction temperature.

TO-3 Interface Thermal Resistance Using Thermal Joint Compound


Minimum Input-Output Differential \({ }^{*}\)


TL/H/9059-3
\({ }^{*} \mathrm{~V}_{\text {IN }}\) is reduced until output drops \(2 \%\)


TL/H/9059-4
*See "Heat Sinking" under Applications Hints.


TL/H/9059-5

\section*{Typical Performance Characteristics (Continued)}

*To obtain output noise, multiply by
\(\mathrm{V}_{\text {OUT }} / 1.25\) if adjustment pinis not bypassed.


Adjustment Current Adjustment Pin Bypassed



Output Impedance Adjustment Pin Bypassed


Load Transient Response Adjustment Pin Bypassed



TL/H/9059-6

*For output voltages other than 5 V , multiply vertical scale readings by \(\mathrm{V}_{\text {Out }} / 5\).


TL/H/9059-8
*With no adjustment pin bypass. For output voltages other than 5 V , multiply vertical scale by VOUT/5.

\section*{Typical Performance Characteristics (Continued)}

\section*{Typical Applications (Continued)}

*Regulation can be improved by adding an LM336 reference diode to increase the effective reference voltage to 3.75 V . Load and line regulation are improved by \(3: 1\), including thermal effects.

FIGURE 3. Improving Regulation*


TL/H/9059-11
*R3 is selected to supply partial load current. Therefore, a minimum load must always be maintained to prevent the regulated output from rising uncontrolled. R3 must be greater than \(\left(\mathrm{V}_{\text {MAX }}-\mathrm{V}_{\text {OUT }}\right) / I_{\text {MIN }}\), where \(\mathrm{V}_{\text {MAX }}\) is worst-case high input voltage, and \(\mathrm{I}_{\mathrm{MIN}}\) is the minimum load current. R3 must be rated for at least \(\left(\mathrm{V}_{\mathbb{N}}-\mathrm{V}_{\mathrm{OUT}}\right)^{2 / R 3}\) watts. Regulator power dissipation will be reduced by a factor of 2-3 in a typical situation where minimum load current is \(1 / 2\) full load current. Regulator dissipation will peak at:
\[
V_{I N}=\frac{(\mathrm{R} 3)\left(\mathrm{I}_{\mathrm{OUT}}\right)}{2}+\mathrm{V}_{\text {OUT }}
\]
and will be equal to:
\(\mathrm{P}_{\text {MAX }}=\frac{(\mathrm{R} 3)\left(\mathrm{I}_{\text {OUT }}\right)^{2}}{4}\) Assuming: (R3)(I) OUT \() \leq \mathrm{V}_{\text {MAX }}-\mathrm{V}_{\text {OUT }}\)
A few words of caution; (1) R3 power rating must be increased to \(\left(V_{M A X}\right)^{2 /}\) R3 if continuous output shorts are possible. (2) Under normal load conditions, system power dissipation is not changed, but under short circuit conditions system power dissipation increases by \(\left(V_{\text {IN }}\right)^{2 / R 3}\) watts over the already high power of a shorted regulator. The LM196 will not be harmed and neither will R3 if it is rated properly, but the raw supply components must be able to withstand the overload also. Thermal shutdown of the LM196 will probably occur for sustained shorts, somewhat alleviating the problem.

FIGURE 4. Reducing Regulator Power Dissipation

Typical Applications (Continued)


FIGURE 5a. Paralleling Regulators

*2 feet of \#18 CU wire
**Total voltage drop across output wire and connector should not exceed 0.3 V
FIGURE 5b


TL/H/9059-14
Output will be within \(\pm 20 \mathrm{mV}\) at \(25^{\circ} \mathrm{C}\), no load. Regulation of tracking units is improved by \(\mathrm{V}_{\mathrm{OUT}} / 1.25\) compared to a normal connection. Regulation of master unit is unchanged. Load or input voltage changes on slave units do not affect other units, but all units will be affected by changes on master. A short on any output will cause all other outputs to drop to approximately 2 V .

FIGURE 6. Tracking Regulators

Typical Applications (Continued)



TL/H/9059-16
Power NPS have low collecter resistance, and do not require collector bond wires. Collectors are all common to substrate. Standard NPNs are still isolated.

FIGURE 8. Process Technology


Bottom View
Order Number LM196K STEEL or LM396K STEEL
See NS Package Number K02B


National Semiconductor Corporation

\section*{LM317L 3-Terminal Adjustable Regulator}

\section*{General Description}

The LM317L is an adjustable 3-terminal positive voltage regulator capable of supplying 100 mA over a 1.2 V to 37 V output range. It is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, both line and load regulation are better than standard fixed regulators. Also, the LM317L is available packaged in a standard TO-92 transistor package which is easy to use.
In addition to higher performance than fixed regulators, the LM317L offers full overload protection. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.

\section*{Features}
- Adjustable output down to 1.2 V

■ Guaranteed 100 mA output current
- Line regulation typically \(0.01 \% \mathrm{~V}\)
- Load regulation typically \(0.1 \%\)
- \(\times\) Current limit constant with temperature
․ㅡ․ Eliminates the need to stock many voltages
- Standard 3-lead transistor package
- 80 dB ripple rejection

■ Output is short circuit protected
Normally, no capacitors are needed unless the device is situated more than 6 inches from the input filter capacitors in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3 -terminal regulators.

Besides replacing fixed regulators, the LM317L is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input-to-output differential is not exceeded.
Also, it makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM317L can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2 V where most loads draw little current.
The LM317L is available in a standard TO-92 transistor package and the SO-8 package. The LM317L is rated for operation over a \(-25^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) range.

\section*{Connection Diagram}


\section*{Typical Applications}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Power Dissipation
Internally Limited
Input-Output Voltage Differential 40V
Operating Junction Temperature Range \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Line Regulation & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right) \leq 40 \mathrm{~V}, \mathrm{I}_{\mathrm{L}} \leq 20 \mathrm{~mA}\) (Note 2) & & 0.01 & 0.04 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 5 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 1_{\text {MAX }}\), (Note 2) & & 0.1 & 0.5 & \% \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~ms}\) Pulse & & 0.04 & 0.2 & \%/W \\
\hline Adjustment Pin Current & & & 50 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change & \[
\begin{aligned}
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA} \\
& 3 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{IN}}-V_{\text {OUT }}\right) \leq 40 \mathrm{~V}, \mathrm{P} \leq 625 \mathrm{~mW}
\end{aligned}
\] & & 0.2 & 5 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage & \[
\begin{aligned}
& 3 V \leq\left(V_{I N}-V_{\text {OUT }} \leq 40 \mathrm{~V},(\text { Note } 3)\right. \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 100 \mathrm{~mA}, \mathrm{P} \leq 625 \mathrm{~mW}
\end{aligned}
\] & 1.20 & 1.25 & 1.30 & V \\
\hline Line Regulation & \(3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 40 \mathrm{~V}, \mathrm{I}_{\mathrm{L}} \leq 20 \mathrm{~mA}\) (Note 2) & & 0.02 & 0.07 & \%/V \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 100 \mathrm{~mA}\), (Note 2) & & 0.3 & 1.5 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {Max }}\) & & 0.65 & & \% \\
\hline Minimum Load Current & \[
\begin{aligned}
& \left(V_{\text {IN }}-V_{\text {OUT }}\right) \leq 40 V \\
& 3 V \leq\left(V_{\text {IN }}-V_{\text {OUT }}\right) \leq 15 V
\end{aligned}
\] & & \[
\begin{aligned}
& 3.5 \\
& 1.5 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
5 \\
2.5 \\
\hline
\end{gathered}
\] & mA \\
\hline Current Limit & \[
\begin{aligned}
& 3 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \leq 13 \mathrm{~V} \\
& \left(\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)=40 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
100 \\
25 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
200 \\
50 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 300 \\
& 150 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Rms Output Noise, \% of V \({ }_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.003 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=10 \mathrm{~V}, \mathrm{f}=120 \mathrm{~Hz}, \mathrm{C}_{\mathrm{ADJ}}=0 \\
& \mathrm{C}_{\text {ADJ }}=10 \mu \mathrm{~F}
\end{aligned}
\] & 66 & \[
\begin{aligned}
& 65 \\
& 80
\end{aligned}
\] & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Long-Term Stability & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}, 1000\) Hours & & 0.3 & 1 & \% \\
\hline Thermal Resistance Junction to Ambient & Z Package 0.4" Leads Z Package 0.125 Leads SO-8 Package & & \[
\begin{aligned}
& 180 \\
& 160 \\
& 165
\end{aligned}
\] & & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} \\
\hline Thermal Rating of SO Package & & & 165 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise noted, these specifications apply: \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 125^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 317 \mathrm{~L} ; \mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) and \(\mathrm{I}_{\text {OUT }}=40 \mathrm{~mA}\). Although power dissipation is internally limited, these specifications are applicable for power dissipations up to 625 mW . \(I_{\text {MAX }}\) is 100 mA .
Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.
Note 3: Thermal resistance of the TO-92 package is \(180^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient with \(0.4^{\prime \prime}\) leads from a PC board and \(160^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient with \(0.125^{\prime \prime}\) lead length to PC board.

Typical Performance Characteristics (Output capacitor \(=0 \mu \mathrm{~F}\) unless otherwise noted.)


Line Transient Response



Load Transient Response


\section*{Application Hints}

In operation, the LM317L develops a nominal 1.25V reference voltage, \(\mathrm{V}_{\text {REF, }}\), between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current \(l_{1}\) then flows through the output set resistor R2, giving an output voltage of
\[
V_{\text {OUT }}=V_{\text {REF }}\left(1+\frac{R 2}{R 1}\right)+I_{\text {ADJ }}(R 2)
\]

Since the \(100 \mu \mathrm{~A}\) current from the adjustment terminal represents an error term, the LM317L was designed to minimize \(I_{\text {ADJ }}\) and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.


TL/H/9064-7
FIGURE 1

\section*{External Capacitors}

An input bypass capacitor is recommended in case the regulator is more than 6 inches away from the usual large filter capacitor. \(\mathrm{A} 0.1 \mu \mathrm{~F}\) disc or \(1 \mu \mathrm{~F}\) solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used, but the above values will eliminate the possiblity of problems.
The adjustment terminal can be bypassed to ground on the LM317L to improve ripple rejection and noise. This bypass capacitor prevents ripple and noise from being amplified as the output voltage is increased. With a \(10 \mu \mathrm{~F}\) bypass capacitor 80 dB ripple rejection is obtainable at any output level. Increases over \(10 \mu \mathrm{~F}\) do not appreciably improve the ripple rejection at frequencies above 120 Hz . If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.

In general, the best type of capacitors to use is solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about \(25 \mu \mathrm{~F}\) in aluminum electrolytic to equal \(1 \mu \mathrm{~F}\) solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies; but some types have a large decrease in capacitance at frequencies around 0.5 MHz . For this reason, a \(0.01 \mu \mathrm{~F}\) disc may seem to work better than a \(0.1 \mu \mathrm{~F}\) disc as a bypass.
Although the LM317L is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF . A \(1 \mu \mathrm{~F}\) solid tantalum (or 25 \(\mu \mathrm{F}\) aluminum electrolytic) on the output swamps this effect and insures stability.

\section*{Load Regulation}

The LM317L is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually \(240 \Omega\) ) should be tied directly to the output of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15 V regulator with \(0.05 \Omega\) resistance between the regulator and load will have a load regulation due to line resistance of \(0.05 \Omega \times \mathrm{I}_{\mathrm{L}}\). If the set resistor is connected near the load the effective line resistance will be \(0.05 \Omega(1+R 2 / R 1)\) or in this case, 11.5 times worse.
Figure 2 shows the effect of resistance between the regulator and \(240 \Omega\) set resistor.

With the TO-92 package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the output pin. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.


TL/H/9064-8
FIGURE 2. Regulator with Line Resistance in Output Lead

\section*{Application Hints (Continued)}

\section*{Thermal Regulation}

When power is dissipated in an IC, a temperature gradient occurs across the IC chip affecting the individual IC circuit components. With an IC regulator, this gradient can be especially severe since power dissipation is large. Thermal regulation is the effect of these temperature gradients on output voltage (in percentage output change) per watt of power change in a specified time. Thermal regulation error is independent of electrical regulation or temperature coefficient, and occurs within 5 ms to 50 ms after a change in power dissipation. Thermal regulation depends on IC layout as well as electrical design. The thermal regulation of a voltage regulator is defined as the percentage change of \(\mathrm{V}_{\text {OUT }}\), per watt, within the first 10 ms after a step of power is applied. The LM317L specification is \(0.2 \% / W\), maximum.
In the Thermal Regulation curve at the bottom of the Typical Performance Characteristics page, a typical LM317L's output changes only 7 mV (or \(0.07 \%\) of \(\mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}\) ) when a 1 W pulse is applied for 10 ms . This performance is thus well inside the specification limit of \(0.2 \% / \mathrm{W} \times 1 \mathrm{~W}=0.2 \%\) maximum. When the 1 W pulse is ended, the thermal regulation again shows a 7 mV change as the gradients across the LM317L chip die out. Note that the load regulation error of about \(14 \mathrm{mV}(0.14 \%)\) is additional to the thermal regulation error.
vent the capacitors from discharging through low current points into the regulator. Most \(10 \mu \mathrm{~F}\) capacitors have low enough internal series resistance to deliver 20A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.
When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of \(\mathrm{V}_{\mathrm{IN}}\). In the LM317L, this discharge path is through a large junction that is able to sustain a 2A surge with no problem. This is not true of other types of positive regulators. For output capacitors of \(25 \mu \mathrm{~F}\) or less, the LM317L's ballast resistors and output structure limit the peak current to a low enough level so that there is no need to use a protection diode.
The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the LM317L is a \(50 \Omega\) resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and \(10 \mu \mathrm{~F}\) capacitance. Figure 3 shows an LM317L with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.

\section*{Protection Diodes}

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to pre-


FIGURE 3. Regulator with Protection Diodes
\[
\begin{gathered}
\mathrm{TL} / \mathrm{H} / 9064-9 \\
\mathrm{~V}_{\text {OUT }}=1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \mathrm{I}_{\mathrm{ADJ}} \mathrm{R} 2
\end{gathered}
\]

D1 protects against C1
D2 protects against C2


Typical Applications (Continued)
Digitally Selected Outputs


TL/H/9064-11
*Sets maximum \(\mathrm{V}_{\text {OUT }}\)


TL/H/9064-13
\(12 \leq \mathrm{R} 1 \leq 240\)


High Stability 10V Regulator


TL/H/9064-17

High Gain Amplifier


TL/H/9064-12


TL/H/9064-14
Adjustable Regulator with Improved Ripple Rejection


Solid tantalum
*Discharges C 1 if output is shorted to ground
TL/H/9064-16

Adjustable Regulator with Current Limiter


TL/H/9064-18
Short circuit current is approximately \(600 \mathrm{mV} / \mathrm{R} 3\), or 60 mA (compared to LM317LZ's 200 mA current limit).

At 25 mA output only 3/4V of drop occurs in R3 and R4.

Typical Applications (Continued)


TL/H/9064-19
Full output current not available at high input-output voltages


TL/H/9064-20


TL/H/9064-21

Adjusting Multiple On-Card Regulators with Single Control*


TL/H/9064-22


Typical Applications (Continued)
5V Logic Regulator with Electronic Shutdown*


TL/H/9064-26
\({ }^{*}\) Minimum output \(\approx 1.2 \mathrm{~V}\)


TL/H/9064-27
*Sets peak current, \(\mathrm{IPEAK}=0.6 \mathrm{~V} / \mathrm{R} 1\)
** \(1000 \mu \mathrm{~F}\) is recommended to filter out any input transients.


Typical Applications (Continued)
Basic High Voltage Regulator


TL/H/9064-29

Precision High Voltage Regulator


TL/H/9064-30

Typical Applications (Continued)


A1 \(=\) LM301A, LM307, or LF13741 only
R1, R2 = matched resistors with good TC tracking

Regulator With Trimmable Output Voltage
\(V_{\text {IN }}(25 \mathrm{~V}\) TO 40V)


TL/H/9064-32
Trim Procedure:
- If \(\mathrm{V}_{\text {OUT }}\) is 23.08 V or higher, cut out R3 (if lower, don't cut it out).
- Then if \(\mathrm{V}_{\text {OUT }}\) is 22.47 V or higher, cut out R4 (if lower, don't).
- Then if \(\mathrm{V}_{\text {OUT }}\) is 22.16 V or higher, cut out R5 (if lower, don't).

This will trim the output to well within \(\pm 1 \%\) of \(22.00 \mathrm{~V}_{\mathrm{DC}}\), without any of the expense or uncertainty of a trim pot (see LB-46). Of course, this technique can be used at any output voltage level.

\section*{LM320L 3-Terminal Negative Regulators}

\section*{General Description}

The LM320L series of 3 -terminal negative voltage regulators features fixed output voltages of \(-5 \mathrm{~V},-12 \mathrm{~V}\), and -15 V , with output current capabilities in excess of 100 mA . These devices were designed using the latest computer techniques for optimizing the packaged IC thermal/electrical performance. The LM320L series, even when combined with a minimum output compensation capacitor of \(0.1 \mu \mathrm{~F}\), exhibits an excellent transient response, a maximum line regulation of \(0.07 \% \mathrm{~V}_{\mathrm{O}} / \mathrm{V}\), and a maximum load regulation of \(0.01 \% \mathrm{~V}_{\mathrm{O}} / \mathrm{mA}\).
The LM320L series also includes, as self-protection circuitry: safe operating area circuitry for output transistor power dissipation limiting, a temperature independent short circuit current limit for peak output current limiting, and a thermal shutdown circuit to prevent excessive junction temperature. Although designed primarily as fixed voltage regulators, these devices may be combined with simple external circuit-

\section*{Features}
- Preset output voltage error is less than \(\pm 5 \%\) over load, line and temperature
- LM320L is specified at an output current of 100 mA
- Internal short-circuit, thermal and safe operating area protection
- Easily adjustable to higher output voltages
- Maximum line regulation less than \(0.07 \% \mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}\)
- Maximum load regulation less than \(0.01 \% \mathrm{~V}_{\text {OUT }} / \mathrm{mA}\)
- Easily compensated with a small \(0.1 \mu \mathrm{~F}\) output capacitor
\begin{tabular}{|c|c|c|c|}
\hline Device & Package & \begin{tabular}{c} 
Rated \\
Power \\
Dissipation
\end{tabular} & \begin{tabular}{c} 
Design \\
Output \\
Current
\end{tabular} \\
\hline LM320L & TO-92 & 0.6 W & 0.1 A \\
\hline
\end{tabular} ry for boosted and/or adjustable voltages and currents. The LM320L series is available in the 3-lead TO-92 package.
For output voltages other than \(-5 \mathrm{~V},-12 \mathrm{~V}\) and -15 V , the LM137 series provides an output voltage range from -1.2 V to -47 V .

\section*{Connection Diagram}

TO-92 Plastic Package (Z)


Order Number LM320LZ-5.0,
LM320LZ-12 or LM320LZ-15
See NS Package Number Z03A

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
\(\mathrm{V}_{\text {OUT }}=-5 \mathrm{~V} 12 \mathrm{~V}\) and 15V -35V
Internal Power Dissipation
(Notes 1 and 3) Internally Limited
\begin{tabular}{lr} 
Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature & \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \\
\begin{tabular}{lr} 
Molded TO-92
\end{tabular} & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\begin{tabular}{l} 
Lead Temperature \\
(Soldering, 10 sec.)
\end{tabular} & \(260^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics (Note 2) \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Output Voltage} & \multicolumn{3}{|c|}{-5V} & \multicolumn{3}{|c|}{-12V} & \multicolumn{3}{|c|}{-15V} & \multirow{3}{*}{Units} \\
\hline \multicolumn{3}{|l|}{Input Voltage (unless otherwise noted)} & \multicolumn{3}{|c|}{-10V} & \multicolumn{3}{|c|}{-17V} & \multicolumn{3}{|c|}{-20V} & \\
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{3}{*}{Output Voltage} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{0}=100 \mathrm{~mA}\) & \multicolumn{3}{|l|}{\begin{tabular}{llll}
-5.2 & -5 & -4.8 \\
\hline
\end{tabular}} & \multicolumn{3}{|l|}{-12.5 \(-12-11.5\)} & \multicolumn{3}{|l|}{-15.6 \(-150-14.4\)} & \multirow{3}{*}{V} \\
\hline & & \[
\begin{aligned}
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\] & \multicolumn{3}{|l|}{\[
\left\lvert\, \begin{array}{lr}
-5.25 & -4.75 \\
\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq\right. & -7.5)
\end{array}\right.
\]} & \multicolumn{3}{|l|}{\[
\left\lvert\, \begin{array}{lr}
-12.6 & -11.4 \\
\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq\right. & -14.8)
\end{array}\right.
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{cc}
-15.75 & -14.25 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq\right. & -18)
\end{array}
\]} & \\
\hline & & \[
\begin{aligned}
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \multicolumn{3}{|l|}{\[
\begin{array}{|cc|}
-5.25 & -4.75 \\
\left(-20 \leq V_{\mathrm{IN}} \leq-7\right) \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{lr}
-12.6 & -11.4 \\
\left(-27 \leq V_{\mathrm{IN}} \leq\right. & -14.5) \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{lr}
-15.75 & -14.25 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq\right. & -17.5) \\
\hline
\end{array}
\]} & \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }} \\
& \hline
\end{aligned}
\] & \multicolumn{3}{|l|}{\[
\begin{gathered}
60 \\
\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq-7.3\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
45 \\
\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq-14.6\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
45 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq-17.7\right)
\end{gathered}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \multicolumn{3}{|l|}{\[
\begin{gathered}
60 \\
\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq-7\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
45 \\
\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq-14.5\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
45 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq-17.5\right)
\end{gathered}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Load Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA}
\end{aligned}
\] & & & 50 & & & 100 & & & 125 & mV \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Long Term Stability & \(\mathrm{l} \mathrm{O}=100 \mathrm{~mA}\) & & 20 & & & 48 & & & 60 & & \(\mathrm{mV} / \mathrm{khr}\) \\
\hline Q & Quiescent Current & \(1 \mathrm{O}=100 \mathrm{~mA}\) & & 2 & 6 & & & 6 & & 2 & 6 & mA \\
\hline \multirow[t]{3}{*}{\(\Delta l_{Q}\)} & \multirow[t]{3}{*}{Quiescent Current Change} & \(1 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 100 \mathrm{~mA}\) & & & 0.3 & & & 0.3 & & & 0.3 & \multirow[t]{2}{*}{mA} \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 40 \mathrm{~mA}\) & & & 0.1 & & & 0.1 & & & 0.1 & \\
\hline & & \[
\begin{aligned}
& l_{0}=100 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \multicolumn{3}{|l|}{\(\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq \begin{array}{c}0.25 \\ -7.5\end{array}\right)\)} & \multicolumn{3}{|l|}{\[
\begin{gathered}
0.25 \\
\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq-14.8\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\(\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq-18\right)\)} & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V} \\
\hline
\end{gathered}
\] \\
\hline \(v_{n}\) & Output Noise Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \mathrm{f}=10 \mathrm{~Hz}-10 \mathrm{kHz}
\end{aligned}
\] & \multicolumn{3}{|c|}{40} & \multicolumn{3}{|c|}{96} & \multicolumn{3}{|c|}{120} & \(\mu \mathrm{V}\) \\
\hline \[
\frac{\Delta \mathrm{V}_{\mathrm{IN}}}{\Delta \mathrm{~V}_{\mathrm{O}}}
\] & Ripple Rejection & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \mathrm{f}=120 \mathrm{~Hz}
\end{aligned}
\] & \multicolumn{3}{|l|}{50} & \multicolumn{3}{|l|}{52} & \multicolumn{3}{|l|}{50} & dB \\
\hline & Input Voltage Required to Maintain Line Regulation & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C} \\
& \mathrm{I}^{2}=100 \mathrm{~mA} \\
& 1 \mathrm{O}=40 \mathrm{~mA}
\end{aligned}
\] & \multicolumn{3}{|r|}{\[
\begin{aligned}
& -7.3 \\
& -7.0
\end{aligned}
\]} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& -14.6 \\
& -14.5
\end{aligned}
\]} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& -17.7 \\
& -17.5
\end{aligned}
\]} & V \\
\hline
\end{tabular}

Note 1: Thermal resistance of \(Z\) package is typically \(60^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{Jc}}, 232^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{jA}}\) at still air, and \(88^{\circ} \mathrm{C} / \mathrm{W}\) at \(400 \mathrm{ft} / \mathrm{min}\) of air. The maximum junction temperature shall not exceed \(125^{\circ} \mathrm{C}\) on electrical parameters.
Note 2: To ensure constant junction temperature pulse testing is used.

\section*{Typical Performance Characteristics}


Output Impedance


Schematic Diagrams


TL/H/7821-3
-12 V and -15 V


Typical Applications

Fixed Output Regulator


TL/H/7821-5
*Required if the regulator is located far from the power supply filter. A \(1 \mu \mathrm{~F}\) aluminum electrolytic may be substituted.
**Required for stability. A \(1 \mu \mathrm{~F}\) aluminum electrolytic may be substituted.

Adjustable Output Regulator

\(\pm 15 \mathrm{~V}, 100 \mathrm{~mA}\) Dual Power Supply


TL/H/7821-7

\section*{LM330 3－Terminal Positive Regulator}

\section*{General Description}

The LM330 5V 3－terminal positive voltage regulator features an ability to source 150 mA of output current with an input－ output differential of 0.6 V or less．Familiar regulator features such as current limit and thermal overload protection are also provided．

The low dropout voltage makes the LM330 useful for certain battery applications since this feature allows a longer bat－ tery discharge before the output falls out of regulation．For example，a battery supplying the regulator input voltage may discharge to 5.6 V and still properly regulate the system and load voltage．Supporting this feature，the LM330 protects both itself and regulated systems from negative voltage in－ puts resulting from reverse installations of batteries．
Other protection features include line transient protection up to 26 V ，when the output actually shuts down to avoid damaging internal and external circuits．Also，the LM330 regulator cannot be harmed by a temporary mirror－image insertion．

\section*{Features}

⿴囗十⿴囗十
－Output current of 150 mA
（1）Reverse battery protection
－Line transient protection
－Internal short circuit current limit
－Internal thermal overload protection
－Mirror－image insertion protection
－ \(100 \%\) electrical burn－in in the thermal limit

\section*{Voltage Range}

LM33QT－5．0 5V

\section*{Schematic and Connection Diagrams}

（TO－220）
Plastic Package


TL／H／9306－2
Front View
Order Number LM330T－5．0
See NS Package Number T03B
\begin{tabular}{lr} 
Internal Power Dissipation & Internally Limited \\
Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature & \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec. ) & \(+300^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Units \\
\hline \multirow[t]{2}{*}{V} & Output Voltage & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & 4.8 & 5 & 5.2 & \multirow[b]{2}{*}{V} \\
\hline & Output Voltage Over Temp & \[
\begin{aligned}
& 5<\mathrm{I}_{\mathrm{O}}<150 \mathrm{~mA} \\
& 6<\mathrm{V}_{\mathrm{IN}}<26 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 100^{\circ} \mathrm{C}
\end{aligned}
\] & 4.75 & & 5.25 & \\
\hline \multirow[t]{3}{*}{\(\Delta V_{0}\)} & Line Regulation & \[
\begin{aligned}
& 9<\mathrm{V}_{\mathrm{IN}}<16 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA} \\
& 6<\mathrm{V}_{\mathrm{IN}}<26 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{gathered}
7 \\
30 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 25 \\
& 60
\end{aligned}
\] & \multirow[t]{2}{*}{mV} \\
\hline & Load Regulation & \(5<\mathrm{I}_{0}<150 \mathrm{~mA}\) & & 14 & 50 & \\
\hline & Long Term Stability & & & 20 & & \(\mathrm{mV} / 1000 \mathrm{hrs}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{Q}\)} & Quiescent Current & \[
\begin{aligned}
& \mathrm{I}_{0}=10 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=50 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=150 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{gathered}
3.5 \\
5 \\
18
\end{gathered}
\] & \[
\begin{gathered}
7 \\
11 \\
40
\end{gathered}
\] & \multirow[t]{2}{*}{mA} \\
\hline & Line Transient Reverse Polarity & \[
\begin{aligned}
& V_{I N}=40 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, 1 \mathrm{~s} \\
& \mathrm{~V}_{I N}=-6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega
\end{aligned}
\] & & \[
\begin{gathered}
14 \\
-80 \\
\hline
\end{gathered}
\] & & \\
\hline \(\Delta l_{Q}\) & Quiescent Current Change & \(6<\mathrm{V}_{\text {IN }}<26 \mathrm{~V}\) & & 10 & & \% \\
\hline \multirow[t]{11}{*}{\(\mathrm{V}_{\text {IN }}\)} & Overvoltage Shutdown Voltage & & 26 & 38 & & \multirow{5}{*}{V} \\
\hline & Max Line Transient & & & 60 & & \\
\hline & & \(1 \mathrm{~s} \mathrm{~V}_{0} \leq 5.5 \mathrm{~V}\) & & 50 & & \\
\hline & \multirow[t]{2}{*}{Reverse Polarity Input Voltage} & & & -30 & & \\
\hline & & \(D C V_{0}>-0.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & & -12 & & \\
\hline & Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) & & 50 & & \(\mu \mathrm{V}\) \\
\hline & Output Impedance & \(\mathrm{I}_{0}=100 \mathrm{mADC}+10 \mathrm{mArms}\) & & 200 & & \(\mathrm{m} \Omega\) \\
\hline & Ripple Rejection & & & 56 & & dB \\
\hline & Current Limit & & 150 & 400 & 700 & mA \\
\hline & Dropout Voltage & \(\mathrm{I}_{0}=150 \mathrm{~mA}\) & & 0.32 & 0.6 & V \\
\hline & Thermal Resistance & Junction to Case Junction to Ambient & & \[
\begin{gathered}
4 \\
50 \\
\hline
\end{gathered}
\] & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified: \(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{C} 1=0.1 \mu \mathrm{~F}, \mathrm{C} 2=10 \mu \mathrm{~F}\). All characteristics except noise voltage and ripple rejection are measured using pulse techniques ( \(\mathrm{t} \mathrm{w} \leq 10 \mathrm{~ms}\), duty cycle \(\leq 5 \%\) ). Output voltage changes due to changes in internal temperature must be taken into account separately.

\section*{Typical Performance Characteristics}



Peak Output Current


Quiescent Current



Line Transient Response


Quiescent Current


Ripple Rejection



Load Transient Response


Quiescent Current


Typical Performance Characteristics (Continued)


\section*{Typical Applications}

The LM330 is designed specifically to operate at lower input to output voltages. The device is designed utilizing a power lateral PNP transistor which reduces dropout voltage from 2.0V to 0.3 V when compared to IC regulators using NPN pass transistors. Since the LM330 can operate at a much lower input voltage, the device power dissipation is reduced, heat sinking can be simpler and device reliability im-


TL/H/9306-5
* Required if regulator is located far from power supply filter.
** C2 may be either an Aluminum or Tantalum type capacitor but must be rated to operate at \(-40^{\circ} \mathrm{C}\) to guarantee regulator stability to that temperature extreme. \(10 \mu \mathrm{~F}\) is the minimum value required for stability and may be increased without bound. Locate as close as possible to the regulation.
proved through lower chip operating temperature. Also, a cost savings can be utilized through use of lower power/ voltage components. In applications utilizing battery power, the LM330 allows the battery voltage to drop to within 0.3 V of output voltage prior to the voltage regulator dropping out of regulation.


TL/H/9306-6
Note: Compared to IC regulator with 2.0 V dropout voltage and \(\mathrm{I}_{\mathrm{Qmax}}=6.0 \mathrm{~mA}\).

\section*{Definition of Terms}

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.
Input Voltage: The DC voltage applied to the input terminals with respect to ground.
Input-Output Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.
Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.
Load Regulation: The change in output voltage for a change in load current at constant chip temperature.

Long Term Stability: Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.
Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.
Quiescent Current: That part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.
Ripple Rejection: The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.
Temperature Stability of \(\mathbf{V}_{\mathbf{0}}\) : The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.

很
National
Semiconductor Corporation

\section*{LM337L 3－Terminal Adjustable Regulator}

\section*{General Description}

The LM337L is an adjustable 3－terminal negative voltage regulator capable of supplying 100 mA over a 1.2 V to 37 V output range．It is exceptionally easy to use and requires only two external resistors to set the output voltage．Fur－ thermore，both line and load regulation are better than stan－ dard fixed regulators．Also，the LM337L is packaged in a standard TO－92 transistor package which is easy to use．
In addition to higher performance than fixed regulators，the LM337L offers full overload protection．Included on the chip are current limit，thermal overload protection and safe area protection．All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected．
Normally，only a single \(1 \mu \mathrm{~F}\) solid tantalum output capacitor is needed unless the device is situated more than 6 inches from the input filter capacitors，in which case an input by－ pass is needed．A larger output capacitor can be added to improve transient response．The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3 －terminal regulators．
Besides replacing fixed regulators，the LM337L is useful in a wide variety of other applications．Since the regulator is ＂floating＂and sees only the input－to－output differential volt－ age，supplies of several hundred volts can be regulated as long as the maximum input－to－output differential is not ex－ ceeded．
Also，it makes an especially simple adjustable switching reg－ ulator，a programmable output regulator，or by connecting a fixed resistor between the adjustment and output，the LM337L can be used as a precision current regulator．Sup－ plies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the out－ put to 1.2 V where most loads draw little current．

The LM337L is available in a standard TO－92 transistor package and a SO－8 surface mount package．The LM337L is rated for operation over a \(-25^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) range．
For applications requiring greater output current in excess of 0.5 A and 1.5 A ，see LM137 series data sheets．For the positive complement，see series LM117 and LM317L data sheets．

\section*{Features}
：Adjustable output down to 1.2 V
（ Guaranteed 100 mA output current
国 Line regulation typically \(0.01 \% / \mathrm{V}\)
［ Load regulation typically \(0.1 \%\)
－Current limit constant with temperature
－Eliminates the need to stock many voltages
－Standard 3－lead transistor package
日 80 dB ripple rejection
图 Output is short circuit protected

\section*{Connection Diagram}


TL／H／9134－1

\section*{Bottom View}

\section*{shets．}
，

\section*{Typical Applications}

\section*{1．2V－25V Adjustable Regulator}


TL／H／9134－3
Full output current not available at high input－output voltages
\(-\mathrm{V}_{\text {OUT }}=-1.25 \mathrm{~V}\left(1+\frac{\mathrm{R} 2}{240 \Omega}\right)\)
\({ }^{\dagger} \mathrm{C} 1=1 \mu \mathrm{~F}\) solid tantalum or \(10 \mu \mathrm{~F}\) aluminum electrolytic required for stability
＊ \(\mathrm{C} 2=1 \mu \mathrm{~F}\) solid tantalum is required only if regulator is more than \(4^{\prime \prime}\) from power supply filter capacitor

Regulator with Trimmable Output Voltage


TL／H／9134－4
Trim Procedure：
－If \(V_{\text {OUT }}\) is -23.08 V or bigger，cut out R3（if smaller，don＇t cut it out）．
－Then if \(\mathrm{V}_{\text {OUT }}\) is -22.47 V or bigger，cut out R 4 （if smaller，don＇t）．
－Then if \(\mathrm{V}_{\text {OUT }}\) is -22.16 V or bigger，cut out R5（if smaller，don＇t）．
This will trim the output to well within \(1 \%\) of \(-22.00 \mathrm{~V}_{\mathrm{DC}}\) ，without any of the expense or trouble of a trim pot（see LB－46）．Of course，this technique can be used at any output voltage level．

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Power Dissipation
Internally Limited
Input-Output Voltage Differential
40 V

\section*{Electrical Characteristics \\ (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 3 \mathrm{~V} \leq\left|\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}\right| \leq 40 \mathrm{~V}, \\
& \text { (Note 2) }
\end{aligned}
\] & & 0.01 & 0.04 & \%/V \\
\hline Load Regulation & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq \mathrm{I}_{\text {MAX }}\), (Note 2) & & 0.1 & 0.5 & \% \\
\hline Thermal Regulation & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~ms}\) Pulse & & 0.04 & 0.2 & \%/W \\
\hline Adjustment Pin Current & & & 50 & 100 & \(\mu \mathrm{A}\) \\
\hline Adjustment Pin Current Change & \[
\begin{aligned}
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA} \\
& 3 \mathrm{~V} \leq\left|V_{\mathrm{IN}}-V_{\mathrm{OUT}}\right| \leq 40 \mathrm{~V}
\end{aligned}
\] & & 0.2 & 5 & \(\mu \mathrm{A}\) \\
\hline Reference Voltage & \[
\begin{aligned}
& 3 \mathrm{~V} \leq\left|V_{I N}-V_{\text {OUT }}\right| \leq 40 \mathrm{~V},(\text { Note } 3) \\
& 10 \mathrm{~mA} \leq \text { IOUT } \leq 100 \mathrm{~mA}, \mathrm{P} \leq 625 \mathrm{~mW}
\end{aligned}
\] & 1.20 & 1.25 & 1.30 & V \\
\hline Line Regulation & \(3 \mathrm{~V} \leq\left|\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right| \leq 40 \mathrm{~V}\), (Note 2) & & 0.02 & 0.07 & \%/V \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq \mathrm{IOUT} \leq 100 \mathrm{~mA}\), (Note 2) & & 0.3 & 1.5 & \% \\
\hline Temperature Stability & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {MAX }}\) & & 0.65 & & \% \\
\hline Minimum Load Current & \[
\begin{aligned}
& \left|V_{I N}-V_{\text {OUT }}\right| \leq 40 V \\
& 3 V \leq\left|V_{I N}-V_{\text {OUT }}\right| \leq 15 V
\end{aligned}
\] & & \[
\begin{aligned}
& 3.5 \\
& 2.2
\end{aligned}
\] & \[
\begin{gathered}
5 \\
3.5
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Current Limit & \[
\begin{aligned}
& 3 V \leq\left|V_{\text {IN }}-V_{\text {OUT }}\right| \leq 13 V \\
& \left|V_{I N}-V_{\text {OUT }}\right|=40 V
\end{aligned}
\] & \[
\begin{gathered}
100 \\
25 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
200 \\
50 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 320 \\
& 120 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Rms Output Noise, \% of V \({ }_{\text {OUT }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & & 0.003 & & \% \\
\hline Ripple Rejection Ratio & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=-10 \mathrm{~V}, \mathrm{~F}=120 \mathrm{~Hz}, \mathrm{C}_{\mathrm{ADJ}}=0 \\
& \mathrm{C}_{\mathrm{ADJ}}=10 \mu \mathrm{~F}
\end{aligned}
\] & 66 & \[
\begin{aligned}
& 65 \\
& 80 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline Long-Term Stability & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & & 0.3 & 1 & \% \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+125^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 337 \mathrm{~L} ;\left|\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right|=5 \mathrm{~V}\) and IOUT \(=40 \mathrm{~mA}\). Although power dissipation is internally limited, these specifications are applicable for power dissipations up to 625 mW . \(I_{\mathrm{MAX}}\) is 100 mA

Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.

Note 3: Thermal resistance of the TO-92 package is \(180^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient with \(0.4^{\prime \prime}\) leads from a PC board and \(160^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient with \(0.125^{\prime \prime}\) lead length to PC board.

\section*{LM723/LM723C Voltage Regulator}

\section*{General Description}

The LM723/LM723C is a voltage regulator designed primarily for series regulator applications. By itself, it will supply output currents up to 150 mA ; but external transistors can be added to provide any desired load current. The circuit features extremely low standby current drain, and provision is made for either linear or foldback current limiting.
The LM723/LM723C is also useful in a wide range of other applications such as a shunt regulator, a current regulator or a temperature controller.
The LM723C is identical to the LM723 except that the LM723C has its performance guaranteed over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range, instead of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{Features}
- 150 mA output current without external pass transistor
- Output currents in excess of 10A possible by adding external transistors
- Input voltage 40 V max
- Output voltage adjustable from 2 V to 37 V

■ Can be used as either a linear or a switching regulator

\section*{Connection Diagrams}



TL/H/8563-3
Note: Pin 5 connected to case. Top View
Order Number LM723H or LM723CH See NS Package H10C

\section*{Equivalent Circuit*}


TL/H/8563-4
*Pin numbers refer to metal can package.

\section*{Absolute Maximum Ratings}

\section*{If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ \\ Distributors for availability and specifications.}

\section*{(Note 9)}
\begin{tabular}{lr} 
Pulse Voltage from \(\mathrm{V}+\) to \(\mathrm{V}-(50 \mathrm{~ms})\) & 50 V \\
Continuous Voltage from \(\mathrm{V}+\) to \(\mathrm{V}-\) & 40 V \\
Input-Output Voltage Differential & 40 V \\
Maximum Amplifier Input Voltage (Either Input) & 8.5 V \\
Maximum Amplifier Input Voltage (Differential) & 5 V \\
Current from \(\mathrm{V}_{\mathrm{Z}}\) & 25 mA \\
Current from \(\mathrm{V}_{\text {REF }}\) & 15 mA
\end{tabular}

\section*{Electrical Characteristics (Note 2)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM723} & \multicolumn{3}{|c|}{LM723C} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line Regulation & \[
\begin{aligned}
& V_{I N}=12 \mathrm{~V} \text { to } \mathrm{V}_{I N}=15 \mathrm{~V} \\
& -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\
& \mathrm{~V}_{I N}=12 \mathrm{~V} \text { to } \mathrm{V}_{I N}=40 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.02 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.1 \\
& 0.3 \\
& 0.2 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{|c|}
0.01 \\
0.1 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0.1 \\
& 0.3 \\
& 0.5 \\
& \hline
\end{aligned}
\] & \(\% V_{\text {OUT }}\) \% V OUT \% V \({ }_{\text {OUT }}\) \% V \({ }_{\text {OUT }}\) \\
\hline Load Regulation & \[
\begin{aligned}
& \mathrm{L}_{\mathrm{L}}=1 \mathrm{~mA} \text { to } \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA} \\
& -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.03 & \[
\begin{gathered}
0.15 \\
0.6
\end{gathered}
\] & & 0.03 & \[
\begin{aligned}
& 0.2 \\
& 0.6 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\% V OUT \\
\% V OUT \\
\% V \(\mathrm{V}_{\text {OUT }}\)
\end{tabular} \\
\hline Ripple Rejection & \[
\begin{aligned}
& f=50 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, \mathrm{C}_{\text {REF }}=0 \\
& \mathrm{f}=50 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, \mathrm{C}_{\text {REF }}=5 \mu \mathrm{~F}
\end{aligned}
\] & & \[
\begin{aligned}
& 74 \\
& 86 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 74 \\
& 86 \\
& \hline
\end{aligned}
\] & & \[
\mathrm{dB}
\]
\[
\mathrm{dB}
\] \\
\hline Average Temperature Coefficient of Output Voltage (Note 8) & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.002 & 0.015 & & 0.003 & 0.015 & \[
\begin{aligned}
& \% /{ }^{\circ} \mathrm{C} \\
& \% /{ }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Short Circuit Current Limit & \(\mathrm{R}_{\text {SC }}=10 \Omega, \mathrm{~V}_{\text {OUT }}=0\) & & 65 & & & 65 & & mA \\
\hline Reference Voltage & & 6.95 & 7.15 & 7.35 & 6.80 & 7.15 & 7.50 & V \\
\hline Output Noise Voltage & \[
\begin{aligned}
& B W=100 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, C_{\text {REF }}=0 \\
& B W=100 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}, C_{\text {REF }}=5 \mu \mathrm{~F}
\end{aligned}
\] & & \[
\begin{array}{r}
86 \\
2.5 \\
\hline
\end{array}
\] & & & \[
\begin{aligned}
& 86 \\
& 2.5 \\
& \hline
\end{aligned}
\] & & \(\mu\) Vrms \(\mu\) Vrms \\
\hline Long Term Stability & & & 0.05 & & & 0.05 & & \%/1000 hrs \\
\hline Standby Current Drain & \(\mathrm{I}_{\mathrm{L}}=0, \mathrm{~V}_{\mathrm{IN}}=30 \mathrm{~V}\) & & 1.7 & 3.5 & & 1.7 & 4.0 & mA \\
\hline Input Voltage Range & & 9.5 & & 40 & 9.5 & & 40 & V \\
\hline Output Voltage Range & & 2.0 & & 37 & 2.0 & & 37 & V \\
\hline Input-Output Voltage Differential & & 3.0 & & 38 & 3.0 & & 38 & V \\
\hline \(\theta_{\text {JA }}\) & Molded DIP & & 105 & & & 105 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{J A}\) & Cavity DIP & & 150 & & & 150 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{J A}\) & TO-5 Board Mount in Still Air & & 225 & & & 225 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{\text {JA }}\) & TO-5 Board Mount in 400 LF/Min Air Flow & & 90 & & & 90 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{J A}\) & So & & & & & 125 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{J C}\) & & & 25 & & & 25 & & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Note 1: See derating curves for maximum power rating above \(25^{\circ} \mathrm{C}\).
Note 2: Unless otherwise specified, \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}^{+}=\mathrm{V}_{\mathrm{C}}=12 \mathrm{~V}, \mathrm{~V}^{-}=0, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{R}_{\mathrm{SC}}=0, \mathrm{C}_{1}=100 \mathrm{pF}, \mathrm{C}_{\mathrm{REF}}=0\) and divider impedance as seen by error amplifier \(\leq 10 \mathrm{k} \Omega\) connected as shown in Figure 1. Line and load regulation specifications are given for the condition of constant chip temperature. Temperature drifts must be taken into account separately for high dissipation conditions.
Note 3: \(L_{1}\) is 40 turns of No. 20 enameled copper wire wound on Ferroxcube P36/22-3B7 pot core or equivalent with 0.009 in. air gap.
Note 4: Figures in parentheses may be used if R1/R2 divider is placed on opposite input of error amp.
Note 5: Replace R1/R2 in figures with divider shown in Figure 13.
Note 6: \(\mathrm{V}+\) must be connected to \(\mathrm{a}+3 \mathrm{~V}\) or greater supply.
Note 7: For metal can applications where \(\mathrm{V}_{\mathrm{Z}}\) is required, an external 6.2 V zener diode should be connected in series with \(\mathrm{V}_{\text {OUT }}\).
Note 8: Guaranteed by correlation to other tests.
Note 9: Refer to RETS723X military specifications for the LM723.

Typical Performance Characteristics

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Positive Output & Applicable Figures & \multicolumn{2}{|l|}{Fixed Output \(\pm 5 \%\)} & \multicolumn{3}{|l|}{Output
Adjustable
\(\pm 10 \%\) (Note 5)} & \multirow[t]{2}{*}{\begin{tabular}{l}
Negative \\
Output \\
Voltage
\end{tabular}} & \multirow[t]{2}{*}{Applicable Figures} & \multicolumn{2}{|l|}{Fixed Output \(\pm 5 \%\)} & \multicolumn{3}{|r|}{\begin{tabular}{l}
5\% Output \\
Adjustable \\
\(\pm 10 \%\)
\end{tabular}} \\
\hline Voitag & (Note 4) & R1 & R2 & R1 & P1 & R2 & & & R1 & R2 & R1 & P1 & R2 \\
\hline +3.0 & 1, 5, 6, 9, 12 (4) & 4.12 & 3.01 & 1.8 & 0.5 & 1.2 & +100 & 7 & 3.57 & 102 & 2.2 & 10 & 91 \\
\hline +3.6 & 1,5,6, 9, 12 (4) & 3.57 & 3.65 & 1.5 & 0.5 & 1.5 & +250 & 7 & 3.57 & 255 & 2.2 & 10 & 240 \\
\hline +5.0 & 1,5,6, 9, 12 (4) & 2.15 & 4.99 & 0.75 & 0.5 & 2.2 & -6 (Note 6) & 3, (10) & 3.57 & 2.43 & 1.2 & 0.5 & 0.75 \\
\hline +6.0 & 1, 5, 6, 9, 12 (4) & 1.15 & 6.04 & 0.5 & 0.5 & 2.7 & -9 & 3, 10 & 3.48 & 5.36 & 1.2 & 0.5 & 2.0 \\
\hline +9.0 & 2, 4, (5, 6, 9, 12) & 1.87 & 7.15 & 0.75 & 1.0 & 2.7 & -12 & 3, 10 & 3.57 & 8.45 & 1.2 & 0.5 & 3.3 \\
\hline +12 & \(2,4,(5,6,9,12)\) & 4.87 & 7.15 & 2.0 & 1.0 & 3.0 & -15 & 3, 10 & 3.65 & 11.5 & 1.2 & 0.5 & 4.3 \\
\hline +15 & \(2,4,(5,6,9,12)\) & 7.87 & 7.15 & 3.3 & 1.0 & 3.0 & -28 & 3, 10 & 3.57 & 24.3 & 1.2 & 0.5 & 10 \\
\hline +28 & \(2,4,(5,6,9,12)\) & 21.0 & 7.15 & 5.6 & 1.0 & 2.0 & -45 & 8 & 3.57 & 41.2 & 2.2 & 10 & 33 \\
\hline +45 & 7 & 3.57 & 48.7 & 2.2 & 10 & 39 & -100 & 8 & 3.57 & 97.6 & 2.2 & 10 & 91 \\
\hline +75 & 7 & 3.57 & 78.7 & 2.2 & 10 & 68 & -250 & 8 & 3.57 & 249 & 2.2 & 10 & 240 \\
\hline
\end{tabular}

TABLE II. Formulae for Intermediate Output Voltages
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Outputs from +2 to +7 volts \\
(Figures 1, 5, 6, 9, 12, [4])
\[
\mathrm{V}_{\mathrm{OUT}}=\left(\mathrm{V}_{\mathrm{REF}} \times \frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}\right)
\]
\end{tabular} & Outputs from +4 to +250 volts (Figure 7 )
\[
V_{\text {OUT }}=\left(\frac{V_{\text {REF }}}{2} \times \frac{R 2-R 1}{R 1}\right) ; R 3=R 4
\] & Current Limiting
\[
\mathrm{I}_{\mathrm{LIMIT}}=\frac{\mathrm{V}_{\text {SENSE }}}{\mathrm{R}_{\mathrm{SC}}}
\] \\
\hline \[
\begin{gathered}
\text { Outputs from }+7 \text { to }+37 \text { volts } \\
\quad(\text { Figures } 2,4,[5,6,9,12]) \\
V_{\text {OUT }}=\left(V_{\text {REF }} \times \frac{R 1+R 2}{R 2}\right)
\end{gathered}
\] & \begin{tabular}{l}
Outputs from -6 to - 250 volts \\
(Figures 3, 8, 10)
\[
V_{\text {OUT }}=\left(\frac{V_{\text {REF }}}{2} \times \frac{R 1+R 2}{R 1}\right) ; R 3=R 4
\]
\end{tabular} & Foldback Current Limiting
\[
\begin{gathered}
\mathrm{I}_{\text {KNEE }}=\left(\frac{\mathrm{V}_{\text {OUT }} \mathrm{R} 3}{\mathrm{R}_{\text {SC }} 4}+\frac{\mathrm{V}_{\text {SENSE }}(\mathrm{R} 3+\mathrm{R} 4)}{R_{\text {SC }} \mathrm{R} 4}\right) \\
\mathrm{I}_{\text {SHORT }}=\left(\frac{\mathrm{V}_{\text {SENS }}}{\mathrm{R}_{\text {SC }}} \times \frac{\mathrm{R} 3+\mathrm{R} 4}{\mathrm{R} 4}\right)
\end{gathered}
\] \\
\hline
\end{tabular}

\section*{Typical Applications}


Typical Performance
Regulated Output Voltage 5 V Line Regulation \(\left(\Delta \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}\right) \quad 0.5 \mathrm{mV}\) Load Regulation ( \(\Delta L_{\mathrm{L}}=50 \mathrm{~mA}\) ) \(\quad 1.5 \mathrm{mV}\)
FIGURE 1. Basic Low Voltage Regulator
(VOUT \(=2\) to 7 Volts)


Note: \(\mathbf{R 3}=\frac{\mathbf{R 1} \mathbf{R 2}}{\mathbf{R 1}+\mathbf{R 2}}\)
for minimum temperature drift. R3 may be eliminated for minimum component count.

TL/H/8563-9
Typical Performance Regulated Output Voltage Line Regulation ( \(\Delta \mathrm{V}_{\text {IN }}=3 \mathrm{~V}\) ) \(\quad 1.5 \mathrm{mV}\) Load Regulation ( \(\Delta \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}\) ) 4.5 mV

FIGURE 2. Basic High Voltage Regulator
(VOUT \(=7\) to 37 Volts)

\section*{Typical Applications (Continued)}


FIGURE 3. Negative Voltage Regulator


FIGURE 5. Positive Voltage Regulator (External PNP Pass Transistor)


FIGURE 4. Positive Voltage Regulator (External NPN Pass Transistor)


FIGURE 6. Foldback Current Limiting

\section*{Typical Applications (Continued)}


FIGURE 7. Positive Floating Regulator


FIGURE 8. Negative Floating Regulator

Typical Applications (Continued)
Typical Performance
\begin{tabular}{lr} 
Regulated Output Voltage & +5 V \\
Line Regulation \(\left(\Delta V_{I N}=30 \mathrm{~V}\right)\) & 10 mV \\
Load Regulation \(\left(\Delta L_{L}=2 \mathrm{~A}\right)\) & 80 mV
\end{tabular}

FIGURE 9. Positive Switching Regulator


TL/H/8563-17
Typical Performance
Regulated Output Voltage -15 V
Line Regulation \(\left(\Delta V_{I N}=20 \mathrm{~V}\right) 8 \mathrm{mV}\)
Load Regulation ( \(\Delta I_{\mathrm{L}}=2 \mathrm{~A}\) ) 6 mV
FIGURE 10. Negative Switching Regulator

Typical Applications (Continued)


TL/H/8563-18

Note: Current limit transistor may be used for shutdown if current limiting is not required.

Typical Performance
Regulated Output Voltage +5 V
Line Regulation \(\left(\Delta \mathrm{V}_{\mathrm{iN}}=3 \mathrm{~V}\right) \quad 0.5 \mathrm{mV}\)
Load Regulation ( \(\Delta \mathrm{I}_{\mathrm{L}}=50 \mathrm{~mA}\) ) \(\quad 1.5 \mathrm{mV}\)

FIGURE 11. Remote Shutdown Regulator with Current Limiting


FIGURE 12. Shunt Regulator

Typical Applications (Continued)


TL/H/8563-20
FIGURE 13. Output Voltage Adjust (See Note 5)

\section*{Schematic Diagram}


TL/H/8563-1

\section*{LM1578/LM2578/LM3578 Switching Regulator}

\section*{General Description}

The LM1578 is a flexible 8-pin switching regulator which can easily be set up for such dc-to-dc voltage conversion circuits as the buck, boost, and inverting configurations. The LM1578 features a unique comparator input stage which not only has separate pin-outs for both the inverting and non-inverting inputs, but also provides an internal 1.0 V reference to each input, thereby simplifying circuit design and p.c. board layout. The output can switch up to 750 mA and has output pins for its collector and emitter to promote design flexibility. The current limit terminal may be referenced to either the ground or the \(\mathrm{V}_{\text {in }}\) terminal, depending upon the application. In addition, the LM1578 has an on-board oscillator, which is set by a single external capacitor.

\section*{Features}
- Inverting and non-inverting inputs
- 1.0V reference at inputs
- Operates from supply voltages of 2 V to 40 V
- Output current up to 750 mA , saturation less than 1 V
- Oscillator frequency adjustable to 100 kHz
- Current limit and thermal shut down
- Duty cycle up to \(90 \%\)
- Design flexibility including buck, boost, inverting, and transformer configurations

\section*{Functional Diagram}


TL/H/8711-1

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Total Supply Voltage
40 V
Collector Output to Ground \(\quad-0.3 \mathrm{~V}\) to +40 V Emitter Output to Ground

Power Dissipation (Note 2)
Output Current
\begin{tabular}{lr} 
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\begin{tabular}{l} 
Lead Temperature \\
(soldering, 10 seconds)
\end{tabular} \\
Operating Temperature Range & \(300^{\circ} \mathrm{C}\) \\
LM1578 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM2578 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM3578 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature & \(150^{\circ} \mathrm{C}\) \\
ESD rating is to be determined. &
\end{tabular}

\section*{Electrical Characteristics (Note 3)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM1578} & \multicolumn{3}{|c|}{LM2578/LM3578} & \multirow[b]{2}{*}{Units/ Limit} \\
\hline & & Typ & \begin{tabular}{l}
Tested \\
(Note 5)
\end{tabular} & \begin{tabular}{l}
Design \\
(Note 6)
\end{tabular} & Typ & \begin{tabular}{l}
Tested \\
(Note 5)
\end{tabular} & Design (Note 6) & \\
\hline \multicolumn{9}{|l|}{OSCILLATOR} \\
\hline Frequency & \(\mathrm{C}_{\mathrm{T}}=4000 \mathrm{pF}\) & 20 & \[
\begin{aligned}
& 22.4 \\
& 17.6
\end{aligned}
\] & & 20 & \[
\begin{aligned}
& 25 \\
& 15
\end{aligned}
\] & & \begin{tabular}{l}
kHz \\
kHz max \\
kHz min
\end{tabular} \\
\hline \begin{tabular}{l}
Frequency Drift with \\
Temperature
\end{tabular} & \(\mathrm{C}_{\mathrm{T}}=4000 \mathrm{pF}\) & \(-0.13\) & & -0.25 & \(-0.13\) & & -0.30 & \[
\begin{aligned}
& \% /{ }^{\circ} \mathrm{C} \\
& \% /{ }^{\circ} \mathrm{C} \text { max }
\end{aligned}
\] \\
\hline Amplitude & \(\mathrm{C}_{T}=4000 \mathrm{pF}\) & 550 & & & 550 & & & mVpk-pk \\
\hline \multicolumn{9}{|l|}{REFERENCE/COMPARATOR (Note 8)} \\
\hline Input Reference Voltage & \begin{tabular}{l}
\[
\mathrm{I}_{1}=\mathrm{I}_{2}=0 \mathrm{~mA}
\] \\
and
\[
\mathrm{I}_{1}=\mathrm{I}_{2}=1 \mathrm{~mA} \pm 1 \%
\] \\
(Note 4)
\end{tabular} & 1.0 & \[
\begin{gathered}
1.035 \\
0.965 \\
\mathbf{1 . 0 5 0} \\
\mathbf{0 . 9 5 0}
\end{gathered}
\] & & 1.0 & \[
\begin{aligned}
& 1.050 \\
& 0.950
\end{aligned}
\] & \[
\begin{aligned}
& 1.070 \\
& 0.930
\end{aligned}
\] & \begin{tabular}{l}
V \\
\(V\) max \\
\(V\) min \\
\(V\) max \\
\(V\) min
\end{tabular} \\
\hline \begin{tabular}{l}
Input \\
Reference \\
Voltage Line \\
Regulation
\end{tabular} & \begin{tabular}{l}
\[
1_{1}=1_{2}=0 \mathrm{~mA}
\] \\
and
\[
I_{1}=I_{2}=1 \mathrm{~mA} \pm 1 \%
\] \\
(Note 4)
\end{tabular} & 0.003 & \[
\begin{aligned}
& 0.01 \\
& \mathbf{0 . 0 2}
\end{aligned}
\] & & 0.003 & 0.01 & 0.02 & \begin{tabular}{l}
\%/V \\
\%/V max \\
\%/V max
\end{tabular} \\
\hline Inverting Input Current & \[
\begin{aligned}
& 1_{1}=1_{2}=0 \mathrm{~mA} \\
& \text { duty cycle }=75 \%
\end{aligned}
\] & 0.5 & & & 0.5 & & & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Level \\
Shift \\
Accuracy
\end{tabular} & Level Shift Current \(=1 \mathrm{~mA}\) & 1.0 & \[
\begin{aligned}
& 5 \\
& \mathbf{8}
\end{aligned}
\] & & 1.0 & 10 & 13 & \begin{tabular}{l}
\% \\
\% max \\
\% max
\end{tabular} \\
\hline \begin{tabular}{l}
Input \\
Reference \\
Voltage \\
Long Term Stability
\end{tabular} & & 100 & & & 100 & & & ppm/kHr \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{Electrical Characteristics (Note 3) (Continued)} \\
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM1578} & \multicolumn{3}{|c|}{LM2578/LM3578} & \multirow[t]{2}{*}{Units/ Limit} \\
\hline & & Typ & Tested (Note 5) & Design (Note 6) & Typ & Tested (Note 5) & \begin{tabular}{l}
Design \\
(Note 6)
\end{tabular} & \\
\hline \multicolumn{9}{|l|}{OUTPUT} \\
\hline Collector Saturation Voltage & \begin{tabular}{l}
\[
\mathrm{I}_{\mathrm{c}}=750 \mathrm{~mA},
\] \\
Emitter \\
Grounded
\end{tabular} & 0.7 & \[
\begin{gathered}
0.85 \\
\mathbf{1 . 2}
\end{gathered}
\] & & 0.7 & 0.90 & 1.2 & \[
\begin{aligned}
& V \\
& V \text { max } \\
& V \text { max }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Emitter \\
Saturation \\
Voltage
\end{tabular} & \begin{tabular}{l}
\[
I_{e}=80 \mathrm{~mA},
\] \\
Collector at
\[
\mathrm{V}_{\text {in }}=40 \mathrm{~V}
\]
\end{tabular} & 1.4 & \[
\begin{aligned}
& 1.6 \\
& \mathbf{2 . 1}
\end{aligned}
\] & & 1.4 & 1.7 & 2.0 & \begin{tabular}{l}
V \\
\(\checkmark\) max \\
\(V\) max
\end{tabular} \\
\hline \begin{tabular}{l}
Collector \\
Leakage Current
\end{tabular} & \begin{tabular}{l}
Collector to \\
Emitter \(=40 \mathrm{~V}\), \\
Emitter \\
Grounded, \\
Output off
\end{tabular} & 0.1 & \[
\begin{gathered}
50 \\
100
\end{gathered}
\] & & 0.1 & 200 & 250 & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu A \max\) \\
\(\mu \mathrm{A}\) max
\end{tabular} \\
\hline \begin{tabular}{l}
Collector- \\
Emitter Sustaining Voltage
\end{tabular} & & 40 & & 34 & 40 & & 34 & \begin{tabular}{l}
V \\
\(V\) min
\end{tabular} \\
\hline \multicolumn{9}{|l|}{CURRENT LIMIT} \\
\hline \begin{tabular}{l}
Sense \\
Voltage for Shutdown
\end{tabular} & \begin{tabular}{l}
Referred to \\
\(V_{\text {in }}\) or \\
Ground (Note 7)
\end{tabular} & 110 & \[
\begin{gathered}
95 \\
140
\end{gathered}
\] & & 110 & \[
\begin{gathered}
80 \\
160
\end{gathered}
\] & & \begin{tabular}{l}
mV \\
mV min \\
\(m V\) max
\end{tabular} \\
\hline \begin{tabular}{l}
Sense \\
Voltage Temperature Drift
\end{tabular} & & 0.3 & & & 0.3 & & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
Sense \\
Current
\end{tabular} & Referred to \(V_{\text {in }}\) Referred to Ground & \begin{tabular}{l}
40 \\
0.4
\end{tabular} & & & \[
\begin{array}{r}
40 \\
0.4 \\
\hline
\end{array}
\] & & & \(\mu \mathrm{A}\)
\[
\mu \mathrm{A}
\] \\
\hline \multicolumn{9}{|l|}{DEVICE POWER CONSUMPTION} \\
\hline Supply Current & \begin{tabular}{l}
Output Off \\
Output On,
\[
\mathrm{I}_{\mathrm{C}}=750 \mathrm{~mA}
\]
\end{tabular} & \[
2.0
\]
\[
14
\] & \[
\begin{aligned}
& 3.0 \\
& \mathbf{3 . 3}
\end{aligned}
\] & & \[
2.0
\]
\[
14
\] & 3.5 & 4.0 & \begin{tabular}{l}
mA \\
mA max \\
mA max \\
mA
\end{tabular} \\
\hline
\end{tabular}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its Rated Operating Conditions.
Note 2: At elevated temperatures, devices must be derated based on package thermal resistance. The device in a TO-5 package must be derated at \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance for the 8 -pin N package is \(130^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 3: Unless otherwise specified, these specifications apply for \(\mathrm{V}_{\text {in }}=2 \mathrm{~V}\left(2.2 \mathrm{~V},<-25^{\circ} \mathrm{C}\right)\) and \(\mathrm{V}_{\text {in }}=40 \mathrm{~V}\). Timing Capacitor \(=4000 \mathrm{pF}\) with \(25 \%\) and \(75 \%\) duty cycle. Normal typeface indicates \(T_{j}=25^{\circ} \mathrm{C}\) limits. Boldface type indicates limits for full temperature range. This is \(T_{j}=-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) for the LM 1578 , \(T_{j}=-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for the LM 2578 , and \(\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for the LM3578.
Note 4: \(l_{1}\) and \(I_{2}\) are the external sink currents at the inputs.
Note 5: Guaranteed and \(100 \%\) production tested.
Note 6: Guaranteed (but not 100\% production tested) over the operating temperature ranges. These limits are not to be used to calculate outgoing quality levels.
Note 7: Connection of a \(10 \mathrm{k} \Omega\) resistor from pin 1 to pin 4 establishes the duty cycle at its maximum of \(90 \%\) with a maximum voltage swing on the output collector of 40 V . Applying the minimum current sense voltage will not reduce the duty cycle to less than \(50 \%\). Applying the maximum current limit sense voltage is certain to reduce the duty cycle below \(50 \%\). An additional 15 mV above the sense voltage may be required to reduce the duty cycle to \(0 \%\) (see current limit of the typical performance characteristics).
Note 8: Input terminals are protected from accidental shorts to ground but if external voltages higher than the reference voltage is applied, excessive current will flow and should be limited to less than 5 mA .

Typical Performance Characteristics





Emitter Saturation Voltage
(Sourcing Current,


Current Limit Response Time For Various Over Drives




Ground Referred
Current Limit Sense Voltage


Current Limit Sense Voltage
vs. Supply Voltage


Collector Current With Emitter Output Below Ground


\section*{Test Circuit*}

Parameter tests can be made using the test circuit shown. Select the desired \(\mathrm{V}_{\mathrm{in}}\), collector voltage and duty cycle with adjustable power supplies. A digital volt meter with an input resistance greater than \(100 \mathrm{M} \Omega\) should be used to measure the following:

Input Reference Voltage to Ground; S1 in either position.
Level Shift Accuracy (\%) \(=\left(\mathrm{T}_{\mathrm{P} 3}(\mathrm{~V}) / 1 \mathrm{~V}\right) \times 100 \%\); S1 at \(I_{1}=I_{2}=1 \mathrm{~mA}\)
Input Current \((\mathrm{mA})=\left(1 \mathrm{~V}-\mathrm{T}_{\mathrm{p} 3}(\mathrm{~V})\right) / 1 \mathrm{M} \Omega\) : S 1 at \(\mathrm{I}_{1}=\) \(\mathrm{I}_{2}=0 \mathrm{~mA}\).
Oscillator \(T_{P 4}\) can be measured using a frequency counter or an oscilloscope.

The current limit sense voltage is measured by connecting an adjustable 0 to \(1 V\) floating power supply in series with the current limit terminal and referring it to either the ground or the \(\mathrm{V}_{\text {in }}\) terminal. Set the duty cycle to \(90 \%\) and monitor test point \(T_{P 5}\) while adjusting the floating power supply voltage until the LM1578's duty cycle just reaches \(0 \%\). This voltage is the current limit sense voltage.
The supply current should be measured with the duty cycle at \(0 \%\) and S 1 in the \(\mathrm{I}_{1}=\mathrm{I}_{2}=0 \mathrm{~mA}\) position.
*LM1578 specifications are measured using automated test equipment. This circuit is provided for the customer's convenience when checking parameters. Due to possible variations in testing conditions, the measured values from these testing procedures may not match those of the factory.


\section*{Definition of Terms}

Input Reference Voltage: The reference voltage referred to ground, applied to either the inverting or non-inverting inputs, which will cause the output to switch on or off.
Input Reference Current: The current applied to either the inverting or the non-inverting input which will cause the output to switch on or off.
Input Level Shift Accuracy: For two equal resistors sinking current from the inverting and non-inverting input terminals, the input level shift accuracy is the ratio of the voltage across the resistors to produce a given duty cycle at the output.
Collector Saturation Voltage: With the inverting input terminal grounded thru a \(10 \mathrm{k} \Omega\) resistor and the output transistor's emitter connected to ground, the collector saturation
voltage is the collector-to-emitter voltage for a given collector current.
Emitter Saturation Voltage: With the inverting input terminal grounded thru a \(10 \mathrm{k} \Omega\) resistor and the output transistor's collector connected to \(\mathrm{V}_{\text {in }}\), the emitter saturation voltage is the collector-to-emitter voltage for a given emitter current.
Current Limit Sense Voltage: The voltage referred to either the supply or the ground terminal which will cause the output transistor to turn off and resets cycle-by-cycle at the oscillator frequency.
Current Limit Sense Current: The bias current for the current limit terminal at sense voltage.
Supply Current: The IC power supply current, excluding the output transistor's collector current, with the oscillator operating.

\section*{Functional Description}

The LM1578 is a very simple device. A control signal is fedback to the LM1578's comparator section for output error detection. The comparator and oscillator feed their respective signals to a logic network for determining when the output transistor is to be turned on and off. The following is a brief description of the various stages of the LM1578.

\section*{COMPARATOR INPUT STAGE}

The LM1578 has a unique comparator input stage-not only are both the inverting and non-inverting inputs available to the user, but both are referenced to a 1.0 V reference This is accomplished as follows: A 1.0 V reference is fed into a modified voltage follower circuit (see FUNCTIONAL DIAGRAM). When both inputs are floating, no current flows through either \(R_{1}\) or \(R_{2}\), and thus, both inputs to the comparator are at the same potential as \(\mathrm{V}_{\mathrm{a}}\), i.e. 1.0V. When one input, say the non-inverting input, is moved \(\Delta V\) away from \(\mathrm{V}_{\mathrm{a}}\), a current of \(\Delta V / R_{1}\) flows through \(\mathrm{R}_{1}\). This same current flows through \(R_{2}\) and thus the comparator sees a total voltage difference of \(2 \Delta V\) between its inputs. The high gain of the system immediately corrects for this imbalance and returns both inputs to the 1.0 V level
The LM1578's unique comparator input stage increases circuit flexibility, while minimizing the total number of parts. The inverting switching regulator configuration, for example, can be set-up without having to use an external op amp for feedback polarity reversal (See TYPICAL APPLICATIONS).

\section*{OSCILLATOR}

The LM1578 provides an on-board oscillator which can be adjusted up to 100 kHz . It's frequency is set by a single external capacitor, \(\mathrm{C}_{1}\). A graph displaying \(\mathrm{C}_{1}\) versus frequency is shown in Figure 1. The oscillator provides a blanking pulse to turn off the output transistor for at least \(10 \%\) of each oscillator cycle to help protect the device.


TL/H/8711-4
FIGURE 1

\section*{OUTPUT TRANSISTOR}

The output transistor is capable of delivering up to 750 mA of current with a saturation voltage of less than 1.2 V . The collector and emitter are both available as shown in the functional diagram.

\section*{CURRENT LIMIT}

The LM1578's current limit is novel in that it may be referenced to either the ground or the \(V_{\text {in }}\) terminal, and operates on a cycle-by-cycle basis.
The current limit section consists of two comparators: one with its non-inverting input referenced to a voltage, V , 110 mV below \(\mathrm{V}_{\mathrm{in}}\), the other with its inverting input refer-
enced 110 mV above ground (see FUNCTIONAL DIAGRAM). The current limit is activated whenever the current limit terminal is pulled 110 mV away from either \(\mathrm{V}_{\text {in }}\) or ground.

\section*{Typical Applications}

The LM1578 may be operated in either the continuous or the discontinuous conduction mode. The following applications (except for the Buck-Boost Regulator) are designed for continous conduction operation. That is, the inductor current is not allowed to fall to zero. This mode of operation has higher efficiency and lower EMI characteristics than the discontinuous mode.

\section*{BUCK REGULATOR}

The buck configuration is used to step an input voltage down to a lower level. Transistor Q1 in Figure 2 chops the input D.C. voltage into a squarewave. This squarewave is then converted back into a D.C. voltage of lower magnitude by the low pass filter consisting of L1 and C1. The duty cycle, \(D\), of the squarewave relates the output voltage to the input voltage by the following relation:
\[
V_{\text {out }}=D \times V_{\text {in }}=V_{\text {in }} \times\left(t_{\text {on }}\right) /\left(t_{\text {on }}+t_{\text {off }}\right)
\]


TL/H/8711-5
FIGURE 2
Figure 3 is a 15 V to 5 V buck regulator with an output current, \(I_{0}\), of 350 mA . The circuit becomes discontinuous at \(20 \%\) of \(\mathrm{I}_{0(\max )}\), has 10 mV of output voltage ripple, an efficiency of \(75 \%\), a load regulation of \(30 \mathrm{mV}(70 \mathrm{~mA}\) to 350 \(\mathrm{mA})\) and a line regulation of \(10 \mathrm{mV}\left(12 \leq \mathrm{V}_{\text {in }} \leq 18 \mathrm{~V}\right)\).
Component values are selected as follows:
\(R 1=\left(V_{0}-1\right) \times R 2\) where \(R 2=10 k \Omega\)
\(\mathrm{R} 3=\mathrm{V} / \mathrm{I}_{\mathrm{sw}(\text { max })}\)
\(R 3=0.15 \Omega\)
where:
V is the current limit sense voltage, 0.11 V
\(\mathrm{I}_{\mathrm{sw} \text { (max) }}\) is the maximum allowable current thru the output transistor.
L1 is the inductor and may be found from the inductance calculation chart, as follows.
\[
\begin{array}{cc}
\text { Given } V_{\text {in }}=15 \mathrm{~V} & V_{0}=5 \mathrm{~V} \\
I_{O(\text { max })}=350 \mathrm{~mA} & f_{\text {osc }}=50 \mathrm{kHz} \\
\text { Discontinuous at } 20 \% \text { of } I_{o(\max )} .
\end{array}
\]

Note that since the circuit will become discontinuous at \(20 \%\) of \(\mathrm{I}_{0(\max )}\), the load current must not be allowed to fall below 70 mA .
Step 1: Calculate the maximum D.C. current through the inductor, \(I_{\mathrm{IND}(\text { max })}\). The necessary equations are indicated at the top of the chart and show that \(\mathrm{I}_{\mathrm{ND}(\max )}=\mathrm{I}_{\mathrm{O}(\text { max })}\) for the buck configuration. Thus, \(\mathrm{I}_{\mathrm{ND}(\max )}=350 \mathrm{~mA}\).

\section*{Typical Applications (Continued)}

Step 2: Calculate the inductor Volts-sec product, E-T op , according to the equations given from the chart. For the Buck;
\(\mathrm{E}-\mathrm{T}_{\mathrm{op}}=\left(\mathrm{V}_{\mathrm{in}}-\mathrm{V}_{\mathrm{o}}\right)\left(\mathrm{V}_{0} / \mathrm{V}_{\text {in }}\right)\left(1000 / \mathrm{f}_{\mathrm{osc}}\right)\)
\(=(15-5)(5 / 15)(1000 / 50)\)
\(=100 \mathrm{~V}-\mu \mathrm{s}\).
with the oscillator frequency, \(\mathrm{f}_{\mathrm{osc}}\), expressed in kHz .


\section*{FIGURE 3. Buck or Step-Down Regulator}

Step 3: Using the graph with axis labeled "Discontinuous At \% \(I_{0}\) " and "IIND(max, DC)" find the point where the desired maximum inductor current, \(l_{I N D(\max , D C)}\) intercepts the desired discontinuity percentage.
In this example, the point of interest is where the 0.35A line intersects with the \(20 \%\) line. This is nearly the midpoint of the horizontal axis.

Step 4: This last step is merely the translation of the point found in Step 3 to the graph directly below it. This is accomplished by moving straight down the page to the point which intercepts the desired \(\mathrm{E}-\mathrm{T}_{\mathrm{op}}\). For this example, \(\mathrm{E}-\mathrm{T}_{\mathrm{op}}\) is \(66 \mathrm{~V}-\mu \mathrm{s}\) and the desired inductor value is \(470 \mu \mathrm{H}\). Since this example was for \(20 \%\) discontinuity, the bottom chart could have been used directly, as noted in step 3 of the chart instructions.
For a full line of standard inductor values, contact Pulse Engineering (San Diego, Calif.) regarding their PE526XX series, or A. I. E. Magnetics (Nashville, Tenn.).
A more precise inductance value may be calculated for the Buck, Boost and Inverting Regulators as follows:

\section*{BUCK}
\(L=V_{o}\left(V_{\text {in }}-V_{o}\right) /\left(\Delta I_{0} V_{\text {in }} f_{\text {osc }}\right)\)
BOOST
\(L=V_{\text {in }}{ }^{2}\left(V_{o}-V_{\text {in }}\right) /\left(\Delta I_{o} f_{\text {osc }} V_{o}{ }^{2}\right)\)
INVERT
\(L=V_{\text {in }}{ }^{2}\left|V_{0}\right| /\left[\Delta I_{0}\left(V_{\text {in }}+\left|V_{0}\right|\right)^{2 f_{\text {osc }}}\right]\)
where:
\(\Delta I_{0}=2 I_{0} \times\) (Discontinuity Factor). The Discontinuity Factor is the percent discontinuity of \(\mathrm{I}_{0}\) expressed as a decimal (i.e.; for \(10 \%\) discontinuity, the discontinuity factor is 0.1 ).
C 1 is the frequency selection capacitor found in Figure 1.
\(\mathrm{C} 2 \geq \mathrm{V}_{\mathrm{O}}\left(\mathrm{V}_{\text {in }}-\mathrm{V}_{\mathrm{o}}\right) /\left(8 \mathrm{f}_{\text {osc }}{ }^{2} \mathrm{~V}_{\text {in }} \mathrm{V}_{\text {ripple }} \mathrm{L} 1\right)\)
where \(\mathrm{V}_{\text {ripple }}\) is the peak-to-peak output voitage ripple. C3 is necessary for continuous operation and is generally in the 10 to 30 pF range.
D1 should be a Schottky type diode, such as the 1N5818 or 1N5819.

\section*{BUCK WITH BOOSTED OUTPUT CURRENT}

For applications requiring a large output current, an external transistor may be used as shown in Figure 4. This circuit steps a 15 V supply down to 5 V with 1.5 A of output current. The output ripple is 50 mV , with an efficiency of \(80 \%\), a load regulation of 40 mV ( 150 mA to 1.5 A ), and a line regulation of \(20 \mathrm{mV}\left(12 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq 18 \mathrm{~V}\right)\).
Component values are selected as outlined for the buck regulator with a discontinuity factor of \(10 \%\), with the addition of R4 and R5:
\(R 4=10 V_{B E 1} B_{f} / I_{p}\)
\(R 5=\left(V_{\text {in }}-V-V_{B E 1}-V_{\text {sat }}\right) B_{f} /\left(l_{N D}(\right.\) max, \(\left.D C)+I_{R 4}\right)\) where:
\(V_{B E 1}\) is the \(V_{B E}\) of transistor \(Q 1\).
\(V_{\text {sat }}\) is the saturation voltage of the LM1578 output transistor.
V is the current limit sense voltage.
\(B_{f}\) is the forced current gain of transistor Q1 ( \(B_{f}=30\) for Figure 4).
\[
\begin{aligned}
& I_{R 4}=V_{B E 1} / R 4 \\
& I_{p}=I_{I N D(\max , D C)}+0.5 \Delta I_{0}
\end{aligned}
\]

\begin{tabular}{ll}
\(\mathrm{V}_{\text {in }}=15 \mathrm{~V}\) & \(\mathrm{R} 4=200 \Omega\) \\
\(\mathrm{~V}_{\mathrm{o}}=5 \mathrm{~V}\) & \(\mathrm{R} 5=330 \Omega\) \\
\(\mathrm{~V}_{\text {ripple }}=50 \mathrm{mV}\) & \(\mathrm{C} 1=1820 \mathrm{pF}\) \\
\(\mathrm{I}_{\mathrm{o}}=1.5 \mathrm{~A}\) & \(\mathrm{C} 2=330 \mu \mathrm{~F}\) \\
\(\mathrm{f}_{\text {osc }}=50 \mathrm{kHz}\) & \(\mathrm{C} 3=20 \mathrm{pF}\) \\
\(\mathrm{R} 1=40 \mathrm{k} \Omega\) & \(\mathrm{L} 1=220 \mu \mathrm{H}\) \\
\(\mathrm{R} 2=10 \mathrm{k} \Omega\) & \(\mathrm{D} 1=1 \mathrm{~N} 5819\) \\
\(\mathrm{R} 3=0.05 \Omega\) & \(\mathrm{Q} 1=\mathrm{D} 45\)
\end{tabular}

FIGURE 4. Buck Converter with Boosted Output Current


\section*{Typical Applications (Continued)}

\section*{BOOST REGULATOR}

The boost regulator converts a low input voltage into a higher output voltage. The basic configuration is shown in Figure 5. Energy is stored in the inductor while the transistor is on and then transferred with the input voltage to the output capacitor for filtering when the transistor is off. Thus,
\(\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\text {in }}+\mathrm{V}_{\text {in }}\left(\mathrm{t}_{\mathrm{on}} / \mathrm{t}_{\mathrm{off}}\right)\).


TL/H/8711-9
FIGURE 5
The circuit of Figure 6 converts a 5 V supply into a 15 V supply with 150 mA of output current, a load regulation of \(14 \mathrm{mV}(30 \mathrm{~mA}\) to 150 mA\()\), and a line regulation of 35 mV \(\left(4.5 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq 8.5 \mathrm{~V}\right)\).

\(V_{\text {in }}=5 \mathrm{~V}\)
\(V_{0}=15 \mathrm{~V}\)
\(V_{\text {ripple }}=10 \mathrm{mV}\)
\(\mathrm{I}_{0}=150 \mathrm{~mA}\)
\(\mathrm{f}_{\text {osc }}=50 \mathrm{kHz}\)
\(\mathrm{R} 1=140 \mathrm{k} \Omega\)
\(R 2=10 \mathrm{k} \Omega\)
\(\mathrm{R} 3=0.1 \Omega\)
\(\mathrm{R} 4=220 \mathrm{k} \Omega\)
\(C 1=1820 \mathrm{pF}\)
\(\begin{aligned} & \mathrm{C} 2\end{aligned}=470 \mu \mathrm{~F}\)
\(\mathrm{C} 3=20 \mathrm{pF}\)
\(\mathrm{C} 4=0.0022 \mu \mathrm{~F}\)
\(\mathrm{L} 1=330 \mu \mathrm{H}\)
D1 \(=1\) N5818
TL/H/8711-11
FIGURE 6. Boost or Step-Up Regulator
\(R 1=\left(V_{0}-1\right) R 2\) where R2 \(=10 \mathrm{k} \Omega\).
\(R 3=\mathrm{V} /\left(\mathrm{I}_{\mathrm{ND}}(\right.\) max, DC\(\left.)+0.5 \Delta \mathrm{I}_{0}\right)\)
where:
\(\Delta l_{0}\) is defined in the "Buck Regulator" section.
R4, C3 and C4 are necessary for continuous operation and are typically \(220 \mathrm{k} \Omega, 20 \mathrm{pF}\), and \(0.0022 \mu \mathrm{~F}\) respectively.
C 1 is the oscillator frequency selection capacitor found in Figure 1.
\[
C 2 \geq I_{0}\left(V_{0}-V_{\text {in }}\right) /\left(f_{\text {osc }} V_{0} V_{\text {ripple }}\right) .
\]

D1 is a Schottky type diode such as a IN5818 or IN5819.
L1 is found as described in the buck converter section.

\section*{INVERTING REGULATOR}

Figure 7 shows the basic configuration for an inverting regulator. The input voltage is of a positive polarity, but the output is negative. The output may be less than, equal to, or greater in magnitude than the input. The relationship between the magnitude of the input voltage and the output voltage is \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {in }} \times\left(\mathrm{t}_{\mathrm{on}} / \mathrm{t}_{\text {off }}\right)\).


TL/H/8711-10
FIGURE 7.
Figure 8 shows an LM1578 configured as a 5 V to -15 V polarity inverter with an output current of 300 mA , a load regulation of \(44 \mathrm{mV}(60 \mathrm{~mA}\) to 300 mA\()\) and a line regulation of \(50 \mathrm{mV}\left(4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{in}} \leq 8.5 \mathrm{~V}\right)\).
\[
\begin{gathered}
R 1=\left(\left|V_{0}\right|+1\right) R 2 \text { where } R 2=10 \mathrm{k} \Omega . \\
R 3=V /\left(l_{N D}(\max , D C)+0.5 \Delta I_{0}\right) \\
R 4=10 V_{B E 1} B f /\left(I_{I N D}(\max , D C)+0.5 \Delta I_{0}\right)
\end{gathered}
\]
where:
\(\mathrm{V}, \mathrm{V}_{\mathrm{BE} 1}, \mathrm{~V}_{\mathrm{sat}}\), and \(\mathrm{B}_{\mathrm{f}}\) are defined in the "Buck Converter with Boosted Output Current" section.
\(\Delta l_{0}\) is defined in the "Buck Regulator" section.
R5 is defined in the "Buck with Boosted Output Current" section.
R6 serves the same purpose as R4 in the Boost Regulator circuit and is typically \(220 \mathrm{k} \Omega\).
C1, C3 and C4 are defined in the "Boost Regulator" section.
\[
\mathrm{C} 2 \geq \mathrm{I}_{0}\left|\mathrm{~V}_{0}\right| /\left[f_{\mathrm{osc}}\left(\left|\mathrm{~V}_{0}\right|+\mathrm{V}_{\text {in }}\right) \mathrm{V}_{\text {ripple }}\right]
\]

L1 is found as outlined in the section on buck converters, using the inductance chart for the invert configuration and \(20 \%\) discontinuity.

\(V_{\text {in }}=5 \mathrm{~V}\)
\(V_{0}=-15 \mathrm{~V}\)
\(\mathrm{V}_{\text {ripple }}=5 \mathrm{mV}\)
\(I_{0}=300 \mathrm{~mA}, I_{\text {min }}=60 \mathrm{~mA}\)
\(\mathrm{f}_{\text {osc }}=50 \mathrm{kHz}\)
\(\mathrm{R} 1=160 \mathrm{k} \Omega \mathrm{R} 2=10 \mathrm{k} \Omega\)
\(\mathrm{R} 3=0.01 \Omega \mathrm{R} 4=190 \Omega\)
\(R 5=82 \Omega \mathrm{R} 6=220 \mathrm{k} \Omega\)
\(\mathrm{C} 1=1820 \mathrm{pF}\)
\(\mathrm{C} 2=1000 \mu \mathrm{~F}\)
\(\mathrm{C} 3=20 \mathrm{pF}\)
\(\mathrm{C} 4=0.0022 \mu \mathrm{~F}\)
\(\mathrm{L} 1=150 \mu \mathrm{H}\)
D1 \(=1\) N5818

TL/H/8711-12

FIGURE 8. Inverting Regulator

\section*{Typical Applications (Continued)}

\section*{BUCK-BOOST REGULATOR}

The Buck-Boost Regulator, shown in Figure 9, may step a voltage up or down, depending upon whether or not the desired output voltage is greater or less than the input voltage. In this case, the output voltage is 12 V with an input voltage from 9 V to 15 V . The circuit exhibits an efficiency of \(75 \%\), with a load regulation of \(60 \mathrm{mV}(10 \mathrm{~mA}\) to 100 mA\()\) and a line regulation of 52 mV .
\(R 1=\left(V_{0}-1\right) R 2\) where \(R 2=10 \mathrm{k} \Omega\)
\(\mathrm{R} 3=\mathrm{V} / 0.75 \mathrm{~A}\)
R4, C1, C3 and C4 are defined in the "Boost Regulator" section.
D1 and D2 are Schottky type diodes such as the 1N5818 or 1N5819.
\[
\mathrm{C} 2 \geq \frac{\left(I_{0} / V_{\text {ripple }}\right)\left(V_{o}+2 V_{d}\right)}{\left[f_{\text {osc }}\left(V_{\text {in }}+V_{o}+2 V_{d}-V_{\text {sat }}-V_{\text {sat } 1}\right)\right]}
\]
where:
\(V_{d}\) is the forward voltage drop of the diodes.
\(V_{\text {sat }}\) is the saturation voltage of the LM1578 output transistor.
\(V_{\text {sat1 }}\) is the saturation voltage of transistor Q1.
\[
\mathrm{L} 1 \geq\left(V_{\text {in }}-V_{\text {sat }}-V_{\text {sat } 1}\right)\left(t_{\text {on }} / I_{p}\right)
\]
where:
\[
\begin{aligned}
& t_{\text {on }}=\frac{\left(1 / f_{\text {osc }}\right)\left(V_{o}+2 V_{d}\right)}{\left(V_{o}+V_{\text {in }}+2 V_{d}-V_{\text {sat }}-V_{\text {sat } 1}\right)} \\
& I_{P}=\frac{2 I_{0}\left(V_{\text {in }}+V_{o}+2 V_{d}-V_{\text {sat }}-V_{\text {sat } 1}\right)}{\left(V_{\text {in }}-V_{\text {sat }}-V_{\text {sat1 }}\right)}
\end{aligned}
\]

\section*{RS-232 LINE DRIVER POWER SUPPLY}

The power supply, shown in Figure 10, operates from an input voltage as low as 4.2 V ( 5 V nominal), and delivers an output of \(\pm 12 \mathrm{~V}\) at \(\pm 40 \mathrm{~mA}\) with better than \(70 \%\) efficiency. The circuit provides a load regulation of \(\pm 150 \mathrm{mV}\) (from \(10 \%\) to \(100 \%\) of full load) and a line regulation of \(\pm 10 \mathrm{mV}\). Other notable features include a cycle-by-cycle current limit and an output voltage ripple of less than \(40 \mathrm{mVp}-\mathrm{p}\).
A unique feature of this circuit is it's use of feedback from both outputs. This dual feedback configuration results in a sharing of the output voltage regulation by each output so that neither side becomes unbalanced as in single feedback systems. In addition, since both sides are regulated, it is not necessary to use a linear regulator for output regulation.
The feedback resistors, R2 and R3, may be selected as follows by assuming a value of \(10 \mathrm{k} \Omega\) for R1;
\[
R 2=\left(V_{0}-1 V\right) / 45.8 \mu A=240 \mathrm{k} \Omega
\]
\(\mathrm{R} 3=\left(\left|\mathrm{V}_{\mathrm{o}}\right|+1 \mathrm{~V}\right) / 54.2 \mu \mathrm{~A}=240 \mathrm{k} \Omega\)
Actually, the currents used to program the values for the feedback resistors may vary from \(40 \mu \mathrm{~A}\) to \(60 \mu \mathrm{~A}\), as long as their sum is equal to the \(100 \mu \mathrm{~A}\) necessary to establish the 1V threshold across R1. Ideally, these currents should be equal ( \(50 \mu \mathrm{~A}\) each) for optimal control. However, as was done here, they may be mismatched in order to use standard resistor values. This results in a slight mismatch of regulation between the two outputs.
The current limit resistor, R4, is selected by dividing the current limit threshold voltage by the maximum peak current level in the output switch. For our purposes R4 = \(90 \mathrm{mV} / 750 \mathrm{~mA}=0.12 \Omega\). A value of \(0.1 \Omega\) was used.

\(V_{\text {in }}=5 \mathrm{~V}\)
\(V_{0}= \pm 12 \mathrm{~V}\)
\(\mathrm{I}_{0}= \pm 40 \mathrm{~mA}\)
\(\mathrm{f}_{\mathrm{osc}}=80 \mathrm{kHz}\)
\(\mathrm{R} 1=10 \mathrm{k} \Omega\)
\(R 2=240 \mathrm{k} \Omega\)
\(\mathrm{R} 3=240 \mathrm{k} \Omega\)
\(\mathrm{R} 4=0.1 \Omega\)
\(\mathrm{C} 1=820 \mathrm{pF}\)
\(\mathrm{C} 2=10 \mathrm{pF}\)
\(\mathrm{C} 3=220 \mu \mathrm{~F}\)
D1, D2, D3 \(=1\) N5819
T1 = PE-64287


TL/H/8711-14
FIGURE 10. RS-232 Line Driver Power Supply

\section*{Typical Applications (Continued)}

Capacitor C1 sets the oscillator frequency and is selected from Figure 1.
Capacitor C2 serves as a compensation capacitor for synchronous operation and a value of 10 to 50 pF should be sufficient for most applications.
A minimum value for an ideal output capacitor C 3 , could be calculated as \(\mathrm{C}=\mathrm{I} \times \mathrm{t} / \Delta \mathrm{V}\) where I is the load current, t is the transistor on time (typically \(0.4 / \mathrm{f}_{\text {osc }}\) ), and \(\Delta \mathrm{V}\) is the peak-to-peak output voltage ripple. A larger output capacitor than this theoretical value should be used since electrolytics have poor high frequency performance. Experience has shown that a value from 5 to 10 times the calculated value should be used.
For good efficiency, the diodes must have a low forward voltage drop and be fast switching. 1N5819 Schottky diodes work well.
Transformer selection should be picked for an output transistor "on" time of \(0.4 / \mathrm{f}_{\text {osc }}\), and a primary inductance high enough to prevent the output transistor switch from ramping higher than the transistor's rating of 750 mA . Pulse Engineering (San Diego, Calif.) and Renco Electronics, Inc. (Deer Park, N.Y.) can provide further assistance in selecting the proper transformer for a specific application need. The transformer used in Figure 10 was a Pulse Engineering PE-64287.

\section*{CURRENT LIMIT}

As mentioned in the functional description, the current limit terminal may be referenced to either the \(\mathrm{V}_{\text {in }}\) or the ground terminal. Resistor, R3 converts the current to be sensed into a voltage for current limit detection.


TL/H/8711-15
Current Limit \(\mathrm{V}_{\text {in }}\) Referred


TL/H/8711-16

\section*{CURRENT LIMIT TRANSIENT SUPPRESSION}

When noise spikes and switching transients interfere with proper current limit operation, R1 and C1 act together as a low pass filter to control the current limit circuitry's response time.

Because the sense current of the current limit terminal varies according to where it is referenced, R1 should be less than \(2 \mathrm{k} \Omega\) when referenced to ground, and less than \(100 \Omega\) when referenced to \(\mathrm{V}_{\text {in }}\).

Current Limit Transient Suppressor Ground Referred


TL/H/8711-17
Current Limit Transient Suppressor \(\mathrm{V}_{\text {in }}\) Referred


TL/H/8711-18

\section*{C. L. SENSE VOLTAGE MULTIPLICATION}

When a larger sense resistor value is desired, the voltage divider network, consisting of R1 and R2, may be used. This effectively multiplies the sense voltage by \((1+\mathrm{R} 1 / \mathrm{R} 2)\). Also, \(R_{1}\) can be replaced by a diode to increase current limit sense voltage to about 800 mV (diode \(\mathrm{V}_{\mathrm{f}}+110 \mathrm{mV}\) ).

Current Limit Sense Voltage Multiplication Ground Referred


TL/H/8711-19

\section*{Typical Applications (Continued)}

\section*{Current Limit Sense Voltage Multiplication Vin Referred}


TL/H/8711-20

\section*{UNDER-VOLTAGE LOCKOUT}

Under-voltage lockout is accomplished with few external components. When \(\mathrm{V}_{\text {in }}\) becomes lower than the zener breakdown voltage, the output transistor is turned off. This occurs because diode D1 will then become forward biased, allowing resistor R3 to sink a greater current from the noninverting input than is sunk by the parallel combination of R1 and R2 at the inverting terminal. R3 should be one-fifth of the value of R1 and R2 in parallel.

\section*{Under Voltage Lockout}


TL/H/8711-22

\section*{MAXIMUM DUTY CYCLE LIMITING}

The maximum duty cycle can be externally limited by adjusting the charge to discharge ratio of the oscillator capacitor with a single external resistor. Typical values are \(50 \mu \mathrm{~A}\) for the charge current, \(450 \mu \mathrm{~A}\) for the discharge current, and a voltage swing from 200 mV to 750 mV . Therefore, R 1 is selected for the desired charging and discharging slopes and C 1 is readjusted to set the oscillator frequency.

Maximum Duty Cycle Limiting


TL/H/8711-21

\section*{DUTY CYCLE ADJUSTMENT}

When manual or mechanical selection of the output transistor's duty cycle is needed, the circuit shown below may be used. The output will turn on with the beginning of each oscillator cycle and turn off when the current sunk by R2 and R3 from the non-inverting terminal becomes greater than the current sunk from the inverting terminal.
R1 should be less than \(500 \mathrm{k} \Omega\) but greater than \(100 \mathrm{k} \Omega\) to prevent loading of the oscillator. R2 should be approximately \(100 \mathrm{k} \Omega\). R3 is used to adjust the duty cycle.
When the sum of R2 and R3 is twice the value of R1, the duty cycle will be about \(50 \%\). Capacitor C1 may be electrolytic to lower the oscillator frequency below 1 Hz .

Duty Cycle Adjustment


\section*{REMOTE SHUTDOWN}

The LM1578 may be remotely shutdown by sinking a greater current from the non-inverting input than from the inverting input. This may be accomplished by selecting resistor R3 to be approximately one-half the value of R1 and R2 in parallel.

Typical Applications (Continued)
Remote Shutdown-Shutdown Occurs When \(\mathrm{V}_{\mathrm{L}}\) is High


TL/H/8711-24

\section*{SYNCHRONIZING DEVICES}

When several devices are to be operated at once, their oscillators may be synchronized by the application of an external signal. This drive signal should be a pulse waveform with a minimum pulse width of \(2 \mu \mathrm{sec}\). and an amplitude from
1.5 V to 2.0 V . The signal source must be capable of 1 .) driving capacitive loads and 2.) delivering up to \(500 \mu \mathrm{~A}\) for each LM1578.
Capacitors C1 thru CN are to be selected for a \(20 \%\) slower frequency than the synchronization frequency.

Synchronizing Devices


TL/H/8711-25

\section*{Connection Diagram}


Dual-In-Line Package


TL/H/8711-27
Order Number LM2578N, LM3578N
See NS Package Number N08E
TL/H/8711-26
Order Number LM1578H, LM2578H, or LM3578H
See NS Package Number H08C

\section*{LM2925 Low Dropout Regulator with Delayed Reset}

\section*{General Description}

The LM2925 features a low dropout，high current regulator． Also included on－chip is a reset function with an externally set delay time．Upon power up，or after the detection of any error in the regulated output，the reset pin remains in the active low state for the duration of the delay．Types of errors detected include any that cause the output to become unregulated：low input voltage，thermal shutdown，short cir－ cuit，input transients，etc．No external pull－up resistor is nec－ essary．The current charging the delay capacitor is very low， allowing long delay times．
Designed primarily for automotive applications，the LM2925 and all regulated circuitry are protected from reverse battery installations or 2 battery jumps．During line transients，such as a load dump（ 60 V ）when the input voltage to the regula－ tor can momentarily exceed the specified maximum operat－ ing voltage，the 0.75 A regulator will automatically shut down to protect both internal circuits and the load．The LM2925 cannot be harmed by temporary mirror－image insertion．Fa－ miliar regulator features such as short circuit and thermal overload protection are also provided．

\section*{Features}

国 Output current in excess of 750 mA
国 Externally set delay for reset
․ Input－output differential less than 0.6 V at 0.5 A
n Reverse battery protection
（1）60V load dump protection
■ -50 V reverse transient protection
图 Short circuit protection
m Internal thermal overload protection
－Available in plastic TO－220
－Long delay times available
■ \(100 \%\) electrical burn－in in thermal limit

\section*{Typical Application Circuit}

＊Required if regulator is located far from power supply filter．
\({ }^{* *} \mathrm{C}_{\text {OUt }}\) must be at least \(10 \mu \mathrm{~F}\) to maintain stability．May be increased without bound to maintain regulation during transients． Locate as close as possible to the regula－ tor．This capacitor must be rated over the same operating temperature range as the regulator．The equivalent series resist－ ance（ESR）of this capacitor should be less than \(1 \Omega\) over the expected operating temperature range．
FIGURE 1．Test and Application Circuit

Connection Diagram
TO－220 5－Lead


FRONT VIEW
TL／H／5268－2
Order Number LM2925T
See NS Package Number T05A

\section*{Absolute Mlaximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage

Operating Range
26 V
Overvoltage Protection
60 V
Internal Power Dissipation (Note 1) Internally Limited
\begin{tabular}{lr} 
Operating Temperature Range & \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature & \(150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\end{tabular}

Lead Temperature
(Soldering, 10 seconds) \(230^{\circ} \mathrm{C}\)

\section*{Electrical Characteristics for \({ }^{\text {VOUT }}\)}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{C} 2=10 \mu \mathrm{f}, \mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) (Note 3) (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & Min & Typ & Max & \multirow[t]{2}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{Note 2} & \\
\hline Output Voltage & \[
\begin{aligned}
& 6 \mathrm{~V} \leq \mathrm{VIN}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \mathrm{I}_{\mathrm{O}} \leq 500 \mathrm{~mA}, \\
& -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & 4.75 & 5.00 & 5.25 & V \\
\hline Line Regulation & \[
\begin{aligned}
& 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 16 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA} \\
& 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{gathered}
4 \\
10
\end{gathered}
\] & \[
\begin{aligned}
& 25 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 500 \mathrm{~mA}\) & & 10 & 50 & mV \\
\hline Output Impedance & \(500 \mathrm{~mA}_{\mathrm{DC}}\) and 10 mArms , \(100 \mathrm{~Hz}-10 \mathrm{kHz}\) & & 200 & & \(\mathrm{m} \Omega\) \\
\hline Quiescent Current & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}} \leq 10 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{gathered}
3 \\
40 \\
90
\end{gathered}
\] & 100 & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) & & 100 & & \(\mu\) Vrms \\
\hline Long Term Stability & & & 20 & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{0}=120 \mathrm{~Hz}\) & & 66 & & dB \\
\hline Dropout Voltage & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.45 \\
& 0.82 \\
& \hline
\end{aligned}
\] & 0.6 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Current Limit & & 0.75 & 1.2 & & A \\
\hline Maximum Operational Input Voltage & & 26 & 31 & & V \\
\hline Maximum Line Transient & \(\mathrm{V}_{\mathrm{O}} \leq 5.5 \mathrm{~V}\) & 60 & 70 & & V \\
\hline Reverse Polarity Input Voltage, DC & \(\mathrm{V}_{\mathrm{O}} \geq-0.6 \mathrm{~V}, 10 \Omega\) Load & -15 & -30 & & V \\
\hline Reverse Polarity Input Voltage, Transient & \(1 \%\) Duty Cycle, - TA \(\leq 100 \mathrm{~ms}\), \(10 \Omega\) Load & -50 & -80 & & V \\
\hline
\end{tabular}

\section*{Electrical Characteristics for Reset Output}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{C} 3=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 3) (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & Min & Typ & Max & \multirow[t]{2}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{Note 2} & \\
\hline Reset Voltage Output Low Output High & \[
\begin{aligned}
& I_{\text {SINK }}=1.6 \mathrm{~mA} \\
& \text { ISOURCE }=0
\end{aligned}
\] & 4.5 & \[
\begin{aligned}
& 0.3 \\
& 5.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 5.5
\end{aligned}
\] & \[
\begin{aligned}
& \text { V } \\
& \text { V }
\end{aligned}
\] \\
\hline Reset Internal Pull-up Resistor & & & 30 & & \(\mathrm{k} \Omega\) \\
\hline Reset Output Current Limit & \(\mathrm{V}_{\text {RESET }}=1.2 \mathrm{~V}\) & & 5 & & mA \\
\hline V OUT Threshold & & & 4.5 & & V \\
\hline Delay Time & \[
\begin{aligned}
& \mathrm{C}_{3}=.005 \mu \mathrm{~F} \\
& \mathrm{C}_{3}=0.1 \mu \mathrm{~F} \\
& \mathrm{C}_{3}=4.7 \mu \mathrm{~F} \text { tantalum }
\end{aligned}
\] & 150 & \[
\begin{gathered}
12 \\
250 \\
12 \\
\hline
\end{gathered}
\] & 300 & \[
\begin{gathered}
\mathrm{ms} \\
\mathrm{~ms} \\
\mathrm{~s}
\end{gathered}
\] \\
\hline Delay Current & Pin 4 & 1.2 & 1.6 & 2.0 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\footnotetext{
Note 1: Thermal resistance without a heat sink for junction to case temperature is \(3^{\circ} \mathrm{C} / \mathrm{W}\) (TO-220). Thermal resistance for TO-220 case to ambient temperature is \(50^{\circ} \mathrm{C} / \mathrm{W}\).
Note 2: These parameters are guaranteed and \(100 \%\) production tested.
Note 3: To ensure constant junction temperature, low duty cycle pulse testing is used.
}

\section*{Typical Circuit Waveforms}


FIGURE 2

\section*{Typical Performance Characteristics}


\section*{Typical Performance Characteristics (Continued)}


Ripple Rejection


Quiescent Current


TL/H/5268-19



Quiescent Current


TL/H/5268-17



TL/H/5268-15
Load Transient Response


TL/H/5268-18


TL/H/5268-20


TL/H/5268-21

\section*{Definition of Terms}

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.
Input Voltage: The DC voltage applied to the input terminals with respect to ground.
Input-Output Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.
Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.
Load Regulation: The change in output voltage for a change in load current at constant chip temperature.
Long Term Stability: Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.
Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.
Quiescent Current: The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.
Ripple Rejection: The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.
Temperature Stability of \(\mathbf{V}_{\mathbf{O}}\) : The percentage change in ouput voltage for a thermal variation from room temperature to either temperature extreme.

\section*{Application Hints}

\section*{EXTERNAL CAPACITORS}

The LM2925 output capacitor is required for stability. Without it, the regulator output will oscillate, sometimes by many volts. Though the \(10 \mu \mathrm{~F}\) shown is the minimum recommended value, actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) also effects the IC stability. Since ESR varies from one brand to the next, some bench work may be required to determine the minimum capacitor value to use in production. Worst-case is usually determined at the minimum junction and ambient temperature and maximum load expected.
Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.
Capacitors must also be rated at all ambient temperatures expected in the system. Many aluminum type electrolytics will freeze at temperatures less than \(-30^{\circ} \mathrm{C}\), reducing their effective capacitance to zero. To maintain regulator stability down to \(-40^{\circ} \mathrm{C}\), capacitors rated at that temperature (such as tantalums) must be used.

\section*{RESET OUTPUT}

The range of values for the delay capacitor is limited only by stray capacitances on the lower extreme and capacitance leakage on the other. Thus, delay times from microseconds to seconds are possible. The low charging current, typically 2.0 microamps, allows the use of small, inexpensive disc capacitors for the nominal range of 100 to 500 milliseconds. This is the time required in many microprocessor systems for the clock oscillator to stabilize when initially powered up. The RESET output of the regulator will thus prevent erroneous data and/or timing functions to occur during this part of operation. The same delay is incorporated after any other fault condition in the regulator output is corrected.


National Semiconductor Corporation

\section*{LM2930 3-Terminal Positive Regulator}

\section*{General Description}

The LM2930 3-terminal positive regulator features an ability to source 150 mA of output current with an input-output differential of 0.6 V or less. Efficient use of low input voltages obtained, for example, from an automotive battery during cold crank conditions, allows 5 V circuitry to be properly powered with supply voltages as low as 5.6 V . Familiar regulator features such as current limit and thermal overload protection are also provided.
Designed originally for automotive applications, the LM2930 and all regulated circuitry are protected from reverse battery installations or 2 battery jumps. During line transients, such as a load dump ( 40 V ) when the input voltage to the regulator can momentarily exceed the specified maximum operating voltage, the regulator will automatically shut down to protect both internal circuits and the load. The LM2930 cannot be harmed by temporary mirror-image insertion.
Fixed outputs of 5 V and 8 V are available in the plastic TO220 power package.

\section*{Features}

■ Input-output differential less than 0.6 V
- Output current in excess of 150 mA
- Reverse battery protection
- 40 V load dump protection
- Internal short circuit current limit
- Internal thermal overload protection
- Mirror-image insertion protection
- \(100 \%\) electrical burn-in in thermal limit

\section*{Voltage Range}
\begin{tabular}{ll} 
LM2930T-5.0 & 5 V \\
LM2930T-8.0 & 8 V
\end{tabular}

\section*{Schematic and Connection Diagrams}

(TO.220)
Plastic Package


Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
Operating Range
Overvoltage Protection
40V
Reverse Voltage ( 100 ms )
\(-12 \mathrm{~V}\)
Reverse Voltage (DC)

Internal Power Dissipation (Note 1)
Internally Limited Operating Temperature Range Maximum Junction Temperature Storage Temperature Range Lead Temp. (Soldering, 10 seconds)
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(125^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(230^{\circ} \mathrm{C}\)

\section*{Electrical Characteristics (Note 2)}

LM2930T-5.0 \(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) (Note 5), \(\mathrm{C} 2=10 \mu \mathrm{~F}\), unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typ & Tested Limit (Note 3) & Design Limit (Note 4) & Unit \\
\hline \multirow[t]{2}{*}{Output Voltage} & & 5 & \[
\begin{aligned}
& 5.3 \\
& 4.7 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline & \[
\begin{aligned}
& 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, 5 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 150 \mathrm{~mA} \\
& -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.5 \\
& 4.5
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Line Regulation & \[
\begin{aligned}
& 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 16 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA} \\
& 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}^{\prime} \leq 26 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}}
\end{aligned}
\] & \[
\begin{gathered}
7 \\
30 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 25 \\
& 80 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{m} \mathrm{~V}_{\mathrm{MAX}} \\
& \mathrm{mV} \mathrm{~V}_{\mathrm{MAX}}
\end{aligned}
\] \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 150 \mathrm{~mA}\) & 14 & 50 & & \(\mathrm{mV}_{\text {MAX }}\) \\
\hline Output Impedance & \(100 \mathrm{~mA}_{\text {DC }}\) \& \(10 \mathrm{~mA}_{\text {rms }}, 100 \mathrm{~Hz}-10 \mathrm{kHz}\) & 200 & & & \(\mathrm{m} \Omega\) \\
\hline Quiescent Current & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=150 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{gathered}
4 \\
18 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 7 \\
40 \\
\hline
\end{gathered}
\] & & \begin{tabular}{l}
\(\mathrm{mA}_{\text {MAX }}\) \\
mA \({ }_{\text {MAX }}\)
\end{tabular} \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) & 140 & & & \(\mu \mathrm{V}_{\text {rms }}\) \\
\hline Long Term Stability & & 20 & & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}\) & 56 & & & dB \\
\hline Current Limit & & 400 & \[
\begin{aligned}
& 700 \\
& 150
\end{aligned}
\] & & mA MAX \(\mathrm{mA}_{\text {MIN }}\) \\
\hline Dropout Voltage & \(\mathrm{I}_{0}=150 \mathrm{~mA}\) & 0.32 & 0.6 & & \(\mathrm{V}_{\text {MAX }}\) \\
\hline Output Voltage Under Transient Conditions & \(-12 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 40 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & & \[
\begin{gathered}
5.5 \\
-0.3 \\
\hline
\end{gathered}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline
\end{tabular}

Electrical Characteristics (Note 2)
LM2930T-8.0 \(\left(V_{I N}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=150 \mathrm{~mA}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\right.\) (Note 5\(), \mathrm{C} 2=10 \mu \mathrm{~F}\), unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typ & Tested Limit (Note 3) & Design Limit (Note 4) & Unit \\
\hline \multirow[t]{2}{*}{Output Voltage} & & 8 & \[
\begin{aligned}
& 8.5 \\
& 7.5
\end{aligned}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline & \[
\begin{aligned}
& 9.4 \mathrm{~V} \leq \mathrm{V}_{I N} \leq 26 \mathrm{~V}, 5 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 150 \mathrm{~mA}, \\
& -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{aligned}
& 8.8 \\
& 7.2 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Line Regulation & \[
\begin{aligned}
& 9.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN} \leq 16 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}}^{9.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}}
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& 50 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
50 \\
100 \\
\hline
\end{gathered}
\] & & \begin{tabular}{l}
\(m V_{\text {MAX }}\) \\
\(m V_{\text {MAX }}\)
\end{tabular} \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq 10 \leq 150 \mathrm{~mA}\) & 25 & 50 & & \(\mathrm{mV}_{\text {MAX }}\) \\
\hline Output Impedance & \(100 \mathrm{~mA}_{\text {DC }}\) \& \(10 \mathrm{~mA}_{\text {rms }}, 100 \mathrm{~Hz}-10 \mathrm{kHz}\) & 300 & & & \(\mathrm{m} \Omega\) \\
\hline Quiescent Current & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=150 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{gathered}
4 \\
18 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
7 \\
40 \\
\hline
\end{gathered}
\] & & mA MAX mA MAX \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) & 170 & & & \(\mu \mathrm{V}_{\text {rms }}\) \\
\hline Long Term Stability & & 30 & & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}\) & 52 & & & dB \\
\hline Current Limit & & 400 & \[
\begin{aligned}
& 700 \\
& 150
\end{aligned}
\] & & mA \({ }_{\text {MAX }}\) \(\mathrm{mA}_{\text {MIN }}\) \\
\hline Dropout Voltage & \(\mathrm{I}_{\mathrm{O}}=150 \mathrm{~mA}\) & 0.32 & 0.6 & & \(\mathrm{V}_{\text {MAX }}\) \\
\hline Output Voltage Under Transient Conditions & \(-12 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & & \[
\begin{gathered}
8.8 \\
-0.3 \\
\hline
\end{gathered}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline
\end{tabular}

Note 1: Thermal resistance without a heat sink for junction to case temperature is \(3^{\circ} \mathrm{C} / \mathrm{W}\) and for case to ambient temperature is \(50^{\circ} \mathrm{C} / \mathrm{W}\).
Note 2: All characteristics are measured with a capacitor across the input of \(0.1 \mu \mathrm{~F}\) and a capacitor across the output of \(10 \mu \mathrm{~F}\). All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( \(\mathrm{t} w \leq 10 \mathrm{~ms}\), duty cycles \(\leq 5 \%\) ). Output voltage changes due to changes in internal temperature must be taken into account separately.

Note 3: Guaranteed and \(100 \%\) production tested.
Note 4: Guaranteed (but not \(100 \%\) production tested) over the operating temperature and input current ranges. These limits are not used to calculate outgoing quality levels.

Note 5: To ensure constant junction temperature, low duty cycle pulse testing is used.

\section*{Typical Application}

*Required if regulator is located far from power supply filter.
**Cout must be at least \(10 \mu \mathrm{~F}\) to maintain stability. May be increased without bound to maintain regulation during transients. Locate as close as possible to the regulator. This capacitor must be rated over the same operating temperature range as the regulator. The equivalent series resistance (ESR) of this capacitor should be less than \(1 \Omega\) over the expected operating temperature range.

\section*{Typical Performance Characteristics}


Overvoltage Supply Current


Reverse Supply Current


Output Voltage (Normalized to \(\mathbf{1 V}\) at \(\mathrm{T}_{\mathrm{j}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}\) )


Typical Performance Characteristics (Continued)





Dropout Voltage




Ripple Rejection






\section*{Definition of Terms}

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.
Input Voltage: The DC voltage applied to the input terminals with respect to ground.
Input-Output Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.
Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.
Load Regulation: The change in output voltage for a change in load current at constant chip temperature.

Long Term Stability: Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.

Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.
Quiescent Current: That part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.
Ripple Rejection: The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.
Temperature Stability of \(\mathrm{V}_{0}\) : The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.


\section*{LM2931 Series Low Dropout Regulators}

\section*{General Description}

The LM2931 positive voltage regulator features a very low quiescent current of 1 mA or less when supplying 10 mA loads．This unique characteristic and the extremely low in－ put－output differential required for proper regulation（ 0.2 V for output currents of 10 mA ）make the LM2931 the ideal regulator for standby power systems．Applications include memory standby circuits，CMOS and other low power proc－ essor power supplies as well as systems demanding as much as 100 mA of output current．
Designed originally for automotive applications，the LM2931 and all regulated circuitry are protected from reverse battery installations or 2 battery jumps．During line transients，such as a load dump（ 60 V ）when the input voltage to the regula－ tor can momentarily exceed the specified maximum operat－ ing voltage，the regulator will automatically shut down to protect both internal circuits and the load．The LM2931 can－ not be harmed by temporary mirror－image insertion．Familiar regulator features such as short circuit and thermal overload protection are also provided．
Fixed output of 5 V is available in the plastic TO－220 power package or the popular TO－92 package．An adjustable out－ put version，with on／off switch，is available in a 5－lead TO－ 220 package．

\section*{Features}
－Very low quiescent current
－Output current in excess of 100 mA
国 Input－output differential less than 0.6 V
－Reverse battery protection
－ 60 V load dump protection
－-50 V reverse transient protection
回 Short circuit protection
－Internal thermal overload protection
－Mirror－image insertion protection
国 Available in plastic TO－220 or TO－92
－Available as adjustable with TTL compatible switch
国 \(100 \%\) electrical burn－in in thermal limit

\section*{Output Voltage Options}
\begin{tabular}{llll} 
LM2931T－5．0 & 5 V & LM2931AT－5．0 & 5 V \\
LM2931Z－5．0 & 5 V & LM2931AZ－5．0 & 5 V \\
LM2931CT & Adjustable & &
\end{tabular}

\section*{Schematic and Connection Diagrams}


TO－220 3－Lead


Front View
Order Number LM2931 See NS Package T03B，Z03A，T05A

TO－92


TO－220 5－Lead


Front View

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
```

Input Voltage
26V
Operating Range
Overvoltage Protection
LM2931A, LM2931CT Adjustable 60V
LM2931 50V

```

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) (Note 1), \(\mathrm{C} 2=100 \mu \mathrm{~F}\) (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM2931A-5.0} & \multicolumn{3}{|c|}{LM2931-5.0} & \multirow[b]{2}{*}{\begin{tabular}{l}
Units \\
Limit
\end{tabular}} \\
\hline & & Typ & Test
Limit
(Note 2) &  & Typ &  & \[
\begin{array}{|c|}
\hline \text { Design } \\
\text { Limit } \\
\text { (Note 3) } \\
\hline
\end{array}
\] & \\
\hline \multirow[t]{2}{*}{Output Voltage} & & 5 & \[
\begin{array}{r}
5.19 \\
4.81 \\
\hline
\end{array}
\] & & & \[
\begin{array}{r}
5.25 \\
4.75 \\
\hline
\end{array}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline & \[
\begin{aligned}
& 6.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \mathrm{I}_{\mathrm{O}} 100 \mathrm{~mA} \\
& -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 125^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.25 \\
& 4.75
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.5 \\
& 4.5
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Line Regulation & \[
\begin{aligned}
& 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 16 \mathrm{~V} \\
& 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 4 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 30 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
2 \\
4 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 10 \\
& 30 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
mV \({ }_{\text {MAX }}\) \\
mV MAX
\end{tabular} \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA}\) & 14 & 50 & & 14 & 50 & & \(\mathrm{mV}_{\text {MAX }}\) \\
\hline Output Impedance & \(100 \mathrm{~mA}_{\text {DC }}\) and \(10 \mathrm{~mA}_{\text {rms }}, 100 \mathrm{~Hz}-10 \mathrm{kHz}\) & 200 & & 600 & 200 & & & \(\mathrm{m} \Omega_{\text {MAX }}\) \\
\hline Quiescent Current & \[
\left\{\begin{array}{l}
\mathrm{l}_{\mathrm{O}} \leq 10 \mathrm{~mA}, 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V} \\
-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 125^{\circ} \mathrm{C} \\
\mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}
\end{array}\right.
\] & \[
0.4
\] & 1.0 & \[
\begin{gathered}
1.0 \\
30 \\
5
\end{gathered}
\] & \[
0.4
\]
\[
15
\] & 1.0 & 1.0 & \begin{tabular}{l}
mA \({ }_{\text {MAX }}\) \\
\(\mathrm{mA}_{\text {MIN }}\) \\
\(\mathrm{mA}_{\text {MAX }}\) \\
\(\mathrm{mA}_{\text {MIN }}\)
\end{tabular} \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}\) & 500 & & 1000 & 500 & & & \(\mu \mathrm{V}_{\text {rmsmax }}\) \\
\hline Long Term Stability & & 20 & & 50 & 20 & & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}\) & 80 & & 55 & 80 & & & \(\mathrm{dB}_{\text {MIN }}\) \\
\hline Dropout Voltage & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{O}}=10 \mathrm{~mA} \\
& \mathrm{l}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 0.05 \\
0.3
\end{array}
\] & \[
\begin{aligned}
& 0.2 \\
& 0.6
\end{aligned}
\] & & \[
\begin{gathered}
0.05 \\
0.3 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 0.2 \\
& 0.6
\end{aligned}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MAX }}\)
\end{tabular} \\
\hline Maximum Operational Input Voltage & & 33 & 26 & & 33 & 26 & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Maximum Line Transient & \(\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{~V}_{\mathrm{O}} \leq 5.5 \mathrm{~V}, 100 \mathrm{~ms}\) & 70 & 60 & & 70 & 50 & & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Reverse Polarity Input Voltage, DC & \(\mathrm{V}_{\mathrm{O}} \geq-0.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega\) & -30 & -15 & & -30 & -15 & & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Reverse Polarity Input Voltage, Transient & \(1 \%\) Duty Cycle, \(\tau \leq 100 \mathrm{~ms}, \mathrm{R}_{\mathrm{L}}=500 \Omega\) & -80 & -50 & & -80 & -50 & & \(\mathrm{V}_{\text {MIN }}\) \\
\hline
\end{tabular}

Note 1: To ensure constant junction temperature, low duty cycle pulse testing is used.
Note 2: Guaranteed and \(100 \%\) production tested.
Note 3: Guaranteed (but not 100\% production tested) over the operating temperature and input current ranges. These limits are not used to calculate outgoing quality levels

Note 4: Thermal resistance junction-to-case \(\left(\theta_{\mathrm{jc}}\right)\) is \(3^{\circ} \mathrm{C} / \mathrm{W}\); case-to-ambient is \(50^{\circ} \mathrm{C} / \mathrm{W}\).

\section*{Electrical Characteristics for Adjustable Lм2931ст}
\(\mathrm{V}_{I N}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}\) (Note 1), \(\mathrm{R} 1=27 \mathrm{k}, \mathrm{C} 2=100 \mu \mathrm{~F}\) (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typ & Tested Limit & \begin{tabular}{l}
Design \\
Limit
\end{tabular} & \begin{tabular}{l}
Units \\
Limit
\end{tabular} \\
\hline \multirow[t]{2}{*}{Reference Voltage} & & 1.20 & \[
\begin{aligned}
& 1.26 \\
& 1.14
\end{aligned}
\] & & \begin{tabular}{l}
\(\mathrm{V}_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline & \begin{tabular}{l}
\[
\mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}}=\leq 125^{\circ} \mathrm{C}, \mathrm{R} 1=27 \mathrm{k}
\] \\
Measured from \(\mathrm{V}_{\text {OUT }}\) to Adjust Pin
\end{tabular} & & & \[
\begin{aligned}
& 1.32 \\
& 1.08
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Output Voltage Range & & & \[
\begin{gathered}
24 \\
3 \\
\hline
\end{gathered}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Line Regulation & \(\mathrm{V}_{\text {OUT }}+0.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}\) & 0.2 & 1.5 & & \(\mathrm{mV} / \mathrm{V}_{\text {MAX }}\) \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq 10 \leq 100 \mathrm{~mA}\) & 0.3 & 1 & & \%max \\
\hline Output Impedance & \(100 \mathrm{~mA}_{\text {DC }}\) and \(10 \mathrm{~mA}_{\text {rms }}, 100 \mathrm{~Hz}-10 \mathrm{kHz}\) & 40 & & & \(\mathrm{m} \Omega / \mathrm{V}\) \\
\hline Quiescent Current & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \text { During Shutdown } \mathrm{R}_{\mathrm{L}}=500 \Omega
\end{aligned}
\] & \[
\begin{aligned}
& 0.4 \\
& 15 \\
& 0.8
\end{aligned}
\] & \begin{tabular}{l}
1 \\
1
\end{tabular} & & \[
\begin{gathered}
\mathrm{mA}_{\mathrm{MAX}} \\
\mathrm{~mA} \\
\mathrm{~mA}_{\mathrm{MAX}} \\
\hline
\end{gathered}
\] \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) & 100 & & & \(\mu \mathrm{V}_{\text {rms }} / \mathrm{V}\) \\
\hline Long Term Stability & & 0.4 & & & \%/1000 hr \\
\hline Ripple Rejection & \(\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}\) & 0.02 & & & \%/V \\
\hline Dropout Voltage & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{O}} \leq 10 \mathrm{~mA} \\
& \mathrm{l}_{\mathrm{O}}=100 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{gathered}
0.05 \\
0.3 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 0.2 \\
& 0.6 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MAX }}\)
\end{tabular} \\
\hline Maximum Operational Input Voltage & & 33 & 26 & & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Maximum Line Transient & \(\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}\), Reference Voltage \(\leq 1.5 \mathrm{~V}\) & 70 & 60 & & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Reverse Polarity Input Voltage, DC & \(\mathrm{V}_{\mathrm{O}} \geq-0.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega\) & -30 & -15 & & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Reverse Polarity Input Voltage, Transient & \(1 \%\) Duty Cycle, \(\mathrm{T} \leq 100 \mathrm{~ms}, \mathrm{R}_{\mathrm{L}}=500 \Omega\) & -80 & \(-50\) & & \(\mathrm{V}_{\text {MIN }}\) \\
\hline On/Off Threshold Voltage On Off & \(\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}\) & \[
\begin{aligned}
& 2.0 \\
& 2.2
\end{aligned}
\] & \[
\begin{gathered}
1.2 \\
3.25
\end{gathered}
\] & & \begin{tabular}{l}
\(\mathrm{V}_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline On/Off Threshold Current & & 20 & 50 & & \(\mu \mathrm{A}_{\text {MAX }}\) \\
\hline
\end{tabular}

\section*{Typical Performance Characteristics}









\section*{Typical Performance Characteristics (Continued)}


TL/H/5254-3

\section*{Typical Applications}


LM2931 Adjustable


TL/H/5254-4
*Required if regulator is located far from power supply filter.
\(\mathrm{V}_{\text {OUT }}=\) Reference Voltage \(\times \frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 1}\)
Note: Using 28k for R1 will automatically compensate for errors in VOUT due to the input bias current of the ADJ pin (approximately \(1 \mu \mathrm{~A}\) ).
**COUT must be at least \(22 \mu \mathrm{~F}\) to maintain stability. May be increased without bound to maintain regulation during transients. Locate as close as possible to the regulator. This capacitor must be rated over the same operating temperature range as the regulator. The equivalent series resistance (ESR) of this capacitor should be less than \(1 \Omega\) over the expected operating temperature range.

\section*{Application Hints}

One of the distinguishing factors of the LM2931 series regulators is the requirement of an output capacitor for device stability. The value required varies greatly depending upon the application circuit and other factors. Thus some comments on the characteristics of both capacitors and the regulator are in order.
High frequency characteristics of electrolytic capacitors depend greatly on the type and even the manufacturer. As a result, a value of capacitance that works well with the LM2931 for one brand or type may not necessary be sufficient with an electrolytic of different origin. Sometimes actual bench testing, as described later, will be the only means to determine the proper capacitor and value. Experience has shown that, as a rule of thumb, the more expensive and higher quality electrolytics generally allow a smaller value for regulator stability. As an example, while a high-quality \(100 \mu \mathrm{~F}\) aluminum electrolytic covers all general application circuits, similar stability can be obtained with a tantalum electrolytic of only \(47 \mu \mathrm{~F}\). This factor of two can generally be applied to any special application circuit also.
Another critical characteristic of electrolytics is their performance over temperature. While the LM2931 is designed to operate to \(-40^{\circ} \mathrm{C}\), the same is not always true with all electrolytics (hot is generally not a problem). The electrolyte in many aluminum types will freeze around \(-30^{\circ} \mathrm{C}\), reducing their effective value to zero. Since the capacitance is needed for regulator stability, the natural result is oscillation (and lots of it) at the regulator output. For all application circuits where cold operation is necessary, the output capacitor must be rated to operate at the minimum temperature. By coincidence, worst-case stability for the LM2931 also occurs at minimum temperatures. As a result, in applications where the regulator junction temperature will never be less than \(25^{\circ} \mathrm{C}\), the output capacitor can be reduced approximately by a factor of two over the value needed for the entire temperature range. To continue our example with the tantalum electrolytic, a value of only \(22 \mu \mathrm{~F}\) would probably thus suffice. For high-quality aluminum, \(47 \mu \mathrm{~F}\) would be adequate in such an application.
Another regulator characteristic that is noteworthy is that stability decreases with higher output currents. This sensible fact has important connotations. In many applications, the LM2931 is operated at only a few milliamps of output current or less. In such a circuit, the output capacitor can be further reduced in value. As a rough estimation, a circuit that is required to deliver a maximum of 10 mA of output current from the regulator would need an output capacitor of only half the value compared to the same regulator required to deliver the full output current of 100 mA . If the example of the tantalum capacitor in the circuit rated at \(25^{\circ} \mathrm{C}\) junction temperature and above were continued to include a maximum of 10 mA of output current, then the \(22 \mu \mathrm{~F}\) output capacitor could be reduced to only \(10 \mu \mathrm{~F}\).
In the case of the LM2931CT adjustable regulator, the minimum value of output capacitance is a function of the output voltage. As a general rule, the value decreases with higher output voltages, since internal loop gain is reduced.

At this point, the procedure for bench testing the minimum value of an output capacitor in a special application circuit should be clear. Since worst-case occurs at minimum operating temperatures and maximum operating currents, the entire circuit, including the electrolytic, should be cooled to the minimum temperature. The input voltage to the regulator should be maintained at 0.6 V above the output to keep internal power dissipation and die heating to a minimum. Worst-case occurs just after input power is applied and before the die has had a chance to heat up. Once the minimum value of capacitance has been found for the brand and type of electrolytic in question, the value should be doubled for actual use to account for production variations both in the capacitor and the regulator. (All the values in this section and the remainder of the data sheet were determined in this fashion.)

\section*{Definition of Terms}

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.
Input Voltage: The DC voltage applied to the input terminals with respect to ground.
Input-Output Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.
Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.
Load Regulation: The change in output voltage for a change in load current at constant chip temperature.
Long Term Stability: Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.
Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.
Quiescent Current: That part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.
Ripple Rejection: The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.
Temperature Stability of \(\mathbf{V}_{\mathbf{0}}\) : The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.

National
Semiconductor
Corporation

\section*{LM2935 Low Dropout Dual Regulator}

\section*{General Description}

The LM2935 positive voltage regulator features a low quiescent current of 3 mA or less when supplying 10 mA loads from the standby regulator output. This unique characteristic and the extremely low input-output differential required for proper regulation ( 0.55 V for output currents of 10 mA ) make the LM2935 the ideal regulator for power systems that include standby memory. Applications include processor power supplies demanding as much as 750 mA of output current.
Designed originally for automotive applications, the LM2935 and all regulated circuitry are protected from reverse battery installations or 2 battery jumps. During line transients, such as a load dump ( 60 V ) when the input voltage to the regulator can momentarily exceed the specified maximum operating voltage, the 0.75 A regulator will automatically shut down to protect both internal circuits and the load while the standby regulator will continue to power any standby load. The LM2935 cannot be harmed by temporary mirror-image insertion. Familiar regulator features such as short circuit and thermal overload protection are also provided.

Fixed outputs of 5 V are available in the plastic TO-220 power package.

\section*{Features}
- Two regulated outputs
- Output current in excess of 750 mA

田 Low quiescent current standby regulator
- Input-output differential less than 0.6 V at 0.5 A
- Reverse battery protection
- 60 V load dump protection
- -50 V reverse transient protection

띠 Short circuit protection
© Internal thermal overload protection
(4) Available in plastic TO-220
- ON/OFF switch for high current output
(1) Reset error flag
© 100\% electrical burn-in in thermal limit

\section*{Typical Application Circuit}


FIGURE 1. Test and Application Circuit

\section*{Connection Diagram}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
\[
\begin{array}{ll}
\text { Operating Range } & 26 \mathrm{~V} \\
\text { Overvoltage Protection } & 60 \mathrm{~V}
\end{array}
\]
\begin{tabular}{lr} 
Internal Power Dissipation (Note 1) & Internally Limited \\
Operating Temperature Range & \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature & \(150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temp. (Soldering, 10 seconds) & \(230^{\circ} \mathrm{C}\)
\end{tabular}

\section*{Electrical Characteristics for VOUT}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) (Note 4), \(\mathrm{C} 2=10 \mu \mathrm{~F}\) (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Conditions & Typ & Tested Limit (Note 3) & Units Limit \\
\hline Output Voltage & \[
\begin{aligned}
& 6 \mathrm{~V} \leq \mathrm{V}_{I N} \leq 26 \mathrm{~V}, 5 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 500 \mathrm{~mA} \\
& -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C} \text { (Note 2) }
\end{aligned}
\] & 5.00 & \[
\begin{aligned}
& 5.25 \\
& 4.75
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Line Regulation & \[
\begin{aligned}
& 9 V \leq V_{\mathbb{I N}} \leq 16 V, I_{O}=5 \mathrm{~mA} \\
& 6 V \leq V_{\mathbb{I N}} \leq 26 V, I_{O}=5 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{gathered}
4 \\
10
\end{gathered}
\] & \[
\begin{aligned}
& 25 \\
& 50
\end{aligned}
\] & \begin{tabular}{l}
\(m V_{\text {MAX }}\) \\
mV \({ }_{\text {MAX }}\)
\end{tabular} \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq 10 \leq 500 \mathrm{~mA}\) & 10 & 50 & \(\mathrm{mV}_{\text {MAX }}\) \\
\hline Output Impedance & \(500 \mathrm{~mA}_{\text {DC }}\) and \(10 \mathrm{~mA}_{\text {rms }}, 100 \mathrm{~Hz}-10 \mathrm{kHz}\) & 200 & & \(\mathrm{m} \Omega\) \\
\hline Quiescent Current & los 10 mA , No Load on Standby \(l_{0}=500 \mathrm{~mA}\), No Load on Standby \(\mathrm{l}_{\mathrm{O}}=750 \mathrm{~mA}\), No Load on Standby & \[
\begin{gathered}
3 \\
40 \\
90 \\
\hline
\end{gathered}
\] & 100 & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~mA} \mathrm{~A}_{\text {MAX }} \\
\mathrm{mA} \\
\hline
\end{gathered}
\] \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) & 100 & & \(\mu \mathrm{V}_{\text {rms }}\) \\
\hline Long Term Stability & & 20 & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}\) & 66 & & dB \\
\hline Dropout Voltage & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=750 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{aligned}
& 0.45 \\
& 0.82
\end{aligned}
\] & 0.6 & \(\mathrm{V}_{\text {MAX }}\) \\
\hline Current Limit & & 1.2 & 0.75 & \(\mathrm{A}_{\text {MIN }}\) \\
\hline Maximum Operational Input Voltage & & 31 & 26 & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Maximum Line Transient & \(\mathrm{V}_{\mathrm{O}} \leq 5.5 \mathrm{~V}\) & 70 & 60 & V \\
\hline Reverse Polarity Input Voltage, DC & & -30 & -15 & V \\
\hline Reverse Polarity Input Voltage, Transient & \(1 \%\) Duty Cycle, \(\boldsymbol{\tau} \leq 100 \mathrm{~ms}\), \(10 \Omega\) Load & -80 & -50 & V \\
\hline \begin{tabular}{l}
Reset Output Voltage \\
Low \\
High
\end{tabular} & \[
\begin{aligned}
& R 1=20 \mathrm{k}, \mathrm{~V}_{\mathrm{IN}}=4.0 \mathrm{~V} \\
& \mathrm{R} 1=20 \mathrm{k}, \mathrm{~V}_{\mathrm{IN}}=14 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 0.9 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.2 \\
& 6.0 \\
& 4.5
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Reset Output Current & Reset \(=1.2 \mathrm{~V}\) & 5 & & mA \\
\hline ON/OFF Resistor & R1 ( \(\pm 10 \%\) Tolerance) & & 20 & \(k \Omega_{\text {MAX }}\) \\
\hline
\end{tabular}

Note 1: Thermal resistance without a heat sink for junction to case temperature is \(3^{\circ} \mathrm{C} / \mathrm{W}(\mathrm{TO}-220)\). Thermal resistance for TO-220 case to ambient temperature is \(50^{\circ} \mathrm{C} / \mathrm{W}\).
Note 2: The temperature extremes are guaranteed but not \(100 \%\) production tested. This parameter is not used to calculate outgoing AQL.
Note 3: Tested Limits are guaranteed and \(100 \%\) tested in production.
Note 4: To ensure constant junction temperature, low duty cycle pulse testing is used.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Electrical Characteristics for Standby Output \(\mathrm{l}_{\mathrm{O}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathbb{I N}}=14 \mathrm{~V}, \mathrm{~S} 1\) open, \(\mathrm{C}_{\mathrm{OUT}}=10 \mu \mathrm{~F}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}\) (Note 4), (unless otherwise specified)} \\
\hline Parameter & Standby Output Conditions & Typ & Tested Limit & Units Limit \\
\hline Output Voltage & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{O}} \leq 10 \mathrm{~mA}, 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \\
& -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C}
\end{aligned}
\] & 5.00 & \[
\begin{aligned}
& 5.25 \\
& 4.75
\end{aligned}
\] & \begin{tabular}{l}
\(V_{\text {MAX }}\) \\
\(V_{\text {MIN }}\)
\end{tabular} \\
\hline Tracking & \(\mathrm{V}_{\text {OUT }}\)-Standby Output Voltage & 50 & 200 & mV \({ }_{\text {MAX }}\) \\
\hline Line Regulation & \(6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}\) & 4 & 50 & \(\mathrm{mV}_{\text {MAX }}\) \\
\hline Load Regulation & \(1 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 10 \mathrm{~mA}\) & 10 & 50 & \(\mathrm{mV}_{\text {MAX }}\) \\
\hline Output Impedance & \(10 \mathrm{~mA}_{\text {DC }}\) and \(1 \mathrm{~mA}_{\text {rms }}, 100 \mathrm{Hz-10} \mathrm{kHz}\) & 1 & & \(\Omega\) \\
\hline Quiescent Current & \[
\begin{aligned}
& \mathrm{l}_{\mathrm{O}} \leq 10 \mathrm{~mA}, \\
& \left.\mathrm{~V}_{\text {OUT }} \text { OFF (Note } 2\right)
\end{aligned}
\] & 2 & 3 & \(\mathrm{mA}_{\text {MAX }}\) \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\) & 300 & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & 20 & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}\) & 66 & & dB \\
\hline Dropout Voltage & l \(\leq 10 \mathrm{~mA}\) & 0.55 & 0.7 & \(V_{\text {MAX }}\) \\
\hline Current Limit & & 70 & 25 & \(\mathrm{mA}_{\text {MIN }}\) \\
\hline Maximum Operational Input Voltage & \(\mathrm{V}_{\mathrm{O}} \leq 6 \mathrm{~V}\) & 70 & 60 & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Reverse Polarity Input Voltage, DC & \(\mathrm{V}_{\mathrm{O}} \geq-0.3 \mathrm{~V}, 510 \Omega\) Load & \(-30\) & -15 & \(\mathrm{V}_{\text {MIN }}\) \\
\hline Reverse Polarity Input Voltage, Transient & 1\% Duty Cycle T \(\leq 100 \mathrm{~ms}\) \(500 \Omega\) Load & -80 & -50 & \(\mathrm{V}_{\text {MIN }}\) \\
\hline
\end{tabular}

\section*{Typical Circuit Waveforms}


FIGURE 2

\section*{Typical Performance Characteristics}


\section*{Typical Performance Characteristics (Continued)}



\section*{Definition of Terms}

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.
Input Voltage: The DC voltage applied to the input terminals with respect to ground.
Input-Output Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.
Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.
Load Regulation: The change in output voltage for a change in load current at constant chip temperature.
Long Term Stability: Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.
Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.
Quiescent Current: The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.
Ripple Rejection: The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.
Temperature Stability of \(\mathbf{V}_{\mathbf{O}}\) : The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.

\section*{Application Hints}

\section*{EXTERNAL CAPACITORS}

The LM2935 output capacitors are required for stability. Without them, the regulator outputs will oscillate, sometimes by many volts. Though the \(10 \mu \mathrm{~F}\) shown are the minimum recommended values, actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) also factors in the IC stability. Since ESR varies from one brand to the next, some bench work may be required to determine the minimum capacitor value to use in production. Worst-case is usually determined at the minimum ambient temperature and maximum load expected.
Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.
Capacitors must also be rated at all ambient temperatures expected in the system. Many aluminum type electrolytics will freeze at temperatures less than \(-30^{\circ} \mathrm{C}\), reducing their effective capacitance to zero. To maintain regulator stability down to \(-40^{\circ} \mathrm{C}\), capacitors rated at that temperature (such as tantalums) must be used.
No capacitor must be attached to the ON/OFF and ERROR FLAG pin. Due to the internal circuits of the IC, oscillation on this pin could result.

\section*{STANDBY OUTPUT}

The LM2935 differs from most fixed voltage regulators in that it is equipped with two regulator outputs instead of one. The additional output is intended for use in systems requiring standby memory circuits. While the high current regulator output can be controlled with the ON/OFF pin described below, the standby output remains on under all conditions as long as sufficient input voltage is applied to the IC. Thus, memory and other circuits powered by this output remain unaffected by positive line transients, thermal shutdown, etc.
The standby regulator circuit is designed so that the quiescent current to the IC is very low ( \(<3 \mathrm{~mA}\) ) when the other regulator output is off.
In applications where the standby output is not needed, it may be disabled by connecting a resistor from the standby output to the supply voltage. This eliminates the need for a more expensive capacitor on the output to prevent unwanted oscillations. The value of the resistor depends upon the minimum input voltage expected for a given system. Since the standby output is shunted with an internal 5.7 V zener (Figure 3), the current through the external resistor should be sufficient to bias R2 and R3 up to this point. Approximately \(60 \mu \mathrm{~A}\) will suffice, resulting in a 10k external resistor for most applications (Figure 4).


TL/H/5232-6
FIGURE 4. Disabling Standby Output to Eliminate C3

\section*{HIGH CURRENT OUTPUT}

Unlike the standby regulated output, which must remain on whenever possible, the high current regulated output is fault protected against overvoltage and also incorporates thermal shutdown. If the input voltage rises above approximately 30V (e.g., load dump), this output will automatically shutdown. This protects the internal circuitry and enables the IC to survive higher voltage transients than would otherwise be expected. Thermal shutdown is effective against die overheating since the high current output is the dominant source of power dissipation in the IC.

\section*{ON/OFF AND ERROR FLAG PIN}

This pin has the ability to serve a dual purpose if desired. When controlled in the manner shown in Figure 1 (common in automotive systems where S1 is the ignition switch), the pin also serves as an output flag that is active low whenever a fault condition is detected with the high current regulated output. In other words, under normal operating conditions, the output voltage of this pin is high \((5 \mathrm{~V})\). This is set by an internal clamp. If the high current

\section*{Application Hints (Continued)}
output becomes unregulated for any reason (line transients, short circuit, thermal shutdown, low input voltage, etc.) the pin switches to the active low state, and is capable of sinking several milliamps. This output signal can be used to initiate any reset or start-up procedure that may be required of the system.
The ON/OFF pin can also be driven directly from logic circuits. The only requirement is that the 20 k pull-up resistor


FIGURE 5. Controlling ON/OFF Terminal with a Typical CMOS or TTL Logic Gate
remain in place (Figure 5). This will not affect the logic gate since the voltage on this pin is limited by the internal clamp in the LM2935 to 5V. The error flag is sacrificed in this arrangement since the maximum sink capability of the pin in the active low state (approximately 5 mA ) is usually not sufficient to pull down the active high logic gate. Of course, the flag can be retained if the driving gate is open collector logic.


TL/H/5232-7
FIGURE 6. Reset Pulse on Power-Up (with approximately 300 ms delay)

National Semiconductor Corporation

\section*{LM2940 1A Low Dropout Regulator}

\section*{General Description}

The LM2940 positive voltage regulator features the ability to source 1A of output current with a dropout voltage of typi－ cally 0.5 V and a maximum of 1 V over the entire temperature range．Futhermore，a quiescent current reduction circuit has been included which reduces the ground current when the differential between the input voltage and the output voltage exceeds approximately 3 V ．The quiescent current with 1 A of output current and an input－output differential of 5 V is there－ fore only 30 mA ．Higher quiescent currents only exist when the regulator is in the dropout mode（ \(\mathrm{V}_{\text {in }}-\mathrm{V}_{\text {out }} \leq 3 \mathrm{~V}\) ）．
Designed also for vehicular applications，the LM2940 and all regulated circuitry are protected from reverse battery in－ stallations or 2 battery jumps．During line transients，such as load dump（ 60 V ）when the input voltage can momentarily exceed the specified maximum operating voltage，the regu－ lator will automatically shut down to protect both the internal circuits and the load．The LM2940 cannot be harmed by temporary mirror－image insertion．Familiar regulator features such as short circuit and thermal overload protection are also provided．

\section*{Features}
－Dropout voltage typically 0.5 V ＠ \(1_{0}=1 \mathrm{~A}\)
（ Output current in excess of 1 A
－Output trimmed before assembly
⿴囗 Reverse battery protection
（1）Internal short circuit current limit
－Mirror image insertion protection
－ \(100 \%\) electrical burn－in in thermal limit

\section*{Output Voltages}

LM2940T－5．0 5V
LM2940T－8．0 8V
LM2940T－10 10V

\section*{Equivalent Schematic Diagram}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
Survival Voltage ( \(\leq 100 \mathrm{~ms}\) ) 60V
Operational Voltage
26 V
Internal Power Dissipation (Note 1)
Internally Limited
Electrical Characteristics \(V_{i n}=V_{o}+5 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=1 \mathrm{~A}, \mathrm{C}_{\mathrm{out}}=22 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Output Voltage (Vo)} & \multicolumn{3}{|c|}{5 V} & \multicolumn{3}{|c|}{8V} & \multicolumn{3}{|c|}{10V} & \multirow[b]{2}{*}{Units} \\
\hline Parameter & Conditions & Typ &  &  & Typ & Tested Limit (Note 2) &  & Typ &  & Design Limit (Note 3) & \\
\hline & & \multicolumn{3}{|l|}{\(\mathbf{6 . 2 5 V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}\)} & \multicolumn{3}{|l|}{\(\mathbf{9 . 4 V} \leq \mathrm{V}_{\text {IN }} \leq \mathbf{2 6 V}\)} & \multicolumn{3}{|l|}{\(\mathbf{1 1 . 5 V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}\)} & \\
\hline Output Voltage & \(5 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 1 \mathrm{~A}\) & 5.00 & \[
\begin{aligned}
& 4.85 \\
& 5.15
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 \\
& 5.25
\end{aligned}
\] & 8.00 & \[
\begin{aligned}
& 7.76 \\
& 8.24
\end{aligned}
\] & \[
\begin{aligned}
& 7.60 \\
& 8.40
\end{aligned}
\] & 10.00 & \[
\begin{gathered}
9.70 \\
10.30
\end{gathered}
\] & \[
\begin{gathered}
9.50 \\
10.50
\end{gathered}
\] & \begin{tabular}{l}
\(V_{\text {MIN }}\) \\
\(V_{\text {MAX }}\)
\end{tabular} \\
\hline Line Regulation & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{o}}+2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{in}} \leq 26 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}
\end{aligned}
\] & 20 & 50 & & 20 & 80 & & 20 & 100 & & \(m \mathrm{~V}_{\text {MAX }}\) \\
\hline Load Regulation & \(50 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 1 \mathrm{~A}\) & 35 & 50 & 80 & 55 & 80 & 130 & 65 & 100 & 165 & \(\mathrm{mV}_{\text {MAX }}\) \\
\hline Output Impedance & 100 mADC and 20 mArms
\[
\mathrm{f}_{\mathrm{o}}=120 \mathrm{~Hz}
\] & 35 & & & 55 & & & 65 & & & \(\mathrm{m} \Omega\) \\
\hline \multirow[t]{2}{*}{Quiescent Current} & \(\mathrm{V}_{0}+2 \mathrm{~V} \leq \mathrm{V}_{\text {in }}<26 \mathrm{~V}, \mathrm{I}_{0}=5 \mathrm{~mA}\) & 10 & 15 & 20 & 10 & 15 & 20 & 10 & 15 & 20 & \(\mathrm{mA}_{\text {MAX }}\) \\
\hline & \(\mathrm{V}_{\text {in }}=\mathrm{V}_{0}+5 \mathrm{~V}, \mathrm{I}_{0}=1 \mathrm{~A}\) & 30 & 45 & 60 & 30 & 45 & 60 & 30 & 45 & 60 & \(\mathrm{mA}_{\text {MAX }}\) \\
\hline Output Noise Voltage & \[
\begin{aligned}
& 10 \mathrm{~Hz}-100 \mathrm{kHz} \\
& \mathrm{l}_{0}=5 \mathrm{~mA}
\end{aligned}
\] & 150 & & & 240 & & & 300 & & & \(\mu \mathrm{V}_{\text {RMS }}\) \\
\hline Ripple Rejection & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}, 1 \mathrm{Vrms} ; \\
& \mathrm{I}_{\mathrm{I}}=100 \mathrm{~mA}
\end{aligned}
\] & 72 & 60 & 54 & 66 & 54 & 48 & 63 & 51 & 45 & \(\mathrm{dB}_{\text {MIN }}\) \\
\hline Long Term Stability & & 20 & & & 32 & & & 36 & & & \[
\begin{aligned}
& \mathrm{mV/} \\
& 1000 \mathrm{Hr}
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Dropout Voltage} & \(\mathrm{l}_{0}=1 \mathrm{~A}\) & 0.5 & 0.8 & 1.0 & 0.5 & 0.8 & 1.0 & 0.5 & 0.8 & 1.0 & \(\mathrm{V}_{\text {MAX }}\) \\
\hline & \(\mathrm{l}_{0}=100 \mathrm{~mA}\) & 110 & 150 & 200 & 110 & 150 & 200 & 110 & 150 & 200 & mV MAX \\
\hline Short Circuit Current & & 1.9 & 1.6 & & 1.9 & 1.6 & & 1.9 & 1.6 & & \(A_{\text {min }}\) \\
\hline \multirow[t]{2}{*}{Maximum Line Transient} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{R}_{0}=100 \Omega \\
& \mathrm{~T} \leq 100 \mathrm{~ms}
\end{aligned}
\]} & \multicolumn{3}{|c|}{\(\mathrm{V}_{0} \leq 6 \mathrm{~V}\)} & \multicolumn{3}{|c|}{\(\mathrm{V}_{0}<9 \mathrm{~V}\)} & \multicolumn{3}{|c|}{\(\mathrm{V}_{0}<11 \mathrm{~V}\)} & \\
\hline & & 75 & 60 & 60 & 75 & 60 & 60 & 75 & 60 & 60 & \(\mathrm{V}_{\mathrm{MIN}}\) \\
\hline \begin{tabular}{l}
Maximum \\
Operational Input \\
Voltage
\end{tabular} & & 31 & 26 & 26 & 31 & 26 & 26 & 31 & 26 & 26 & \(\mathrm{V}_{\mathrm{dc}}\) \\
\hline Reverse Polarity Input Voltage DC & \(\mathrm{R}_{\mathrm{O}}=100 \Omega\) & -30 & -15 & -15 & -30 & -15 & -15 & -30 & -15 & -15 & \(\mathrm{V}_{\mathrm{MIN}}\) \\
\hline Reverse Polarity Input Voltage Transient & \(\mathrm{T} \leq 100 \mathrm{~ms}, \mathrm{R}_{\mathrm{o}}=100 \Omega\) & -75 & -50 & -50 & -75 & -50 & -50 & -75 & -50 & -50 & \(\mathrm{V}_{\mathrm{MIN}}\) \\
\hline
\end{tabular}

Note 1: Thermal resistance without a heatsink for junction-to-case temperature is \(3^{\circ} \mathrm{C} / \mathrm{W}\). Thermal resistance case-to-ambient is \(50^{\circ} \mathrm{C} / \mathrm{W}\).
Note 2: Tested Limits are guaranteed and \(100 \%\) production tested.
Note 3: Design Limits are guaranteed (but not \(100 \%\) production tested) over the operating temperature and supply voltage range. These limits are not used to calculate outgoing quality levels.

\section*{Typical Performance Characteristics}



Quiescent Current vs Temperature






\section*{Typical Performance Characteristics (Continued)}





Output at
Voltage Extremes


Output at
Voltage Extremes


TL/H/8822-5

\section*{Typical Application}

*Required if regulator is located far from power supply filter.
\({ }^{* *}\) Cout must be at least \(22 \mu \mathrm{~F}\) to maintain stability. May be increased without bound to maintain regulation during transients. Locate as close as possible to the regulator. This capacitor must be rated over the same operating temperature range as the regulator and should have an ESR less than \(1 \Omega\) to maintain stability.
TL/H/8822-3

\section*{Connection Diagram}
(TO-220) Plastic Package


\section*{Definition of Terms}

Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at \(\left(\mathrm{V}_{\mathrm{O}}+\right.\) 5 V ) input, dropout voltage is dependent upon load current and junction temperature.
Input Voltage: The DC voltage applied to the input terminals with respect to ground.
Input-Output Differential: The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.
Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation: The change in output voltage for a change in load current at constant chip temperature.
Long Term Stability: Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.
Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.
Quiescent Current: That part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.
Ripple Rejection: The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.
Temperature Stability of \(\mathbf{V}_{\mathbf{O}}\) : The percentange change in output voltage for a thermal variation from room temperature to either temperature extreme.

\section*{LM2984C Microprocessor Power Supply System}

\section*{General Description}

The LM2984C positive voltage regulator features three independent and tracking outputs capable of delivering the power for logic circuits, peripheral sensors and standby memory in a typical microprocessor system. The LM2984C includes circuitry which monitors both its own high-current output and also an external \(\mu \mathrm{P}\). If any error conditions are sensed in either, a reset error flag is set and maintained until the malfunction terminates. Since these functions are included in the same package with the three regulators, a great saving in board space can be realized in the typical microprocessor system. The LM2984C also features very low dropout voltages on each of its three regulator outputs ( 0.6 V at the rated output current). Furthermore, the quiescent current can be reduced to 1 mA in the standby mode. Designed also for vehicular applications, the LM2984C and all regulated circuitry are protected from reverse battery installations or 2-battery jumps. Familiar regulator features such as short circuit and thermal overload protection are
also provided. Fixed outputs of 5 V are available in the plastic TO-220 power package.

\section*{Features}
- Three low dropout tracking regulators
- Output current in excess of 500 mA
- Low quiescent current standby regulator
- Microprocessor malfunction RESET flag
- Delayed RESET on power-up
- Accurate pretrimmed 5 V outputs
- Reverse battery protection
- Overvoltage protection
- Reverse transient protection
- Short circuit protection
- Internal thermal overload protection
- ON/OFF switch for high current outputs
- \(100 \%\) electrical burn-in in thermal limit

\section*{Typical Application Circuit}
 maintain stability. May be increased without bound to maintain regulation during transients. Locate as close as possible to the regulator. This capacitor must be rated over the same operating temperature range as the regulator. The equivalent series resistance (ESR) of this capacitor should be less than \(1 \Omega\) over the expected operating temperature range.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
\(\begin{array}{ll}\text { Survival Voltage (<100 ms) } & 35 \mathrm{~V} \\ \text { Operational Voltage } & 26 \mathrm{~V}\end{array}\)
\begin{tabular}{lr} 
Internal Power Dissipation & Internally Limited \\
Operating Temperature Range \(\left(\mathrm{T}_{\mathrm{A}}\right)\) & \(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature (Note 1) & \(150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(230^{\circ} \mathrm{C}\) \\
ESD rating is to be determined. &
\end{tabular}

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}\), IOUT \(=5 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) (Note 6) unless otherwise indicated
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical & Tested Limit (Note 2) & Design Limit (Note 3) & Units \\
\hline \multicolumn{6}{|l|}{\(\mathrm{V}_{\text {OUT }}\) (Pin 11)} \\
\hline Output Voltage & \[
\begin{aligned}
& 5 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 500 \mathrm{~mA} \\
& 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}
\end{aligned}
\] & 5.00 & \[
\begin{aligned}
& 4.85 \\
& 5.15
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 \\
& 5.25
\end{aligned}
\] & \[
v_{\min }
\]
\[
\mathrm{V}_{\max }
\] \\
\hline \multirow[t]{2}{*}{Line Regulation} & \(9 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 16 \mathrm{~V}\) & 2 & 25 & & \(m V_{\text {max }}\) \\
\hline & \(7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}\) & 5 & 50 & & \(m V_{\text {max }}\) \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 500 \mathrm{~mA}\) & 12 & 50 & & \(m V_{\text {max }}\) \\
\hline Output Impedance & \(250 \mathrm{~mA}_{\text {dc }}\) and \(10 \mathrm{~mA}_{\mathrm{rms}}\),
\[
f_{0}=120 \mathrm{~Hz}
\] & 24 & & & \(\mathrm{m} \Omega\) \\
\hline \multirow[t]{2}{*}{Quiescent Current} & \(\mathrm{l}_{\text {OUT }}=500 \mathrm{~mA}\) & 38 & 100 & & \(\mathrm{mA}_{\text {max }}\) \\
\hline & \(\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}\) & 14 & 50 & & \(\mathrm{mA}_{\text {max }}\) \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}\), IOUT \(=100 \mathrm{~mA}\) & 100 & & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & 20 & & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{0}=120 \mathrm{~Hz}\) & 70 & 60 & & \(\mathrm{dB}_{\text {min }}\) \\
\hline \multirow[t]{2}{*}{Dropout Voltage} & lout \(=500 \mathrm{~mA}\) & 0.53 & 0.80 & 1.00 & \(\mathrm{V}_{\text {max }}\) \\
\hline & \(\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}\) & 0.28 & 0.50 & 0.60 & \(\mathrm{V}_{\text {max }}\) \\
\hline Current Limit & & 0.92 & 0.75 & & \(\mathrm{A}_{\text {min }}\) \\
\hline Maximum Operational Input Voltage & Continuous DC & 32 & 26 & 26 & \(V_{\text {min }}\) \\
\hline Maximum Line Transient & \(\mathrm{V}_{\text {OUT }} \leq 6 \mathrm{~V}, \mathrm{R}_{\text {OUT }}=100 \Omega\) & 45 & 35 & 35 & \(\mathrm{V}_{\text {min }}\) \\
\hline Reverse Polarity Input Voltage DC & \(V_{\text {OUT }} \geq-0.6 \mathrm{~V}, \mathrm{R}_{\text {OUT }}=100 \Omega\) & -30 & -15 & -15 & \(V_{\text {min }}\) \\
\hline Reverse Polarity Input Voltage Transient & \(\mathrm{T} \leq 100 \mathrm{~ms}, \mathrm{R}_{\text {OUT }}=100 \Omega\) & -55 & -35 & -35 & \(V_{\text {min }}\) \\
\hline
\end{tabular}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}_{\text {buf }}=5 \mathrm{~mA}, C_{\text {buf }}=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) (Note 6) unless otherwise indicated
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical & Tested Limit (Note 2) &  & Units \\
\hline \multicolumn{6}{|l|}{\(\mathbf{V}_{\text {buffer (Pin 10) }}\)} \\
\hline Output Voltage & \[
\begin{aligned}
& 5 \mathrm{~mA} \leq \mathrm{I}_{0} \leq 100 \mathrm{~mA} \\
& 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}
\end{aligned}
\] & 5.00 & \[
\begin{array}{r}
4.85 \\
5.15 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
4.75 \\
5.25 \\
\hline
\end{array}
\] & \begin{tabular}{l}
\(V_{\text {min }}\) \\
\(V_{\text {max }}\)
\end{tabular} \\
\hline \multirow[t]{2}{*}{Line Regulation} & \(9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 16 \mathrm{~V}\) & 2 & 25 & & \(m V_{\text {max }}\) \\
\hline & \(7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}\) & 5 & 50 & & \(m V_{\text {max }}\) \\
\hline Load Regulation & \(5 \mathrm{~mA} \leq \mathrm{I}_{\text {buf }} \leq 100 \mathrm{~mA}\) & 15 & 50 & & \(m V_{\text {max }}\) \\
\hline Output Impedance & \(50 \mathrm{~mA}_{\text {dc }}\) and \(10 \mathrm{~mA}_{\text {rms }}\), & 200 & & & \(\mathrm{m} \Omega\) \\
\hline Quiescent Current & \(l_{\text {buf }}=100 \mathrm{~mA}\) & 8.0 & 15.0 & & \(\mathrm{mA}_{\text {max }}\) \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}, \mathrm{l}_{\text {OUT }}=100 \mathrm{~mA}\) & 100 & & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & 20 & & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{\mathrm{O}}=120 \mathrm{~Hz}\) & 70 & 60 & & \(\mathrm{dB}_{\text {min }}\) \\
\hline Dropout Voltage & \(\mathrm{l}_{\text {buf }}=100 \mathrm{~mA}\) & 0.35 & 0.50 & 0.60 & \(\mathrm{V}_{\text {max }}\) \\
\hline Current Limit & & 0.23 & 0.15 & & \(A_{\text {min }}\) \\
\hline Maximum Operational Input Voltage & Continuous DC & 32 & 26 & 26 & \(V_{\text {min }}\) \\
\hline Maximum Line Transient & \(\mathrm{V}_{\text {buf }} \leq 6 \mathrm{~V}, \mathrm{R}_{\text {buf }}=100 \Omega\) & 45 & 35 & 35 & \(V_{\text {min }}\) \\
\hline Reverse Polarity Input Voltage DC & \(\mathrm{V}_{\text {buf }} \geq-0.6 \mathrm{~V}, \mathrm{R}_{\text {buf }}=100 \Omega\) & -30 & -15 & -15 & \(V_{\text {min }}\) \\
\hline Reverse Polarity Input Voltage Transient & \(\mathrm{T} \leq 100 \mathrm{~ms}, \mathrm{R}_{\text {buf }}=100 \Omega\) & -55 & -35 & -35 & \(V_{\text {min }}\) \\
\hline
\end{tabular}

\section*{Electrical Characteristics}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{I}_{\text {stby }}=1 \mathrm{~mA}, \mathrm{C}_{\text {stby }}=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) (Note 6) unless otherwise indicated
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical & Tested Limit (Note 2) & Design Limit (Note 3) & Units \\
\hline \multicolumn{6}{|l|}{\(\mathbf{V}_{\text {standby }}(\) Pin 9\()\)} \\
\hline Output Voltage & \[
\begin{aligned}
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 7.5 \mathrm{~mA} \\
& 6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}
\end{aligned}
\] & 5.00 & \[
\begin{aligned}
& 4.85 \\
& 5.15
\end{aligned}
\] & \[
\begin{aligned}
& 4.75 \\
& 5.25
\end{aligned}
\] & \[
\begin{aligned}
& V_{\text {min }} \\
& V_{\max }
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Line Regulation} & \(9 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 16 \mathrm{~V}\) & 2 & 25 & & \(m V_{\text {max }}\) \\
\hline & \(7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 26 \mathrm{~V}\) & 5 & 50 & & \(m V_{\text {max }}\) \\
\hline Load Regulation & \(0.5 \mathrm{~mA} \leq \mathrm{I}_{\text {stby }} \leq 7.5 \mathrm{~mA}\) & 6 & 50 & & \(m V_{\text {max }}\) \\
\hline Output Impedance & \(5 \mathrm{~mA}_{\mathrm{dc}}\) and \(1 \mathrm{~mA}_{\mathrm{rms}}, \mathrm{f}_{\mathrm{o}}=120 \mathrm{~Hz}\) & 0.9 & & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{Quiescent Current} & \(\mathrm{l}_{\text {stby }}=7.5 \mathrm{~mA}\) & 1.2 & 2.0 & & \(\mathrm{mA}_{\text {max }}\) \\
\hline & \(\mathrm{I}_{\text {stby }}=2 \mathrm{~mA}\) & 0.9 & 1.5 & & \(\mathrm{mA}_{\text {max }}\) \\
\hline
\end{tabular}

Electrical Characteristics (Continued)
\(V_{I N}=14 \mathrm{~V}, I_{\text {stby }}=1 \mathrm{~mA}, \mathrm{C}_{\text {stby }}=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) (Note 6) unless otherwise indicated
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical &  & Design Limit (Note 3) & Units \\
\hline \multicolumn{6}{|l|}{\(\mathbf{V}_{\text {standby }}\) (Continued)} \\
\hline Output Noise Voltage & \(10 \mathrm{~Hz}-100 \mathrm{kHz}, \mathrm{I}_{\text {stby }}=1 \mathrm{~mA}\) & 100 & & & \(\mu \mathrm{V}\) \\
\hline Long Term Stability & & 20 & & & \(\mathrm{mV} / 1000 \mathrm{hr}\) \\
\hline Ripple Rejection & \(\mathrm{f}_{0}=120 \mathrm{~Hz}\) & 70 & 60 & & \(\mathrm{dB}_{\text {min }}\) \\
\hline Dropout Voltage & \(\mathrm{l}_{\text {stby }}=1 \mathrm{~mA}\) & 0.26 & 0.50 & 0.50 & \(\mathrm{V}_{\text {max }}\) \\
\hline Dropout Voltage & \(\mathrm{I}_{\text {stby }}=7.5 \mathrm{~mA}\) & 0.38 & 0.60 & 0.70 & \(\mathrm{V}_{\text {max }}\) \\
\hline Current Limit & & 15 & 12 & & \(\mathrm{mA}_{\text {min }}\) \\
\hline Maximum Operational Input Voltage & \[
\begin{aligned}
& 4.5 \mathrm{~V} \leq \mathrm{V}_{\text {stby }} \leq 6 \mathrm{~V} \\
& \mathrm{R}_{\text {stby }}=1000 \Omega \\
& \hline
\end{aligned}
\] & 45 & 35 & 35 & \(V_{\text {min }}\) \\
\hline Maximum Line Transient & \[
\begin{aligned}
& V_{\text {stby }} \leq 6 \mathrm{~V}, \\
& R_{\text {stby }}=1000 \Omega \\
& \hline
\end{aligned}
\] & 45 & 35 & 35 & \(V_{\text {min }}\) \\
\hline Reverse Polarity Input Voltage DC & \[
\begin{aligned}
& \mathrm{V}_{\text {stby }} \geq-0.6 \mathrm{~V}, \\
& \mathrm{R}_{\text {stby }}=1000 \Omega \\
& \hline
\end{aligned}
\] & -30 & -15 & -15 & \(V_{\text {min }}\) \\
\hline Reverse Polarity Input Voltage Transient & \(\mathrm{T} \leq 100 \mathrm{~ms}, \mathrm{R}_{\text {stby }}=1000 \Omega\) & -55 & -35 & -35 & \(V_{\text {min }}\) \\
\hline
\end{tabular}

\section*{Electrical Characteristics}
\(\mathrm{V}_{\text {IN }}=14 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) (Note 6) \(\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}, \mathrm{C}_{\text {buf }}=10 \mu \mathrm{~F}, \mathrm{C}_{\text {stby }}=10 \mu \mathrm{~F}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical &  & Design Limit (Note 3) & Units \\
\hline \multicolumn{6}{|l|}{Tracking and Isolation} \\
\hline Tracking \(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {stby }}\) & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{OUT}} \leq 500 \mathrm{~mA}, \mathrm{I}_{\mathrm{buf}}=5 \mathrm{~mA}, \\
& \mathrm{I}_{\mathrm{stby}} \leq 7.5 \mathrm{~mA}
\end{aligned}
\] & \(\pm 30\) & \(\pm 100\) & & \(m \mathrm{~V}_{\text {max }}\) \\
\hline Tracking
\[
V_{\text {buf }}-V_{\text {stby }}
\] & \[
\begin{aligned}
& \text { I Out }=5 \mathrm{~mA}, \mathrm{I}_{\text {buf }} \leq 100 \mathrm{~mA}, \\
& \mathrm{I}_{\text {stby }} \leq 7.5 \mathrm{~mA}
\end{aligned}
\] & \(\pm 30\) & \(\pm 100\) & & \(m \mathrm{~V}_{\text {max }}\) \\
\hline Tracking \(\mathrm{V}_{\text {Out }}-\mathrm{V}_{\text {buf }}\) & \[
\begin{aligned}
& \mathrm{I}_{\text {OUT }} \leq 500 \mathrm{~mA}, \mathrm{I}_{\text {buf }} \leq 100 \mathrm{~mA}, \\
& \mathrm{I}_{\text {stby }}=1 \mathrm{~mA}
\end{aligned}
\] & \(\pm 30\) & \(\pm 100\) & & \(\mathrm{mV}_{\text {max }}\) \\
\hline \begin{tabular}{l}
Isolation* \\
\(\mathrm{V}_{\text {buf }}\) from \(\mathrm{V}_{\text {OUT }}\)
\end{tabular} & \(\mathrm{R}_{\text {OUT }}=1 \Omega, \mathrm{l}_{\text {buf }} \leq 100 \mathrm{~mA}\) & 5.00 & \[
\begin{aligned}
& 4.50 \\
& 5.50 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& V_{\text {min }} \\
& V_{\text {max }}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Isolation* \\
\(V_{\text {stby }}\) from \(V_{\text {OUT }}\)
\end{tabular} & \(\mathrm{R}_{\text {OUT }}=1 \Omega, \mathrm{l}_{\text {stby }} \leq 7.5 \mathrm{~mA}\) & 5.00 & \[
\begin{array}{r}
4.50 \\
5.50 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& V_{\text {min }} \\
& V_{\text {max }}
\end{aligned}
\] \\
\hline Isolation* \(V_{\text {OUT }}\) from \(V_{\text {buf }}\) & \(\mathrm{R}_{\text {buf }}=1 \Omega\), \(\mathrm{l}_{\text {OUT }} \leq 500 \mathrm{~mA}\) & 5.00 & \[
\begin{array}{r}
4.50 \\
5.50 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& V_{\text {min }} \\
& V_{\text {max }}
\end{aligned}
\] \\
\hline Isolation*
\[
\mathrm{V}_{\text {stby }} \text { from } \mathrm{V}_{\text {buf }}
\] & \(\mathrm{R}_{\text {buf }}=1 \Omega, \mathrm{I}_{\text {stby }} \leq 7.5 \mathrm{~mA}\) & 5.00 & \[
\begin{aligned}
& 4.50 \\
& 5.50 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& V_{\text {min }} \\
& V_{\max }
\end{aligned}
\] \\
\hline
\end{tabular}
*Isolation refers to the ability of the specified output to remain within the tested limits when the other output is shorted to ground.

\section*{Electrical Characteristics (Continued)}
\(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=5 \mathrm{~mA}, \mathrm{I}_{\text {buf }}=5 \mathrm{~mA}, \mathrm{I}_{\text {stby }}=5 \mathrm{~mA}, \mathrm{R}_{\mathrm{t}}=130 \mathrm{k}, \mathrm{C}_{\mathrm{t}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\text {mon }}=0.47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}(\) Note 6\()\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Typical & Tested Limit (Note 2) &  & Units \\
\hline \multicolumn{6}{|l|}{Computer Monitor/Reset Functions} \\
\hline Ireset Low & \(\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}, \mathrm{~V}_{\text {rst }}=0.4 \mathrm{~V}\) & 5 & 2 & 1 & \(\mathrm{mA}_{\text {min }}\) \\
\hline \(\mathrm{V}_{\text {reset }}\) Low & \(\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}, \mathrm{I}_{\text {rst }}=1 \mathrm{~mA}\) & 0.10 & 0.40 & & \(V_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{R}_{\text {t voltage }}\)} & \multirow[t]{2}{*}{(Pin 2)} & 1.22 & 1.15 & & \(\mathrm{V}_{\text {min }}\) \\
\hline & & 1.22 & 1.30 & & \(\mathrm{V}_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{Power On Reset Delay} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V \mu P_{\text {mon }}=5 \mathrm{~V} \\
& \left(T_{\text {dly }}=1.2 R_{t} C_{t}\right)
\end{aligned}
\]} & 50 & 45 & & \(\mathrm{ms}_{\text {min }}\) \\
\hline & & 50 & 55 & & \(\mathrm{ms}_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Vout Low \\
Reset Threshold
\end{tabular}} & \multirow[t]{2}{*}{(Note 4)} & 4.00 & 3.60 & & \(\mathrm{V}_{\text {min }}\) \\
\hline & & 4.00 & 4.40 & & \(\mathrm{V}_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
\(V_{\text {Out }}\) High \\
Reset Threshold
\end{tabular}} & \multirow[t]{2}{*}{(Note 4)} & 5.50 & 5.25 & & \(\mathrm{V}_{\text {min }}\) \\
\hline & & 5.50 & 6.00 & & \(\mathrm{V}_{\text {max }}\) \\
\hline Reset Output Leakage & \(\mathrm{V} \mu \mathrm{P}_{\text {mon }}=5 \mathrm{~V}, \mathrm{~V}_{\text {rst }}=12 \mathrm{~V}\) & 0.01 & 1 & & \(\mu A_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{\(\mu \mathrm{P}_{\text {mon }}\) Input Current (Pin 4)} & \(\mathrm{V} \mu \mathrm{P}_{\text {mon }}=2.4 \mathrm{~V}\) & 7.5 & 25 & & \(\mu \mathrm{A}_{\text {max }}\) \\
\hline & \(V \mu \mathrm{P}_{\text {mon }}=0.4 \mathrm{~V}\) & 0.01 & 10 & & \(\mu \mathrm{A}_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{\(\mu \mathrm{P}_{\text {mon }}\) Input Threshold Voltage} & & 1.22 & 0.80 & 0.80 & \(\mathrm{V}_{\text {min }}\) \\
\hline & & 1.22 & 2.00 & 2.00 & \(V_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{\(\mu \mathrm{P}\) Monitor Reset Oscillator Period} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V \mu \mathrm{P}_{\text {mon }}=0 \mathrm{~V} \\
& \left(\mathrm{~T}_{\text {window }}=0.82 \mathrm{R}_{\mathrm{t}} \mathrm{C}_{\text {mon }}\right)
\end{aligned}
\]} & 50 & 45 & & \(\mathrm{ms}_{\text {min }}\) \\
\hline & & 50 & 55 & & \(\mathrm{ms}_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{\(\mu \mathrm{P}\) Monitor Reset Oscillator Pulse Width} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V \mu \mathrm{P}_{\text {mon }}=0 \mathrm{~V} \\
& \left(\mathrm{RESET}_{\mathrm{pw}}=2000 \mathrm{C}_{\text {mon }}\right)
\end{aligned}
\]} & 1.0 & 0.7 & 0.5 & \(\mathrm{ms}_{\text {min }}\) \\
\hline & & 1.0 & 1.3 & 2.0 & \(\mathrm{ms}_{\text {max }}\) \\
\hline Minimum \(\mu \mathrm{P}\) Monitor Input Pulse Width & (Note 5) & 2 & & & \(\mu \mathrm{S}_{\text {max }}\) \\
\hline Reset Fall Time & \(\mathrm{R}_{\text {rst }}=10 \mathrm{k}, \mathrm{V}_{\text {rst }}=5 \mathrm{~V}, \mathrm{C}_{\text {rst }} \leq 10 \mathrm{pF}\) & 0.20 & 1.00 & & \(\mu \mathrm{S}_{\text {max }}\) \\
\hline Reset Rise Time & \(\mathrm{R}_{\mathrm{rst}}=10 \mathrm{k}, \mathrm{V}_{\text {rst }}=5 \mathrm{~V}, \mathrm{C}_{\text {rst }} \leq 10 \mathrm{pF}\) & 0.60 & 1.00 & & \(\mu \mathrm{s}_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{On/Off Switch Input Current (Pin 8)} & \(\mathrm{V}_{\mathrm{ON}}=2.4 \mathrm{~V}\) & 7.5 & 25 & & \(\mu A_{\text {max }}\) \\
\hline & \(\mathrm{V}_{\mathrm{ON}}=0.4 \mathrm{~V}\) & 0.01 & 10 & & \(\mu A_{\text {max }}\) \\
\hline \multirow[t]{2}{*}{On/Off Switch Input Threshold Voltage} & & 1.22 & 0.80 & 0.80 & \(\mathrm{V}_{\text {min }}\) \\
\hline & & 1.22 & 2.00 & 2.00 & \(\mathrm{V}_{\text {max }}\) \\
\hline
\end{tabular}

Note 1: Thermal resistance without a heatsink for junction-to-case temperature is \(3^{\circ} \mathrm{C} / \mathrm{W}\). Thermal resistance case-to-ambient is \(40^{\circ} \mathrm{C} / \mathrm{W}\).
Note 2: Tested Limits are guaranteed and \(100 \%\) production tested.
Note 3: Design Limits are guaranteed (but not \(100 \%\) production tested) over the indicated temperature and supply voltage range. These limits are not used to calculate outgoing quality levels.
Note 4: An internal comparator detects when the main regulator output ( \(\mathrm{V}_{\mathrm{OUT}}\) ) drops below 4.0 V or rises above 5.5 V . If either condition exists at the output, the Reset Error Flag is held low until the error condition has terminated. The Reset Error Flag is then allowed to go high again after a delay set by \(\mathrm{R}_{\mathrm{t}}\) and \(\mathrm{C}_{\mathrm{t}}\). (See Applications Section.)
Note 5: This parameter is a measure of how short a pulse can be detected at the \(\mu \mathrm{P}\) Monitor Input. This parameter is primarily influenced by the value of \(\mathrm{C}_{\text {mon }}\). (See Typical Performance Characteristics and Applications Section.)
Note 6: To ensure constant junction temperature, low duty cycle pulse testing is used.

Block Diagram


TL/H/8821-2

\section*{Pin Description}
\begin{tabular}{|c|l|l|}
\hline Pin No. & Pin Name & \multicolumn{1}{c|}{ Comments } \\
\hline 1 & \(V_{I N}\) & Positive supply input voltage \\
2 & \(\mathrm{R}_{\mathrm{t}}\) & Sets internal timing currents \\
3 & \(\mathrm{C}_{\mathrm{t}}\) & Sets power-up reset delay timing \\
4 & \(\mu \mathrm{P}_{\text {mon }}\) & Microcomputer monitor input \\
5 & \(\mathrm{C}_{\text {mon }}\) & Sets \(\mu \mathrm{C}\) monitor timing \\
6 & Ground & Regulator ground \\
7 & Reset & Reset error flag output \\
8 & ON/OFF & Enables/disables high current regulators \\
9 & \(V_{\text {standby }}\) & Standby regulator output \((7.5 \mathrm{~mA})\) \\
10 & \(V_{\text {buffer }}\) & Buffer regulator output \((100 \mathrm{~mA})\) \\
11 & V OUT & Main regulator output \((500 \mathrm{~mA})\) \\
\hline
\end{tabular}

\section*{External Components}
\begin{tabular}{|c|c|c|c|}
\hline Component & Typical Value & Component Range & Comments \\
\hline \(\mathrm{C}_{\text {IN }}\) & \(1 \mu \mathrm{~F}\) & \(0.47 \mu \mathrm{~F}-10 \mu \mathrm{~F}\) & Required if device is located far from power supply filter. \\
\hline \(\mathrm{R}_{\mathrm{t}}\) & 130k & \(24 \mathrm{k}-1.2 \mathrm{M}\) & Sets internal timing currents. \\
\hline \(\mathrm{C}_{\mathrm{t}}\) & \(0.33 \mu \mathrm{~F}\) & \(0.033 \mu \mathrm{~F}-3.3 \mu \mathrm{~F}\) & Sets power-up reset delay. \\
\hline \(\mathrm{C}_{\mathrm{tc}}\) & \(0.01 \mu \mathrm{~F}\) & \(0.001 \mu \mathrm{~F}-0.1 \mu \mathrm{~F}\) & Establishes time constant of AC coupled computer monitor. \\
\hline \(\mathrm{R}_{\mathrm{tc}}\) & 10k & 1k-100k & Establishes time constant of AC coupled computer monitor. (See applications section.) \\
\hline \(\mathrm{C}_{\text {mon }}\) & \(0.47 \mu \mathrm{~F}\) & \(0.047 \mu \mathrm{~F}-4.7 \mu \mathrm{~F}\) & Sets time window for computer monitor. Also determines period and pulse width of computer malfunction reset. (See applications section.) \\
\hline \(\mathrm{R}_{\text {rst }}\) & 10k & 5k-100k & Load for open collector reset output. Determined by computer reset input requirements. \\
\hline \(\mathrm{C}_{\text {stby }}\) & \(10 \mu \mathrm{~F}\) & \(10 \mu \mathrm{~F}\)-no bound & A \(10 \mu \mathrm{~F}\) is required for stability but larger values can be used to maintain regulation during transient conditions. \\
\hline \(C_{\text {buf }}\) & \(10 \mu \mathrm{~F}\) & \(10 \mu \mathrm{~F}\)-no bound & A \(10 \mu \mathrm{~F}\) is required for stability but larger values can be used to maintain regulation during transient conditions. \\
\hline Cout & \(10 \mu \mathrm{~F}\) & \(10 \mu \mathrm{~F}\)-no bound & A \(10 \mu \mathrm{~F}\) is required for stability but larger values can be used to maintain regulation during transient conditions. \\
\hline
\end{tabular}

\section*{Typical Circuit Waveforms}


TL/H/8821-3

\section*{Connection Diagram}


Order Number LM2984CT See NS Package Number T11A

\section*{Typical Performance Characteristics}












Typical Performance Characteristics (Continued)








Low Voltage Behavior ( \(\mathbf{V}_{\text {buf }}\) )






\section*{Typical Performance Characteristics (Continued)}

Output Voltage



TL/H/8821-9

\section*{Application Hints}

\section*{OUTPUT CAPACITORS}

The LM2984C output capacitors are required for stability. Without them, the regulator outputs will oscillate, sometimes by many volts. Though the \(10 \mu \mathrm{~F}\) shown are the minimum recommended values, actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) also affects the IC stability. Since ESR varies from one brand to the next, some bench work may be required to determine the minimum capacitor value to use in production. Worst case is usually determined at the minimum ambient temperature and the maximum load expected.
Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.
Capacitors must also be rated at all ambient temperatures expected in the system. Many aluminum type electrolytics will freeze at temperatures less than \(-30^{\circ} \mathrm{C}\), reducing their effective capacitance to zero. To maintain regulator stability down to \(-40^{\circ} \mathrm{C}\), capacitors rated at that temperature (such as tantalums) must be used.
Each output must be terminated by a capacitor, even if it is not used.

\section*{STANDBY OUTPUT}

The standby output is intended for use in systems requiring standby memory circuits. While the high current regulator outputs are controlled with the ON/OFF pin described later, the standby output remains on under all conditions as long as sufficient input voltage is supplied to the IC. Thus, memory and other circuits powered by this output remain unaffected by positive line transients, thermal shutdown, etc.
The standby regulator circuit is designed so that the quiescent current to the IC is very low ( \(<1.5 \mathrm{~mA}\) ) when the other regulator outputs are off.

The capacitor on the output of this regulator can be increased without bound. This will help maintain the output voltage during negative input transients and will also help to reduce the noise on all three outputs. Because the other two track the standby output: therefore any noise reduction here will also reduce the other two noise voltages.

\section*{BUFFER OUTPUT}

The buffer output is designed to drive peripheral sensor circuitry in a \(\mu \mathrm{P}\) system. It will track the standby and main regulator within a few millivolts in normal operation. Therefore, a peripheral sensor can be powered off this supply and have the same operating voltage as the \(\mu \mathrm{P}\) system. This is important if a ratiometric sensor system is being used.
The buffer output can be short circuited while the other two outputs are in normal operation. This protects the \(\mu \mathrm{P}\) system from disruption of power when a sensor wire, etc. is temporarily shorted to ground, i.e. only the sensor signal would be interrupted, while the \(\mu \mathrm{P}\) and memory circuits would remain operational.
The buffer output is similar to the main output in that it is controlled by the ON/OFF switch in order to save power in the standby mode. It is also fault protected against overvoltage and thermal overload. If the input voltage rises above approximately 30 V (e.g. load dump), this output will automatically shut down. This protects the internal circuitry and enables the IC to survive higher voltage transients than would otherwise be expected. Thermal shutdown is necessary since this output is one of the dominant sources of power dissipation in the IC.

\section*{MAIN OUTPUT}

The main output is designed to power relatively large loads, i.e. approximately 500 mA . It is therefore also protected against overvoltage and thermal overload.
This output will track the other two within a few millivolts in normal operation. It can therefore be used as a reference voltage for any signal derived from circuitry powered off the standby or buffer outputs. This is important in a ratiometric sensor system or any system requiring accurate matching of power supply voltages.

\section*{ON/OFF SWITCH}

The ON/OFF switch controls the main output and the buffer output. The threshold voltage is compatible with most logic families and has about 20 mV of hysteresis to insure 'clean' switching from the standby mode to the active mode and vice versa. This pin can be tied to the input voltage through a \(10 \mathrm{k} \Omega\) resistor if the regulator is to be powered continuously.

\section*{Application Hints (Continued)}

\section*{POWER DOWN OVERRIDE}

Another possible approach is to use a diode in series with the ON/OFF signal and another in series with the main output in order to maintain power for some period of time after the ON/OFF signal has been removed (see Figure 1). When the ON/OFF switch is initially pulled high through diode D1, the main output will turn on and supply power through diode D2 to the ON/OFF switch effectively latching the main output. An open collector transistor Q1 is connected to the ON/OFF pin along with the two diodes and forces the regulators off after a period of time determined by the \(\mu \mathrm{P}\). In this way, the \(\mu \mathrm{P}\) can override a power down command and store data, do housekeeping, etc. before reverting back to the standby mode.


FIGURE 1. Power Down Override

\section*{RESET OUTPUT}

This output is an open collector NPN transistor which is forced low whenever an error condition is present at the main output or when a \(\mu \mathrm{P}\) error is sensed (see \(\mu \mathrm{P}\) Monitor section). If the main output voltage drops below 4 V or rises above 5.5 V , the RESET output is forced low and held low for a period of time set by two external components, \(\mathrm{R}_{\mathrm{t}}\) and \(\mathrm{C}_{\mathrm{t}}\). There is a slight amount of hysteresis in these two threshold voltages so that the RESET output has a fast rise and fall time compatible with the requirements of most \(\mu \mathrm{P}\) RESET inputs.

\section*{DELAYED RESET}

Resistor \(R_{t}\) and capacitor \(C_{t}\) set the period of time that the RESET output is held low after a main output error condition has been sensed. The delay is given by the formula:
\[
\mathrm{T}_{\mathrm{dly}}=1.2 \mathrm{R}_{\mathrm{t}} \mathrm{C}_{\mathrm{t}} \text { (seconds) }
\]

The delayed RESET will be initiated any time the main output is outside the 4 V to 5.5 V window, i.e. during power-up, short circuit, overvoltage, low line, thermal shutdown or power-down. The \(\mu \mathrm{P}\) is therefore RESET whenever the output voltage is out of regulation. (It is important to note that a RESET is only initiated when the main output is in error. The buffer and standby outputs are not directly monitored for error conditions.)

\section*{\(\mu \mathrm{P}\) MONITOR RESET}

There are two distinct and independent error monitoring systems in the LM2984C. The one described above monitors the main regulator output and initiates a delayed RESET whenever this output is in error. The other error monitoring system is the \(\mu \mathrm{P}\) watchdog. These two systems are OR'd together internally and both force the RESET output low when either type of error occurs.
This watchdog circuitry continuously monitors a pin on the \(\mu \mathrm{P}\) that generates a positive going pulse during normal operation. The period of this pulse is typically on the order of milliseconds and the pulse width is typically on the order of 10's of microseconds. If this pulse ever disappears, the watchdog circuitry will time out and a RESET low will be sent to the \(\mu \mathrm{P}\). The time out period is determined by two external components, \(\mathrm{R}_{\mathrm{t}}\) and \(\mathrm{C}_{\text {mon }}\), according to the formula:
\[
\mathrm{T}_{\text {window }}=0.82 \mathrm{R}_{\mathrm{t}} \mathrm{C}_{\text {mon }} \text { (seconds) }
\]

The width of the RESET pulse is set by \(\mathrm{C}_{\text {mon }}\) and an internal resistor according to the following:
\[
\operatorname{RESET}_{\mathrm{pw}}=2000 \mathrm{C}_{\text {mon }} \text { (seconds) }
\]

A square wave signal can also be monitored for errors by filtering the \(\mathrm{C}_{\text {mon }}\) input such that only the positive edges of the signal are detected. Figure 2 is a schematic diagram of a typical circuit used to differentiate the input signal. Resistor \(R_{t c}\) and capacitor \(C_{t c}\) pass only the rising edge of the square wave and create a short positive pulse suitable for the \(\mu \mathrm{P}\) monitor input. If the incoming signal continues in a high state or in a low state for too long a period of time, a RESET low will be generated.


TL/H/8821-11
FIGURE 2. Monitoring Square Wave \(\mu \mathbf{P}\) Signals
The threshold voltage and input characteristics of this pin are compatible with nearly all logic families.
There is a limit on the width of a pulse that can be reliably detected by the watchdog circuit. This is due to the output resistance of the transistor which discharges \(\mathrm{C}_{\text {mon }}\) when a high state is detected at the input. The minimum detectable pulse width can be determined by the following formula:
\[
\mathrm{PW}_{\min }=20 \mathrm{C}_{\text {mon }} \text { (seconds) }
\]


\section*{LM78XX Series Voltage Regulators}

\section*{General Description}

The LM78XX series of three terminal regulators is available with several fixed output voltages making them useful in a wide range of applications. One of these is local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow these regulators to be used in logic systems, instrumentation, HiFi , and other solid state electronic equipment. Although designed primarily as fixed voltage regulators these devices can be used with external components to obtain adjustable voltages and currents.
The LM78XX series is available in an aluminum TO-3 package which will allow over 1.0A load current if adequate heat sinking is provided. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistor is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over preventing the IC from overheating.
Considerable effort was expanded to make the LM78XX series of regulators easy to use and mininize the number
of external components. It is not necessary to bypass the output, although this does improve transient response. Input bypassing is needed only if the regulator is located far from the filter capacitor of the power supply.
For output voltage other than 5V, 12V and 15V the LM117 series provides an output voltage range from 1.2 V to 57 V .

\section*{Features}
- Output current in excess of 1 A
- Internal thermal overload protection
- No external components required
— Output transistor safe area protection
- Internal short circuit current limit

■ Available in the aluminum TO-3 package

\section*{Voltage Range}
\begin{tabular}{lr} 
LM7805C & 5 V \\
LM7812C & 12 V \\
LM7815C & 15 V
\end{tabular}

\section*{Schematic and Connection Diagrams}


TL/H/7746-1



TL/H/7746-2
Bottom View
Order Number LM7805CK, LM7812CK or LM7815CK See NS Package Number KC02A

Plastic Package TO-220 (T)


TL/H/7746-3
Top View
Order Number LM7805CT,
LM7812CT or LM7815CT See NS Package Number T03B

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage ( \(\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}, 12 \mathrm{~V}\) and 15 V )
Internal Power Dissipation (Note 1)
35 V

Operating Temperature Range \(\left(\mathrm{T}_{\mathrm{A}}\right)\)
Internally Limited
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)

Electrical Characteristics LM78XXC (Note 2) \(0^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 125^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Output Voltage} & & 5 V & & 12V & & 15 V & \multirow{3}{*}{Units} \\
\hline \multicolumn{4}{|c|}{Input Voltage (unless otherwise noted)} & \multicolumn{2}{|r|}{10V} & \multicolumn{2}{|r|}{19V} & \multicolumn{2}{|r|}{23V} & \\
\hline Symbol & Parameter & & Conditions & Min & Typ Max & Min & Typ Max & Min & Typ Max & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{2}{*}{Output Voltage} & \multicolumn{2}{|l|}{\(\mathrm{Tj}=25^{\circ} \mathrm{C}, 5 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 1 \mathrm{~A}\)} & \multicolumn{2}{|l|}{\begin{tabular}{lll}
4.8 & 5 & 5.2 \\
\hline
\end{tabular}} & \multicolumn{2}{|l|}{\begin{tabular}{llll}
11.5 & 12 & 12.5 \\
\hline
\end{tabular}} & \multicolumn{2}{|l|}{\begin{tabular}{llll}
14.4 & 15 & 15.6 \\
\hline
\end{tabular}} & V \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{P}_{\mathrm{D}} \leq 15 \mathrm{~W}, 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 1 \mathrm{~A} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{lr}
4.75 & 5.25 \\
\left(7.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|lr}
\hline 11.4 & 12.6 \\
\left(14.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 27\right) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
14.25
\end{gathered} \quad 15.75
\]} & \[
\begin{aligned}
& v \\
& v
\end{aligned}
\] \\
\hline \multirow[t]{4}{*}{\(\Delta \mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{4}{*}{Line Regulation} & \multirow[t]{2}{*}{\(\mathrm{l}^{\prime}=500 \mathrm{~mA}\)} & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}
\end{aligned}
\] & & \[
\begin{array}{cr}
3 & 50 \\
\left.\mathrm{~V}_{\mathrm{IN}} \leq 25\right)
\end{array}
\] & 14.5 & \[
\begin{gathered}
4 \quad 120 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 30\right)
\end{gathered}
\] & \multicolumn{2}{|l|}{\[
\begin{gathered}
4 \\
\left(17.5 \leq V_{\text {IN }} \leq 30\right) \\
\hline
\end{gathered}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & & \[
\begin{aligned}
& 0^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq+125^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{array}{r}
50 \\
\left(8 \leq \mathrm{V}_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\]} & & \[
\begin{array}{r}
120 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 27\right) \\
\hline
\end{array}
\] & \multicolumn{2}{|l|}{\[
\begin{array}{r}
150 \\
\left(18.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right)
\end{array}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & \multirow[t]{2}{*}{\(10 \leq 1 A\)} & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}} \\
& \hline
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{gathered}
\\
\\
\left(7.5 \leq V_{\text {IN }} \leq 20\right.
\end{gathered}
\]} & \multicolumn{2}{|l|}{120
\(\left(14.6 \leq V_{\mathbb{I N}} \leq 27\right)\)} & \multicolumn{2}{|l|}{\[
\begin{array}{r}
150 \\
\left(17.7 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & & \[
\begin{aligned}
& 0^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq+125^{\circ} \mathrm{C} \\
& \Delta \mathrm{~V}_{\mathrm{IN}}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{array}{r}
25 \\
\left(8 \leq \mathrm{V}_{\mathrm{IN}} \leq 12\right)
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{r}
60 \\
\left(16 \leq \mathrm{V}_{\mathrm{IN}} \leq 22\right)
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{r}
75 \\
\left(20 \leq \mathrm{V}_{\mathrm{IN}} \leq 26\right) \\
\hline
\end{array}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V} \\
\hline
\end{gathered}
\] \\
\hline \(\Delta V_{O}\) & Load Regulation & \(\mathrm{Tj}=25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 5 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 1.5 \mathrm{~A} \\
& 250 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 750 \mathrm{~mA}
\end{aligned}
\] & & \begin{tabular}{rr}
10 & 50 \\
\\
\hline
\end{tabular} & & \begin{tabular}{|rr}
12 & 120 \\
60 \\
\hline
\end{tabular} & & \[
\begin{array}{ll}
12 & 150 \\
& 75 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV} \\
& \hline
\end{aligned}
\] \\
\hline & & \multicolumn{2}{|l|}{\(5 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 1 \mathrm{~A}, 0^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq+125^{\circ} \mathrm{C}\)} & & 50 & & 120 & & 150 & mV \\
\hline \(\mathrm{I}_{\mathrm{Q}}\) & Quiescent Current & \(\mathrm{l} \mathrm{O} \leq 1 \mathrm{~A}\) & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{gathered}
8 \\
8.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
8 \\
8.5 \\
\hline
\end{gathered}
\] & & & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{\(\Delta l_{Q}\)} & \multirow[t]{3}{*}{Quiescent Current Change} & \multicolumn{2}{|l|}{\(5 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 1 \mathrm{~A}\)} & & 0.5 & & 0.5 & & 0.5 & mA \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{IO}_{\mathrm{O}} \leq 1 \mathrm{~A} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\]} & & \[
\begin{array}{r}
1.0 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\] & & \[
\begin{array}{r}
1.0 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 27\right) \\
\hline
\end{array}
\] & & \[
\begin{array}{r}
1.0 \\
\left.\mathrm{~V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{l} \leq 500 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq+125^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\]} & & \[
\begin{array}{r}
1.0 \\
\left.V_{\mathrm{IN}} \leq 25\right) \\
\hline
\end{array}
\] & (14.5 & \[
\begin{array}{r}
1.0 \\
\left.\leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{array}
\] & \multicolumn{2}{|l|}{\(\left(17.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right)\)} & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\mathrm{V}_{\mathrm{N}}\) & Output Noise Voltage & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{kHz}\)} & \multicolumn{2}{|l|}{40} & & 75 & & 90 & \(\mu \mathrm{V}\) \\
\hline \[
\frac{\Delta \mathrm{V}_{\text {IN }}}{\Delta \mathrm{V}_{\text {OUT }}}
\] & Ripple Rejection & \multicolumn{2}{|l|}{\[
\left\{\begin{array}{l}
f=120 \mathrm{~Hz}\left\{\begin{array}{l}
\mathrm{l}_{\mathrm{O}} \leq 1 \mathrm{~A}, \mathrm{Tj}=25^{\circ} \mathrm{C} \text { or } \\
\mathrm{I}_{0} \leq 500 \mathrm{~mA} \\
0^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq+125^{\circ} \mathrm{C} \\
\mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}
\end{array}\right.
\end{array}\right.
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& 62 \quad 80 \\
& 62 \\
& \left(8 \leq V_{I N} \leq 18\right)
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline 55 \quad 72 \\
& 55 \\
& \left(15 \leq \mathrm{V}_{\mathrm{IN}} \leq 25\right) \\
& \hline
\end{aligned}
\]} & \multicolumn{2}{|l|}{\(54 \quad 70\)
54
\(\left(18.5 \leq V_{\text {IN }} \leq 28.5\right)\)} & \begin{tabular}{l}
dB \\
dB \\
V
\end{tabular} \\
\hline \(\mathrm{R}_{\mathrm{O}}\) & Dropout Voltage Output Resistance Short-Circuit Current Peak Output Current Average TC of \(\mathrm{V}_{\text {OUT }}\) & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C}, \text { IOUT }=1 \mathrm{~A} \\
& \mathrm{f}=1 \mathrm{kHz} \\
& \mathrm{Tj}=25^{\circ} \mathrm{C} \\
& \mathrm{Tj}=25^{\circ} \mathrm{C} \\
& \mathrm{O}^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq+125^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA} \\
& \hline
\end{aligned}
\]} & \multicolumn{2}{|r|}{\[
\begin{gathered}
2.0 \\
8 \\
2.1 \\
2.4 \\
0.6
\end{gathered}
\]} & \multicolumn{2}{|r|}{\[
\begin{gathered}
2.0 \\
18 \\
1.5 \\
2.4 \\
1.5
\end{gathered}
\]} & \multicolumn{2}{|r|}{\[
\begin{array}{r}
2.0 \\
19 \\
1.2 \\
2.4 \\
1.8 \\
\hline
\end{array}
\]} & \begin{tabular}{c}
V \\
\(\mathrm{m} \Omega\) \\
A \\
A \\
\(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular} \\
\hline \(\mathrm{V}_{\mathrm{IN}}\) & \begin{tabular}{l}
Input Voltage \\
Required to Maintain Line Regulation
\end{tabular} & \multicolumn{2}{|l|}{\(\mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{l}_{0} \leq 1 \mathrm{~A}\)} & \multicolumn{2}{|r|}{7.5} & \multicolumn{2}{|l|}{14.6} & \multicolumn{2}{|l|}{17.7} & V \\
\hline
\end{tabular}

\footnotetext{
Note 1: Thermal resistance of the TO-3 package (K, KC) is typically \(4^{\circ} \mathrm{C} / \mathrm{W}\) junction to case and \(35^{\circ} \mathrm{C} / \mathrm{W}\) case to ambient. Thermal resistance of the TO-220 package \((\mathrm{T})\) is typically \(4^{\circ} \mathrm{C} / \mathrm{W}\) junction to case and \(50^{\circ} \mathrm{C} / \mathrm{W}\) case to ambient.
Note 2: All characteristics are measured with capacitor across the input of \(0.22 \mu \mathrm{~F}\), and a capacitor across the output of \(0.1 \mu \mathrm{~F}\). All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( \(\mathrm{t}_{\mathrm{w}} \leq 10 \mathrm{~ms}\), duty cycle \(\leq 5 \%\) ). Output voltage changes due to changes in internal temperature must be taken into account separately.
}

\section*{Typical Performance Characteristics}


Output Voltage (Normalized to \(\mathbf{1 V}\) at \(\mathrm{Tj}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\) )


\section*{Output Impedance}


Maximum Average Power Dissipation


Ripple Rejection




Ripple Rejection




\section*{Quiescent Current}

National Semiconductor Corporation

\section*{LM78LXX Series 3-Terminal Positive Regulators}

\section*{General Description}

The LM78LXX series of three terminal positive regulators is available with several fixed output voltages making them useful in a wide range of applications. When used as a zener diode/resistor combination replacement, the LM78LXX usually results in an effective output impedance improvement of two orders of magnitude, and lower quiescent current. These regulators can provide local on card regulation, eliminating the distribution problems associated with single point regulation. The voltages available allow the LM78LXX to be used in logic systems, instrumentation, HiFi, and other solid state electronic equipment. Although designed primarily as fixed voltage regulators these devices can be used with external components to obtain adjustment voltages and currents.
The LM78LXX is available in the metal three lead TO-39(H) the plastic TO-92 (Z), and SO-8 plastic. With adequate heat sinking the regulator can deliver 100 mA output current. Current limiting is included to limit the peak output current to a safe value. Safe area protection for the output transistors is provided to limit internal power dissipation. If internal power dissipation becomes too high for the heat sinking provided, the thermal shutdown circuit takes over preventing the IC from overheating.

For output voltage other than \(5 \mathrm{~V}, 12 \mathrm{~V}\) and 15 V the LM117L series provides an output voltage range from 1.2 V to 37 V .

\section*{Features}
- Output voltage tolerances of \(\pm 5 \%\) (LM78LXXAC) over the temperature range
- Output current of 100 mA
- Internal thermal overload protection
- Output transistor safe area protection
- Internal short circuit current limit
- Available in plastic TO-92 and metal TO-39 and plastic SO-8 low profile packages

\section*{Voltage Range}
\begin{tabular}{lr} 
LM78L05 & 5 V \\
LM78L12 & 12 V \\
LM78L15 & 15 V
\end{tabular}

\section*{Connection Diagrams}


TL/H/7744-1
Bottom View
Order Number LM78L05ACH, LM78L12ACH or LM78L15ACH
See NS Package Number H03A

SO-8 Plastic
(Narrow Body)


TL/H/7744-2
Top View
Order Number LM78L05ACM, LM78L12ACM or LM78L15ACM See NS Package Number M08A

Plastic Package


TL/H/7744-3
Bottom View
Order Number LM78L05ACZ, LM78L12ACZ or LM78L15ACZ See NS Package Number Z03A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
\[
\begin{aligned}
& V_{O}=5 \mathrm{~V} \\
& V_{O}=12 \mathrm{~V} \text { to } 15 \mathrm{~V}
\end{aligned}
\]

Internal Power Dissipation (Note 1)

35 V
Internally Limited

\section*{LM78LXXAC Electrical Characteristics}
(Note 2) \(\mathrm{T}_{\mathrm{j}}=0^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=0.33 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{O}}=0.1 \mu \mathrm{~F}\) (unless noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|r|}{LM78LXXAC Output Voltage} & \multicolumn{3}{|c|}{5 V} & \multicolumn{3}{|c|}{12V} & \multicolumn{3}{|c|}{15V} & \multirow{3}{*}{Units} \\
\hline \multicolumn{3}{|r|}{Input Voltage (unless otherwise noted)} & \multicolumn{3}{|c|}{10V} & \multicolumn{3}{|c|}{19V} & \multicolumn{3}{|c|}{23V} & \\
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{2}{*}{Output Voltage (Note 4)} & \(\mathrm{Tj}=25^{\circ} \mathrm{C}\) & 4.8 & 5 & 5.2 & 11.5 & 12 & 12.5 & 14.4 & 15 & 15.6 & V \\
\hline & & \[
\begin{aligned}
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 70 \mathrm{~mA} \\
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA} \text { and } \\
& \mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \[
\begin{gathered}
4.75 \\
4.75 \\
17 \leq
\end{gathered}
\] & \[
V_{I N} \leq
\] & \[
\begin{array}{r}
5.25 \\
5.25 \\
520) \\
\hline
\end{array}
\] & 11.4
11.4
\((14.5\) & \[
\leq V_{\mathbb{I N}}
\] & \[
\begin{array}{r}
12.6 \\
12.6 \\
\leq 27)
\end{array}
\] & \begin{tabular}{|r}
14.25 \\
14.25 \\
\((17.5\) \\
\hline
\end{tabular} & \[
\leq \mathrm{V}_{\mathrm{IN}}
\] & \[
\begin{aligned}
& 15.75 \\
& 15.75 \\
& \leq 30) \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& V \\
& v \\
& v
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Line Regulation & \(\mathrm{Tj}=25^{\circ} \mathrm{C}\) & \multicolumn{3}{|l|}{\[
\begin{array}{rr}
10 & 54 \\
\left(8 \leq V_{\mathrm{IN}} \leq 20\right) \\
18 & 75 \\
\left(7 \leq \mathrm{V}_{\mathrm{IN}} \leq 20\right) \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{cc}
20 & 110 \\
\left(16 \leq \mathrm{V}_{\text {IN }} \leq 27\right) \\
30 & 180 \\
\left(14.5 \leq \mathrm{V}_{\text {IN }} \leq 27\right) \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
25 \quad 140 \\
\left(20 \leq \mathrm{V}_{\mathbb{I}} \leq 30\right) \\
37 \quad 250 \\
\left(17.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right) \\
\hline
\end{gathered}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V} \\
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Load Regulation & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C}, \\
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 40 \mathrm{~mA} \\
& \mathrm{Tj}=25^{\circ} \mathrm{C}, \\
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA} \\
& \hline
\end{aligned}
\] & & & & & & \[
\begin{aligned}
& 50 \\
& 100
\end{aligned}
\] & & 12
35 & \[
\begin{gathered}
75 \\
150
\end{gathered}
\] & \(m V\)
\(m V\) \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Long Term Stability & & & 12 & & & 24 & & & 30 & & \(\mathrm{mV} / 1000 \mathrm{hrs}\) \\
\hline \(\mathrm{I}_{\mathrm{Q}}\) & Quiescent Current & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C} \\
& \mathrm{Tj}=125^{\circ} \mathrm{C}
\end{aligned}
\] & & & \[
\begin{gathered}
5 \\
4.7 \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
5 \\
4.7 \\
\hline
\end{gathered}
\] & & 3.1 & \[
\begin{gathered}
5 \\
4.7 \\
\hline
\end{gathered}
\] & mA \\
\hline \multirow[t]{2}{*}{\(\Delta l_{Q}\)} & \multirow[t]{2}{*}{Quiescent Current Change} & \(1 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 40 \mathrm{~mA}\) & & & 0.1 & & & 0.1 & & & 0.1 & mA \\
\hline & & \(\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}\) & & \[
\mathrm{V}_{\mathbb{I N}} \leq
\] & & (16 & \(\mathrm{V}_{\mathrm{IN}} \leq\) & \begin{tabular}{c}
1.0 \\
\(27)\) \\
\hline
\end{tabular} & \multicolumn{3}{|l|}{\(\left(20 \leq \mathrm{V}_{\mathrm{IN}} \leq 30\right)\)} & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\mathrm{V}_{\mathrm{n}}\) & Output Noise Voltage & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C},(\text { Note } 3) \\
& \mathrm{f}=10 \mathrm{~Hz}-10 \mathrm{kHz}
\end{aligned}
\] & \multicolumn{3}{|c|}{40} & \multicolumn{3}{|c|}{80} & \multicolumn{3}{|c|}{90} & \(\mu \mathrm{V}\) \\
\hline \[
\frac{\Delta \mathrm{V}_{\mathrm{IN}}}{\Delta \mathrm{~V}_{\mathrm{OUT}}}
\] & Ripple Rejection & \(\mathrm{f}=120 \mathrm{~Hz}\) & \multicolumn{3}{|l|}{\[
\begin{aligned}
& 47 \quad 62 \\
& \left(8 \leq V_{I N} \leq 16\right) \\
& \hline
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& 40 \quad 54 \\
& \left(15 \leq V_{I N} \leq 25\right)
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
37 \quad 51 \\
\left(18.5 \leq \mathrm{V}_{\mathrm{IN}} \leq 28.5\right) \\
\hline
\end{gathered}
\]} & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~V} \\
& \hline
\end{aligned}
\] \\
\hline & Input Voltage Required to Maintain Line Regulation & \(\mathrm{Tj}=25^{\circ} \mathrm{C}\) & \multicolumn{3}{|l|}{7} & \multicolumn{3}{|l|}{14.5} & \multicolumn{3}{|l|}{17.5} & V \\
\hline
\end{tabular}

Note 1: Thermal resistance of H package is typically \(26^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{jc}}\) still Air, and \(94^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{ja}} 400 \mathrm{ft} / \mathrm{min}\) of air. For the Z package is \(60^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{jc}}, 232^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{ja}}\) still air, and \(88^{\circ} \mathrm{C} / \mathrm{W} \theta_{\mathrm{ja}}\) at \(400 \mathrm{ft} / \mathrm{min}\) of air. The maximum junction temperature shall not exceed \(125^{\circ} \mathrm{C}\) on Electrical parameters.
Note 2: The maximum steady state usable output current and input voltage are very dependent on the heat sinking and/or lead length of the package. The data above represent pulse test conditions with junction temperatures as indicated at the initiation of test.
Note 3: Recommended minimum load capacitance of \(0.01 \mu \mathrm{~F}\) to limit high frequency noise bandwidth.
Note 4: The temperature coefficient of \(\mathrm{V}_{\text {OUT }}\) is typically within \(\pm 0.01 \% \mathrm{~V}_{\mathrm{O}} /{ }^{\circ} \mathrm{C}\).

\section*{Typical Performance Characteristics}


\section*{Equivalent Circuit}

LM78LXX


TL/H/7744-7

\section*{Typical Applications}

Fixed Output Regulator


TL/H/7744-8
*Required if the regulator is located far from the power supply filter.
**See Note 3 in the electrical characteristics table.

Typical Applications (Continued)


5V, 500 mA Regulator with Short Circuit Protection

**Heat sink Q1
TL/H/7744-11
***Optional: Improves ripple rejection and transient response. Load Regulation: \(0.6 \% 0 \leq \mathrm{L}_{\mathrm{L}} \leq 250 \mathrm{~mA}\) pulsed with \(\mathrm{t}_{\mathrm{ON}}=50 \mathrm{~ms}\).


National
Semiconductor
Corporation

\section*{LM79XX Series 3-Terminal Negative Regulators}

\section*{General Description}

The LM79XX series of 3-terminal regulators is available with fixed output voltages of \(-5 \mathrm{~V},-12 \mathrm{~V}\), and -15 V . These devices need only one external component-a compensation capacitor at the output. The LM79XX series is packaged in the TO-220 power package and is capable of supplying 1.5A of output current.

These regulators employ internal current limiting safe area protection and thermal shutdown for protection against virtually all overload conditions.
Low ground pin current of the LM79XX series allows output voltage to be easily boosted above the preset value with a resistor divider. The low quiescent current drain of
these devices with a specified maximum change with line and load ensures good regulation in the voltage boosted mode.
For applications requiring other voltages, see LM137 data sheet.

\section*{Features}
m Thermal, short circuit and safe area protection
- High ripple rejection
- 1.5A output current
- 4\% preset output voltage

\section*{Typical Applications}


TL/H/7340-1
\begin{tabular}{lcc} 
& \((-15)\) & \((+15)\) \\
Load Regulation at \(\Delta I_{\mathrm{L}}=1 \mathrm{~A}\) & 40 mV & 2 mV \\
Output Ripple, \(\mathrm{C}_{\mathrm{IN}}=3000 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{L}}=1 \mathrm{~A}\) & \(100 \mu \mathrm{Vrms}\) & \(100 \mu \mathrm{Vrms}\) \\
Temperature Stability & 50 mV & 50 mV \\
Output Noise \(10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}\) & \(150 \mu \mathrm{Vrms}\) & \(150 \mu \mathrm{Vrms}\)
\end{tabular}
*Resistor tolerance of R4 and R5 determine matching of ( + ) and ( - ) outputs.
**Necessary only if raw supply filter capacitors are more than 3 " from regulators.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
\[
\begin{array}{ll}
\left(V_{O}=5 \mathrm{~V}\right) & -35 \mathrm{~V} \\
\left(V_{0}=12 \mathrm{~V} \text { and } 15 \mathrm{~V}\right) & -40 \mathrm{~V}
\end{array}
\]

Input-Output Differential
\[
\begin{aligned}
& \left(\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}\right) \\
& \left(\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V} \text { and } 15 \mathrm{~V}\right)
\end{aligned}
\]

Power Dissipation (Note 1)
Operating Junction Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec .)

25 V

30 V
Internally Limited
\(0^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(230^{\circ} \mathrm{C}\)

Electrical Characteristics Conditions unless otherwise noted: \(\mathrm{l}_{\mathrm{OUT}}=500 \mathrm{~mA}, \mathrm{C}_{\mathbb{N}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=1 \mu \mathrm{~F}\), \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}\), Power Dissipation \(\leq 1.5 \mathrm{~W}\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Part Number} & \multicolumn{3}{|c|}{LM7905C} & \multirow{4}{*}{Units} \\
\hline \multicolumn{3}{|c|}{Output Voltage} & \multicolumn{3}{|c|}{5 V} & \\
\hline \multicolumn{3}{|r|}{Input Voltage (unless otherwise specified)} & \multicolumn{3}{|c|}{-10V} & \\
\hline Symbol & Parameter & Conditions & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C} \\
& 5 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT }} \leq 1 \mathrm{~A}, \\
& \mathrm{P} \leq 15 \mathrm{~W}
\end{aligned}
\] & \[
\begin{gathered}
-4.8 \\
-4.75
\end{gathered}
\] & -5.0
\(\leq V_{\text {iN }}\) & \[
\begin{gathered}
-5.2 \\
-5.25
\end{gathered}
\] & \[
\begin{aligned}
& v \\
& v \\
& v
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Line Regulation & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C},(\) Note 2) & \multicolumn{3}{|r|}{\[
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V} \\
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Load Regulation & \[
\begin{aligned}
& \mathrm{T}_{J}=25^{\circ} \mathrm{C},(\text { Note } 2) \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 1.5 \mathrm{~A} \\
& 250 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 750 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{gathered}
15 \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
100 \\
50 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{mV} \\
\mathrm{mV}
\end{gathered}
\] \\
\hline \(\mathrm{I}_{\mathrm{Q}}\) & Quiescent Current & \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\) & & 1 & 2 & mA \\
\hline \(\Delta l_{Q}\) & Quiescent Current Change & \begin{tabular}{l}
With Line \\
With Load, \(5 \mathrm{~mA} \leq\) lout \(\leq 1 \mathrm{~A}\)
\end{tabular} & \multicolumn{3}{|r|}{\(\left(-25 \leq \mathrm{V}_{\mathrm{IN}} \leq-7\right) \begin{aligned} & 0.5 \\ & 0.5\end{aligned}\)} & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~V} \\
\mathrm{~mA} \\
\hline
\end{gathered}
\] \\
\hline \(V_{n}\) & Output Noise Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{~Hz}\) & \multicolumn{3}{|c|}{125} & \(\mu \mathrm{V}\) \\
\hline & Ripple Rejection & \(\mathrm{f}=120 \mathrm{~Hz}\) & \multicolumn{3}{|l|}{\[
54 \begin{gathered}
66 \\
\left(-18 \leq \mathrm{V}_{\mathrm{IN}} \leq-8\right) \\
\hline
\end{gathered}
\]} & \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline & Dropout Voltage & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}\) & \multicolumn{3}{|c|}{1.1} & V \\
\hline Iomax & Peak Output Current & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & \multicolumn{3}{|c|}{2.2} & A \\
\hline & Average Temperature Coefficient of Output Voltage & \[
\begin{aligned}
& \text { IOUT }=5 \mathrm{~mA} \\
& 0 \mathrm{C} \leq T_{J} \leq 100^{\circ} \mathrm{C}
\end{aligned}
\] & \multicolumn{3}{|c|}{0.4} & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Typical Applications (Continued)}

*Improves transient response and ripple rejection. Do not increase beyond \(50 \mu \mathrm{~F}\).
\(V_{\text {OUT }}=V_{\text {SET }}\left(\frac{R 1+R 2}{R 2}\right)\)
Select R2 as follows:
\begin{tabular}{ll} 
LM7905CT & \(300 \Omega\) \\
LM7912CT & \(750 \Omega\) \\
LM7915CT & 1 k
\end{tabular}

Electrical Characteristics (Continued) Conditions unless otherwise noted: \(\mathrm{I}_{\mathrm{OUT}}=500 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}\),
\(C_{\text {OUT }}=1 \mu \mathrm{~F}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}\), Power Dissipation \(=1.5 \mathrm{~W}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Part Number} & \multicolumn{2}{|r|}{LM7912C} & \multicolumn{2}{|r|}{LM7915C} & \multirow{4}{*}{Units} \\
\hline \multicolumn{3}{|c|}{Output Voltage} & \multicolumn{2}{|r|}{12V} & \multicolumn{2}{|r|}{15 V} & \\
\hline \multicolumn{3}{|r|}{Input Voltage (unless otherwise specified)} & \multicolumn{2}{|r|}{-19V} & \multicolumn{2}{|r|}{-23V} & \\
\hline Symbol & Parameter & Conditions & Min & Typ \({ }^{\text {T }}\) Max & Min & Typ \({ }^{\text {Ty }}\) & \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C} \\
& 5 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 1 \mathrm{~A}, \\
& P \leq 15 \mathrm{~W} \\
& \hline
\end{aligned}
\] & \multicolumn{2}{|l|}{\begin{tabular}{ccc}
-11.5 & -12.0 & -12.5 \\
-11.4 & & -12.6 \\
\(\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq\right.\) & \(-14.5)\) \\
\hline
\end{tabular}} & \multicolumn{2}{|l|}{\begin{tabular}{ccc}
-14.4 & -15.0 & -15.6 \\
-14.25 & & -15.75 \\
\(\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq\right.\) & \(-17.5)\) \\
\hline
\end{tabular}} & \[
\begin{aligned}
& V \\
& v \\
& v
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Line Regulation & \(\mathrm{T}_{J}=25^{\circ} \mathrm{C},(\) Note 2 ) & \multicolumn{2}{|l|}{\[
\begin{array}{rr}
5 & 80 \\
\left(-30 \leq V_{I N} \leq\right. & -14.5) \\
3 & 30 \\
-22 \leq V_{I N} \leq & -16) \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{\begin{tabular}{cr}
5 & 100 \\
\(\left(-30 \leq V_{\text {IN }} \leq\right.\) & \(-17.5)\) \\
3 & 50 \\
\(\left(-26 \leq V_{I N} \leq-20\right)\)
\end{tabular}} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V} \\
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\Delta \mathrm{V}_{0}\) & Load Regulation & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C},(\text { Note } 2) \\
& 5 \mathrm{~mA} \leq \text { louT } \leq 1.5 \mathrm{~A} \\
& 250 \mathrm{~mA} \leq \text { IOUT } \leq 750 \mathrm{~mA} \\
& \hline
\end{aligned}
\] & & \begin{tabular}{cc}
15 & 200 \\
15 & 200 \\
5 & 75
\end{tabular} & & \begin{tabular}{cc}
15 & 200 \\
15 & 200 \\
5 & 75 \\
\hline
\end{tabular} & \begin{tabular}{l}
mV \\
mV \\
mV
\end{tabular} \\
\hline \(\mathrm{I}_{Q}\) & Quiescent Current & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & & 1.53 & & 1.5 & mA \\
\hline \(\Delta l_{Q}\) & Quiescent Current Change & \begin{tabular}{l}
With Line \\
With Load, \(5 \mathrm{~mA} \leq\) lout \(\leq 1 \mathrm{~A}\)
\end{tabular} & \[
(-30
\] & \[
\begin{array}{r}
0.5 \\
\left.\mathrm{~V}_{\mathrm{IN}} \leq-14.5\right) \\
0.5
\end{array}
\] & & \[
\begin{array}{r}
0.5 \\
\left.\mathrm{~V}_{\mathrm{IN}} \leq-17.5\right) \\
0.5 \\
\hline
\end{array}
\] & \begin{tabular}{l}
mA \\
V \\
mA
\end{tabular} \\
\hline \multirow[t]{3}{*}{\(\mathrm{V}_{\mathrm{n}}\)} & Output Noise Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 10 \mathrm{~Hz} \leq \mathrm{f} \leq 100 \mathrm{~Hz}\) & & 300 & & 375 & \(\mu \mathrm{V}\) \\
\hline & Ripple Rejection & \(f=120 \mathrm{~Hz}\) & \[
\begin{aligned}
& 54 \\
& 1-25 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 70 \\
& \left.\mathrm{~V}_{\mathrm{IN}} \leq-15\right) \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 70 \\
& \left.\mathrm{~V}_{\mathrm{IN}} \leq-17.5\right) \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{~V} \\
\hline
\end{gathered}
\] \\
\hline & Dropout Voltage & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}\) & & 1.1 & & 1.1 & V \\
\hline \multirow[t]{2}{*}{lomax} & Peak Output Current & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & & 2.2 & & 2.2 & A \\
\hline & Average Temperature Coefficient of Output Voltage & \[
\begin{aligned}
& \text { lout }=5 \mathrm{~mA}, \\
& 0 \mathrm{C} \leq T_{J} \leq 100^{\circ} \mathrm{C}
\end{aligned}
\] & & -0.8 & & -1.0 & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: For calculations of junction temperature rise due to power dissipation, thermal resistance junction to ambient \(\left(\theta_{\mathrm{JA}}\right)\) is \(50^{\circ} \mathrm{C} / \mathrm{W}\) (no heat sink) and \(5^{\circ} \mathrm{C} / \mathrm{W}\) (infinite heat sink).
Note 2: Regulation is measured at a constant junction temperature by pulse testing with a low duty cycle. Changes in output voltage due to heating effects must be taken into account.

Typical Applications (Continued)


TL/H/7340-3
*Required if regulator is separated from filter capacitor by more than \(3^{\prime \prime}\). For value given, capacitor must be solid tantalum. \(25 \mu \mathrm{~F}\) aluminum electrolytic may be substituted.
\(\dagger\) Required for stability. For value given, capacitor must be solid tantalum. \(25 \mu \mathrm{~F}\) aluminum electrolytic may be substituted. Values given may be increased without limit.
For output capacitance in excess of \(100 \mu \mathrm{~F}\), a high current diode from input to output ( 1 N 4001 , etc.) will protect the regulator from momentary input shorts.


Typical Applications (Continued)


Load and line regulation < 0.01\% temperature stability \(\leq 0.2 \%\)
\(\dagger\) Determine Zener current
\(\dagger \dagger\) Solid tantalum
*Select resistors to set output voltage. \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) tracking suggested

\(R 1\) and D1 allow the positive regulator to "start-up" when \(+V_{I N}\) is delayed relative to \(-V_{I N}\) and a heavy load is drawn between the outputs. Without R1 and D1, most three-terminal regulators will not start with heavy ( \(0.1 \mathrm{~A}-1 \mathrm{~A}\) ) load current flowing to the negative regulator, even though the positive output is clamped by D2. *R2 is optional. Ground pin current from the positive regulator flowing through R 1 will increase \(+\mathrm{V}_{\mathrm{OUT}} \approx 60 \mathrm{mV}\) if R 2 is omitted.

Current Source

\section*{Typical Applications (Continued)}

Light Controllers Using Silicon Photo Cells


TL/H/7340-8
*Lamp brightness increase until \(\mathrm{i}_{1}=\mathrm{i}_{\mathrm{Q}}(\approx 1 \mathrm{~mA})+5 \mathrm{~V} / \mathrm{R} 1\).
†Necessary only if raw supply filter capacitor is more than \(2^{\prime \prime \prime}\) from LM7905CT

*Lamp brightness increases until \(i_{i}=5 \mathrm{~V} / \mathrm{R} 1\) ( \(\mathrm{l}_{\mathrm{i}}\) can be set as low as \(1 \mu \mathrm{~A}\) )
†Necessary only if raw supply filter capacitor is more than \(2^{\prime \prime}\) from LM7905CT

\section*{Connection Diagrams}




National Semiconductor Corporation

\section*{LM79LXXAC Series 3-Terminal Negative Regulators}

\section*{General Description}

The LM79LXXAC series of 3-terminal negative voltage regulators features fixed output voltages of \(-5 \mathrm{~V},-12 \mathrm{~V}\), and -15 V with output current capabilities in excess of 100 mA . These devices were designed using the latest computer techniques for optimizing the packaged IC thermal/electrical performance. The LM79LXXAC series, even when combined with a minimum output compensation capacitor of 0.1 \(\mu \mathrm{F}\), exhibits an excellent transient response, a maximum line regulation of \(0.07 \% V_{O} / V\), and a maximum load regulation of \(0.01 \% \mathrm{~V}_{\mathrm{O}} / \mathrm{mA}\).
The LM79LXXAC series also includes, as self-protection circuitry: safe operating area circuitry for output transistor power dissipation limiting, a temperature independent short circuit current limit for peak output current limiting, and a thermal shutdown circuit to prevent excessive junction temperature. Although designed primarily as fixed voltage regulators, these devices may be combined with simple external circuitry for boosted and/or adjustable voltages and currents. The LM79LXXAC series is available in the 3-lead TO92 package, and SO-8; 8 lead package.

For output voltage other than \(-5 \mathrm{~V},-12 \mathrm{~V}\) and -15 V the LM137L series provides an output voltage range from 1.2 V to 47 V .

\section*{Features}
- Preset output voltage error is less than \(\pm 5 \%\) overload, line and temperature
- Specified at an output current of 100 mA

■ Easily compensated with a small \(0.1 \mu \mathrm{~F}\) output capacitor
- Internal short-circuit, thermal and safe operating area protection
■ Easily adjustable to higher output voltages
- Maximum line regulation less than \(0.07 \% \mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}\)
- Maximum load regulation less than \(0.01 \% \mathrm{~V}_{\text {OUT }} \mathrm{mA}\)
- TO-92 package

\section*{Typical Applications}

*Required if the regulator is located far from the power supply filter. A \(1 \mu \mathrm{~F}\) aluminum electrolytic may be substituted.
**Required for stability. A \(1 \mu \mathrm{~F}\) aluminum electrolytic may be substituted.


\section*{Connection Diagrams}

\section*{SO-8 Plastic (Narrow Body)}


TL/H/7748-4
Top View
Order Number LM79L05ACM, LM79L12ACM or LM79L15ACM See NS Package Number M08A

TO-92 Plastic Package (Z)


TL/H/7748-2 Bottom View

Order Number LM79L05ACZ, LM79L12ACZ or LM79L15ACZ See NS Package Number Z03A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Input Voltage
\(\mathrm{V}_{\mathrm{O}}=-5 \mathrm{~V},-12 \mathrm{~V},-15 \mathrm{~V}\)
Internal Power Dissipation (Note 1)
-35V Internally Limited

Electrical Characteristics (Note 2) \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Output Voltage} & \multicolumn{2}{|r|}{-5V} & \multicolumn{3}{|c|}{-12V} & \multicolumn{3}{|c|}{-15V} & \multirow{3}{*}{Units} \\
\hline \multicolumn{3}{|r|}{Input Voltage (unless otherwise noted)} & \multicolumn{2}{|r|}{-10V} & \multicolumn{3}{|c|}{-17V} & \multicolumn{3}{|c|}{-20V} & \\
\hline Symbol & Parameter & Conditions & Min & Typ Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{3}{*}{\(\mathrm{V}_{0}\)} & \multirow[t]{3}{*}{Output Voltage} & \(\mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}\) & \multicolumn{2}{|l|}{\(\begin{array}{lll}-5.2 & -5 & -4.8\end{array}\)} & \multicolumn{3}{|l|}{\(\begin{array}{llll}-12.5 & -12 & -11.5\end{array}\)} & \multicolumn{3}{|l|}{-15.6-15-14.4} & \multirow{3}{*}{V} \\
\hline & & \[
\begin{aligned}
& 1 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 100 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{array}{|lr|}
\hline-5.25 & -4.75 \\
\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq\right. & -7.5)
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{lr}
-12.6 & -11.4 \\
\left(-27 \leq V_{\mathrm{IN}} \leq\right. & -14.8) \\
\hline
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{cc}
-15.75 & -14.25 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq-18\right)
\end{array}
\]} & \\
\hline & & \[
\begin{aligned}
& 1 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 40 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{MIN}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{array}{lc}
-5.25 & -4.75 \\
\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq-7\right)
\end{array}
\]} & \multicolumn{3}{|l|}{\[
\left.\begin{array}{r}
-12.6 \\
\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq\right.
\end{array} \mathbf{- 1 1 . 4} \mathbf{- 1 4 . 5}\right)
\]} & \multicolumn{3}{|l|}{\[
\begin{array}{|lr|}
\hline-15.75 & -14.25 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq\right. & -17.5)
\end{array}
\]} & \\
\hline \multirow[t]{2}{*}{\(\Delta V_{0}\)} & \multirow[t]{2}{*}{Line Regulation} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{gathered}
60 \\
\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq-7.3\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
45 \\
\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq-14.6\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
45 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq-17.7\right)
\end{gathered}
\]} & \[
\mathrm{mV}
\] \\
\hline & & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA} \\
& \mathrm{~V}_{\text {MIN }} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}} \\
& \hline
\end{aligned}
\] & \multicolumn{2}{|l|}{\[
\begin{gathered}
60 \\
\left(-20 \leq \mathrm{V}_{\mathrm{IN}} \leq-7\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\\
\\
\left(-27 \leq \mathrm{V}_{\mathrm{IN}} \leq-14.5\right)
\end{gathered}
\]} & \multicolumn{3}{|l|}{\[
\begin{gathered}
45 \\
\left(-30 \leq \mathrm{V}_{\mathrm{IN}} \leq-17.5\right)
\end{gathered}
\]} & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \(\Delta\) & Load Regulation & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C} \\
& 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{O}} \leq 100 \mathrm{~mA}
\end{aligned}
\] & & 50 & & & 100 & & & 125 & mV \\
\hline \(\Delta \mathrm{V}_{\mathrm{O}}\) & Long Term Stability & \(10=100 \mathrm{~mA}\) & & 20 & & 48 & & & 60 & & \(\mathrm{mV} / \mathrm{khrs}\) \\
\hline \({ }^{1}\) & Quiescent Current & \(1 \mathrm{O}=100 \mathrm{~mA}\) & & 26 & & 2 & 6 & & 2 & 6 & mA \\
\hline \multirow[t]{4}{*}{\(\Delta l_{Q}\)} & \multirow[t]{4}{*}{Quiescent Current Change} & \(1 \mathrm{~mA} \leq \mathrm{l}_{0} \leq 100 \mathrm{~mA}\) & & 0.3 & & & 0.3 & & & 0.3 & \multirow[b]{2}{*}{mA} \\
\hline & & \(1 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{O}} \leq 40 \mathrm{~mA}\) & & 0.1 & & & 0.1 & & & 0.1 & \\
\hline & & \(1 \mathrm{O}=100 \mathrm{~mA}\) & & 0.25 & & & 0.25 & & & 0.25 & mA \\
\hline & & \(\mathrm{V}_{\text {MIN }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}\) & \multicolumn{2}{|l|}{\(\left(-20 \leq \mathrm{V}_{\mathbb{I N}} \leq-7.5\right)\)} & \multicolumn{3}{|l|}{\(\left(-27 \leq V_{\mathbb{I N}} \leq-14.8\right)\)} & \multicolumn{3}{|l|}{\(\left(-30 \leq \mathrm{V}_{\text {IN }} \leq-18\right)\)} & V \\
\hline \(\mathrm{V}_{\mathrm{n}}\) & Output Noise Voltage & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \mathrm{f}=10 \mathrm{~Hz}-10 \mathrm{kHz}
\end{aligned}
\] & \multicolumn{2}{|r|}{40} & \multicolumn{3}{|c|}{96} & \multicolumn{3}{|c|}{120} & \(\mu \mathrm{V}\) \\
\hline \[
\frac{\Delta V_{\mathrm{IN}}}{\Delta \mathrm{~V}_{\mathrm{O}}}
\] & Ripple Rejection & \[
\begin{aligned}
& \mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \mathrm{f}=120 \mathrm{~Hz}
\end{aligned}
\] & \multicolumn{2}{|l|}{50} & \multicolumn{3}{|l|}{52} & \multicolumn{3}{|l|}{50} & dB \\
\hline & Input Voltage Required to Maintain Line Regulation & \[
\begin{aligned}
& \mathrm{Tj}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{O}}=40 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& -7.3 \\
& -7.0
\end{aligned}
\] & & & \[
\begin{aligned}
& -14.6 \\
& -14.5
\end{aligned}
\] & & & \[
\begin{aligned}
& -17.7 \\
& -17.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Thermal resistance of \(Z\) package is \(60^{\circ} \mathrm{c} / \mathrm{w} \theta_{\mathrm{jc}}, 232^{\circ} \mathrm{c} / \mathrm{w} \theta_{\mathrm{ja}}\) at still air, and \(88^{\circ} \mathrm{c} / \mathrm{w}\) at \(400 \mathrm{ft} / \mathrm{min}\) of air.
The maximum junction temperature shall not exceed \(125^{\circ} \mathrm{C}\) on electrical parameters.
Note 2: To ensure constant junction temperature, low duty cycle pulse testing is used.

\section*{Typical Performance Characteristics}


Typical Applications (Continued)
\(\pm 15 \mathrm{~V}, 100 \mathrm{~mA}\) Dual Power Supply




TL/H/7748-8

\section*{LMC7660/7669 Switched Capacitor Voltage Converter}

\section*{General Description}

The LMC7660 and LMC7669 are CMOS voltage converters capable of converting a positive voltage in the range of +1.5 V to +10 V to the corresponding negative voltage of -1.5 V to -10 V . The LMC7660 is a pin-for-pin replacement for the popular 7660, while the LMC7669 incorporates a unique error flag to detect output fault conditions. Both converters feature: operation over full temperature and voltage range without need for an external diode, low quiescent current, and high power efficiency.
The LMC7660 uses its built-in oscillator to switch 4 power MOS switches and charge two inexpensive electrolytic capacitors. The LMC7669 requires only one additional external resistor to detect output faults.

\section*{Features}
- Operation over full temperature and voltage range without an external diode
■ Low supply current, \(200 \mu \mathrm{~A}\) max (7660)
- Error flag to detect output faults (7669)
- Pin-for-pin replacement for the 7660
m Wide operating range 1.5 V to 10 V
■ 97\% Voltage Conversion Efficiency
- 95\% Power Conversion Efficiency
- Easy to use, only 2 external components
- Extended temperature range

\section*{Block Diagram}


\section*{Pin Configuration}


TL/H/9136-2

\section*{Ordering Information}

LMC7660MJ \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) LMC7669MJ \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) LMC7660IN \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) LMC7669IN \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\)

\section*{Absolute Maximum Ratings (Note 1)}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage
10.5 V

Input Voltage on Pin 1, 6, 7
(Note 2)
\[
\begin{aligned}
& -0.3 \mathrm{~V} \text { to }(\mathrm{V}++0.3 \mathrm{~V}) \\
& \text { for } \mathrm{V}^{+}<5.5 \mathrm{~V} \\
& (\mathrm{~V}+-5.5 \mathrm{~V}) \text { to }(\mathrm{V}++0.3 \mathrm{~V}) \\
& \text { for } \mathrm{V}+>5.5 \mathrm{~V}
\end{aligned}
\]

Current into Pin 6 (Note 2)
Output Short Circuit Duration
\(\left(V^{+} \leq 5.5 \mathrm{~V}\right)\)

\section*{Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \begin{tabular}{l}
LMC7660MJ \\
LMC7669MJ
\end{tabular} & \multicolumn{2}{|r|}{\begin{tabular}{l}
LMC7660IN \\
LMC7669IN
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
Units \\
Limits
\end{tabular}} \\
\hline & & & & Tested Limit (Note 5) & Tested Limit (Note 5) & Design Limit (Note 6) & \\
\hline \(\mathrm{I}_{\mathrm{s}}\) & Supply Current & \(\mathrm{R}_{\mathrm{L}}=\infty\), LMC7660 Only & 120 & \[
\begin{aligned}
& 200 \\
& 400
\end{aligned}
\] & 200 & 400 & \[
\mu \mathrm{A}
\]
\[
\max
\] \\
\hline \(\mathrm{V}^{+} \mathrm{H}\) & Supply Voltage Range High (Note 7) & \(R_{L}=10 \mathrm{k} \Omega\), Pin 6 Open Voltage Efficiency \(\geq 90 \%\) & 3 to 10 & 3 to 10 & 3 to 10 & 3 to 10 & V \\
\hline \(\mathrm{V}^{+} \mathrm{L}\) & Supply Voltage Range Low & \(R_{L}=10 \mathrm{k} \Omega\), Pin 6 to Gnd. Voltage Efficiency \(\geq 90 \%\) & 1.5 to 3.5 & 1.5 to 3.5 & 1.5 to 3.5 & 1.5 to 3.5 & V \\
\hline \multirow[t]{2}{*}{\(\mathrm{R}_{\text {out }}\)} & \multirow[t]{2}{*}{Output Source Resistance} & \(\mathrm{L}_{\mathrm{L}}=20 \mathrm{~mA}\) & 55 & \[
\begin{aligned}
& 100 \\
& 150 \\
& \hline
\end{aligned}
\] & 100 & 120 & \[
\begin{gathered}
\Omega \\
\max
\end{gathered}
\] \\
\hline & & \begin{tabular}{l}
\[
V=2 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=3 \mathrm{~mA}
\] \\
Pin 6 Short to Gnd.
\end{tabular} & 110 & \[
\begin{array}{r}
200 \\
\mathbf{3 0 0} \\
\hline
\end{array}
\] & 200 & 300 & \[
\begin{gathered}
\Omega \\
\text { axx }
\end{gathered}
\] \\
\hline Fosc & Oscillator Frequency & & 10 & & & & kHz \\
\hline \(P_{\text {eff }}\) & Power Efficiency & \(\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega\), LMC7660 Only & 97 & \[
\begin{aligned}
& 95 \\
& 90
\end{aligned}
\] & 95 & 90 & \[
\begin{gathered}
\% \\
\text { min }
\end{gathered}
\] \\
\hline \(V_{0 \text { eff }}\) & Voltage Conversion Efficiency & \(\mathrm{R}_{\mathrm{L}}=\infty\) & 99.9 & \[
\begin{aligned}
& \hline 97 \\
& \mathbf{9 5}
\end{aligned}
\] & 97 & 95 & \[
\begin{gathered}
\% \\
\text { min }
\end{gathered}
\] \\
\hline losc & Oscillator Sink or Source Current & Pin 7 = Gnd. or \(\mathrm{V}^{+}\) & 3 & & & & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

The following applies to the LMC7669, \(\mathrm{R}_{\text {flag }}=1 \mathrm{M} \Omega\), (Note 4). Figure 1.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\mathrm{I}_{\mathrm{s}}\) & Supply Current & \(\mathrm{R}_{\mathrm{L}}=\infty\), LMC7669 Only & 200 & & \begin{tabular}{l}
\[
\mu \mathrm{A}
\] \\
max
\end{tabular} \\
\hline \({ }_{\text {flag }}\) & Pin 1 Source Current & \(\mathrm{V}_{\text {pin } 1}=4.5 \mathrm{~V}\) & 40 & \multirow{2}{*}{FUTURE PRODUCT} & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mathrm{~min}
\end{aligned}
\] \\
\hline Flag L & \(V_{\text {out }}\) When Pin 1 Sets Low & Force \(\mathrm{V}_{\text {out }}\) High Until Pin 1 Sets Low & -2.3 & & \[
\underset{\mathrm{min}}{\mathrm{~V}}
\] \\
\hline Flag H & \(\mathrm{V}_{\text {out }}\) When Pin 1 Resets High & Force \(\mathrm{V}_{\text {out }}\) Low Until Pin 1 Resets High & -3.6 & & \[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\] \\
\hline Peff & Power Efficiency & \(\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega\) & 94 & & \% \\
\hline
\end{tabular}

Note 1: Absolute Maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note 4 for conditions.
Note 2: Connecting any input terminal to voltages greater than \(\mathrm{V}+\) or less than ground may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power-up" of the LMC7660 or the LMC7669.
Note 3: For operation at elevated temperature, these devices must be derated based on a thermal resistance of \(\theta_{j a}\) and \(T_{j} \max , T_{j}=T_{A}+\theta_{j a} P_{D}\).
Note 4: Boldface numbers apply at temperature extremes. All other numbers apply at \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}+=5 \mathrm{~V}, \mathrm{C}_{\mathrm{osc}}=0\), and apply for the \(\mathrm{LMC7660}\) and the LMC7669 unless otherwise specified. Test circuit is shown in Figure 1.
Note 5: Guaranteed and \(100 \%\) production tested.
Note 6: Guaranteed over the operating temperature range (but not \(100 \%\) tested). These limits are not used to calculate outgoing quality levels.
Note 7: The LMC7660 and the LMC7669 can operate without an external diode over the full temperature and voltage range. The LMC7660 can also be used with the external diode \(D x\), when replacing previous 7660 designs.
Note 8: The test circuit consists of the human body model of 100 pF in series with \(1500 \Omega\).


TL/H/9136-5
*Pull down resistor (LMC7669 only)
FIGURE 1. LMC7660/LMC7669 Test Circuit

\section*{Typical Performance Characteristics}





E Pfficiency
Supply Current \& Power Efficiency
vs Load Current (V+ = 2V)




TL/H/9136-4

\section*{CIRCUIT DESCRIPTION}

The LMC7660 contains four large CMOS switches which are switched in a sequence to provide supply inversion \(\mathrm{V}_{\text {out }}\) \(=-\mathrm{V}_{\text {in }}\). Energy transfer and storage are provided by two inexpensive electrolytic capacitors. Figure 2 shows how the LMC7660 can be used to generate \(-\mathrm{V}^{+}\)from \(\mathrm{V}^{+}\). When switches S1 and S3 are closed, \(\mathrm{C}_{\mathrm{p}}\) charges to the supply voltage \(\mathrm{V}+\). During this time interval, switches S 2 and S 4 are open. After \(\mathrm{C}_{\mathrm{p}}\) charges to \(\mathrm{V}^{+}, \mathrm{S} 1\) and S 3 are opened, S 2 and S 4 are then closed. By connecting S 2 to ground, \(\mathrm{C}_{\mathrm{p}}\) develops a voltage \(-\mathrm{V}+/ 2\) on \(\mathrm{C}_{\mathrm{r}}\). After a number of cycles \(\mathrm{C}_{\mathrm{r}}\) will be pumped to exactly \(-\mathrm{V}+\). This transfer will be exact assuming no load on \(\mathrm{C}_{\mathrm{r}}\), and no loss in the switches. In the circuit of Figure 2, S1 is a P-channel device and S2, S3, and S4 are N-channel devices. Because the output is biased below ground, it is important that the \(\mathrm{p}^{-}\)wells of S3 and S4 never become forward biased with respect to either their sources or drains. A substrate logic circuit guarantees that these \(\mathrm{p}^{-}\)wells are always held at the proper voltage. Under all conditions S4 p- well must be at the lowest potential in the circuit. To switch off S4, a level translator generates \(\mathrm{V}_{\mathrm{GS} 4}=\mathrm{OV}\), and this is accomplished by biasing the level translator from the S4 \(\mathrm{p}^{-}\)well.
An internal RC oscillator and \(\div 2\) circuit provide timing signals to the level translator. The built-in regulator biases the oscillator and divider to reduce power dissipation on high supply voltage. The regulator becomes active at about \(\mathrm{V}^{+}\) \(=6.5 \mathrm{~V}\). Low voltage operation can be improved if the LV pin is shorted to ground for \(\mathrm{V}^{+} \leq 3.5 \mathrm{~V}\). For \(\mathrm{V}+\geq 3.5 \mathrm{~V}\), the LV pin must be left open to prevent damage to the part.
The LMC7669 is identical to the LMC7660 with the exception of an error flag that warns of output fault conditions. The flag goes low when a fault pulls the output to about \(-0.5 \mathrm{~V}^{+}\). Hysteresis provides a reset to the flag when \(\mathrm{V}_{\text {out }}\) \(=-0.75 \mathrm{~V}+\). The only additional component required is a pull down resistor.

\section*{POWER EFFICIENCY AND RIPPLE}

It is theoretically possible to approach 100\% efficiency if the following conditions are met:
1) The drive circuitry consumes little power.
2) The power switches are matched and have low \(R_{\text {on }}\).
3) The impedance of the reservoir and pump capacitors are negligibly small at the pumping frequency.
The LMC7660 closely approaches 1 and 2 above. By using a large pump capacitor \(C_{p}\), the charge removed while supplying the reservoir capacitor is small compared to \(\mathrm{C}_{\mathrm{p}}\) 's total charge. Small removed charge means small changes in the pump capacitor voltage, and thus small energy loss and high efficiency. The energy loss by \(C_{p}\) is:
\[
E=1 / 2 C_{p}\left(V 1^{2}-V 2^{2}\right)
\]

By using a large reservoir capacitor, the output ripple can be reduced to an acceptable level. For example, if the load current is 5 mA and the accepted ripple is 200 mV , then the reservoir capacitor can omit approximately be calculated from:
\[
\begin{gathered}
\text { Is }=C_{r} \frac{d v}{d t} \\
\sim C_{r} \times \frac{V_{\text {ripple } p-p}}{4 / F_{\text {osc }}} \quad C_{r}=\frac{0.5 \mathrm{~mA}}{0.5 \mathrm{~V} / \mathrm{ms}}=10 \mu \mathrm{~F}
\end{gathered}
\]

\section*{PRECAUTIONS}
1) Do not exceed the maximum supply voltage or junction temperature.
2) Do not short pin 6 (LV terminal) to ground for supply voltages greater than 3.5 V .
3) Do not short circuit the output to \(V^{+}\).
4) External electrolytic capacitors \(C_{r}\) and \(C_{p}\) should have their polarities connected as shown in Figure 1.

\section*{REPLACING PREVIOUS 7660 DESIGNS}

To prevent destructive latchup, previous 7660 designs require a diode in series with the output when operated at elevated temperature or supply voltage. Although this prevented the latchup problem of these designs, it lowered the available output voltage and increased the output series resistance.
The National LMC7660 and LMC7669 have been designed to solve the inherent latch problem. The LCM7660 and


TL/H/9136-6
FIGURE 2. Idealized Voltage Converter

LMC7669 can operate over the entire supply voltage and temperature range without the need for an output diode. When replacing existing designs, the LMC7660 can be operated with diode Dx.

\section*{Typical Applications}

\section*{Changing Oscillator Frequency}

It is possible to dramatically reduce the quiescent operating current of the LMC7660/7669 by lowering the oscillator frequency. The oscillator frequency can be lowered from a nominal 10 kHz to several hundred hertz, by adding a slowdown capacitor \(\mathrm{C}_{\text {osc }}\) (Figure 3). As shown in the Typical Performance Curves the supply current can be lowered to the \(10 \mu \mathrm{~A}\) range. This low current drain can be extremely
useful when used in \(\mu\) Power and battery back-up equipment. It must be understood that the lower operating frequency and supply current cause an increased impedance of \(C_{r}\) and \(C_{p}\). The increased impedance, due to a lower switching rate, can be offset by raising \(\mathrm{C}_{\mathrm{r}}\) and \(\mathrm{C}_{\mathrm{p}}\) until ripple and load current requirements are met.

\section*{Synchronizing to an External Clock}

Figure 4 shows an LMC7660 synchronized to an external clock. The CMOS gate overrides the internal oscillator when it is necessary to switch faster or reduce power supply interference. The external clock still passes through the \(\div 2\) circuit in the 7660 , so the pumping frequency will be \(1 / 2\) the external clock frequency.


TL/H/9136-7
FIGURE 3. Reduce Supply Current by Lowering Oscillator Frequency


TL/H/9136-8
FIGURE 4. Synchronizing to an External Clock

\section*{Typical Applications (Continued)}

\section*{Lowering Output Impedance}

Paralleling two or more LMC7660's lowers output impedance. Each device must have it's own pumping capacitor \(\mathrm{C}_{\mathrm{p}}\), but the reservoir capacitor \(\mathrm{C}_{\mathrm{r}}\) is shared as depicted in Figure 5. The composite output resistance is:
\[
R_{\text {out }}=\frac{R_{\text {out }} \text { of one LMC7660 }}{\text { Number of devices }}
\]

\section*{Increasing Output Voltage}

Stacking the LMC7660s is an easy way to produce a greater negative voltage. It should be noted that the input
current required for each stage is twice the load current on that stage as shown in Figure 6A. The effective output resistance is approximately the sum of the individual \(R_{\text {out }}\) values, and so only a few levels of multiplication can be used. It is possible to generate -15 V from +5 V by connecting the second 7660's pin 8 to +5 V instead of ground as shown in Figure 6B. Note that the second 7660 sees a full 20 V and the input supply should not be increased beyond +5 V .


TL/H/9136-9
FIGURE 5. Lowering Output Resistance by Paralleling Devices


TL/H/9136-10
FIGURE 6A. Higher Voltage by Cascade


TL/H/9136-11
FIGURE 6B. Getting - 15V from +5 V

\section*{Typical Applications (Continued)}

\section*{Split \(\mathbf{V}+\ln\) Half}

Figure 7 is one of the more interesting applications for the LMC7660. The circuit can be used as a precision voltage divider (for very light loads), alternately it is used to generate a \(1 / 2\) supply point in battery applications. In the \(1 / 2\) cycle when S1 and S3 are closed, the supply voltage divides across the capacitors in a conventional way proportional to their value. In the \(1 / 2\) cycle when S2 and S4 are closed, the capacitors switch from a series connection to a parallel connection. This forces the capacitors to have the same voltage; the charge redistributes to maintain precisely \(\mathrm{V}+/ 2\), across \(C_{p}\) and \(C_{r}\). In this application all devices are only \(\mathrm{V}+/ 2\), and the supply voltage can be raised to 20 V giving exactly 10 V at \(\mathrm{V}_{\text {out }}\).

\section*{Getting Up ... and Down}

The LMC7660 can also be used as a positive voltage multiplier. This application, shown in Figure 8, requires 2 additional diodes. During the first \(1 / 2\) cycle S 2 charges \(\mathrm{C}_{\mathrm{p}} 1\) through D1; D2 is reverse biased. In the next \(1 / 2\) cycle \(S 2\) is open and \(S 1\) is closed. Since \(C_{p} 1\) is charged to \(V+-V_{D 1}\) and is referenced to \(\mathrm{V}+\) through S 1, the junction of D 1 and D 2 is at \(\mathrm{V}^{+}+\left(\mathrm{V}^{+}-\mathrm{V}_{\mathrm{D} 1}\right)\). D 1 is reverse biased in this interval. This application uses only two of the four switches in the 7660. The other two switches can be put to use in performing a negative conversion at the same time as shown in Figure 9. In the \(1 / 2\) cycle that \(D 1\) is charging \(C_{p} 1\), \(\mathrm{C}_{\mathrm{p}} 2\) is connected from ground to \(-\mathrm{V}_{\text {out }}\) via S 2 and S 4 , and \(\mathrm{C}_{\mathrm{r}} 2\) is storing \(\mathrm{C}_{\mathrm{p}} 2\) 's charge. In the interval that S1 and S3 are closed, \(\mathrm{C}_{\mathrm{p}} 1\) pumps the junction of D1 and D2 above \(\mathrm{V}^{+}\), while \(\mathrm{C}_{\mathrm{p}} 2\) is refreshed from \(\mathrm{V}+\).


TL/H/9136-12
FIGURE 7. Split \(\mathbf{V}+\) in Half


TL/H/9136-13
FIGURE 8. Positive Voltage Multiplier


TL/H/9136-14
FIGURE 9. Combined Negative Converter and Positive Multiplier

\section*{Thermometer Spans \(180^{\circ} \mathrm{C}\)}

Using the combined negative and positive multiplier of Figure 10 with an LM35 it is possible to make a \(\mu\) Power thermometer that spans a \(180^{\circ} \mathrm{C}\) temperature range. The LM35 temperature sensor has an output sensitivity of \(10 \mathrm{mV} /{ }^{\circ} \mathrm{C}\), while drawing only \(50 \mu \mathrm{~A}\) of quiescent current. In order for the LM35 to measure negative temperatures, a pull down to a negative voltage is required. Figure 10 shows a thermometer circuit for measuring temperatures from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) and requiring only two 1.5 V cells. End of battery life can be extended by replacing the up converter diodes with Schottky's.
Regulating - \(\mathbf{V}_{\text {out }}\)
It is possible to regulate the output of the LMC7660 and still maintain \(\mu\) Power performance. This is done by enclosing
the LMC7660 in a loop with a LP2951. The circuit of Figure 11 will regulate \(\mathrm{V}_{\text {out }}\) to -5 V for \(\mathrm{I}_{\mathrm{L}}=10 \mathrm{~mA}\), and \(\mathrm{V}_{\text {in }}=6 \mathrm{~V}\). For \(V_{\text {in }}>7 \mathrm{~V}\), the output stays in regulation up to \(I_{L}=25\) mA . The error flag on pin 5 of the LP2951 sets low when the regulated output at pin 4 drops by about 5\%. The LP2951 can be shutdown by taking pin 3 high; the LMC7660 can be shutdown by shorting pin 7 and pin 8.
The LP2951 can be reconfigured to an adjustable type regulator, which means the LMC7660 can give a regulated output from -2.0 V to -10 V dependent on the resistor ratios R1 and R2, as shown in Figure 12, \(\mathrm{V}_{\text {ref }}=1.235 \mathrm{~V}\) :
\[
V_{\text {out }}=V_{\text {ref }}\left(1+\frac{R 1}{R 2}\right)
\]


TL/H/9136-15
*For lower voltage operation, use Schottky rectifiers
FIGURE 10. \(\mu\) Power Thermometer Spans \(180^{\circ} \mathrm{C}\), and Pulls Only \(150 \mu \mathrm{~A}\)

Typical Applications (Continued)


FIGURE 11. Regulated - 5V with \(200 \mu \mathrm{~A}\) Standby Current
\(V_{\text {out }}=V_{\text {ref }}\left(1+\frac{R 1}{R 2}\right)\)
\(V_{\text {ref }}=1.235 \mathrm{~V}\)
*Low voltage operation


TL/H/9136-17
FIGURE 12. LMC7660 and LP2951 Make a Negative Adjustable Regulator

\section*{LP2950/LP2950AC/LP2950C 5V and LP2951/LP2951AC/LP2951C Adjustable Micropower Voltage Regulators}

\section*{General Description}

The LP2950 and LP2951 are micropower voltage regulators with very low quiescent current ( \(75 \mu \mathrm{~A}\) typ.) and very low dropout voltage (typ. 40 mV at light loads and 380 mV at 100 mA ). They are ideally suited for use in battery-powered systems. Furthermore, the quiescent current of the LP2950/LP2951 increases only slightly in dropout, prolonging battery life.
The LP2950 in the popular 3-pin TO-92 package is pin-compatible with older 5 V regulators. The 8 -lead LP2951 is available in plastic, ceramic dual-in-line, or metal can packages and offers additional system functions.
One such feature is an error flag output which warns of a low output voltage, often due to falling batteries on the input. It may be used for a power-on reset. A second feature is the logic-compatible shutdown input which enables the regulator to be switched on and off. Also, the part may be pin-strapped for a 5 V output or programmed from 1.24 V to 29 V with an external pair of resistors.
Careful design of the LP2950/LP2951 has minimized all contributions to the error budget. This includes a tight initial
tolerance (.5\% typ.), extremely good load and line regulation (.05\% typ.) and a very low output voltage temperature coefficient, making the part useful as a low-power voltage reference.

\section*{Features}
- High accuracy 5 V , guaranteed 100 mA output

■ Extremely low quiescent current
- Low dropout voltage
- Extremely tight load and line regulation
- Very low temperature coefficient
- Use as Regulator or Reference
- Needs only \(1 \mu \mathrm{~F}\) for stability
- Current and Thermal Limiting

\section*{LP2951 versions only}
- Error flag warns of output dropout
- Logic-controlled electronic shutdown
- Output programmable from 1.24 to 29 V

\section*{Block and Connection Diagrams}
(LP2951 Pinout)


Order Number LP2951J, LP2951ACJ, LP2951CJ, LP2951ACN or LP2951CN
See NS Package Number J08A or N08E


Top View
Order Number LP2951H See NS Package Number H08C

TO-92 Plastic Package (Z)


TL/H/8546-2
Bottom View
Order Number LP2950ACZ-5.0
or LP2950CZ-5.0
See NS Package Number Z03A
Order Number LP2951ACM or LP2951CM for SO-8 See NS Package Number M08A
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{11}{|l|}{Absolute Maximum Ratings} \\
\hline \multicolumn{4}{|l|}{If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Input Supply Voltage \\
Feedback Input Voltage (Notes 9 and 10)
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& -0.3 \text { to }+30 \mathrm{~V} \\
& -1.5 \text { to }+30 \mathrm{~V}
\end{aligned}
\]} \\
\hline \multicolumn{4}{|l|}{Power Dissipation Internally Limited} & \multicolumn{5}{|l|}{\multirow[t]{2}{*}{Shutdown Input Voltage (Note 9)}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{-0.3 to +30 V}} \\
\hline \multicolumn{4}{|l|}{Lead Temp. (Soldering, 5 seconds) \(260^{\circ} \mathrm{C}\)} & & & & & & & \\
\hline \multicolumn{4}{|l|}{Storage Temperature Range \(\quad-65^{\circ}\) to \(+150^{\circ}\)} & \multicolumn{5}{|l|}{Error Comparator Output} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{-0.3 to +30 V}} \\
\hline \multicolumn{4}{|l|}{Operating Junction Temperature Range (Note 8)} & \multicolumn{5}{|l|}{Voltage (Note 9)} & & \\
\hline \multicolumn{4}{|l|}{LP2951 - \(5^{\circ}\) to \(+150^{\circ} \mathrm{C}\)} & \multicolumn{7}{|l|}{\multirow[t]{2}{*}{ESD Rating is to be determined.}} \\
\hline \multicolumn{4}{|l|}{LP2950AC/LP2950C,} & & & & & & & \\
\hline \multicolumn{11}{|l|}{Electrical Characteristics (Note 1)} \\
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions (Note 2)} & \multicolumn{2}{|r|}{LP2951} & \multicolumn{3}{|c|}{\begin{tabular}{l}
LP2950AC \\
LP2951AC
\end{tabular}} & \multicolumn{3}{|c|}{LP2950C
LP2951C} & \multirow[b]{2}{*}{Units} \\
\hline & & Typ & Tested Limit (Note 3) & Typ & Tested Limit (Note 3) & Design Limit (Note 4) & Typ & Tested Limit (Note 3) & Design Limit (Note 4) & \\
\hline \multirow[t]{3}{*}{Output Voltage} & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & 5.0 & \[
\begin{aligned}
& 5.025 \\
& 4.975
\end{aligned}
\] & 5.0 & \[
\begin{aligned}
& 5.025 \\
& 4.975
\end{aligned}
\] & & 5.0 & \[
\begin{aligned}
& 5.05 \\
& 4.95 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
\(\checkmark\) max \\
\(V\) min
\end{tabular} \\
\hline & \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C}\) & & & & & \[
\begin{aligned}
& 5.05 \\
& 4.95
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.075 \\
& 4.925
\end{aligned}
\] & \begin{tabular}{l}
\(\checkmark\) max \\
\(V\) min
\end{tabular} \\
\hline & Full Operating Temperature Range & & \[
\begin{aligned}
& 5.06 \\
& 4.94
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.06 \\
& 4.94
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.1 \\
& 4.9
\end{aligned}
\] & \begin{tabular}{l}
\(\checkmark\) max \\
\(V\) min
\end{tabular} \\
\hline Output Voltage & \[
\begin{aligned}
& 100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA} \\
& \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{J}_{\mathrm{MAX}}}
\end{aligned}
\] & & \[
\begin{aligned}
& 5.075 \\
& 4.925
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.07 \\
& 4.93
\end{aligned}
\] & & & \[
\begin{aligned}
& 5.12 \\
& 4.88
\end{aligned}
\] & \begin{tabular}{l}
\(\checkmark\) max \\
\(V\) min
\end{tabular} \\
\hline Output Voltage Temperature Coefficient & (Note 12) & 20 & 120 & 20 & & 100 & 50 & & 150 & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline Line Regulation (Note 14) & \[
\begin{aligned}
& 6 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq 30 \mathrm{~V} \\
& \text { (Note 15) }
\end{aligned}
\] & 0.03 & \[
\begin{aligned}
& 0.1 \\
& 0.5
\end{aligned}
\] & 0.03 & 0.1 & 0.2 & 0.04 & 0.2 & 0.4 & \[
\% \max
\]
\% max \\
\hline \begin{tabular}{l}
Load Regulation \\
(Note 14)
\end{tabular} & \(100 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{L}} \leq 100 \mathrm{~mA}\) & 0.04 & \[
\begin{aligned}
& 0.1 \\
& 0.3
\end{aligned}
\] & 0.04 & 0.1 & 0.2 & 0.1 & 0.2 & 0.3 & \begin{tabular}{l}
\% max \\
\% max
\end{tabular} \\
\hline Dropout Voltage (Note 5) & \(\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) & 50 & \[
\begin{gathered}
80 \\
150 \\
\hline
\end{gathered}
\] & 50 & 80 & 150 & 50 & 80 & 150 & \(m V\) max \(m V\) max \\
\hline & \(\mathrm{l}_{\mathrm{L}}=100 \mathrm{~mA}\) & 380 & \[
\begin{aligned}
& 450 \\
& 600 \\
& \hline
\end{aligned}
\] & 380 & 450 & 600 & 380 & 450 & 600 & mV max \(m V\) max \\
\hline Ground Current & \(\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) & 75 & \[
\begin{aligned}
& 120 \\
& 140
\end{aligned}
\] & 75 & 120 & 140 & 75 & 120 & 140 & \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) max \\
\hline & \(\mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}\) & 8 & \[
\begin{aligned}
& 12 \\
& 14 \\
& \hline
\end{aligned}
\] & 8 & 12 & 14 & 8 & 12 & 14 & mA max mA max \\
\hline Dropout Ground Current & \[
\begin{aligned}
& \mathrm{V}_{\text {in }}=4.5 \mathrm{~V} \\
& \mathrm{~L}_{\mathrm{L}}=100 \mu \mathrm{~A} \\
& \hline
\end{aligned}
\] & 110 & \[
\begin{aligned}
& 170 \\
& 200 \\
& \hline
\end{aligned}
\] & 110 & 170 & 200 & 110 & 170 & 200 & \(\mu \mathrm{A}\) max \(\mu A\) max \\
\hline Current Limit & \(\mathrm{V}_{\text {out }}=0\) & 160 & \[
\begin{array}{r}
200 \\
220 \\
\hline
\end{array}
\] & 160 & 200 & 220 & 160 & 200 & 220 & mA max mA max \\
\hline Thermal Regulation & (Note 13) & 0.05 & 0.2 & 0.05 & 0.2 & & 0.05 & 0.2 & & \%/W max \\
\hline Output Noise, & \(\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}\) & 430 & & 430 & & & 430 & & & \(\mu \mathrm{V} \mathrm{rms}\) \\
\hline 10 Hz to 100 & \(\mathrm{C}_{\mathrm{L}}=200 \mu \mathrm{~F}\) & 160 & & 160 & & & 160 & & & \(\mu \mathrm{V}\) rms \\
\hline & \[
\begin{array}{|l|}
\hline \mathrm{C}_{\mathrm{L}}=3.3 \mu \mathrm{~F} \\
\text { (Bypass }=0.01 \mu \mathrm{~F} \\
\text { Pins } 7 \text { to } 1 \text { (LP2951)) } \\
\hline
\end{array}
\] & 100 & & 100 & & & 100 & & & \(\mu \mathrm{V}\) rms \\
\hline 8-Pin Versions only & & \multicolumn{2}{|r|}{LP2951} & \multicolumn{3}{|c|}{LP2951AC} & \multicolumn{3}{|c|}{LP2951C} & \\
\hline Reference Voltage & & 1.235 & \[
\begin{array}{r}
1.25 \\
1.26 \\
1.22 \\
\mathbf{1 . 2} \\
\hline
\end{array}
\] & 1.235 & \[
\begin{aligned}
& 1.25 \\
& 1.22
\end{aligned}
\] & \[
\begin{aligned}
& 1.26 \\
& 1.2 \\
& \hline
\end{aligned}
\] & 1.235 & \[
\begin{aligned}
& 1.26 \\
& 1.21
\end{aligned}
\] & \[
\begin{aligned}
& 1.27 \\
& 1.2 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
V max \\
\(\checkmark\) max \\
\(V\) min \\
\(V\) min
\end{tabular} \\
\hline Reference Voltage & (Note 7) & & \[
\begin{aligned}
& 1.27 \\
& 1.19 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 1.27 \\
& 1.19 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 1.285 \\
& 1.185 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\checkmark\) max \\
\(V\) min
\end{tabular} \\
\hline
\end{tabular}

Electrical Characteristics (Note 1) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions (Note 2)} & \multicolumn{2}{|r|}{LP2951} & \multicolumn{3}{|c|}{LP2951AC} & \multicolumn{3}{|c|}{LP2951C} & \multirow[b]{2}{*}{Units} \\
\hline & & Typ & Tested Limit (Note 3) & Typ & \begin{tabular}{l}
Tested Limit \\
(Note 3)
\end{tabular} & Design Limit (Note 4) & Typ & Tested Limit (Note 3) & Design Limit (Note 4) & \\
\hline
\end{tabular}

\section*{8-Pin Versions only (Continued)}
\begin{tabular}{l|l|c|c|c|c|c|c|c|c|c}
\hline \begin{tabular}{l} 
Feedback Pin \\
Bias Current
\end{tabular} & & 20 & \begin{tabular}{c}
40 \\
\(\mathbf{6 0}\)
\end{tabular} & 20 & 40 & \(\mathbf{6 0}\) & 20 & 40 & \(\mathbf{n A} \max\) \\
\hline \begin{tabular}{l} 
Reference Voltage \\
Temperature Coefficient
\end{tabular} & (Note 12) & 20 & & 20 & & & 50 & & & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Feedback Pin Bias \\
Current Temperature \\
Coefficient
\end{tabular} & & 0.1 & & 0.1 & & & 0.1 & & & \(\mathrm{nA} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Error Comparator}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Output Leakage Current & \(\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}\) & 0.01 & \[
\begin{aligned}
& 1 \\
& 2 \\
& \hline
\end{aligned}
\] & 0.01 & 1 & 2 & 0.01 & 1 & 2 & \(\mu \mathrm{A}\) max \(\mu A\) max \\
\hline Output Low Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{in}}=4.5 \mathrm{~V} \\
& \mathrm{l}_{\mathrm{OL}}=400 \mu \mathrm{~A}
\end{aligned}
\] & 150 & \[
250
\] & 150 & 250 & 400 & 150 & 250 & 400 & \begin{tabular}{l}
\(\operatorname{mV}\) max \\
\(m V\) max
\end{tabular} \\
\hline Upper Threshold Voltage & (Note 6) & 60 & \[
\begin{aligned}
& 40 \\
& 25
\end{aligned}
\] & 60 & 40 & 25 & 60 & 40 & 25 & mV min mV min \\
\hline Lower Threshold Voltage & (Note 6) & 75 & \[
\begin{gathered}
95 \\
140
\end{gathered}
\] & 75 & 95 & 140 & 75 & 95 & 140 & \begin{tabular}{l}
\(m V\) max \\
\(m V\) max
\end{tabular} \\
\hline Hysteresis & (Note 6) & 15 & & 15 & & & 15 & & & mV \\
\hline
\end{tabular}

Shutdown Input
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Input \\
Logic \\
Voltage
\end{tabular} & \begin{tabular}{l}
Low \\
High
\end{tabular} & 1.3 & \[
\begin{aligned}
& 0.6 \\
& 2.0
\end{aligned}
\] & 1.3 & & \[
\begin{aligned}
& 0.7 \\
& 2.0
\end{aligned}
\] & 1.3 & & \[
\begin{aligned}
& 0.7 \\
& 2.0
\end{aligned}
\] & \(V\)
\(V\) max \\
\hline \multirow[t]{2}{*}{Shutdown Pin Input Current} & \(\mathrm{V}_{\text {shutdown }}=2.4 \mathrm{~V}\) & 30 & \[
\begin{gathered}
50 \\
100
\end{gathered}
\] & 30 & 50 & 100 & 30 & 50 & 100 & \(\mu \mathrm{A}\) max \(\mu \mathrm{A}\) max \\
\hline & \(\mathrm{V}_{\text {shutdown }}=30 \mathrm{~V}\) & 450 & \[
\begin{aligned}
& 600 \\
& \mathbf{7 5 0} \\
& \hline
\end{aligned}
\] & 450 & 600 & 750 & 450 & 600 & 750 & \(\mu A\) max \(\mu \mathrm{A}\) max \\
\hline Regulator Output Current in Shutdown & (Note 11) & 3 & \[
\begin{aligned}
& 10 \\
& 20
\end{aligned}
\] & 3 & 10 & 20 & 3 & 10 & 20 & \(\mu A\) max \(\mu \mathrm{A}\) max \\
\hline
\end{tabular}

Note 1: Boldface limits apply at temperature extremes.
Note 2: Unless otherwise specified all limits guaranteed for \(T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {in }}=6 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) and \(\mathrm{C}_{\mathrm{L}}=1 \mu\). Additional conditions for the 8-pin versions are Feedback tied to 5 V Tap and Output tied to Output Sense \(\left(V_{\text {out }}=5 \mathrm{~V}\right)\) and \(\mathrm{V}_{\text {shutdown }} \leq 0.8 \mathrm{~V}\).
Note 3: Guaranteed and \(100 \%\) production tested.
Note 4: Guaranteed but not \(100 \%\) production tested. These limits are not used to calculate outgoing AQL levels.
Note 5: Dropout Voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured at 1 V differential. At very low values of programmed output voltage, the minimum input supply voltage of \(2 \mathrm{~V}(\mathbf{2} .3 \mathrm{~V}\) over temperature) must be taken into account.
Note 6: Comparator thresholds are expressed in terms of a voltage differential at the Feedback terminal below the nominal reference voltage measured at 6 V input. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain \(=V_{\text {out }} / V_{\text {ref }}=(R 1+R 2) / R 2\). For example, at a programmed output voltage of 5 V , the Error output is guaranteed to go low when the output drops by \(95 \mathrm{mV} \times 5 \mathrm{~V} / 1.235 \mathrm{~V}=384 \mathrm{mV}\). Thresholds remain constant as a percent of \(\mathrm{V}_{\text {out }}\) as \(\mathrm{V}_{\text {out }}\) is varied, with the dropout warning occurring at typically \(5 \%\) below nominal, \(7.5 \%\) guaranteed.
Note 7: \(\mathrm{V}_{\text {ref }} \leq \mathrm{V}_{\text {out }} \leq\left(\mathrm{V}_{\text {in }}-1 \mathrm{~V}\right), 2.3 \mathrm{~V} \leq \mathrm{V}_{\text {in }} \leq 30 \mathrm{~V}, 100 \mu \mathrm{~A} \leq \mathrm{L}_{\mathrm{L}} \leq 100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}} \leq \mathrm{T}_{\mathrm{JMAX}}\).
Note 8: The junction-to-ambient thermal resistance of the TO-92 package is \(180^{\circ} \mathrm{C} / \mathrm{W}\) with \(0.4^{\prime \prime}\) leads and \(160^{\circ} \mathrm{C} / \mathrm{W}\) with \(0.25^{\prime \prime}\) leads to a PC board. The thermal resistance of the 8 -pin DIP packages is \(105^{\circ} \mathrm{C} / \mathrm{W}\) for the molded plastic ( N ) and \(130^{\circ} \mathrm{C} / \mathrm{W}\) for the cerdip ( J ) junction to ambient when soldered directly to a PC board. Thermal resistance for the metal can \((H)\) is \(160^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient and \(20^{\circ} \mathrm{C} / \mathrm{W}\) junction to case. Junction to ambient thermal resistance for the \(\mathrm{S} . \mathrm{O}\). (M) package is \(160^{\circ} \mathrm{C} / \mathrm{W}\).

Note 9: May exceed input supply voltage.
Note 10: When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be diode-clamped to ground.
Note 11: \(\mathrm{V}_{\text {shutdown }} \geq 2 \mathrm{~V}, \mathrm{~V}_{\text {in }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0\), Feedback pin tied 5 V Tap.
Note 12: Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Note 13: Thermal regulation is defined as the change in output voltage at a time \(T\) after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50 mA load pulse at \(\mathrm{V}_{\mathrm{IN}}=30 \mathrm{~V}(1.25 \mathrm{~W}\) pulse) for \(T=10 \mathrm{~ms}\).
Note 14: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.
Note 15: Line regulation for the LP2951 is tested at \(150^{\circ} \mathrm{C}\) for \(\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}\). For \(\mathrm{I}_{\mathrm{L}}=100 \mu \mathrm{~A}\) and \(\mathrm{T}_{J}=125^{\circ} \mathrm{C}\), line regulation is guaranteed by design to \(0.2 \%\). See Typical Performance Characteristics for line regulation versus temperature and load current.

\section*{Typical Performance Characteristics}





Output Voltage vs.
Temperature of 3


Quiescent Current






Typical Performance Characteristics (Continued)



LP2951
Feedback Bias Current





LP2951
Feedback Pin Current





\section*{Typical Performance Characteristics (Continued)}


LP2950 Maximum Rated Output Current


Thermal Response

the error amplifier at lower gains so that more output capacitance is needed. For the worst-case situation of a 100 mA load at 1.23 V output (Output shorted to Feedback) a \(3.3 \mu \mathrm{f}\) (or greater) capacitor should be used.
Unlike many other regulators, the L2950 will remain stable and in regulation with no load in addition to the internal voltage divider. This is especially important in CMOS RAM keep-alive applications. When setting the output voltage of the LP2951 version with external resistors, a minimum load of \(1 \mu \mathrm{~A}\) is recommended.
A \(0.1 \mu \mathrm{f}\) capacitor should be placed from the LP2950/LP2951 input to ground if there is more than 10 inches of wire between the input and the AC filter capacitor or if a battery is used as the input.
Stray capacitance to the LP2951 Feedback terminal (pin 7) can cause instability. This may especially be a problem

\section*{Application Hints}

\section*{EXTERNAL CAPACITORS}

A \(1.0 \mu \mathrm{f}\) (or greater) capacitor is required between the LP2950/LP2951 output and ground for stability. Without this capacitor the part will oscillate. Most types of tantalum or aluminum electrolytics work fine here; even film types work but are not recommended for reasons of cost. Many aluminum electrolytics have electrolytes that freeze at about \(-30^{\circ} \mathrm{C}\), so solid tantalums are recommended for operation below \(-25^{\circ} \mathrm{C}\). The important parameters of the capacitor are an ESR of about \(5 \Omega\) or less and a resonant frequency above 500 kHz . The value of this capacitor may be increased without limit.

At lower values of output current, less output capacitance is required for stability. The capacitor can be reduced to 0.33 \(\mu \mathrm{f}\) for currents below 10 mA or \(0.1 \mu \mathrm{f}\) for currents below 1 mA . Using the 8 -Pin versions at voltages below 5 V runs

\section*{Application Hints (Continued)}
when using high value external resistors to set the output voltage. Adding a 100 pf capacitor between Output and Feedback and increasing the output capacitor to at least 3.3 \(\mu \mathrm{f}\) will fix this problem.

\section*{ERROR DETECTION COMPARATOR OUTPUT}

The comparator produces a logic low output whenever the LP2951 output falls out of regulation by more than approximately \(5 \%\). This figure is the comparator's built-in offset of about 60 mV divided by the 1.235 reference voltage. (Refer to the block diagram in the front of the datasheet.) This trip level remains " \(5 \%\) below normal" regardless of the programmed output voltage of the 2951. For example, the error flag trip level is typically 4.75 V for a 5 V output or 11.4 V for a 12 V output. The out of regulation condition may be due either to low input voltage, current limiting, or thermal limiting. Figure 1 below gives a timing diagram depicting the \(\overline{E R R O R}\) signal and the regulated output voltage as the LP2951 input is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high at about 5 V input (the input voltage at which VOUT \(=4.75\) ). Since the LP2951's dropout voltage is load-dependent (see curve in typical performance characteristics), the input voltage trip point (about 5 V ) will vary with the load current. The output voltage trip point (approx. 4.75V) does not vary with load.
The error comparator has an open-collector output which requires an external pullup resistor. This resistor may be returned to the 5 V output or some other supply voltage depending on system requirements. In determining a value for this resistor, note that while the output is rated to sink 400 \(\mu \mathrm{A}\), this sink current adds to battery drain in a low battery condition. Suggested values range from 100 k to \(1 \mathrm{M} \Omega\). The resistor is not required if this output is unused.

\section*{PROGRAMMING THE OUTPUT VOLTAGE (LP2951)}

The LP2951 may be pin-strapped for 5V using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (5V Tap). Alternatively, it may be programmed for any output voltage between its 1.235 V reference and its 30 V maximum rating. As seen in Figure 2, an external pair of resistors is required.
The complete equation for the output voltage is
\[
V_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{REF}} \cdot\left(1+\frac{\mathrm{R}_{1}}{\mathrm{R}_{2}}\right)+\mathrm{I}_{\mathrm{FB}} \mathrm{R}_{1}
\]
where \(\mathrm{V}_{\text {REF }}\) is the nominal 1.235 reference voltage and \(\mathrm{I}_{\mathrm{FB}}\) is the feedback pin bias current, nominally -20 nA . The
minimum recommended load current of \(1 \mu \mathrm{~A}\) forces an upper limit of \(1.2 \mathrm{M} \Omega\) on the value of \(R_{2}\), if the regulator must work with no load (a condition often found in CMOS in standby). I IFB will produce a \(2 \%\) typical error in VOUT which may be eliminated at room temperature by trimming \(R_{1}\). For better accuracy, choosing \(\mathrm{R}_{2}=100 \mathrm{k}\) reduces this error to \(0.17 \%\) while increasing the resistor program current to 12 \(\mu \mathrm{A}\). Since the LP2951 typically draws \(60 \mu \mathrm{~A}\) at no load with Pin 2 open-circuited, this is a small price to pay.

\section*{REDUCING OUTPUT NOISE}

In reference applications it may be advantageous to reduce the AC noise present at the output. One method is to reduce the regulator bandwidth by increasing the size of the output capacitor. This is the only way noise can be reduced on the 3 lead LP2950 but is relatively inefficient, as increasing the capacitor from \(1 \mu \mathrm{~F}\) to \(220 \mu \mathrm{~F}\) only decreases the noise from \(430 \mu \mathrm{~V}\) to \(160 \mu \mathrm{~V}\) rms for a 100 kHz bandwidth at 5 V output.
Noise can be reduced fourfold by a bypass capacitor accross \(R_{1}\), since it reduces the high frequency gain from 4 to unity. Pick
\[
\mathrm{C}_{\mathrm{BYPASS}} \cong \frac{1}{2 \pi \mathrm{R}_{1} \cdot 200 \mathrm{~Hz}}
\]
or about \(0.01 \mu \mathrm{~F}\). When doing this, the output capacitor must be increased to \(3.3 \mu \mathrm{~F}\) to maintain stability. These changes reduce the output noise from \(430 \mu \mathrm{~V}\) to \(100 \mu \mathrm{~V}\) rms for a 100 kHz bandwidth at 5 V output. With the bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.


FIGURE 1. ERROR Output Timing


FIGURE 2. Adjustable Regulator

\section*{Typical Applications}


300 mA Regulator with 0.75V Dropout


Low Drift Current Source


TL/H/8546-21
Wide Input Voltage Range Current


TL/H/8546-9
*Minimum input-output voltage ranges from 40 mV to 400 mV , depending on load current. Current limit is typically 160 mA .


TL/H/8546-10
*Minimum input-output voltage ranges from 40 mV to 400 mV , depending on load current. Current limit is typically 160 mA .

Typical Applications (Continued)
Regulator with Early Warning and Auxiliary Output

- Early warning flag on low input voltage
- Main output latches off at lower input voltages
- Battery backup on auxiliary output

Operation: Reg. \#1's \(\mathrm{V}_{\text {out }}\) is programmed one diode drop above 5 V . Its error flag becomes active when \(\mathrm{V}_{\text {in }} \leq 5.7 \mathrm{~V}\). When \(\mathrm{V}_{\text {in }}\) drops below 5.3 V , the error flag of Reg. \#2 becomes active and via Q1 latches the main output off. When \(V_{\text {in }}\) again exceeds 5.7 V Reg. \# 1 is back in regulation and the early warning signal rises, unlatching Reg. \# 2 via D3.

Latch Off When Error Flag Occurs


2 Ampere Low Dropout Regulator


TL/H/8546-13
\(V_{\text {out }}=1.23 \mathrm{~V}\left(1+\frac{R_{1}}{R_{2}}\right)\)
For \(5 \mathrm{~V}_{\text {out, }}\), use internal resistors. Wire pin 6 to \(7, \&\) wire pin 20 to \(+\mathrm{V}_{\text {out }}\) Buss.

5V Regulator with 2.5V Sleep Function

*High input lowers \(\mathrm{V}_{\text {out }}\) to 2.5 V
TL/H/8546-14
Open Circuit Detector for \(4 \rightarrow 20 \mathrm{~mA}\) Current Loop


Typical Applications (Continued)

*Optional Latch off when drop out occurs. Adjust R3 for C 2 Switching when \(V_{\text {in }}\) is 6.0 V .
**Outputs go low when \(\mathrm{V}_{\text {in }}\) drops below designated thresholds.

\section*{Low Battery Disconnect}

For values shown, Regulator shuts down when \(\mathrm{V}_{\text {in }}<5.5 \mathrm{~V}\) and turns on again at 6.0 V . Current drain in disconnected mode is \(\approx 150 \mu \mathrm{~A}\).

*Sets disconnect Voltage
**Sets disconnect Hysteresis

Typical Applications (Continued)


TL/H/8546-18


Section 2
Operational Amplifiers

Section 2 Contents
Operational Amplifiers Definition of Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4
Operational Amplifiers Selection Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5
* LF147/LF347/LF347A Wide Bandwidth Quad JFET Input Operational Amplifiers ........... . . 2-14

LF155/LF156/LF157 Series Monolothic JFET Input Operational Amplifiers ................... . . 2-23
LF155, LF155A, LF255, LF355, LF355A, LF355B Low Supply Current . . . . . . . . . . . . . . . . . . . . . . . 2-23
LF156, LF156A, LF256, LF356, LF356A, LF356B Wide Band. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-23
LF157, LF157A, LF257, LF357, LF357A, LF357B Wide Band Decompensated (AVMIN = 5) . 2-23
LF351 Wide Bandwidth JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-38
LF353 Wide Bandwidth Dual JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-46
LF400C Fast Settling JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-55
* LF401 Precision Fast Settling JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-64

LF411A/LF411 Low Offset, Low Drift JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . 2-73
LF412A/LF412 Low Offset, Low Drift Dual JFET Operational Amplifier . . . . . . . . . . . . . . . . . . . . 2-80
LF441A/LF441 Low Power JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-87
LF442A/LF442 Dual Low Power JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . 2-94
LF444A/LF444 Quad Low Power JFET Input Operational Amplifier ............................ . 2-103
* LF455/LF456/LF457 Series Monolithic JFET Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . 2-110

LF13741 Monolithic JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-112
LH0003/LH0003C Wide Bandwidth Operational Amplifier........................................ . . 2-124
LH0004/LH0004C High Voltage Operational Amplifier. ............................................ . 2-127
LH0020/LH0020C High Gain Operational Amplifier ............................................... 2-131
LH0021/LH0021C 1.0 Amp Power Operational Amplifier: LH0041/LH0041C 0.2 Amp Power Operational Amplifier

2-134
LH0022/LH0022C High Performance FET Op Amp; LH0042/LH0042C Low Cost FET Op Amp; LH0052/LH0052C Precision FET Op Amp 2-138
LH0024/LH0024C High Slew Rate Operational Amplifier ........................................ . . 2-150
LH0032/LH0032A/LH0032C/LH0032AC Ultra Fast FET-Input Operational Amplifier ......... 2-154
LH0044 Series Precision Low Noise Operational Amplifiers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-161
LH0045/LH0045C Two Wire Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-169
LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier ................................... 2-181
LH0062/LH0062C High Speed FET Operational Amplifier ....................................... . 2-184
LH0082 Optical Communication Receiver/Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-193
LH0086/LH0086C Digitally-Programmable-Gain Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-207
LH0101/LH0101C/LH0101A/LH0101AC Power Operational Amplifier ........................ . . 2-214
* LH4101/LH4001C Wideband High Current Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . 2-225
* LH4104/LH4104C Fast Settling High Current Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . 2-230
* LH4105 Precision Fast Settling High Current Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . 2-236

LM10/LM10B(L)/LM10C(L) Op Amp and Voltage Reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-242
LM11/LM11C/LM11CL Operational Amplifiers ..................................................... . . . . 2-259
* LM12(L/C/CL) 150W Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-272

LM101A/LM201A/LM301A Operational Amplifiers ................................................ . . . 2-285
LM107/LM207/LM307 Operational Amplifiers .................................................... . 2-295
LM108/LM208/LM308 Operational Amplifiers ...................................................... . . . 2-301
LM108A/LM208A/LM308A Operational Amplifiers ................................................ . . 2-308
LM112/LM212/LM312 Operational Amplifiers ...................................................... . 2-314
LM118/LM218/LM318 Operational Amplifiers ................................................. 2-319
LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902 Low Power Quad Operational
Amplifiers
2-329
*Devices Not Covered In Last Publication
Section 2 Contents (Continued)
LM143/LM343 High Voltage Operational Amplifier ..... 2-342
LM144/LM344 High Voltage, High Slew Rate Operational Amplifiers ..... 2-352
LM146/LM246/LM346 Programmable Quad Operational Amplifiers ..... 2-359
LM148/LM248/LM348 Quad 741 Op Amps; LM149/LM249/LM349 Wide Band Decompensated (AV(MIN) = 5) ..... 2-371
LM158/LM258/LM358/LM158A/LM258A/LM358A, LM2904 Low Power Dual Operational Amplifiers ..... 2-384
LM192/LM292/LM392, LM2924 Low Power Operational Amplifier/Voltage Comparator ..... 2-397
LM359 Dual, High Speed, Programmable Current Mode (Norton) Amplifier ..... 2-401
* LM604A/LM604 4 Channel MUX-Amp ..... 2-419
* LM607/LM607A/LM607B Precision Operational Amplifier ..... 2-432
* LM611 Adjustable Micropower Floating Voltage Reference and Single-Supply Operational Amplifier ..... 2-438
* LM614 Adjustable Micropower Floating Voltage Reference and Four Single-Supply Operational Amplifiers ..... 2-439
* LM675 Power Operational Amplifier ..... 2-440
LM741 Operational Amplifier ..... 2-447
LM833 Dual Audio Operational Amplifier ..... 2-450
* LM837 Low Noise Quad Operational Amplifier ..... 2-459
LM1558/LM1458 Dual Operational Amplifier ..... 2-465
LM2900/LM3900/LM3301/LM3401 Quad Amplifiers ..... 2-467
LM3080/LM3080A Operational Transconductance Amplifier ..... 2-485
LM4250/LM4250C Programmable Operational Amplifiers ..... 2-489
* LM6161/LM6261/LM6361 High Speed Operational Amplifiers ..... 2-496
* LM6164/LM6264/LM6364 High Speed Operational Amplifiers ..... 2-500
* LM6165/LM6265/LM6365 High Speed Operational Amplifiers ..... 2-504
LM13080 Programmable Power Operational Amplifiers ..... 2-508
LM13600/LM13600A Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers ..... 2-516
LM13700/LM13700A Dual Operational Transconductance Amplifier with Linearizing Diodes and Buffers ..... 2-534
* LM18272 Dual Power Operational Amplifier ..... 2-554
* LMC660 CMOS Quad Operational Amplifier ..... 2-555
* LMC668A/LMC668 Chopper Stabilized Operational Amplifier ..... 2-559
* LMC669 Auto Zero ..... 2-566
* LP124/LP2902/LP324 Micropower Quad Operational Amplifier ..... 2-580
* TL081CP Wide Bandwidth JFET Input Operational Amplifier ..... 2-587
* TL082CP Wide Bandwidth Dual JFET Input Operational Amplifier ..... 2-594

National Semiconductor Corporation

\section*{Operational Amplifiers Definition of Terms}

Bandwidth: That frequency at which the voltage gain is reduced to \(1 / \sqrt{2}\) times the low frequency value.
Common-Mode Rejection Ratio: The ratio of the input common-mode voltage range to the peak-to-peak change in input offset voltage over this range.
Harmonic Distortion: That percentage of harmonic distortion being defined as one-hundred times the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental. \% harmonic distortion \(=\)
\[
\frac{\left(V 2^{2}+V 3^{2}+V 4^{2}+\ldots\right)^{1 / 2}(100 \%)}{V 1}
\]
where V 1 is the rms amplitude of the fundamental and V 2, V3, \(\mathrm{V} 4, \ldots\) are the rms amplitudes of the individual harmonics.
Input Bias Current: The average of the two input currents. Input Common-Mode Voltage Range: The range of voltages on the input terminals for which the amplifier is operational. Note that the specifications are not guaranteed over the full common-mode voltage range unless specifically stated.
Input Impedance: The ratio of input voltage to input current under the stated conditions for source resistance ( \(\mathrm{R}_{\mathrm{S}}\) ) and load resistance ( \(\mathrm{R}_{\mathrm{L}}\) ).
Input Offset Current: The difference in the currents into the two input terminals when the output is at zero.
Input Offset Voltage: That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
Input Voltage Range: The range of voltages on the input terminals for which the amplifier operates within specifications.

Large-Signal Voltage Gain: The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
Output Impedance: The ratio of output voltage to output current under the stated conditions for source resistance ( \(R_{S}\) ) and load resistance ( \(R_{L}\) ).
Output Resistance: The small signal resistance seen at the output with the output voltage near zero.
Output Voltage Swing: The peak output voltage swing, referred to zero, that can be obtained without clipping.
Offset Voltage Temperature Drift: The average drift rate of offset voltage for a thermal variation from room temperature to the indicated temperature extreme.
Power Supply Rejection: The ratio of the change in input offset voltage to the change in power supply voltages producing it.
Settling Time: The time between the initiation of the input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.
Slew Rate: The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
Supply Current: The current required from the power supply to operate the amplifier with no load and the output midway between the supplies.
Transient Response: The closed-loop step-function response of the amplifier under small-signal conditions.
Unity Gain Bandwidth: The frequency range from dc to the frequency where the amplifier open loop gain rolls off to one.
Voltage Gain: The ratio of output voltage to input voltage under the stated conditions for source resistance ( \(\mathrm{R}_{\mathrm{S}}\) ) and load resistance ( \(\mathrm{R}_{\mathrm{L}}\) ).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{National Semiconductor Corporation} \\
\hline \multicolumn{9}{|c|}{General Purpose Operational Amplifier Selection Guide} \\
\hline Part \# & \[
v_{0 s}
\] & \[
I_{B}
\] & GBW & \begin{tabular}{l}
Slew \\
Rate
\end{tabular} & Supply Current & & & Special \\
\hline & mV (Max) & nA (Max) & MHz (Typ) & \[
\mathrm{V} / \mu \mathrm{s} \text { (Typ) }
\] & (Note 3) mA (Max) & \[
\underset{V}{M i n}
\] & \[
\begin{gathered}
\text { Max } \\
\mathbf{V}
\end{gathered}
\] & Features \\
\hline \multicolumn{9}{|c|}{Military Temperature Range ( \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ) Specs at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 1)} \\
\hline LH0044A & 0.025 & 15 & 0.4 & 0.06 & 3 & \(\pm 3\) & \(\pm 20\) & \\
\hline LM607A & 0.025 & 2 & 1.8 & 0.7 & 1.5 & * & \(\pm 22\) & \\
\hline LH0044 & 0.05 & 30 & 0.4 & 0.06 & 4 & \(\pm 3\) & \(\pm 20\) & \\
\hline LM607B & 0.05 & 3 & 1.8 & 0.7 & 1.5 & * & \(\pm 22\) & \\
\hline LM11 & 0.3 & 0.05 & * & 0.3 & 0.6 & * & \(\pm 20\) & \\
\hline LF411A & 0.5 & 0.2 & 4 & 15 & 2.8 & \(\pm 6\) & \(\pm 22\) & \\
\hline LF441A & 0.5 & 0.05 & 1 & 1 & 0.2 & \(\pm 6\) & \(\pm 22\) & \\
\hline LH0052 & 0.5 & 0.003 & 1 & 3 & 3.5 & \(\pm 5\) & \(\pm 22\) & \\
\hline LM108A & 0.5 & 2 & 1 & 0.3 & 0.4 & \(\pm 2\) & \(\pm 20\) & \\
\hline LF412A & 1 & 0.2 & 4 & 15 & 5.6 & \(\pm 6\) & \(\pm 22\) & Dual BiFet \\
\hline LF442A & 1 & 0.05 & 1 & 1 & 0.4 & \(\pm 6\) & \(\pm 22\) & Dual BiFet \\
\hline LH0004 & 1 & 100 & * & * & 0.15 & \(\pm 5\) & \(\pm 45\) & \\
\hline LM604A & 1 & 40 & 7 & 2 & 8 & 4 & 36 & Multiplexed OA \\
\hline LF155A & 2 & 0.05 & 2.5 & 5 & 4 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF156A & 2 & 0.05 & 5 & 12 & 7 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF157A & 2 & 0.05 & 25 & 50 & 7 & \(\pm 5\) & \(\pm 22\) & Minimum Gain of 5 \\
\hline LF411 & 2 & 0.2 & 4 & 15 & 3.4 & \(\pm 6\) & \(\pm 18\) & \\
\hline LMC660A & 2 & 0.02 & 1.5 & 1.7 & 2.2 & 5 & 15 & Quad CMOS \\
\hline LM10 & 2 & 20 & * & * & 0.4 & & & OA + Reference \\
\hline LM101A & 2 & 75 & 1 & 0.5 & 3 & \(\pm 3\) & \(\pm 22\) & \\
\hline LM107 & 2 & 75 & 1 & 0.5 & 3 & \(\pm 3\) & \(\pm 22\) & \\
\hline LM108 & 2 & 2 & 1 & 0.3 & 0.4 & \(\pm 2\) & \(\pm 20\) & \\
\hline LM112 & 2 & 2 & 1 & 0.2 & 0.6 & \(\pm 2\) & \(\pm 20\) & Compensated LM108 \\
\hline LM124A & 2 & 50 & * & * & 3 & 3 & 32 & Quad \\
\hline LM158A & 2 & 50 & * & * & 1.2 & 3 & 32 & Dual \\
\hline LP124 & 2 & 4 & 0.1 & 0.05 & 0.13 & 3 & 32 & Quad \\
\hline LH0020 & 2.5 & 250 & * & * & 5 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF412 & 3 & 0.2 & 4 & 15 & 6.8 & \(\pm 6\) & \(\pm 22\) & Dual \\
\hline LM741A & 3 & 80 & 1.5 & 0.7 & 2.8 & \(\pm 3\) & \(\pm 22\) & \\
\hline LH0022 & 4 & 0.01 & 1 & 3 & 3.5 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF155 & 5 & 0.1 & 2.5 & 5 & 4 & \(\pm 5\) & \(\pm 22\) & \\
\hline
\end{tabular}

General Purpose Operational Amplifier Selection Guide (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Part \#} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{V}_{\text {OS }} \\
\mathbf{m V}(\text { Max })
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{I}_{\mathrm{B}} \\
\mathrm{nA}(\mathrm{Max})
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { GBW } \\
\mathrm{MHz} \text { (Тyp) }
\end{gathered}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
Slew \\
Rate V/ \(\mu \mathrm{s}\) (Typ)
\end{tabular}} & \multirow[t]{2}{*}{Supply Current (Note 3) mA (Max)} & \multicolumn{2}{|l|}{Supply Voltage} & \multirow[t]{2}{*}{Special Features} \\
\hline & & & & & & Min
\[
\mathbf{v}
\] & \[
\underset{V}{\operatorname{Max}}
\] & \\
\hline \multicolumn{9}{|c|}{Military Temperature Range ( \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ) Specs at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (continued)} \\
\hline LF156 & 5 & 0.1 & 5 & 12 & 7 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF157 & 5 & 0.1 & 20 & 50 & 7 & \(\pm 5\) & \(\pm 22\) & Minimum Gain of 5 \\
\hline LF147 & 5 & 0.2 & 4 & 13 & 11 & \(\pm 6\) & \(\pm 22\) & Quad BiFet \\
\hline LF412 & 5 & 0.2 & 4 & 15 & 6.8 & \(\pm 6\) & \(\pm 18\) & Dual BiFet \\
\hline LF442 & 5 & 0.1 & 1 & 1 & 0.5 & \(\pm 6\) & \(\pm 18\) & Dual BiFet \\
\hline LF444A & 5 & 0.1 & 1 & 1 & 0.80 & \(\pm 6\) & \(\pm 22\) & Quad BiFet \\
\hline LH0086 & 5 & 0.5 & 3 & 10 & 15.5 & \(\pm 8\) & \(\pm 18\) & Programmable Gain OA \\
\hline LM124 & 5 & 150 & * & * & 3 & 3 & 32 & Quad \\
\hline LM143 & 5 & 20 & 1 & 2.5 & 4 & \(\pm 4\) & \(\pm 40\) & \\
\hline LM144 & 5 & 20 & 1 & 2.5 & 4 & \(\pm 4\) & \(\pm 40\) & Minimum Gain of 10 \\
\hline LM146 & 5 & 100 & 1.2 & 0.4 & 2 & \(\pm 1.5\) & \(\pm 22\) & (Note 5) \\
\hline LM148 & 5 & 100 & 1 & 0.5 & 3.6 & \(\pm 5\) & \(\pm 22\) & Quad \\
\hline LM149 & 5 & 100 & 4 & 2 & 3.6 & \(\pm 5\) & \(\pm 22\) & Minimum Gain of 5, Quad \\
\hline LM158 & 5 & 150 & * & * & 1.2 & 3 & 32 & Dual \\
\hline LM192 & 5 & 150 & * & * & 2 & 3 & 32 & Comparator and Op Amp \\
\hline LM741 & 5 & 500 & * & 0.5 & 2.8 & \(\pm 3\) & \(\pm 22\) & \\
\hline LM1558 & 5 & 500 & * & * & 5 & \(\pm 3\) & \(\pm 22\) & Dual \\
\hline LM4250 & 5 & 50 & 0.2 & 0.2 & 0.1 & \(\pm 1\) & \(\pm 18\) & (Note 5) \\
\hline LH0042 & 20 & 0.025 & 1 & 3 & 3.5 & \(\pm 5\) & \(\pm 22\) & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Part \#} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V}_{\mathrm{OS}} \\
\mathrm{mV} \text { (Max) }
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{I}_{\mathrm{B}} \\
\mathrm{nA}(\text { Max })
\end{gathered}
\]} & \multirow[t]{2}{*}{GBW MHz (Typ)} & \multirow[t]{2}{*}{\begin{tabular}{l}
Slew \\
Rate V/ \(\mu \mathrm{s}\) (Typ)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Supply \\
Current \\
(Note 3) \\
mA (Max)
\end{tabular}} & \multicolumn{2}{|l|}{Supply Voltage} & \multirow[t]{2}{*}{Special Features} \\
\hline & & & & & & \[
\operatorname{Min}
\]
\[
\mathbf{V}
\] & \[
\begin{gathered}
\text { Max } \\
\mathbf{V}
\end{gathered}
\] & \\
\hline \multicolumn{9}{|c|}{Industrial Temperature Range ( \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) (Note 1)} \\
\hline LMC669B & 0.025 & 0.1 & * & * & 6 & \(\pm 8\) & \(\pm 22\) & Autozero Block \\
\hline LH0044B & 0.05 & 30 & 0.4 & 0.06 & 4 & \(\pm 3\) & \(\pm 20\) & \\
\hline LH0044C & 0.05 & 30 & 0.4 & 0.06 & 4 & \(\pm 3\) & \(\pm 20\) & \\
\hline LMC669C & 0.05 & 0.1 & * & * & 6 & \(\pm 8\) & \(\pm 22\) & Autozero Block \\
\hline LM208A & 0.5 & 2 & 1 & 0.3 & 0.6 & \(\pm 2\) & \(\pm 20\) & \\
\hline LH0052C & 1 & 0.005 & 1 & 3 & 3.8 & \(\pm 5\) & \(\pm 22\) & \\
\hline LMC660A & 2 & 0.02 & 1.5 & 1.7 & 2.2 & 5 & 15 & Quad CMOS \\
\hline LM10B(L) & 2 & 20 & * & * & 0.4 & & & Op Amp and Reference \\
\hline LM201A & 2 & 75 & 1 & 0.5 & 3 & \(\pm 3\) & \(\pm 22\) & \\
\hline LM207 & 2 & 75 & 1 & 0.5 & 3 & \(\pm 3\) & \(\pm 22\) & \\
\hline LM208 & 2 & 2 & 1 & 0.3 & 0.6 & \(\pm 2\) & \(\pm 20\) & \\
\hline LM212 & 2 & 2 & 1 & 0.3 & 0.6 & \(\pm 2\) & \(\pm 20\) & Compensated LM208 \\
\hline LM224A & 3 & 80 & * & * & 2 & 3 & 32 & Quad \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Part \#} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{V O S}_{\text {OS }} \\
\mathrm{mV}(\text { Max })
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{I}_{\mathrm{B}} \\
\mathrm{nA}(\mathrm{Max})
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { GBW } \\
\text { MHz (Тур) }
\end{gathered}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
Slew \\
Rate V/ \(\mu \mathrm{s}\) (Typ)
\end{tabular}} & \multirow[t]{2}{*}{Supply Current (Note 3) mA (Max)} & \multicolumn{2}{|l|}{Supply Voltage} & \multirow[t]{2}{*}{Special Features} \\
\hline & & & & & & \[
\begin{gathered}
\mathrm{Min} \\
\mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
\operatorname{Max} \\
\mathbf{V}
\end{gathered}
\] & \\
\hline \multicolumn{9}{|c|}{Commercial Temperature Range ( \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ) (continued)} \\
\hline LF411 & 2 & 0.2 & 4 & 15 & 3.4 & \(\pm 6\) & \(\pm 22\) & \\
\hline LF412 & 3 & 0.2 & 4 & 15 & 6.8 & \(\pm 6\) & \(\pm 22\) & Dual \\
\hline LM324A & 3 & 100 & * & * & 3 & 3 & 32 & Quad \\
\hline LM358A & 3 & 100 & * & * & 2 & 3 & 32 & Dual \\
\hline LM604 & 3 & 60 & 5 & 7 & 9 & 4 & 36 & Multiplexed Op Amp \\
\hline LM741E & 3 & 80 & 1.5 & 0.7 & 2.8 & \(\pm 3\) & \(\pm 22\) & \\
\hline LM10C(L) & 4 & 30 & * & * & 0.5 & & & OA and Reference \\
\hline LP324 & 4 & 10 & 0.1 & 0.05 & 0.15 & 3 & 32 & \\
\hline LF347B & 5 & 0.2 & 4 & 13 & 11 & \(\pm 6\) & \(\pm 22\) & Quad \\
\hline LF355B & 5 & 0.1 & 2.5 & 5 & 4 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF356B & 5 & 0.1 & 5 & 12 & 4 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF357B & 5 & 0.1 & 20 & 50 & 7 & \(\pm 5\) & \(\pm 22\) & \\
\hline LF441 & 5 & 0.1 & 1 & 1 & 0.25 & \(\pm 6\) & \(\pm 22\) & \\
\hline LF442 & 5 & 0.1 & 1 & 1 & 0.5 & \(\pm 6\) & \(\pm 22\) & Dual \\
\hline LM11CL & 5 & 0.2 & * & 0.3 & 0.8 & * & \(\pm 20\) & \\
\hline LM392 & 5 & 250 & * & * & 2 & 3 & 32 & \\
\hline LM833 & 5 & 1000 & 10 & 5 & 8 & * & \(\pm 18\) & Dual Low Noise \\
\hline LMC660 & 6 & 0.02 & 1.5 & 1.7 & 2.7 & 5 & 15 & Quad CMOS \\
\hline LM346 & 6 & 250 & 0.5 & 0.4 & 2.5 & \(\pm 1.5\) & \(\pm 22\) & (Note 5) \\
\hline LM348 & 6 & 200 & 1 & 0.5 & 4.5 & \(\pm 5\) & \(\pm 18\) & \\
\hline LM349 & 6 & 200 & 4 & 2 & 4.5 & \(\pm 5\) & \(\pm 18\) & \\
\hline LM741C & 6 & 500 & 1.5 & 0.5 & 2.8 & \(\pm 3\) & \(\pm 18\) & \\
\hline LM1458 & 6 & 500 & * & * & 5.6 & \(\pm 3\) & \(\pm 18\) & \\
\hline LM4250C & 6 & 75 & 0.2 & 0.2 & 0.1 & \(\pm 1\) & \(\pm 18\) & (Note 5) \\
\hline LM324 & 7 & 250 & * & * & 3 & 3 & 32 & \\
\hline LM358 & 7 & 250 & * & * & 2 & 3 & 32 & \\
\hline LM301A & 7.5 & 250 & 1 & 0.5 & 3 & \(\pm 3\) & \(\pm 18\) & \\
\hline LM307 & 7.5 & 250 & 1 & 0.5 & 3 & \(\pm 3\) & \(\pm 18\) & \\
\hline LM308 & 7.5 & 7 & 1 & 0.3 & 0.8 & \(\pm 2\) & \(\pm 18\) & \\
\hline LM312 & 7.5 & 7 & 1 & 0.2 & 0.8 & \(\pm 2\) & \(\pm 18\) & Compensated LM308 \\
\hline LM343 & 8 & 40 & 1 & 2.5 & 5 & \(\pm 4\) & \(\pm 34\) & \\
\hline LM344 & 8 & 40 & 1 & 2.5 & 5 & \(\pm 4\) & \(\pm 34\) & Minimum Gain of 10 \\
\hline LF347 & 10 & 0.2 & 4 & 13 & 11 & \(\pm 6\) & \(\pm 18\) & Quad BiFet \\
\hline LF351 & 10 & 0.2 & 4 & 13 & 3.4 & \(\pm 6\) & \(\pm 18\) & \\
\hline LF353 & 10 & 0.2 & 4 & 13 & 6.8 & \(\pm 6\) & \(\pm 18\) & Dual BiFet \\
\hline LF355 & 10 & 0.2 & 2.5 & 5 & 4 & \(\pm 5\) & \(\pm 18\) & \\
\hline LF356 & 10 & 0.2 & 5 & 12 & 10 & \(\pm 5\) & \(\pm 18\) & \\
\hline LF357 & 10 & 0.2 & 20 & 50 & 10 & \(\pm 5\) & \(\pm 18\) & Minimum Gain of 5 \\
\hline
\end{tabular}

\section*{General Purpose Operational Amplifier Selection Guide (Continued)}



Note: Datasheet should be referred to for conditions and more detailed information.

\section*{High Speed Operational Amplifier Selection Guide}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Part \# & Slew Rate V/ \(\mu \mathrm{s}\) (Typ) & \[
\begin{gathered}
\text { GBW } \\
\text { MHz (Тур) }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{OS}} \\
\mathrm{mV} \text { (Max) }
\end{gathered}
\] & \[
\begin{gathered}
\text { IS } \\
\text { mA (Max) } \\
\text { (Note 2) } \\
\hline
\end{gathered}
\] & Notes \\
\hline \multicolumn{6}{|l|}{GBW \(\geq \mathbf{4 M H z}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}\)} \\
\hline LH0024 & 500 & 70 & 8 & 15 & \\
\hline LH0032 & 500 & 70 & 15 & 22 & FET Input \\
\hline LM6361 & 300 & 50 & 20 & 6.8 & \\
\hline LM6364 & 300 & 175 & 9 & 6.8 & Min Gain of 5 \\
\hline LM6365 & 300 & 725 & 7 & 6.8 & Min Gain of 25 \\
\hline LH4101 & 250 & 40 & 15 & 40 & Medium Power JFET \\
\hline LF400 & 70 & 16 & 2.5 & 12 & Fast Settling JFET \\
\hline LF401 & 70 & 16 & 0.5 & 12 & Precision Fast Settling JFET \\
\hline LH0003 & 70 & 30 & 3 & 3 & \\
\hline LH0062 & 70 & 15 & 15 & 12 & FET Input \\
\hline LM318 & 70 & 15 & 10 & 10 & \\
\hline LF357 & 50 & 20 & 10 & 10 & Min Gain of 5, JFET \\
\hline LH4104 & 40 & 16 & 10 & 25 & Medium Power Fast Settling JFET \\
\hline LM359 & 30 & 30 & * & 22 & Dual Current Mode (Norton) Amp \\
\hline LF411 & 15 & 4 & 2 & 3.4 & JFET \\
\hline LF412 & 15 & 4 & 3 & 6.8 & Dual JFET \\
\hline LF347 & 13 & 4 & 10 & 11 & Quad JFET \\
\hline LF351 & 13 & 4 & 10 & 3.4 & JFET \\
\hline LF353 & 13 & 4 & 10 & 6.8 & Dual JFET \\
\hline LF356 & 12 & 4.5 & 10 & 10 & JFET \\
\hline LM833 & 7 & 15 & 5 & 8 & Dual Low Noise \\
\hline
\end{tabular}
*Not specified.
Note 1: Datasheet should be referred to for conditions and more detailed information. Many versions with better DC specs are available in addition to those listed above.
Note 2: Supply current is for all amplifiers in a package.

*Not Specified
Note 1: Refer to Datasheet for conditions and more detailed information.
Note 2: lout for the LM12 is dependent on the amount of power dissipated in the output transistor. The datasheet should be referred to, to determine amount of current available.

\section*{Special Amplifier Selection Guide}
\begin{tabular}{ll} 
LH0045 & Two Wire Transmitter \\
LH0082 & 20 MHz Transimpedance Amplifier \\
LH0086 & Programmable Gain Operational Amplifier \\
LM359 & Dual Current Mode (Norton) Amplifier \\
LM2900, 3900, & Quad Current Mode (Norton) Amplifier \\
\begin{tabular}{ll} 
3301, 3401 & \\
LM3080 & Operational Transconductance Amplifier \\
LM13600 & Dual Operational Transconductance Amplifier with Linearizing Diodes and Buffers \\
13700 & Improved Dual Operational Transconductance Amplifier with Linearizing Diodes and Buffers \\
LM604 & 4 In, 1 Out Multiplexed Op Amp \\
Note: Refer to the datasheet for specifications.
\end{tabular}
\end{tabular}

National Semiconductor Corporation

\section*{LF147/LF347/LF347B Wide Bandwidth Quad JFET Input Operational Amplifiers}


\section*{General Description}

The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.
The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

Features
\begin{tabular}{lr} 
- Internally trimmed offset voltage & 2 mV \\
Low input bias current & 50 pA \\
Low input noise current & \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
Wide gain bandwidth & 4 MHz \\
■ High slew rate & \(13 \mathrm{~V} / \mu \mathrm{s}\) \\
Low supply current & 7.2 mA \\
- High input impedance & \(1012 \Omega\) \\
Low total harmonic distortion \(\mathrm{A}_{\mathrm{V}}=10\), & \(<0.02 \%\) \\
RL10k, \(\mathrm{V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{BW}=20 \mathrm{~Hz}-20 \mathrm{kHz}\) & \\
Low \(1 / \mathrm{f}\) noise corner & 50 Hz \\
Fast settling time to \(0.01 \%\) & \(2 \mu \mathrm{~s}\)
\end{tabular}

\section*{Simplified Schematic}


TL/H/5647-13

\section*{Connection Diagram}

Dual-In-Line Package


Top View
Order Number LF147D, LF347D, LF147J, LF347BJ, LF347J, LF347M, LF347WM, LF347BN or LF347N See NS Package Number D14E, J14A, M14A, M14B or N14A

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lcc} 
& LF147 & LF347B/LF347 \\
Supply Voltage & \(\pm 22 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
Differential Input Voltage & \(\pm 38 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) \\
Input Voltage Range & \(\pm 19 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) \\
(Note 1) & & \\
\begin{tabular}{l} 
Output Short Circuit \\
Duration (Note 2)
\end{tabular} & Continuous & Continuous \\
\begin{tabular}{l} 
Power Dissipation \\
(Notes 3 and 9)
\end{tabular} & 900 mW & 1000 mW \\
\(\mathrm{~T}_{\mathrm{j}}\) max & & \\
\(\theta_{\mathrm{jA}}\) & \(150^{\circ} \mathrm{C}\) & \(150^{\circ} \mathrm{C}\) \\
Operating Temperature & \(105^{\circ} \mathrm{C} / \mathrm{W}\) & \(90^{\circ} \mathrm{C} / \mathrm{W}\) \\
Range & (Note 4) & (Note 4) \\
& &
\end{tabular}

LF147 LF347B/LF347
Storage Temperature Range
\[
-65^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 150^{\circ} \mathrm{C}
\]

Lead Temperature
\begin{tabular}{lll} 
(Soldering, 10 sec.\()\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
Soldering Information & & \\
\begin{tabular}{l} 
Dual-In-Line Package \\
Soldering (10 seconds)
\end{tabular} & & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & & \(215^{\circ} \mathrm{C}\) \\
\(\quad\) Vapor Phase ( 60 seconds) & & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

\section*{DC Electrical Characteristics (Note 5)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF147} & \multicolumn{3}{|c|}{LF347B} & \multicolumn{3}{|c|}{LF347} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \begin{tabular}{l}
\[
\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] \\
Over Temperature
\end{tabular} & & 1 & \[
\begin{aligned}
& 5 \\
& 8
\end{aligned}
\] & & 3 & \[
\begin{aligned}
& 5 \\
& 7
\end{aligned}
\] & & 5 & \[
\begin{aligned}
& 10 \\
& 13
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & 10 & & & 10 & & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline los & Input Offset Current & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 5,6)
\] \\
Over Temperature
\end{tabular} & & 25 & \[
\begin{gathered}
100 \\
25
\end{gathered}
\] & & 25 & \[
\begin{gathered}
100 \\
4 \\
\hline
\end{gathered}
\] & & 25 & \[
\begin{gathered}
100 \\
4 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 5,6)
\] \\
Over Temperature
\end{tabular} & & 50 & \[
\begin{gathered}
200 \\
50 \\
\hline
\end{gathered}
\] & & 50 & \[
\begin{array}{|c|}
\hline 200 \\
8 \\
\hline
\end{array}
\] & & 50 & \[
\begin{array}{|c|}
\hline 200 \\
8 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & \(10^{12}\) & & & \(10^{12}\) & & & 1012 & & \(\Omega\) \\
\hline Avol & Large Signal Voltage Gain & \[
\begin{array}{|l}
\hline \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
\text { Over Temperature } \\
\hline
\end{array}
\] & \[
\begin{array}{r}
50 \\
25 \\
\hline
\end{array}
\] & 100 & & 50
\[
25
\] & 100 & & \[
25
\]
\[
15
\] & 100 & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & \[
\begin{aligned}
& +15 \\
& -12 \\
& \hline
\end{aligned}
\] & & \(\pm 11\) & \[
\begin{aligned}
& +15 \\
& -12 \\
& \hline
\end{aligned}
\] & & \(\pm 11\) & \[
\begin{array}{r}
+15 \\
-12 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 80 & 100 & & 80 & 100 & & 70 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 7) & 80 & 100 & & 80 & 100 & & 70 & 100 & & dB \\
\hline Is & Supply Current & & & 7.2 & 11 & & 7.2 & 11 & & 7.2 & 11 & mA \\
\hline
\end{tabular}

AC Electrical Characteristics (Note 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF147} & \multicolumn{3}{|c|}{LF347B} & \multicolumn{3}{|c|}{LF347} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline & Amplifier to Amplifier Coupling & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \\
& \mathrm{f}=1 \mathrm{~Hz}-20 \mathrm{kHz} \\
& \text { (Input Referred) }
\end{aligned}
\] & & -120 & & & -120 & & & -120 & & dB \\
\hline SR & Slew Rate & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 13 & & & 13 & & & 13 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain-Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\) & & 4 & & & 4 & & & 4 & & MHz \\
\hline \(\mathrm{e}_{\mathrm{n}}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, R_{S}=100 \Omega, \\
& f=1000 \mathrm{~Hz}
\end{aligned}
\] & & 20 & & & 20 & & & 20 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{f}=1000 \mathrm{~Hz}\) & & 0.01 & & & 0.01 & & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of \(\theta_{\mathrm{j} A}\).
Note 4: The LF147 is available In the military temperature range \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\), while the LF347B and the LF347 are available in the commercial temperature range \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 70^{\circ} \mathrm{C}\). Junction temperature can rise to \(\mathrm{T}_{\mathrm{j}} \max =25^{\circ} \mathrm{C}\).
Note 5: Unless otherwise specified the specifications apply over the full temperature range and for \(\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}\) for the LF147 and for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) for the LF347B/ LF347. \(\mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\), and \(\mathrm{l}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 6: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{\mathrm{j}}\). Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(P_{D} . T_{j}=T_{A}+\theta_{j A} P_{D}\) where \(\theta_{j A}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from \(V_{S}= \pm 5 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) for the LF347 and LF347B and from \(V_{S}= \pm 20 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF147.
Note 8: Refer to RETS147X for LF147D and LF147J military specifications.
Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical Performance Characteristics


Typical Performance Characteristics (Continued)


TL/H/5647-3

Pulse Response \(R_{L}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\)


TIME ( \(0.2 \mu \mathrm{~S} / \mathrm{DIV}\) )


TIME ( \(2 \mu \mathrm{~s} / \mathrm{DIV}\) )



TIME ( \(5 \mu \mathrm{~s} / \mathrm{DIV}\) )
TL/H/5647-8

\section*{Application Hints}

The LF147 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET IITM). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages
should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier

\section*{Application Hints (Continued)}
output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3 V of the negative supply, an increase in input offset voltage may occur.
Each amplifier is individually biased by a zener reference which allows normal circuit operation on \(\pm 4.5 \mathrm{~V}\) power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.
The LF147 will drive a \(2 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed back-
wards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

\section*{Detailed Schematic}


TL/H/5647-9


Long Time Integrator with Reset, Hold and Starting Threshold Adjustment

- V OUT starts from zero and is equal to the integral of the input voltage with respect to the threshold voltage:
\[
\mathrm{V}_{\mathrm{OUT}}=\frac{1}{\mathrm{RC}} \int_{0}^{\mathrm{t}}\left(\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{TH}}\right) \mathrm{dt}
\]
- Output starts when \(V_{I N} \geq V_{T H}\)
- Switch S1 permits stopping and holding any output value
- Switch S2 resets system to zero

Typical Applications (Continued)

Universal State Variable Filter


For circuit shown:
\(\mathrm{f}_{\mathrm{O}}=3 \mathrm{kHz}, \mathrm{f}_{\mathrm{NOTCH}}=9.5 \mathrm{kHz}\)
\(\mathrm{Q}=3.4\)
Passband gain:
Highpass- 0.1
Bandpass-1
Lowpass-1
Notch-10
- \(f_{0} \times Q \leq 200 \mathrm{kHz}\)
- 10V peak sinusoidal output swing without slew limiting to 200 kHz
- See LM148 data sheet for design equations

\section*{National \\ Semiconductor Corporation \\ LF155/LF156/LF157 Series Monolithic JFET Input Operational Amplifiers}


LF155, LF155A, LF255, LF355, LF355A, LF355B Low Supply Current LF156, LF156A, LF256, LF356, LF356A, LF356B Wide Band LF157, LF157A, LF257, LF357, LF357A, LF357B Wide Band Decompensated (Avmin = 5) General Description

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BI-FETTM Technology). These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or commonmode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low \(1 / \mathrm{f}\) noise corner.

\section*{Advantages}

国 Replace expensive hybrid and module FET op amps
© Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance-very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads ( \(10,000 \mathrm{pF}\) ) without stability problems
m Internal compensation and large differential input voltage capability

\section*{Applications}

四 Precision high speed integrators
. Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers
w Photocell amplifiers
\(\square\) Sample and Hold circuits

\section*{Common Features}
(LF155A, LF156A, LF157A)
\begin{tabular}{lr}
\(\square\) Low input bias current & 30 pA \\
\(\square\) Low Input Offset Current & 3 pA \\
- High input impedance & \(101^{12} \Omega\) \\
\(\square\) Low input offset voltage & 1 mV \\
■ Low input offset voltage temp. drift & \(3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) \\
a Low input noise current & \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\(\square\) High common-mode rejection ratio & 100 dB \\
\(\square\) Large dc voltage gain & 106 dB
\end{tabular}

Uncommon Features
\begin{tabular}{llccc} 
& LF155A LF156A & \begin{tabular}{c} 
LF157A \\
\(\left(\mathbf{A}_{\mathbf{V}=5}\right)\)
\end{tabular} & Units \\
■ Extremely & 4 & 1.5 & 1.5 & \(\mu \mathrm{~s}\) \\
fast settling \\
time to
\end{tabular}

Simplified Schematic

\section*{Absolute Maximum Ratings}
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 8)
\begin{tabular}{|c|c|c|c|c|}
\hline & LF155A/6A/7A & LF155/6/7 & \[
\begin{gathered}
\text { LF355B/6B/7B } \\
\text { LF255/6/7 }
\end{gathered}
\] & \[
\begin{gathered}
\text { LF355/6/7 } \\
\text { LF355A/6A/7A }
\end{gathered}
\] \\
\hline Supply Voltage & \(\pm 22 \mathrm{~V}\) & \(\pm 22 \mathrm{~V}\) & \(\pm 22 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
\hline Differential Input Voltage & \(\pm 40 \mathrm{~V}\) & \(\pm 40 \mathrm{~V}\) & \(\pm 40 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) \\
\hline Input Voltage Range (Note 2) & \(\pm 20 \mathrm{~V}\) & \(\pm 20 \mathrm{~V}\) & \(\pm 20 \mathrm{~V}\) & \(\pm 16 \mathrm{~V}\) \\
\hline Output Short Circuit Duration & Continuous & Continuous & Continuous & Continuous \\
\hline TjMAX H-Package N-Package J-Package M-Package & \(150^{\circ} \mathrm{C}\) & \(150^{\circ} \mathrm{C}\)
\(150{ }^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 115^{\circ} \mathrm{C} \\
& 100^{\circ} \mathrm{C} \\
& 115^{\circ} \mathrm{C} \\
& 100^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& 115^{\circ} \mathrm{C} \\
& 100^{\circ} \mathrm{C} \\
& 115^{\circ} \mathrm{C} \\
& 100^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Power Dissipation at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Notes 1 an \\
H-Package (Still Air) \\
H-Package (400 LF/Min Air Flow) \\
N-Package \\
J-Package \\
M-Package
\end{tabular} & \[
\begin{gathered}
560 \mathrm{~mW} \\
1200 \mathrm{~mW}
\end{gathered}
\] & \[
\begin{gathered}
560 \mathrm{~mW} \\
1200 \mathrm{~mW} \\
1260 \mathrm{~mW}
\end{gathered}
\] & \begin{tabular}{l}
400 mW \\
1000 mW \\
670 mW \\
900 mW \\
380 mW
\end{tabular} & 400 mW 1000 mW 670 mW 900 mW 380 mW \\
\hline \begin{tabular}{l}
Thermal Resistance (Typical) \(\theta_{\mathrm{JA}}\) \\
H-Package (Still Air) \\
H-Package (400 LF/Min Air Flow) \\
N-Package \\
J-Package \\
M-Package
\end{tabular} & \[
\begin{array}{r}
225^{\circ} \mathrm{C} / \mathrm{W} \\
90^{\circ} \mathrm{C} / \mathrm{W}
\end{array}
\] & \[
\begin{array}{r}
225^{\circ} \mathrm{C} / \mathrm{W} \\
90^{\circ} \mathrm{C} / \mathrm{W} \\
100^{\circ} \mathrm{C} / \mathrm{W}
\end{array}
\] & \[
\begin{array}{r}
225^{\circ} \mathrm{C} / \mathrm{W} \\
90^{\circ} \mathrm{C} / \mathrm{W} \\
130^{\circ} \mathrm{C} / \mathrm{W} \\
100^{\circ} \mathrm{C} / \mathrm{W} \\
195^{\circ} \mathrm{C} / \mathrm{W}
\end{array}
\] & \[
\begin{array}{r}
225^{\circ} \mathrm{C} / \mathrm{W} \\
90^{\circ} \mathrm{C} / \mathrm{W} \\
130^{\circ} \mathrm{C} / \mathrm{W} \\
100^{\circ} \mathrm{C} / \mathrm{W} \\
195^{\circ} \mathrm{C} / \mathrm{W}
\end{array}
\] \\
\hline ```
(Typical) }\mp@subsup{0}{\textrm{JC}}{
    H-Package (Still Air)
    H-Package (400 LF/Min Air Flow)
``` & \[
\begin{gathered}
23^{\circ} \mathrm{C} / \mathrm{W} \\
10^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
\] & \[
\begin{aligned}
& 23^{\circ} \mathrm{C} / \mathrm{W} \\
& 10^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] & \[
\begin{aligned}
& 23^{\circ} \mathrm{C} / \mathrm{W} \\
& 10^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] & \[
\begin{aligned}
& 23^{\circ} \mathrm{C} / \mathrm{W} \\
& 10^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temp. (Soldering, 10 sec.\()\) Metal Can & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) \\
\hline Lead Temp. (Soldering, 10 sec.) Plastic Dip & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
\hline Soldering Information Dual-In-Line Package Soldering (10 sec.) & \(260^{\circ} \mathrm{C}\) & & & \\
\hline \begin{tabular}{l}
Small Outline Package \\
Vapor Phase ( 60 sec .) \\
Infrared (15 sec.)
\end{tabular} & \[
\begin{aligned}
& 215^{\circ} \mathrm{C} \\
& 220^{\circ} \mathrm{C}
\end{aligned}
\] & & & \\
\hline
\end{tabular}
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.
DC Electrical Characteristics (Note 3) \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF155A/6A/7A} & \multicolumn{3}{|c|}{LF355A/6A/7A} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \begin{tabular}{l}
\[
\mathrm{R}_{S}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] \\
Over Temperature
\end{tabular} & & 1 & \[
\begin{gathered}
2 \\
2.5
\end{gathered}
\] & & 1 & \[
\begin{gathered}
2 \\
2.3
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{OS}} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & & 3 & 5 & & 3 & 5 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\Delta \mathrm{TC} / \Delta \mathrm{V}_{\text {OS }}\) & Change in Average TC with \(V_{\text {OS }}\) Adjust & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\), (Note 4) & & 0.5 & & & 0.5 & & \begin{tabular}{l}
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
per mV
\end{tabular} \\
\hline los & Input Offset Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 3,5) \\
& \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {HIGH }}
\end{aligned}
\] & & 3 & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & & 3 & \[
\begin{gathered}
10 \\
1
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C},(\text { Notes } 3,5) \\
& T_{j} \leq T_{\text {HIGH }}
\end{aligned}
\] & & 30 & \[
\begin{aligned}
& 50 \\
& 25 \\
& \hline
\end{aligned}
\] & & 30 & \[
\begin{gathered}
50 \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Avol & Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\
& \text { Over Temperature } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 50 \\
& 25
\end{aligned}
\] & 200 & & \[
\begin{aligned}
& 50 \\
& 25
\end{aligned}
\] & 200 & & \[
\begin{aligned}
& \mathrm{V} / \mathrm{mV} \\
& \mathrm{~V} / \mathrm{mV}
\end{aligned}
\] \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{DC Electrical Characteristics \({ }_{\text {(Note }}\) 3) \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}\) (Continued)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF155A/6A/7A} & \multicolumn{3}{|c|}{LF355A/6A/7A} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & \(V_{S}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & \[
\begin{aligned}
& +15.1 \\
& -12 \\
& \hline
\end{aligned}
\] & & \(\pm 11\) & \[
\begin{gathered}
+15.1 \\
-12
\end{gathered}
\] & & V \\
\hline CMRR & Common-Mode Rejection Ratio & & 85 & 100 & & 85 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 6) & 85 & 100 & & 85 & 100 & & dB \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|l|}{LF155A/355A} & \multicolumn{3}{|l|}{LF156A/356A} & \multicolumn{3}{|l|}{LF157A/357A} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline SR & Slew Rate & \[
\begin{aligned}
& \text { LF155A/6A; } A_{V}=1, \\
& \text { LF157A; } A_{V}=5
\end{aligned}
\] & 3 & 5 & & 10 & 12 & & 40 & 50 & & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& \mathrm{~V} / \mu \mathrm{s}
\end{aligned}
\] \\
\hline GBW & Gain Bandwidth Product & & & 2.5 & & 4 & 4.5 & & 15 & 20 & & MHz \\
\hline \(\mathrm{t}_{\text {s }}\) & Settling Time to 0.01\% & (Note 7) & & 4 & & & 1.5 & & & 1.5 & & \(\mu \mathrm{s}\) \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& R_{S}=100 \Omega \\
& f=100 \mathrm{~Hz} \\
& \mathrm{f}=1000 \mathrm{~Hz}
\end{aligned}
\] & & \[
\begin{aligned}
& 25 \\
& 25
\end{aligned}
\] & & & \[
\begin{aligned}
& 15 \\
& 12
\end{aligned}
\] & & & \[
\begin{aligned}
& 15 \\
& 12
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
& \mathrm{nV} / \sqrt{\mathrm{Hz}}
\end{aligned}
\] \\
\hline \(\mathrm{i}_{\mathrm{n}}\) & Equivalent Input Noise Current & \[
\begin{aligned}
& \mathbf{f}=100 \mathrm{~Hz} \\
& \mathbf{f}=1000 \mathrm{~Hz}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & & & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & & & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}}
\end{aligned}
\] \\
\hline \(\mathrm{ClN}^{\text {N }}\) & Input Capacitance & & & 3 & & & 3 & & & 3 & & pF \\
\hline
\end{tabular}

\section*{DC Electrical Characteristics (Note 3)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF155/6/7} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\text { LF255/6/7 } \\
\text { LF355B/6B/7B }
\end{gathered}
\]} & \multicolumn{3}{|c|}{LF355/6/7} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{OS}}\) & Input Offset Voltage & \begin{tabular}{l}
\[
\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] \\
Over Temperature
\end{tabular} & & 3 & \[
\begin{aligned}
& 5 \\
& 7
\end{aligned}
\] & & 3 & \[
\begin{gathered}
5 \\
6.5
\end{gathered}
\] & & 3 & \[
\begin{aligned}
& 10 \\
& 13
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\mathrm{OS}} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & & 5 & & & 5 & & & 5 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\Delta \mathrm{TC} / \Delta \mathrm{V}_{\text {OS }}\) & Change in Average TC with \(V_{\text {OS }}\) Adjust & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\), (Note 4) & & 0.5 & & & 0.5 & & & 0.5 & & \[
\mu \mathrm{V} /{ }^{\circ} \mathrm{C}
\]
per mV \\
\hline los & Input Offset Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 3,5) \\
& \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {HIGH }} \\
& \hline
\end{aligned}
\] & & 3 & \[
\begin{aligned}
& 20 \\
& 20
\end{aligned}
\] & & 3 & \[
\begin{gathered}
20 \\
1 \\
\hline
\end{gathered}
\] & & 3 & \[
\begin{gathered}
50 \\
2 \\
\hline
\end{gathered}
\] & \[
\mathrm{pA}
\]
nA \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 3,5) \\
& \mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {HIGH }} \\
& \hline
\end{aligned}
\] & & 30 & \[
\begin{array}{|c|}
\hline 100 \\
50 \\
\hline
\end{array}
\] & & 30 & \[
\begin{array}{|c|}
\hline 100 \\
5
\end{array}
\] & & 30 & \[
\begin{array}{|c|}
\hline 200 \\
8
\end{array}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & \(10^{12}\) & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Avol & Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& V_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\
& \text { Over Temperature } \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
50 \\
25 \\
\hline
\end{array}
\] & 200 & & \[
\begin{array}{r}
50 \\
25 \\
\hline
\end{array}
\] & 200 & & \[
\begin{aligned}
& 25 \\
& 15
\end{aligned}
\] & 200 & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=10 \mathrm{k} \\
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & \[
\begin{gathered}
+15.1 \\
-12
\end{gathered}
\] & & \(\pm 11\) & \[
\begin{array}{|c} 
\pm 15.1 \\
-12
\end{array}
\] & & +10 & \[
\begin{array}{|c|}
\hline+15.1 \\
-12 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMRR & Common-Mode Rejection Ratio & & 85 & 100 & & 85 & 100 & & 80 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 6) & 85 & 100 & & 85 & 100 & & 80 & 100 & & dB \\
\hline
\end{tabular}

DC Electrical Characteristics \(T_{A}=T_{j}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { LF155A/155, } \\
& \text { LF255, } \\
& \text { LF355A/355B }
\end{aligned}
\]} & \multicolumn{2}{|l|}{LF355} & \multicolumn{2}{|l|}{\begin{tabular}{l}
LF156A/156, \\
LF256/356B
\end{tabular}} & \multicolumn{2}{|l|}{LF356A/356} & \multicolumn{2}{|l|}{\begin{tabular}{l}
LF157A/157 \\
LF257/357B
\end{tabular}} & \multicolumn{2}{|l|}{LF357A/357} & \multirow[t]{2}{*}{Units} \\
\hline & Typ & Max & Typ & Max & Typ & Max & Typ & Max & Typ & Max & Typ & Max & \\
\hline Supply Current & 2 & 4 & 2 & 4 & 5 & 7 & 5 & 10 & 5 & 7 & 5 & 10 & mA \\
\hline
\end{tabular}

AC Electrical Characteristics \(T_{A}=T_{j}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \[
\begin{array}{|c|}
\hline \text { LF155/255/ } \\
\text { 355/355B } \\
\hline
\end{array}
\] & \[
\begin{array}{c|}
\hline \text { LF156/256, } \\
\text { LF356B } \\
\hline
\end{array}
\] & LF156/256/
\(356 / 356 B\) & \[
\begin{gathered}
\hline \text { LF157/257, } \\
\text { LF357B } \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { LF157/257// } \\
357 / 357 B
\end{array}
\] & \multirow[t]{2}{*}{Units} \\
\hline & & & Typ & Min & Typ & Min & Typ & \\
\hline SR & Slew Rate & \[
\begin{aligned}
& \text { LF155/6: } A_{V}=1, \\
& \text { LF157: } A_{V}=5
\end{aligned}
\] & 5 & 7.5 & 12 & 30 & 50 & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& \mathrm{~V} / \mu \mathrm{s}
\end{aligned}
\] \\
\hline GBW & Gain Bandwidth Product & & 2.5 & & 5 & & 20 & MHz \\
\hline \(t_{s}\) & Settling Time to 0.01\% & (Note 7) & 4 & & 1.5 & & 1.5 & \(\mu \mathrm{s}\) \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& R \mathrm{R}=100 \Omega \\
& \mathrm{f}=100 \mathrm{~Hz} \\
& \mathrm{f}=1000 \mathrm{~Hz}
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 20 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 15 \\
& 12 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 15 \\
& 12 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
& \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
& \hline
\end{aligned}
\] \\
\hline \(i_{n}\) & Equivalent Input Current Noise & \[
\begin{aligned}
& \mathrm{f}=100 \mathrm{~Hz} \\
& \mathrm{f}=1000 \mathrm{~Hz}
\end{aligned}
\] & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.01 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.01 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \hline
\end{aligned}
\] \\
\hline \(\mathrm{C}_{\text {IN }}\) & Input Capacitance & & 3 & & 3 & & 3 & pF \\
\hline
\end{tabular}

\section*{Notes for Electrical Characteristics}

Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by \(\mathrm{T}_{\mathrm{j} M A X}, \theta_{\mathrm{j} A}\), and the ambient temperature, \(T_{A}\). The maximum available power dissipation at any temperature is \(P_{d}=\left(T_{j M A X}-T_{A}\right) / \theta_{j A}\) or the \(25^{\circ} \mathrm{C} P_{d M A X}\), whichever is less.
Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 3: Unless otherwise stated, these test conditions apply:
\begin{tabular}{|c|c|c|c|c|c|}
\hline & \[
\begin{gathered}
\text { LF155A/6A/7A } \\
\text { LF155//6/7 }
\end{gathered}
\] & LF255//6/7 & LF355A/6A/7A & LF355B/6B/7B & LF355//6/7 \\
\hline \begin{tabular}{l}
Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\) \\
\(\mathrm{T}_{\mathrm{A}}\) \\
\(T_{\text {HIGH }}\)
\end{tabular} & \[
\begin{aligned}
& \pm 15 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V} \\
& -55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C} \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 15 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V} \\
& -25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\
& +85^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 15 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V} \\
& 0^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\
& +70^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \pm 20 \mathrm{~V} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\
& +70^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\
& +70^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
and \(V_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount ( \(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
Note 5: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{\mathrm{J}}\). Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(\mathrm{Pd} . \mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{i} \mathrm{A}} \mathrm{Pd}\) where \(\theta_{\mathrm{i}}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.
Note 7: Settling time is defined here, for a unity gain inverter connection using \(2 \mathrm{k} \Omega\) resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within \(0.01 \%\) of its final value from the time a 10 V step input is applied to the inverter. For the LF157, \(A_{V}=-5\), the feedback resistor from output to input is \(2 \mathrm{k} \Omega\) and the output step is 10 V (See Settling Time Test Circuit).
Note 8: Refer to RETS155AX for LF155A, RETS155X for LF155, RETSF156AX for LF156A, RETS156X for LF156, RETS157A for LF157A and RETS157X for LF157 military specifications.
Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical DC Performance Characteristics
Curves are for LF155, LF156 and LF157 unless otherwise specified.


Voltage Swing





Supply Current


Positive Current Limit





Positive Common-Mode Input Voltage Limit


TL/H/5646-2

Output Voltage Swing


Typical AC Performance Characteristics


Typical AC Performance Characteristics（Continued）


Bode Plot


Common－Mode Rejection




（Sヨヨ४930）3S甘Hd





\section*{Detailed Schematic}


\section*{Connection Diagrams (Top Views)}

Metal Can Package (H)


TL/H/5646-14 Order Number
LF155AH, LF156AH, LF157AH, LF155H, LF156H, LF157H, LF255H, LF256H, LF257H, LF355AH, LF356AH, LF357AH, LF355BH, LF356BH, LF357BH, LF355H, LF356H or LF357H See NS Package Number H08C


Order Number
LF155J, LF156J, LF157J,
LF355J, LF356J, LF357J,
LF355BJ, LF356BJ or LF357BJ
See NS Package Number J14A

Dual-In-Line Package ( \(\mathbf{M}\) and N )


Order Number
LF355M, LF356M, LF357M, LF356BM, LF355BN, LF356BN, LF357BN, LF355N, LF356N or LF357N
See NS Package Number M08A or N08E

\section*{Application Hints}

The LF155/6/7 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the commonmode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in
polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

\section*{Typical Circuit Connections}


\section*{Typical Applications}

\section*{Settling Time Test Circuit}

- Settling time is tested with the LF155/6 connected as unity gain inverter and LF157 connected for \(A_{V}=-5\)
- FET used to isolate the probe capacitance
- Output \(=10 \mathrm{~V}\) step
- \(A_{V}=-5\) for LF157


Typical Applications (Continued)
Fast Logarithmic Converter

\(\left|V_{\text {OUT }}\right|=\left[1+\frac{R 2}{R_{T}}\right] \frac{k T}{q} \ln V_{i}\left[\frac{R_{r}}{V_{\text {REF }} R_{i}}\right]=\log V_{i} \frac{1}{R_{i j} l_{r}} R 2=15.7 \mathrm{k}, R_{T}=1 \mathrm{k}, 0.3 \% /{ }^{\circ} \mathrm{C}\) (for temperature compensation)

Precision Current Monitor

- \(\mathrm{V}_{\mathrm{O}}=5 \mathrm{R} 1 / \mathrm{R} 2(\mathrm{~V} / \mathrm{mA}\) of Is\()\)
- R1, R2, R3: 0.1\% resistors
- Use LF155 for
- Common-mode range to supply range
- Low lB
- Low Vos
- Low Supply Current

8-Bit D/A Converter with Symmetrical Offset Binary Operation


TL/H/5646-32
- R1, R2 should be matched within \(\pm 0.05 \%\)
- Full-scale response time: \(3 \mu \mathrm{~s}\)
\begin{tabular}{|c|cccccccc|c|}
\hline E \(_{\mathbf{O}}\) & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & Comments \\
\hline+9.920 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & Positive Full-Scale \\
+0.040 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \((+)\) Zero-Scale \\
-0.040 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \((-)\) Zero-Scale \\
-9.920 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & Negative Full-Scale \\
\hline
\end{tabular}

\section*{Typical Applications (Continued)}

Wide BW Low Noise, Low Drift Amplifier

- Power BW: \(f_{M A X}=\frac{\mathrm{S}_{\mathrm{r}}}{2 \pi \mathrm{~V}_{\mathrm{P}}} \cong 240 \mathrm{kHz}\)
- Parasitic input capacitance C1 \(\cong(3\) pF for LF155, LF156 and LF157 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that: R2C2 \(\cong\) R1C1.

\section*{Boosting the LF156 with a Current Amplifier}

- \(\operatorname{loUT}_{\mathrm{OUAX}} \cong 150 \mathrm{~mA}\) (will drive \(\mathrm{R}_{\mathrm{L}} \geq 100 \Omega\) )
- \(\frac{\Delta \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{T}}=\frac{0.15}{10^{-2}} \mathrm{~V} / \mu \mathrm{s}\).(with \(\mathrm{C}_{\mathrm{L}}\) shown)
- No additional phase shift added by the current amplifier

3 Decades VCO


R1, R4 matched. Linearity \(0.1 \%\) over 2 decades.

Isolating Large Capacitive Loads

- Overshoot 6\%
- \(\mathrm{t}_{\mathrm{s}} 10 \mu \mathrm{~s}\)
- When driving large \(C_{L}\), the \(V_{\text {OUT }}\) slew rate determined by \(C_{L}\) and lout(max):
\(\frac{\Delta V_{\text {OUT }}}{\Delta T}=\frac{\mathrm{l}_{\text {OUT }}}{\mathrm{C}_{\mathrm{L}}} \cong \frac{0.02}{0.5} \mathrm{~V} / \mu \mathrm{s}=0.04 \mathrm{~V} / \mu \mathrm{s}\) (with \(\mathrm{C}_{\mathrm{L}}\) shown)

- By adding \(D 1\) and \(R_{f}, V_{D 1}=0\) during hold mode. Leakage of \(D 2\) provided by feedback path through \(R_{f}\).
- Leakage of circuit is essentially \(\mathrm{l} b\) (LF155, LF156) plus capacitor leakage of Cp .
- Diode D3 clamps \(\mathrm{V}_{\text {OUT }}(\mathrm{A} 1)\) to \(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{D} 3}\) to improve speed and to limit reverse bias of D2.
- Maximum input frequency should be \(\ll 1 / 2 \pi R_{f} C_{D 2}\) where \(C_{D 2}\) is the shunt capacitance of D2.

\section*{Non-Inverting Unity Gain Operation for LF157}


Inverting Unity Gain for LF157

\(\mathrm{R} 1 \mathrm{C} \geq \frac{1}{(2 \pi)(5 \mathrm{MHz})}\)
\(R 1=\frac{R 2}{4}\)
\(A_{V(D C)}=-1\)
\(f_{-3 \mathrm{~dB}} \approx 5 \mathrm{MHz}\)
TL/H/5646-25

\section*{Typical Applications (Continued)}

High Impedance, Low Drift Instrumentation Amplifier

- \(\mathrm{V}_{\text {OUT }}=\frac{\mathrm{R} 3}{\mathrm{R}}\left[\frac{2 \mathrm{R} 2}{\mathrm{R} 1}+1\right] \Delta \mathrm{V}, \mathrm{V}^{-}+2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}}\) common-mode \(\leq \mathrm{V}^{+}\)
- System Vos adjusted via A2 Vos adjust
- Trim R3 to boost up CMRR to 120 dB . Instrumentation amplifier resistor array recommended for best accuracy and lowest drift

Typical Applications (Continued)

\section*{Fast Sample and Hold}


TL/H/5646-33
- Both amplifiers (A1, A2) have feedback loops individually closed with stable responses (overshoot negligible)
- Acquisition time \(T_{A}\), estimated by:
\(T_{A} \simeq\left[\frac{2 R_{O N}, V_{I N}, C_{h}}{S_{r}}\right]^{1 / 2}\) provided that:
\(V_{I N}<2 \pi S_{r} R_{O N} C_{h}\) and \(T_{A}>\frac{V_{I N} C_{h}}{l_{O U T(M A X)}}, R_{O N}\) is of SW1
If inequality not satisfied: \(T_{A} \cong \frac{V_{I N} C_{h}}{20 \mathrm{~mA}}\)
- LF156 develops full \(S_{r}\) output capability for \(V_{I N} \geq 1 V\)
- Addition of SW2 improves accuracy by putting the voltage drop across SW1 inside the feedback loop
- Overall accuracy of system determined by the accuracy of both amplifiers, A1 and A2

High Accuracy Sample and Hold


TL/H/5646-27
- By closing the loop through A2, the VOUT accuracy will be determined uniquely by A1. No Vos adjust required for A2.
- \(T_{A}\) can be estimated by same considerations as previously but, because of the added propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold
- R1, \(\mathrm{C}_{\mathrm{C}}\) : additional compensation
- Use LF156 for
- Fast settling time
- Low VOS

Typical Applications (Continued)

High Q Band Pass Filter

- By adding positive feedback (R2) Q increases to 40
- \(f_{B P}=100 \mathrm{kHz}\)
\(\frac{V_{\text {OUT }}}{V_{\text {IN }}}=10 \sqrt{Q}\)
- Clean layout recommended
- Response to a \(1 \mathrm{Vp}-\mathrm{p}\) tone burst: \(300 \mu \mathrm{~s}\)

High Q Notch Filter

- \(2 R 1=R=10 \mathrm{M} \Omega\)
\(2 \mathrm{C}=\mathrm{C1}=300 \mathrm{pF}\)
- Capacitors should be matched to obtain high Q
- \(f_{\mathrm{NOTCH}}=120 \mathrm{~Hz}\), notch \(=-55 \mathrm{~dB}, \mathrm{Q}>\) 100
- Use LF155 for
- Low \(\mathrm{I}_{\mathrm{B}}\)
- Low supply current

\section*{LF351 Wide Bandwidth JFET Input Operational Amplifier}

\section*{General Description}

The LF351 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF351 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.
The LF351 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift, but for applications where these requirements are critical, the LF356 is recommended. If maximum supply
current is important, however, the LF351 is the better choice.

\section*{Features}
\begin{tabular}{|c|c|}
\hline Internally trimmed offset voltage & 10 mV \\
\hline Low input bias current & 50 pA \\
\hline ■ Low input noise voltage & \(25 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline ■ Low input noise current & \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline - Wide gain bandwidth & 4 MHz \\
\hline - High slew rate & \(13 \mathrm{~V} / \mu \mathrm{s}\) \\
\hline - Low supply current & 1.8 mA \\
\hline - High input impedance & \(10^{12} \Omega\) \\
\hline - Low total harmonic distortion \(A_{V}=10\), & <0.02\% \\
\hline \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{BW}=20 \mathrm{~Hz}-20 \mathrm{kHz}\) & \\
\hline Low 1/f noise corner & 50 \\
\hline Fast settling time to 0.01\% & \(2 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

Typical Connection


Connection Diagrams (Top Views)
Metal Can Package


Note. Pin 4 connected to case.

Order Number LF351H
See NS Package Number H08C

Simplified Schematic


Dual-In-Line Package


Order Number LF351J,
TL/H/5648-1 LF351M or LF351N
See NS Package Number J08A, M08A or N08E
Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/

\section*{AC Electrical Characteristics (Note 3)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF351} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline SR & Slew Rate & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 13 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{S}=100 \Omega, \\
& f=1000 \mathrm{~Hz}
\end{aligned}
\] & & 25 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(\mathrm{i}_{n}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{f}=1000 \mathrm{~Hz}\) & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: For operating at elevated temperature, the device must be derated based on the thermal resistance, \(\theta_{\mathrm{JA}}\).
Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 3: These specifications apply for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\). \(\mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 4: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{\mathrm{j}}\). Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(P_{D} . T_{j}=T_{A}+\theta_{j A} P_{D}\) where \(\theta_{j A}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. From \(\pm 15 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\).
Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical Performance Characteristics



Negative Common-Mode Input Voltage Limit




Supply Current



\section*{Output Voltage Swing}

\(\mathrm{H}_{\mathrm{L}}\) - OUTPUT LOAD (k \(\Omega\) )

Typical Performance Characteristics (Continued)



Open Loop Voltage Gain (V/V)


Undistorted Output Voltage Swing



> Output Impedance





TL/H/5648-3

\section*{Pulse Response}


\section*{Application Hints}

The LF351 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET IITM). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will
cause large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output.
Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the

\section*{Application Hints (Continued)}
common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.
The LF351 is biased by a zener reference which allows normal circuit operation on \(\pm 4 \mathrm{~V}\) power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.
The LF351 will drive a \(2 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed back-
wards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to \(A C\) ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Detailed Schematic


TL/H/5648-9

\section*{Typical Applications}

Supply Current Indicator/Limiter

- \(V_{\text {OUT }}\) switches high when \(R_{\text {S }}>V_{D}\)
\(\mathrm{Hi}-\mathrm{Z}_{\mathrm{IN}}\) Inverting Amplifier


Parasitic input capacitance C1 \(\cong(3 \mathrm{pF}\) for LF351 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate, add C 2 such that: \(\mathrm{R} 2 \mathrm{C} 2 \cong \mathrm{R1C1}\).

Ultra-Low (or High) Duty Cycle Pulse Generator

- toutput high \(\approx\) R1C \(\ell \mathrm{n} \frac{4.8-2 \mathrm{~V}_{\mathrm{S}}}{4.8-\mathrm{V}_{\mathrm{S}}}\)
- toutput low \(\approx\) R2C \(\ell n \frac{2 \mathrm{~V}_{\mathrm{S}}-7.8}{\mathrm{~V}_{\mathrm{S}}-7.8}\)
where \(\mathrm{V}_{\mathrm{S}}=\mathrm{V}^{+}+|\mathbf{V}-|\)
*low leakage capacitor

\section*{Long Time Integrator}


TL/H/5648-10
*Low leakage capacitor
- 50 k pot used for less sensitive \(\mathrm{V}_{\text {OS }}\) adjust


\section*{LF353 Wide Bandwidth Dual JFET Input Operational Amplifier}

\section*{General Description}

These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage (BI-FET IITM technology). They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF353 is pin compatible with the standard LM1558 allowing designers to immediately upgrade the overall performance of existing LM1558 and LM358 designs.
These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices also exhibit low noise and offset voltage drift.

\section*{Features}
- Internally trimmed offset voltage 10 mV
- Low input bias current 50pA
- Low input noise voltage
\(16 \mathrm{nV} / \sqrt{\mathrm{Hz}}\)
- Low input noise current \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\)
- Wide gain bandwidth

4 MHz
- High slew rate
\(13 \mathrm{~V} / \mu \mathrm{s}\)
■ Low supply current 3.6 mA
- High input impedance \(1012 \Omega\)
- Low total harmonic distortion \(A_{V}=10, \quad<0.02 \%\)
\(R L=10 \mathrm{k}, \mathrm{V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{BW}=20 \mathrm{~Hz}-20 \mathrm{kHz}\)
Low 1/f noise corner 50 Hz
■ Fast settling time to \(0.01 \% \quad 2 \mu \mathrm{~s}\)

\section*{Typical Connection}


\section*{Simplified Schematic}


\section*{Connection Diagrams}


Order Number LF353H See NS Package Number H08C


Order Number LF353J, LF353M or LF353N See NS Package Number J08A, M08A or N08E

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage & \(\pm 18 \mathrm{~V}\) \\
Power Dissipation & (Note 1) \\
Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\mathrm{j}}(\mathrm{MAX})\) & \(150^{\circ} \mathrm{C}\) \\
Differential Input Voltage & \(\pm 30 \mathrm{~V}\) \\
Input Voltage Range (Note 2) & \(\pm 15 \mathrm{~V}\) \\
Output Short Circuit Duration & Continuous
\end{tabular}
\begin{tabular}{lr} 
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temp. (Soldering, 10 sec.) & \(260^{\circ} \mathrm{C}\) \\
Soldering Information & \\
Dual-In-Line Package & \\
\(\quad\) Soldering (10 sec.) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
\(\quad\) Vapor Phase \((60\) sec.) & \(215^{\circ} \mathrm{C}\) \\
Infrared ( 15 sec.) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

\section*{DC Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF353} & \multirow[t]{2}{*}{Units} \\
\hline & & & MIn & Typ & Max & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \begin{tabular}{l}
\[
\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] \\
Over Temperature
\end{tabular} & & 5 & \[
\begin{aligned}
& 10 \\
& 13
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline los & Input Offset Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 4,5) \\
& \mathrm{T}_{\mathrm{j}} \leq 70^{\circ} \mathrm{C}
\end{aligned}
\] & & 25 & \[
\begin{gathered}
100 \\
4
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 4,5) \\
& \mathrm{T}_{\mathrm{j}} \leq 70^{\circ} \mathrm{C}
\end{aligned}
\] & & 50 & \[
\begin{gathered}
200 \\
8
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{\mathrm{IN}}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 1012 & & \(\Omega\) \\
\hline Avol & Large Signal Voltage Gain & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\] \\
Over Temperature
\end{tabular} & \[
\begin{aligned}
& 25 \\
& 15
\end{aligned}
\] & 100 & & \(\mathrm{V} / \mathrm{mV}\) \(\mathrm{V} / \mathrm{mV}\) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & \[
\begin{aligned}
& +15 \\
& -12
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 6) & 70 & 100 & & dB \\
\hline Is & Supply Current & & & 3.6 & 6.5 & mA \\
\hline
\end{tabular}

AC Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF353} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline & Amplifier to Amplifier Coupling & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{~Hz}-20 \mathrm{kHz} \\
& \text { (Input Referred) }
\end{aligned}
\] & & -120 & & dB \\
\hline SR & Slew Rate & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 8.0 & 13 & & V/ \(\mu \mathrm{s}\) \\
\hline GBW & Gain Bandwidth Product & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 2.7 & 4 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}}=100 \Omega, \\
& \mathrm{f}=1000 \mathrm{~Hz}
\end{aligned}
\] & & 25 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(\mathrm{i}_{\mathrm{n}}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{f}=1000 \mathrm{~Hz}\) & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: For operating at elevated temperatures, the device must be derated based on a thermal resistance of \(115^{\circ} \mathrm{C} / \mathrm{W}\) typ junction to ambient for the N package, and \(195^{\circ} \mathrm{C} / \mathrm{W}\) typ junction to ambient for the H package.
Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 3: The power dissipation limit, however, cannot be exceeded.
Note 4: These specifications apply for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 5: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{\mathrm{j}}\). Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(\mathrm{P}_{\mathrm{D}} . \mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{j}} \mathrm{P} \mathrm{P}_{\mathrm{D}}\) where \(\theta_{\mathrm{j} A}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 6: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. \(V_{S}= \pm 6 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\).

Typical Performance Characteristics


Typical Performance Characteristics (Continued)


Undistorted Output Voltage Swing


Power Supply Rejection Ratio



Open Loop Frequency Response


Equivalent Input Noise Voltage


\section*{Pulse Response}


\section*{Application Hints}

These devices are op amps with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

\section*{Application Hints (Continued)}

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3 V of the negative supply, an increase in input offset voltage may occur.
Each amplifier is individually biased by a zener reference which allows normal circuit operation on \(\pm 6 \mathrm{~V}\) power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.
The amplifiers will drive a \(2 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through theresult-
ing forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

\section*{Detailed Schematic}


\section*{Typical Applications}

\section*{Three-Band Active Tone Control}



Note 1: All controls flat.
Note 2: Bass and treble boost, mid flat.
Note 3: Bass and treble cut, mid flat.
Note 4: Mid boost, bass and treble flat.
Note 5: Mid cut, bass and treble flat.
- All potentiometers are linear taper
- Use the LF347 Quad for stereo applications

Typical Applications (Continued)


Fourth Order Low Pass Butterworth Filter

- Corner frequency \(\left(f_{c}\right)=\sqrt{\frac{1}{\text { R1R2CC1 }}} \cdot \frac{1}{2 \pi}=\sqrt{\frac{1}{R^{\prime} 1^{\prime} 2^{\prime C C} 1}} \cdot \frac{1}{2 \pi}\)
- Passband gain \(\left(\mathrm{H}_{\mathrm{O}}\right)=(1+\mathrm{R} 4 / \mathrm{R} 3)\left(1+\mathrm{R} 4^{\prime} / \mathrm{R} 3^{\prime}\right)\)
- First stage \(Q=1.31\)
- Second stage \(\mathbf{Q}=0.541\)
- Circuit shown uses nearest \(5 \%\) tolerance resistor values for a filter with a corner frequency of 100 Hz and a passband gain of 100
- Offset nulling necessary for accurate DC performance

\section*{Typical Applications (Continued)}

\section*{Fourth Order High Pass Butterworth Filter}

- Corner frequency \(\left(f_{c}\right)=\sqrt{\frac{1}{R 1 R 2 C^{2}}} \bullet \frac{1}{2 \pi}=\sqrt{\frac{1}{\mathrm{R}^{\prime} \mathrm{R}^{\prime} \mathrm{C}^{2}}} \bullet \frac{1}{2 \pi}\)
- Passband gain ( \(H_{0}=(1+R 4 / R 3)\left(1+R 4^{\prime} / R 3^{\prime}\right)\)
- First stage \(Q=1.31\)
- Second stage \(Q=0.541\)
- Circuit shown uses closest \(5 \%\) tolerance resistor values for a filter with a corner frequency of 1 kHz and a passband gain of 10 .

\[
V_{O}=\frac{1 V}{R_{\text {LADDER }}} \times R_{X}
\]

Where \(\mathrm{R}_{\text {LADDER }}\) is the resistance from switch S1 pole to pin 7 of the LF353.


National
Semiconductor Corporation


\section*{LF400C Fast Settling JFET Input Operational Amplifier}

\section*{General Description}

The LF400C is a fast settling (under 400 ns to \(0.01 \%\) for a 10 V output step) BI-FET operational amplifier. It also features 16 MHz bandwidth, \(70 \mathrm{~V} / \mu \mathrm{s}\) inverting slew rate and adjustable short circuit current limit, enabling it to drive \(600 \Omega\) loads easily.

\section*{Applications}
- DAC output amplifiers
- High speed ramp generators
- Fast buffers
- Sample-and-holds
- Fast integrators
- Piezoelectric transducer signal conditioners

Typical Connection


TL/H/8393-1
*See Figure 2 for Power Supply Bypassing

\section*{Connection Diagram}


TL/H/8393-2
Top View
Note: Pin 4 connected to case. Order Number LF400ACH, LF400CH

See NS Package Number H08A

\section*{Simplified Schematic}

\begin{tabular}{lr} 
Absolute Maximum Ratings (Notes \(1 \& 2\) ) \\
If Military/Aerospace specified devices are required, \\
contact the National Semiconductor Sales Office/ \\
Distributors for availability and specifications. \\
Supply Voltage & \(\pm 18 \mathrm{~V}\) \\
Differential Input Voltage & \(\pm 32 \mathrm{~V}\) \\
Input Voltage Range (Note 3) & \(\pm 16 \mathrm{~V}\) \\
Output Short Circuit Duration (Pin 6) & CONTINUOUS \\
Power Dissipation (Note 4) H Package & 500 mW \\
Junction Temperature (TJMAX) & \(115^{\circ} \mathrm{C}\) \\
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\end{tabular}
\begin{tabular}{lr} 
Lead Temperature (Soldering, 10 sec.\()\) & \(+300^{\circ} \mathrm{C}\) \\
ESD Susceptibility (Note 9) & 800 V
\end{tabular}

\section*{Operating Ratings (Notes 1\&2)}

Temperature Range
\(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}\)
LF400ACH, LF400CH
\(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\)
Positive Supply Voltage
+10 V to +16 V
Negative Supply Voltage
-10 V to -16 V

\section*{AC Electrical Characteristics}

The following specifications apply for \(\mathrm{V}^{+}=+15 \mathrm{~V}\) and \(\mathrm{V}^{-}=-15 \mathrm{~V}\) unless otherwise specified. Tested Limits in Boldface apply for \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\) to \(95^{\circ} \mathrm{C}\). Design Limits in Boldface apply for \(\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\mathrm{MAX}}\); other Design Limits are for \(\mathrm{T}_{\mathrm{A}}=\) \(25^{\circ} \mathrm{C}\); all other limits for \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF400ACH} & \multicolumn{3}{|c|}{LF400CH} & \multirow[b]{2}{*}{Units} \\
\hline & & & Typical (Note 6) & Tested Limit (Note 7) & Design Limit (Note 8) & \begin{tabular}{l}
Typical \\
(Note 6)
\end{tabular} & \begin{tabular}{l}
Tested Limit \\
(Note 7)
\end{tabular} &  & \\
\hline \(t_{s}\) & Maximum Settling Time to \(0.01 \%\) to 0.10\% & \begin{tabular}{l}
See Figure 1, \(\mathrm{C}_{\mathrm{L}} \leq 50 \mathrm{pF}\) \\
See Figure 1, \(\mathrm{C}_{\mathrm{L}} \leq 50 \mathrm{pF}\)
\end{tabular} & \[
\begin{aligned}
& 365 \\
& 200 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 365 \\
& 200
\end{aligned}
\] & & & \[
\begin{aligned}
& \text { ns } \\
& \text { ns }
\end{aligned}
\] \\
\hline GBW & Minimum Gain Bandwidth Product & \[
\begin{aligned}
& A_{V}=+1, C_{L}=10 \mathrm{pF} \\
& f=100 \mathrm{kHz}
\end{aligned}
\] & 16 & 14 & & 16 & 14 & & MHz \\
\hline \multirow[t]{2}{*}{SR} & \multirow[t]{2}{*}{Minimum Slew Rate} & \(A_{V}=+1, C_{L}=10 \mathrm{pF}\) & & 27 & & & 27 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline & & \(A_{V}=-1, C_{L}=10 \mathrm{pF}\) & 70 & & & 70 & & & V/ \(\mu \mathrm{s}\) \\
\hline \(\phi\) & Minimum Phase Margin & \(A_{\text {vol }}=+1, C_{L}=10 \mathrm{pF}\) & 60 & & & 60 & & & Degrees \\
\hline \(e_{n}\) & Input Noise Voltage & \[
\begin{aligned}
& \mathrm{f}=1 \mathrm{kHz}, \mathrm{Rs}=100 \Omega \\
& \text { Broadband, Rs }=100 \Omega \\
& 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 23 \\
& 2.3
\end{aligned}
\] & & & \[
\begin{aligned}
& 23 \\
& 2.3
\end{aligned}
\] & & & \begin{tabular}{l}
\(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\(\mu \mathrm{V}\) rms
\end{tabular} \\
\hline \(i_{n}\) & Input Noise Current & \[
\begin{array}{|l|}
\hline \mathrm{f}=1 \mathrm{kHz} \\
\text { Broadband } \\
10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\
\hline
\end{array}
\] & \[
\begin{gathered}
0.01 \\
2.0
\end{gathered}
\] & & & \[
\begin{gathered}
0.01 \\
2.0
\end{gathered}
\] & & & \begin{tabular}{l}
\(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
pA rms
\end{tabular} \\
\hline THD & Total Harmonic Distortion & \[
\begin{aligned}
& f=1 \mathrm{kHz}, A_{V}=-1, \\
& R_{L}=10 \mathrm{k}
\end{aligned}
\] & 0.002 & & & 0.002 & & & \% \\
\hline CIN & Input Capacitance & Differential & 7 & & & 7 & & & pF \\
\hline
\end{tabular}

\section*{DC Electrical Characteristics}

The following specifications apply for \(\mathrm{V}^{+}=+15 \mathrm{~V}\) and \(\mathrm{V}^{-}=-15 \mathrm{~V}\) unless otherwise specified. Tested Limits in Boldface apply for \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\) to \(95^{\circ} \mathrm{C}\). Design Limits in Boldface apply for \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\mathrm{MAX}}\); other Design Limits are for \(\mathrm{T}_{\mathrm{A}}=\) \(25^{\circ} \mathrm{C}\); all other limits for \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LF400ACH} & \multicolumn{3}{|c|}{LF400CH} & \multirow[b]{2}{*}{Units} \\
\hline & & & & Typical (Note 6) & Tested Limit (Note 7) &  & Typical (Note 6) &  &  & \\
\hline \(\mathrm{V}_{\text {os }}\) & Maximum Input Offset Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \\
& \mathrm{R}_{\mathrm{S}}=0, \\
& \mathrm{R}_{\mathrm{L}}=\infty
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{J}}=70^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 0.5 \\
& \pm 2.0
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 3.0 \\
& \pm 5.0
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Ios & Maximum Input Offset Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\), & (Note 5) & & \(\pm 100\) & \[
\begin{aligned}
& \pm 400 \\
& \pm 2.5
\end{aligned}
\] & & \(\pm 100\) & \[
\begin{aligned}
& \pm 400 \\
& \pm \mathbf{2 . 5}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{DC Electrical Characteristics (Continued)}

The following specifications apply for \(\mathrm{V}^{+}=+15 \mathrm{~V}\) and \(\mathrm{V}^{-}=-15 \mathrm{~V}\) unless otherwise specified. Tested Limits in Boldface apply for \(T_{J}=25^{\circ} \mathrm{C}\) to \(95^{\circ} \mathrm{C}\). Design Limits in Boldface apply for \(\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\); other Design Limits are for \(\mathrm{T}_{A}=\) \(25^{\circ} \mathrm{C}\); all other limits for \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter}} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF400ACH} & \multicolumn{3}{|c|}{LF400CH} & \multirow[b]{2}{*}{Units} \\
\hline & & & & Typical (Note 6) &  &  & Typical (Note 6) & Tested Limit (Note 7) & \begin{tabular}{l}
Design \\
Limit \\
(Note 8 )
\end{tabular} & \\
\hline \(\mathrm{I}_{B}\) & \multicolumn{2}{|l|}{Maximum Input Bias Current} & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\), (Note 5) & & 200 & 26 & & 200 & 26 & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline \(\mathrm{R}_{\text {IN }}\) & \multicolumn{2}{|l|}{Input Resistance} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & 1011 & & & 1011 & & & \(\Omega\) \\
\hline \(V_{C M}\) & \multicolumn{2}{|l|}{Input Common-Mode Voltage Range} & & +14/-12 & \(\pm 11\) & & +14/-12 & \(\pm 11\) & & V \\
\hline \multirow[t]{2}{*}{Avol} & \multirow[t]{2}{*}{\begin{tabular}{l}
Minimum Large \\
Signal Voltage Gain
\end{tabular}} & Using Pin 6 & \(V_{O}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{~K} \Omega\) & 300 & 100 & & 300 & 100 & & V/mV \\
\hline & & Using Pin 8 & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=600 \Omega \\
& \hline
\end{aligned}
\] & 300 & 100 & & 300 & 100 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \(\mathrm{V}_{0}\) & Minimum Output Voltage Swing & Using Pin 6 Using Pin 8 & \[
\begin{aligned}
& R_{L}=2 \mathrm{~K} \Omega \\
& R_{\mathrm{L}}=600 \Omega \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\pm 12.5 \\
\pm 12
\end{gathered}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 11
\end{aligned}
\] & & \[
\begin{gathered}
\pm 12.5 \\
\pm 12
\end{gathered}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 11
\end{aligned}
\] & & V
V \\
\hline ISC & \begin{tabular}{l}
Output \\
Short Circuit Current
\end{tabular} & MIN Using Pin 6 MAX Using Pin 6 MIN Using Pin 8 & Pulse Test & & \[
\begin{array}{r}
15 \\
45 \\
100 \\
\hline
\end{array}
\] & & & \[
\begin{gathered}
15 \\
45 \\
100
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{0}\) & \begin{tabular}{l}
Output \\
Resistance
\end{tabular} & Using Pin 6 Using Pin 8 & Open Loop, DC Open Loop, DC & \[
\begin{aligned}
& 75 \\
& 50
\end{aligned}
\] & & & \[
\begin{aligned}
& 75 \\
& 50
\end{aligned}
\] & & & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline CMRR & \multicolumn{2}{|l|}{Minimum DC Common Mode Rejection Ratio} & \(-11 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+11 \mathrm{~V}\) & 100 & 90 & & 100 & 80 & & dB \\
\hline PSRR & \multicolumn{2}{|l|}{Minimum DC Power Supply Rejection Ratio} & \[
\begin{aligned}
& +10 \mathrm{~V} \leq \mathrm{V}+<+15 \mathrm{~V}, \\
& -15 \mathrm{~V} \leq \mathrm{V}-<-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}
\end{aligned}
\] & 100 & 90 & & 100 & 80 & & dB \\
\hline Is & \multicolumn{2}{|l|}{Maximum Supply Current} & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty\) & 9 & 12 & & 9 & 12 & & mA \\
\hline
\end{tabular}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are with respect to ground.
Note 3: Unless otherwise specified, the Absolute Maximum Negative Input Voltage is equal to the negative power supply voltage.
Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by \(T_{J M A X}, \Theta_{J A}\), and the ambient temperature \(T_{A}\). The maximum allowable power dissipation at any temperature is \(P_{D}=\left(T_{J M A X}-T\right) / \Theta_{J A}\) or 500 mW , whichever is less. \(\Theta_{J A}\) for the LF400H is typically \(150^{\circ} \mathrm{C} / \mathrm{W}\).
Note 5: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature \(T_{J}\). Due to limited production test time, input bias currents are measured at \(T_{j}=25^{\circ} \mathrm{C}\). In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation \(\mathrm{P}_{\mathrm{D}}\). Use of a heat sink is recommended when input bias current must be minimized.
Note 6: Typicals represent the most likely parametric norm.
Note 7: Guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 8: Guaranteed, but not \(100 \%\) production tested. These limits are not used to calculate outgoing quality levels.
Note 9: Human body model, 100 pF discharged through a \(1500 \Omega\) resistor.

\section*{Typical Performance Characteristics}












Common-Mode Input


Typical Performance Characteristics (Continued)

> Output Voltage Swing vs Supply Voltage
> Power Supply Current vs
> \(\pm\) POWER SUPPLY VOLTAGE (V)


Typical Performance Characteristics (Continued)


Typical Performance Characteristics (Continued)


TL/H/8393-15

\section*{Application Hints}

The LF400 is a high-speed, low input bias current Bi-FET operational amplifier capable of settling to \(0.01 \%\) of a 10 V output swing in less than 400 ns . The rugged JFET inputs allow differential input voltages as high as 32 V without a large increase in input current. However, the inputs should never be driven to voltages lower than the negative supply, as this can result in input currents large enough to damage the device. To prevent this from occurring when power is first applied, always turn the positive and negative power supplies on simultaneously, or turn the negative supply on first.
Exceeding the common-mode input range will not damage the device as long as the Absolute Maximum Ratings are not violated, but it will result in a high output voltage. Latching will not occur, however, and when the offending signal is removed the LF400 will recover quickly.
The nominal power supply voltage is \(\pm 15 \mathrm{~V}\), but the LF400 will operate satisfactorily from \(\pm 10 \mathrm{~V}\) to \(\pm 16 \mathrm{~V}\). The LF400 is functional down to \(\pm 5 \mathrm{~V}\), but performance will be degraded. (See Typical Performance curves.)

\section*{Settling Time Considerations}

The settling performance of any high-speed operational amplifier is highly dependent on the external components and circuit board layout. Capacitance between the amplifier summing junction and ground affects the closed-loop transfer function and should be minimized. The compensation capacitor \(\mathrm{C}_{\mathrm{C}}\) between the output and the inverting input should be carefully chosen to counteract the effect of the
input capacitance. Since input capacitance is made up of several stray capacitances that are difficult to predict, the compensation capacitor will generally have to be determined empirically for best settling time. A good starting point is around 10 pF for \(A_{V}=-1\).
Settling time may be verified using a circuit similar to the one in Figure 1. The LF400 is connected for inverting operation, and the output voltage is summed with the input voltage step. When the LF400's output voltage is equal to the input voltage, the voltage on the gate of Q1 will be zero. Any voltage appearing at this point will represent an error. The FET source follower output is observed on an oscilloscope, and the settling time is equal to the time required for the error signal displayed on the oscilloscope to decay to less than one-half the necessary accuracy (see oscilloscope photos of "Settling Time—Positive Output Swing" and "Settling Time-Negative Output Swing"). For a 10 V input signal, settling time to \(0.01 \%(1 \mathrm{mV})\) will occur when the displayed error is less than \(1 / 2 \mathrm{mV}\). Since settling time is strongly dependent on slew rate, settling will be faster for smaller signal swings. The LF400's inverting slew rate is faster than its non-inverting slew rate, so settling will be faster for inverting applications, as well.
It is important to note that the oscilloscope input amplifier will be overdriven during a settling time measurement, so the oscilloscope must be capable of recovering from overdrive very quickly. Very few oscilloscopes are suitable for this sort of measurement. The signal generator used for set-

\section*{Application Hints (Continued)}


FIGURE 1. Simplified Settling Time Test Circuit (see Text)
tling time testing must be able to drive \(50 \Omega\) with a very clean \(\pm 5 \mathrm{~V}\) square wave. For more information on measuring settling time, see Application Note AN-428.

\section*{Output Compensation}

When operating at very low temperatures, a compensation network should be added to the LF400's output. The 100 \(/\) / 22 pF network shown on the first page of this data sheet should be used when the junction temperature might reach \(25^{\circ} \mathrm{C}\) (roughly \(0^{\circ} \mathrm{C}\) ambient when the LF400 is "warmed up"). In applications where the device will be operating with a junction temperature near \(0^{\circ} \mathrm{C}\), the output RLC network in Figure 1 should be used. This network will provide a small (about 20 ns ) improvement in settling time at higher temperatures, as well.

\section*{Supply Bypassing}

Power supply bypassing is extremely important for good high-speed performance. Ideally, multiple bypass capacitors as in Figure 2 should be used. A \(10 \mu \mathrm{~F}\) tantalum, a \(2.2 \mu \mathrm{~F}\) ceramic, and a \(0.47 \mu \mathrm{~F}\) ceramic work well. All bypass capacitor leads should be very short. For best results, the ground leads of the capacitors should be separated to reduce the inductance to ground. A ground plane layout approach will give the best results. For simplicity, bypass capacitors have been omitted from some of the schematics in this data sheet, but they should always be used.


TL/H/8393-17
FIGURE 2. Power Supply Bypassing (see Text)

\section*{Output Drive and Current Limit}

The LF400 can drive heavier resistive loads than most operational amplifiers. The output at pin 6 is internally currentlimited when the voltage drop across the \(25 \Omega\) output resistor reaches about 0.55 V (IOUT \(=22 \mathrm{~mA}\) ). When more output current is needed, pin 8 provides a means of increasing the maximum output current up to about 100 mA . A resistor may be connected from pin 8 to pin 6, paralleling the internal sense resistor and increasing the current limit threshold (Figure 3). Pins 6 and 8 may be shorted together to completely bypass the current limiting circuit. To avoid damaging the LF400, observe the power dissipation limitations mentioned in the Absolute Maximum Ratings and in Note 4.
The effective load impedance (including feedback resistance) should be kept above \(500 \Omega\) for fastest settling. Load capacitance should also be minimized if good settling time is to be optimized. Large feedback resistors will make the circuit more susceptible to stray capacitance, so in highspeed applications keep the feedback resistors in the \(1 \mathrm{k} \Omega\) to \(2 \mathrm{k} \Omega\) range wherever practical. Avoid the use of inductive feedback resistors (some wirewounds for example) as these will degrade settling time.


FIGURE 3. Increasing the current limit using pin 8. Current limit is now determined by \(\mathbf{R x}_{\mathrm{X}}\) in parallel with the internal \(25 \Omega\) sense resistor.

\section*{\(\mathbf{V}_{\text {os }}\) Adjustment}

Offset voltage can be nulled using a 27 k resistor and a 10 k potentiometer connected to pins 1 and 5 as shown in Figure \(4 a\). Bypassing the \(\mathrm{V}_{0 \text { S }}\) adjust pins with \(0.1 \mu \mathrm{~F}\) capacitors will help to avoid noise pickup. When not used for offset adjustment, pins 1 and 5 can often be left open, but to minimize the possibility of noise pickup the unused \(\mathrm{V}_{\text {os }}\) trim pins should be connected to ground or \(\mathrm{V}^{-}\).

\section*{Application Hints (Continued)}


TL/H/8393-19
FIGURE 4a. Vos \(_{\text {os }}\) Adjust Circuit


FIGURE 4b. Automatic Offset Adjustment Using LMC669

In very critical applications where a manual adjustment is impractical, the LMC669 Auto Zero circuit may be used to reduce the effective input offset voltage to around \(5 \mu \mathrm{~V}\) as in Figure \(4 b\). The LF400 will perform better than slower amplifiers in an auto zero loop, because its fast settling capability keeps its summing node voltage more stable. Therefore, the LMC669 is able to more accurately sample the summing node voltage before making an offset correction.

\section*{Input Bias Current}

The JFET input stage of the LF400 ensures low input bias current ( 200 pA maximum) when the die is at room temperature, but this current approximately doubles for every \(10^{\circ} \mathrm{C}\) increase in temperature. In applications that demand the lowest possible input bias current, a heat sink should be used with the LF400. "Press on" heat sinks from manufacturers such as Thermalloy and AAVID can reduce junction temperature by roughly \(10^{\circ} \mathrm{C}\) to \(40^{\circ} \mathrm{C}\).

\section*{Typical Applications}

High-Speed DAC with Voltage Output


TL/H/8393-21

\section*{LF401 Precision Fast Settling JFET Input Operational Amplifier}

\section*{General Description}

The LF401A is a fast settling (guaranteed under 400 ns to \(0.01 \%\) for a 10 V output step) BI-FET operational amplifier. The input offset voltage of the LF401A is guaranteed less than \(200 \mu \mathrm{~V}\) maximum at \(25^{\circ} \mathrm{C}\). The LF401 also features 16 MHz bandwidth, \(70 \mathrm{~V} / \mu \mathrm{s}\) inverting slew rate and adjustable short circuit current limit, enabling it to drive \(600 \Omega\) loads easily.

\section*{Applications}
- DAC output amplifiers
- Fast buffers
- High speed ramp generators
- Sample-and-holds
- Fast integrators
- Piezoelectric transducer signal conditioners

\section*{Typical Connection}


TL/H/8839-1
*See Figure 2 for Power Supply Bypassing.

\section*{Connection Diagram}

Dual-In-Line Package


TL/H/8839-2
Order Number LF401ACD or LF401CD
See NS Package Number D14E

\section*{Simplified Schematic}

\begin{tabular}{lr} 
Absolute Maximum Ratings (Notes \(1 \& 2\) ) \\
If Military/Aerospace specified devices are required, \\
contact the National Semiconductor Sales Office/ \\
Distributors for availability and specifications. \\
Supply Voltage (V+ - V-) & \(\pm 18 \mathrm{~V}\) \\
Differential Input Voltage & \(\pm 32 \mathrm{~V}\) \\
Input Voltage Range (Note 3) & \(\pm 16 \mathrm{~V}\) \\
Output Short Circuit Duration (Pin 12) & CONTINUOUS \\
Power Dissipation (Note 4) D package & 500 mW \\
Junction Temperature (TJMAX) & \(115^{\circ} \mathrm{C}\) \\
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(+300^{\circ} \mathrm{C}\) \\
ESD Susceptibility (Note 10) & 500 V
\end{tabular}

Operating Ratings (Notes 1 \& 2)
\begin{tabular}{lr} 
Temperature Range & \(T_{M I N} \leq T_{A} \leq T_{M A X}\) \\
LF401ACD, LF401CD & \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\) \\
Positive Supply Voltage & +10 V to +16 V \\
Negative Supply Voltage & -10 V to -16 V \\
Total Supply Voltage \(\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)\) & 20 V to 32 V
\end{tabular}

\section*{AC Electrical Characteristics}

The following specifications apply for \(\mathrm{V}+=+15 \mathrm{~V}\) and \(\mathrm{V}-=-15 \mathrm{~V}\) unless otherwise specified. Tested Limits in Boldface apply for \(T_{J}=25^{\circ} \mathrm{C}\) to \(95^{\circ} \mathrm{C}\). Design Limits in Boldface apply for \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\) to \(\mathrm{T}_{\mathrm{MAX}}\); other Design Limits are for \(\mathrm{T}_{\mathrm{A}}=\) \(25^{\circ} \mathrm{C}\); all other limits for \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF401ACD} & \multicolumn{3}{|c|}{LF401CD} & \multirow[b]{2}{*}{Unit} \\
\hline & & &  &  &  &  & Tested Limit (Note 7) &  & \\
\hline \(\mathrm{t}_{\mathrm{s}}\) & Maximum Settling Time to \(0.01 \%\)
to \(0.10 \%\) & \begin{tabular}{l}
See Figure 1, \(\mathrm{C}_{\mathrm{L}} \leq 50 \mathrm{pF}\) \\
See Figure 1, \(\mathrm{C}_{\mathrm{L}} \leq 50 \mathrm{pF}\)
\end{tabular} & \[
\begin{aligned}
& 335 \\
& 200 \\
& \hline
\end{aligned}
\] & 400 & & \[
\begin{aligned}
& 335 \\
& 200 \\
& \hline
\end{aligned}
\] & 500 & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \hline
\end{aligned}
\] \\
\hline GBW & Minimum Gain Bandwidth Product & \[
\left\{\begin{array}{l}
A_{v}=+1, C_{L}=10 \mathrm{pF}, \\
f=100 \mathrm{kHz}
\end{array}\right.
\] & 16 & 14 & & 16 & 14 & & MHz \\
\hline \multirow[t]{2}{*}{SR} & \multirow[t]{2}{*}{Minimum Slew Rate} & \(A_{V}=+1, C_{L}=10 \mathrm{pF}\) & & 27 & & & 27 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline & & \(A_{V}=-1, C_{L}=10 \mathrm{pF}\) & 70 & & & 70 & & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \(\phi\) & Minimum Phase Margin & \(A_{\text {vol }}=+1, C_{L}=10 \mathrm{pF}\) & 60 & & & 60 & & & - \\
\hline \(e_{n}\) & Input Noise Voltage & \[
\begin{aligned}
& f=1 \mathrm{KHz}, \mathrm{Rs}=100 \Omega \\
& \text { Broadband, Rs }=100 \Omega, \\
& 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\end{aligned}
\] & \[
\begin{aligned}
& 23 \\
& 2.3
\end{aligned}
\] & & & \[
\begin{aligned}
& 23 \\
& 2.3
\end{aligned}
\] & & & \[
\begin{aligned}
& \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
& \mu \mathrm{Vrms}
\end{aligned}
\] \\
\hline \(i_{n}\) & Input Noise Current & \begin{tabular}{l}
\[
\mathrm{f}=1 \mathrm{kHz}
\] \\
Broadband 10 Hz to 10 kHz
\end{tabular} & \[
\begin{gathered}
0.01 \\
2.0
\end{gathered}
\] & & & \[
\begin{gathered}
0.01 \\
2.0
\end{gathered}
\] & & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) pA rms \\
\hline THD & Total Harmonic Distortion (Max) & \[
\begin{aligned}
& f=1 \mathrm{kHz}, \mathrm{Av}=-1, \\
& R_{\mathrm{L}}=10 \mathrm{k}
\end{aligned}
\] & 0.002 & & & 0.002 & & & \% \\
\hline CIN & Input Capacitance & Differential & 7 & & & 7 & & & pF \\
\hline
\end{tabular}

\section*{DC Electrical Characteristics}

The following specifications apply for \(\mathrm{V}^{+}=+15 \mathrm{~V}\) and \(\mathrm{V}^{-}=-15 \mathrm{~V}\) unless otherwise specified. Tested Limits in Boldface apply for \(\mathrm{T}_{\mathrm{J}}=\mathbf{2 5 ^ { \circ }} \mathbf{C}\) to \(\mathbf{9 5}^{\circ} \mathrm{C}\). Design Limits in Boldface apply for \(\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\); other Design Limits are for \(\mathrm{T}_{\mathrm{A}}=\) \(25^{\circ} \mathrm{C}\); all other limits for \(\mathrm{T}_{J}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Parameter}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LF401ACD} & \multicolumn{3}{|c|}{LF401CD} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & \begin{tabular}{l}
Typical \\
(Note 6)
\end{tabular} & Tested
Limit
(Note 7) & \begin{tabular}{|l|}
\hline Design \\
Limit \\
(Note 8)
\end{tabular} & \begin{tabular}{l}
Typical \\
(Note 6)
\end{tabular} & Tested Limit (Note 7) & Design Limit (Note 8) & \\
\hline \(\mathrm{V}_{\text {OS }}\) & \multicolumn{2}{|l|}{Maximum Input Offset Voltage (Note 9)} & \[
\begin{aligned}
& V_{C M}=0 V, \\
& R_{S}=0, \\
& R_{L}=\infty \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 200 \\
& \pm 600
\end{aligned}
\] & & & \[
\begin{gathered}
\pm 500 \\
\pm 1500
\end{gathered}
\] & & \[
\begin{aligned}
& \mu V \\
& \mu V
\end{aligned}
\] \\
\hline los & \multicolumn{2}{|l|}{Maximum Input Offset Current} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\), (Note 5)} & & \(\pm 100\) & \[
\begin{aligned}
& \pm 400 \\
& \pm 2.5
\end{aligned}
\] & & \(\pm 100\) & \[
\begin{aligned}
& \pm 400 \\
& \pm \mathbf{2 . 5}
\end{aligned}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & \multicolumn{2}{|l|}{Maximum Input Bias Current} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\), (Note 5)} & & 200 & 26 & & 200 & 26 & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{\text {IN }}\) & \multicolumn{2}{|l|}{Input Resistance} & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & & 1011 & & & 1011 & & & \(\Omega\) \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & \multicolumn{2}{|l|}{Input Common-Mode Voltage Range} & & & +14/-12 & \(\pm 11\) & & +14/-12 & \(\pm 11\) & & V \\
\hline Avol & Minimum Large Signal Voltage Gain & \begin{tabular}{l}
Using Pin 12 \\
Using Pin 14
\end{tabular} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
& \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=600 \Omega
\end{aligned}
\]} & \[
\begin{aligned}
& 300 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 100
\end{aligned}
\] & & \[
\begin{aligned}
& 300 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 100
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} / \mathrm{mV} \\
& \mathrm{~V} / \mathrm{mV}
\end{aligned}
\] \\
\hline \(\mathrm{V}_{0}\) & Minimum Output Voltage Swing & Using Pin 12 Using Pin 14 & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=600 \Omega
\end{aligned}
\]} & \[
\begin{gathered}
\pm 12.5 \\
\pm 12 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 11 \\
& \hline
\end{aligned}
\] & & \[
\begin{gathered}
\pm 12.5 \\
\pm 12 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 11 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& v \\
& v
\end{aligned}
\] \\
\hline Isc & \begin{tabular}{l}
Output \\
Short Circuit Current
\end{tabular} & MIN Using Pin 12 MAX Using Pin 12 MIN Using Pin 14 & \multicolumn{2}{|l|}{Pulse Test} & & \[
\begin{gathered}
15 \\
45 \\
100
\end{gathered}
\] & & & \[
\begin{gathered}
15 \\
45 \\
100
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{0}\) & Output Resistance & Using Pin 12 Using Pin 14 & \multicolumn{2}{|l|}{Open Loop, DC Open Loop, DC} & \[
\begin{aligned}
& 75 \\
& 50
\end{aligned}
\] & & & \[
\begin{aligned}
& 75 \\
& 50
\end{aligned}
\] & & & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] \\
\hline CMRR & \multicolumn{2}{|l|}{Minimum DC Common Mode Rejection Ratio} & \multicolumn{2}{|l|}{\(-11 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+11 \mathrm{~V}\)} & 100 & 90 & & 100 & 80 & & dB \\
\hline PSRR & \multicolumn{2}{|l|}{Minimum DC Power Supply Rejection Ratio} & \[
\begin{aligned}
& +10 \mathrm{~V} \leq \mathrm{V}^{+} \\
& -15 \mathrm{~V} \leq \mathrm{V}^{-} \\
& \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& <+15 \mathrm{~V}, \\
& <-10 \mathrm{~V},
\end{aligned}
\] & 100 & 90 & & 100 & 80 & & dB \\
\hline Is & \multicolumn{2}{|l|}{Maximum Supply Current} & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}\) & \(=\infty\) & 9 & 12 & & 9 & 12 & & mA \\
\hline
\end{tabular}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are with respect to ground.
Note 3: Unless otherwise specified, the Absolute Maximum Negative Input Voltage is equal to the negative power supply voltage.
Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by \(T_{J M A X}, \theta_{J A}\), and the ambient temperature \(T_{A}\). The maximum allowable power dissipation at any temperature is \(P_{D}=\left(T_{J M A X}-T_{A}\right) / \theta_{J A}\) or 500 mW , whichever is less. \(\theta_{\mathrm{JA}}\) for the LF401D is typically \(87^{\circ} \mathrm{C} / \mathrm{W}\)

Note 5: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature \(T_{J}\). Due to limited production test time, input bias currents are measured at \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\). In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation PD . Use of a heat sink is recommended when input bias current must be minimized.
Note 6: Typicals represent the most likely parametric norm.
Note 7: Guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 8: Guaranteed, but not \(100 \%\) production tested. These limits are not used to calculate outgoing quality levels.
Note 9: Tested and correlated to a 10 minute warm up period.
Note 10: Human body model, 100 pF discharged through a \(1500 \Omega\) resistor.

\section*{Typical Performance Characteristics}


Distortion vs. Frequency


AC Common-Mode Rejection




Distortion vs. Frequency



Gain Bandwidth
vs. Temperature




\section*{Common-Mode Input} Voltage Range


Typical Performance Characteristics (Continued)


Typical Performance Characteristics (Continued)


Voltage Transfer Characteristic



Voltage Transfer Characteristic


Common Mode Voltage Transfer Characteristic


\section*{Typical Performance Characteristics (Continued)}


TL/H/8839-15

\section*{Application Hints}

The LF401 is a high-speed, low offset, low input bias current Bi-FET operational amplifier capable of settling to \(0.01 \%\) of a 10 V output swing in less than 400 ns . Input offset voltage at room temperature is less than \(200 \mu \mathrm{~V}\) for LF401A. The rugged JFET inputs allow differential input voltages as high as 32 V without a large increase in input current. However, the inputs should never be driven to voltages lower than the negative supply, as this can result in input currents large enough to damage the device. To prevent this from occurring when power is first applied, always turn the positive and negative power supplies on simultaneously, or turn the negative supply on first.
Exceeding the positive common-mode input range will not damage the device as long as the Absolute Maximum ratings are not violated, but if both inputs exceed the positive common-mode range the output voltage will go high. Latching will not occur, however, and when the offending signal is removed the LF401 will recover quickly.
The nominal power supply voltage is \(\pm 15 \mathrm{~V}\), but the LF401 will operate satisfactorily from \(\pm 10 \mathrm{~V}\) to \(\pm 16 \mathrm{~V}\). The LF401 is functional down to \(\pm 5 \mathrm{~V}\), but performance will be degraded at low supply voltages. (See Typical Performance curves.)

\section*{SETTLING TIME CONSIDERATIONS}

The settling performance of any fast operational amplifier is highly dependent on the external components and circuit board layout. Capacitance between the amplifier summing junction and ground affects the closed-loop transfer function and should be minimized. The compensation capacitor \(\mathrm{C}_{\mathrm{c}}\) between the output and the inverting input should be carefully chosen to counteract the effect of the input capacitance. Since input capacitance is made up of several stray
capacitances that are difficult to predict, the compensation capacitor will generally have to be determined empirically for best settling time. A good starting point is around 10 pF for \(A_{v}=-1\).
Settling time may be verified using a circuit similar to the one in Figure 1. The LF401 is connected for inverting operation, and the output voltage is summed with the input voltage step. When the LF401's output voltage is equal to the input voltage, the voltage on the gate of Q1 will be zero. Any voltage appearing at this point will represent an error. The FET source follower output is observed on an oscilloscope, and the settling time is equal to the time required for the error signal displayed on the oscilloscope to decay to less than one-half the necessary accuracy (see oscilloscope photos of "Settling Time - Positive Output Swing" and "Settling Time - Negative Output Swing"). For a 10V input signal, settling time to \(0.01 \%(1 \mathrm{mV})\) will occur when the displayed error is less than \(1 / 2 \mathrm{mV}\). Since settling time is strongly dependent on slew rate, settling will be faster for smaller signal swings. The LF401's inverting slew rate is faster than its non-inverting slew rate, so settling will be faster for inverting applications, as well.
It is important to note that the oscilloscope input amplifier will be overdriven during a settling time measurement, so the oscilloscope must be capable of recovering from overdrive very quickly. Very few oscilloscopes are suitable for this sort of measurement. The signal generator used for settling time testing must be able to drive \(50 \Omega\) with a very clean \(\pm 5 \mathrm{~V}\) square wave. For more information on measuring settling time, see Application Note AN-428.

\section*{OUTPUT COMPENSATION}

When operating at very low temperatures, a compensation network should be connected to the LF401's "raw" output pin. The \(100 \Omega / 22 \mathrm{pF}\) network shown on the first page of this data sheet should be connected to pin 14 in applications where the junction temperature might go as low as \(25^{\circ} \mathrm{C}\) (roughly \(0^{\circ} \mathrm{C}\) ambient when the LF401 is "warmed up"). In applications where the device will be operating with a junction temperature down to \(0^{\circ} \mathrm{C}\), the output RLC network in Figure 1 should be used. This network will provide a small (about 20 ns ) improvement in settling time at higher temperatures, as well.
\[
{ }^{*} \mathrm{C}_{\mathrm{L}} \leq 49 \mathrm{pF}
\]


FIGURE 1. Simplified Settling
Time Test Circuit (See Text)

\section*{Application Hints (Continued)}


TL/H/8839-17
FIGURE 2. Power Supply Bypassing (See Text)

\section*{SUPPLY BYPASSING}

Power supply bypassing is extremely important for good high-speed performance. Ideally, multiple bypass capacitors as in Figure 2 should be used. A \(10 \mu \mathrm{~F}\) tanatalum, a \(2.2 \mu \mathrm{~F}\) ceramic, and a \(0.47 \mu \mathrm{~F}\) ceramic work well. All bypass capacitor leads should be very short. For best results, the ground leads of the capacitors should be separated to reduce the inductance to ground. A ground plane layout approach will give the best results. For simplicity, bypass capacitors have been omitted from some of the schematics in this data sheet, but they should always be used.
Pins 5 through 10 are used to trim the LF401's input offset voltage during the manufacturing process. Always leave pins 7 through 10 open, as signals applied to these pins will affect the amplifier output and can permanently degrade \(V_{\text {os. }}\). For fastest settling time to \(0.01 \%\), pins 5 and 6 should be bypassed to pin 4 with \(0.1 \mu \mathrm{~F}\) capacitors; otherwise, the LF401 may take an additional 600 ns to settle. The bypass capacitors should be low-leakage film types; otherwise the offset voltage can be increased. Settling time to \(0.1 \%\) will be unaffected by bypassing these pins, so they may be left unconnected in applications requiring less precision.

\section*{OUTPUT DRIVE AND CURRENT LIMIT}

The LF401 can drive heavier resistive loads than most operational amplifiers. The output at pin 12 is internally currentlimited when the voltage drop across the \(25 \Omega\) output resistor reaches about 0.55 V ( \(l_{\text {out }}=22 \mathrm{~mA}\) ). When more output current is needed, pin 14 provides a means of increasing the maximum output current up to about 100 mA . A resistor may be connected from pin 12 to pin 14, paralleling the
internal sense resistor and increasing the current limit threshold (Figure 3). Pins 12 and 14 may be shorted together to completely bypass the current limiting circuit. To avoid damaging the LF401, observe the power dissipation limitations mentioned in the Absolute Maximum Ratings and in Note 4.


TL/H/8839-18
FIGURE 3. Increasing the current limit using pin 14. Current limit is now determined by \(\mathbf{R}_{\mathrm{X}}\) in parallel with the internal \(25 \Omega\) sense resistor.
The effective load impedance (including feedback resistance) should be kept above \(500 \Omega\) for fastest settling. Load capacitance should also be minimized if good settling time is to be optimized. Large feedback resistors will make the circuit more susceptible to stray capacitance, so in highspeed applications keep the feedback resistors in the 1 k to \(2 \mathrm{k} \Omega\) range wherever practical. Avoid the use of inductive feedback resistors (some wirewounds for example) as these will degrade settling time.

\section*{\(\mathbf{V}_{\text {os }}\) ADJUSTMENT}

Offset voltage can be nulled using a 27 k resistor and a 10 k potentiometer connected to pins 1 and 11 as shown in Figure \(4 a\). Bypassing the \(\mathrm{V}_{\text {os }}\) adjust pins with \(0.1 \mu \mathrm{~F}\) capacitors will help to avoid noise pickup. When not used for offset adjustment, pins 1 and 11 can often be left open, but to minimize the possibility of noise pickup the unused \(\mathrm{V}_{\mathrm{Os}}\) trim pins should be connected to ground or \(\mathrm{V}^{-}\).
In very critical applications where a manual adjustment is impractical, the LMC669 Auto Zero circuit may be used to reduce the effective input offset voltage to around \(5 \mu \mathrm{~V}\) as in Figure 4b. The LF401 will perform better than slower amplifiers in an auto zero loop, because its fast settling capability keeps its summing node voltage more stable. Therefore, the LMC669 is able to more accurately sample the summing node voltage before making an offset correction.

\section*{INPUT BIAS CURRENT}

The JFET input stage of the LF401 ensures low input bias current ( 200 pA maximum) when the die is at room temperature, but this current approximately doubles for every \(10^{\circ} \mathrm{C}\) increase in temperature. In applications that demand the lowest possible input bias current, a heat sink should be used with the LF401. "Slide on" heat sinks such as the AAVID 5602B can reduce the junction temperature by about \(10^{\circ} \mathrm{C}\).

Application Hints (Continued)


TL/H/8839-19
FIGURE 4a. Vos Adjust Circuit


TL/H/8839-20
FIGURE 4b. Automatic Offset Adjustment Using LMC669

\section*{Typical Applications}

High-Speed DAC with Voltage Output (See Figure 2 for Recommended Bypass Components)


TL/H/8839-21


National Semiconductor Corporation


\section*{LF411A/LF411 Low Offset, Low Drift JFET Input Operational Amplifier}

\section*{General Description}

These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411 is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.
These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

\section*{Typical Connection}


TL/H/5655-1
Simplified Schematic

Ordering Information
LF411XYZ
\(X\) indicates electrical grade
Y indicates temperature range
" \(M\) " for military
"C" for commercial
\(\mathbf{Z}\) indicates package type
"H" or "N"


TL/H/5655-6

Features
- Internally trimmed offset voltage
0.5 mV (max)
- Input offset voltage drift \(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(\) max \()\)
- Low input bias current

50 pA
四 Low input noise current \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\)
* Wide gain bandwidth
\(3 \mathrm{MHz}(\mathrm{min})\)
(1) High slew rate
\(10 \mathrm{~V} / \mu \mathrm{s}(\mathrm{min})\)
- Low supply current
1.8 mA
- High input impedance
\(10^{12} \Omega\)
- Low total harmonic distortion \(A_{V}=10\),
<0.02\%
\(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{BW}=20 \mathrm{~Hz}-20 \mathrm{kHz}\)
■ Low 1/f noise corner 50 Hz
- Fast settling time to \(0.01 \% \quad 2 \mu \mathrm{~s}\)

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 8)

\begin{tabular}{|c|c|c|}
\hline & H Package & N Package \\
\hline Power Dissipation (Notes 2 and 9) & 670 mW & 670 mW \\
\hline \(\mathrm{T}_{\mathrm{j} \text { max }}\) & \(150^{\circ} \mathrm{C}\) & \(115^{\circ} \mathrm{C}\) \\
\hline \(\theta_{j} \mathrm{~A}\) & \(225^{\circ} \mathrm{C} / \mathrm{W}\) (Still Air) \(160^{\circ} \mathrm{C} / \mathrm{W}(400 \mathrm{LF} / \mathrm{min}\) Air Flow) & \(120^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \(\theta_{j} \mathrm{C}\) & \(25^{\circ} \mathrm{C} / \mathrm{W}\) & \\
\hline \multicolumn{3}{|l|}{Operating Temp.} \\
\hline \multicolumn{3}{|l|}{Storage Temp.} \\
\hline Lead Temp. (Soldering, 10 sec .) & \[
260^{\circ} \mathrm{C}
\] & \(260^{\circ} \mathrm{C}\) \\
\hline ESD rating to be dete & termined. & \\
\hline
\end{tabular}

DC Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[t]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LF411A} & \multicolumn{3}{|c|}{LF411} & \multirow[t]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{OS}}\) & Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\), & & & 0.3 & 0.5 & & 0.8 & 2.0 & mV \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{S}=10 \mathrm{k} \Omega\) ( & & & 7 & 10 & & 7 & \[
\begin{gathered}
20 \\
\text { (Note 5) }
\end{gathered}
\] & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{3}{*}{los} & \multirow[t]{3}{*}{Input Offset Current} & \multirow[t]{3}{*}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& (\text { Notes } 4,6)
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 25 & 100 & & 25 & 100 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 2 & & & 2 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 25 & & & 25 & nA \\
\hline \multirow[t]{3}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{3}{*}{Input Bias Current} & \multirow[t]{3}{*}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& (\text { Notes } 4,6)
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 50 & 200 & & 50 & 200 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 4 & & & 4 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 50 & & & 50 & nA \\
\hline \(\mathrm{R}_{\mathrm{IN}}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & & \(10^{12}\) & & & 1012 & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{Avol} & \multirow[t]{2}{*}{Large Signal Voltage Gain} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\]} & 50 & 200 & & 25 & 200 & & V/mV \\
\hline & & \multicolumn{2}{|l|}{Over Temperature} & 25 & 200 & & 15 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}\)} & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{CM}}\)} & \multirow[t]{2}{*}{Input Common-Mode Voltage Range} & & & \(\pm 16\) & + 19.5 & & \(\pm 11\) & +14.5 & & V \\
\hline & & & & & -16.5 & & & -11.5 & & V \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k}\) & & 80 & 100 & & 70 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 7) & & 80 & 100 & & 70 & 100 & & dB \\
\hline Is & Supply Current & & & & 1.8 & 2.8 & & 1.8 & 3.4 & mA \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF411A} & \multicolumn{3}{|c|}{LF411} & \multirow{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline SR & Slew Rate & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 10 & 15 & & 8 & 15 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain-Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 3 & 4 & & 2.7 & 4 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, R_{S}=100 \Omega, \\
& f=1 \mathrm{kHz}
\end{aligned}
\] & & 25 & & & 25 & & \(\mathrm{nV} / \sqrt{ } \sqrt{\mathrm{Hz}}\) \\
\hline \(\mathrm{i}_{\mathrm{n}}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{kHz}\) & & 0.01 & & & 0.01 & & \(\mathrm{pA} / \sqrt{ } \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1：Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage．
Note 2：For operating at elevated temperature，these devices must be derated based on a thermal resistance of \(\theta_{\mathrm{j}} \mathrm{A}\) ．
Note 3：These devices are available in both the commercial temperature range \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) and the military temperature range \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\) ．The temperature range is designated by the position just before the package type in the device number．A＂\(C\)＂indicates the commercial temperature range and an＂\(M\)＂ indicates the military temperature range．The military temperature range is available in＂\(H\)＂package only．
Note 4：Unless otherwise specified，the specifications apply over the full temperature range and for \(V_{S}= \pm 20 \mathrm{~V}\) for the \(L F 411 \mathrm{~A}\) and for \(V_{S}= \pm 15 \mathrm{~V}\) for the \(L F 411\) ． \(\mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\) ，and \(\mathrm{l}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\) ．
Note 5：The LF411A is \(100 \%\) tested to this specification．The LF411 is sample tested to insure at least \(90 \%\) of the units meet this specification．
Note 6：The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature， \(\mathrm{T}_{\mathrm{j}}\) ．Due to limited production test time，the input bias currents measured are correlated to junction temperature．In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation，\(P_{D} . T_{j}=T_{A}+\theta_{j A} P_{D}\) where \(\theta_{j A}\) is the thermal resistance from junction to ambient．Use of a heat sink is recommended if input bias current is to be kept to a minimum．
Note 7：Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice，from \(\pm 15 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF411 and from \(\pm 20 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF411A．
Note 8：Refer to RETS 411AX for LF411AMH military specifications and to RETS 411X for LF411MH military specifications．
Note 9：Max．Power Dissipation is defined by the package characteristics．Operating the part near the Max．Power Dissipation may cause the part to operate outside guaranteed limits．

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)


Pulse Response \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}} 10 \mathrm{pF}\)



\section*{Application Hints}

The LF411 series of internally trimmed JFET input op amps （BI－FET IITM）provide very low input offset voltage and guar－ anteed input offset voltage drift．These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs．There－ fore，large differential input voltages can easily be accom－ modated without a large increase in input current．The maxi－ mum differential input voltage is independent of the supply voltages．However，neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit．

Exceeding the negative common－mode limit on either input will force the output to a high state，potentially causing a reversal of phase to the output．Exceeding the negative common－mode limit on both inputs will force the amplifier output to a high state．In neither case does a latch occur since raising the input back within the common－mode range again puts the input stage and thus the amplifier in a normal operating mode．
Exceeding the positive common－mode limit on a single input will not change the phase of the output；however，if both inputs exceed the limit，the output of the amplifier may be forced to a high state．

\section*{Application Hints (Continued)}

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3 V of the negative supply, an increase in input offset voltage may occur.
The LF411 is biased by a zener reference which allows normal circuit operation on \(\pm 4.5 \mathrm{~V}\) power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.
The LF411 will drive a \(2 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

\section*{Typical Applications}

\section*{Ultra High Speed Current Booster}


\section*{Typical Applications（Continued）}


Single Supply Analog Switch with Buffered Output


Detailed Schematic


\section*{LF412A/LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier}

\section*{General Description}

These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. LF412 dual is pin compatible with the LM1558, allowing designers to immediately upgrade the overall performance of existing designs.
These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

\section*{Features}
\begin{tabular}{|c|c|}
\hline Internally trimmed offset voltage & 1 mV (max) \\
\hline Input offset voltage drift & \(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) (max) \\
\hline Low input bias current & 50 pA \\
\hline Low input noise current & \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline Wide gain bandwidth & 3 MHz (min) \\
\hline High slew rate & \(10 \mathrm{~V} / \mu \mathrm{s}\) (min) \\
\hline Low supply current & \(1.8 \mathrm{~mA} /\) Amplifier \\
\hline High input impedance & \({ }^{1012} \Omega\) \\
\hline Low total harmonic distortion \(\mathrm{A}_{\mathrm{V}}=10\), \(R_{L}=10 k, V_{O}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{BW}=20 \mathrm{~Hz}-2\) & kHz \(50.02 \%\) \\
\hline Low 1/f noise corner & 50 Hz \\
\hline ast settling time to 0.01\% & 2 \\
\hline
\end{tabular}

Typical Connection


\section*{Ordering Information} LF412XYZ
\(\mathbf{X}\) indicates electrical grade
\(\mathbf{Y}\) indicates temperature range
" M " for military
"C" for commercial
Z indicates package type
"H" or "N"

\section*{Simplified Schematic}


Order Number LF412AMH, LF412MH, LF412ACH or LF412CH See NS Package Number H08B

Dual-In-Line Package


TOP VIEW

TL/H/5656-1
Order Number LF412ACJ, LF412CJ, LF412ACN or LF412CN
See NS Package Number J08A or N08E

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 9)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Supply Voltage & \[
\begin{gathered}
\text { LF412A } \\
\pm 22 V
\end{gathered}
\] & \[
\begin{gathered}
\text { LF412 } \\
\pm 18 \mathrm{~V}
\end{gathered}
\] & Power Dissipation (Note 10) & H Package (Note 3) & N Package 670 mW \\
\hline Differential Input Voltage & \(\pm 38 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) & \(\mathrm{T}_{\mathrm{j}}\) max & \(150^{\circ} \mathrm{C}\) & \(115^{\circ} \mathrm{C}\) \\
\hline Input voltage Range (Note 1) & \(\pm 19 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) & \begin{tabular}{l}
\(\theta_{\mathrm{j}}\) (Typical) \\
Operating Temp Range
\end{tabular} & \(195^{\circ} \mathrm{C} / \mathrm{W}\) (Note 4) & \(115^{\circ} \mathrm{C} / \mathrm{W}\) (Note 4) \\
\hline Output Short Circuit Duration (Note 2) & \multirow[t]{3}{*}{Continuous} & \multirow[t]{2}{*}{Continuous} & Storage Temp. Range & \multicolumn{2}{|l|}{\(-65^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 150^{\circ} \mathrm{C}-65^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 150^{\circ} \mathrm{C}\)} \\
\hline & & & Lead Temp. (Soldering, 10 sec .) & \multirow[t]{2}{*}{\(260^{\circ} \mathrm{C}\)} & \multirow[t]{2}{*}{\(260^{\circ} \mathrm{C}\)} \\
\hline & & & ESD rating to be determined & & \\
\hline
\end{tabular}

\section*{DC Electrical Characteristics (Note 5)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LF412A} & \multicolumn{3}{|c|}{LF412} & \multirow[b]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & & 0.5 & 1.0 & & 1.0 & 3.0 & mV \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta T\) & Average TC of Input Offset Voltage & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) (Note 6)} & & 7 & 10 & & 7 & \[
\begin{gathered}
20 \\
(\text { Note 6) }
\end{gathered}
\] & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{3}{*}{los} & \multirow[t]{3}{*}{Input Offset Current} & \multirow[t]{3}{*}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& (\text { Notes } 5 \text { and } 7 \text { ) }
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 25 & 100 & & 25 & 100 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 2 & & & 2 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 25 & & & 25 & nA \\
\hline \multirow[t]{3}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{3}{*}{Input Bias Current} & \multirow[t]{3}{*}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& \text { (Notes } 5 \text { and } 7 \text { ) }
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 50 & 200 & & 50 & 200 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 4 & & & 4 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 50 & & & 50 & nA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\)} & & \(10^{12}\) & & & \(10^{12}\) & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{Avol} & \multirow[t]{2}{*}{Large Signal Voltage Gain} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, V_{O}= \pm 10 \mathrm{~V}, \\
& R_{L}=2 \mathrm{k}, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & 50 & 200 & & 25 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline & & \multicolumn{2}{|l|}{Over Temperature} & 25 & 200 & & 15 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}\)} & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline \multirow[t]{2}{*}{\(V_{\text {CM }}\)} & \multirow[t]{2}{*}{Input Common-Mode Voltage Range} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \(\pm 16\) & +19.5 & & \(\pm 11\) & +14.5 & & V \\
\hline & & & & & -16.5 & & & -11.5 & & V \\
\hline CMRR & Common-Mode Rejection Ratio & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k}\)} & 80 & 100 & & 70 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & \multicolumn{2}{|l|}{(Note 8)} & 80 & 100 & & 70 & 100 & & dB \\
\hline Is & Supply Current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty\)} & & 3.6 & 5.6 & & 3.6 & 6.5 & mA \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Note 5)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF412A} & \multicolumn{3}{|c|}{LF412} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline & Amplifier to Amplifier Coupling & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{~Hz}-20 \mathrm{kHz} \\
& \text { (Input Referred) }
\end{aligned}
\] & & -120 & & & -120 & & dB \\
\hline SR & Slew Rate & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 10 & 15 & & 8 & 15 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain-Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\) & 3 & 4 & & 2.7 & 4 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, R_{\mathrm{S}}=100 \Omega, \\
& \mathrm{f}=1 \mathrm{kHz}
\end{aligned}
\] & & 25 & & & 25 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{kHz}\) & & 0.01 & & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 2: Any of the amplifier outputs can be shorted to ground indefintely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of \(\theta_{\mathrm{jA}}\).
Note 4: These devices are available in both the commercial temperature range \(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) and the military temperature range \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\). The temperature range is designated by the position just before the package type in the device number. A " C " indicates the commercial temperature range and an " M " indicates the military temperature range. The military temperature range is available in " H " package only. In all cases the maximum operating temperature is limited by internal junction temperature \(\mathrm{T}_{\mathrm{j}}\) max.
Note 5: Unless otherwise specified, the specifications apply over the full temperature range and for \(\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}\) for the LF 412 A and for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) for the LF 412 . \(\mathrm{V}_{\mathrm{OS}}, \mathrm{l}_{\mathrm{B}}\), and los are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 6: The LF412A is \(100 \%\) tested to this specification. The LF412 is sample tested on a per amplifier basis to insure at least \(85 \%\) of the amplifiers meet this specification.

Note 7: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{\mathrm{j}}\). Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(\mathrm{P}_{\mathrm{D}} . \mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{jA}} \mathrm{P}_{\mathrm{D}}\) where \(\theta_{\mathrm{j}}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 8: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. \(V_{S}= \pm 6 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\).
Note 9: Refer to RETS412AX for LF412AMH military specifications and to RETS412X for LF412MH military specifications.
Note 10: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

\section*{Typical Performance Characteristics}


TL/H/5656-2

Typical Performance Characteristics（Continued）


Pulse Response \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\)


TIME（5 \(\mu \mathrm{S} / \mathrm{DIV}\) ）

\section*{Application Hints}

The LF412 series of JFET input dual op amps are internally trimmed（BI－FET IITM）providing very low input offset volt－ ages and guaranteed input offset voltage drift．These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs． Therefore，large differential input voltages can easily be ac－ commodated without a large increase in input current．The maximum differential input voltage is independent of the supply voltages．However，neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit．
Exceeding the negative common－mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state．

Exceeding the negative common－mode limit on both inputs will force the amplifier output to a high state．In neither case does a latch occur since raising the input back within the common－mode range again puts the input stage and thus the amplifier in a normal operating mode．
Exceeding the positive common－mode limit on a single input will not change the phase of the output，however，if both inputs exceed the limit，the output of the amplifier may be forced to a high state．
The amplifiers will operate with a common－mode input volt－ age equal to the positive supply；however，the gain band－ width and slew rate may be decreased in this condition． When the negative common－mode voltage swings to within 3 V of the negative supply，an increase in input offset voltage may occur．

\section*{Application Hints（Continued）}

Each amplifier is individually biased by a zener reference which allows normal circuit operation on \(\pm 6.0 \mathrm{~V}\) power sup－ plies．Supply voltages less than these may result in lower gain bandwidth and slew rate．
The amplifiers will drive a \(2 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range．If the amplifier is forced to drive heavier load currents，however，an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and neg－ ative swings．
Precautions should be taken to ensure that the power sup－ ply for the integrated circuit never becomes reversed in po－ larity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the result－ ing forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit．
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling．

As with most amplifiers，care should be taken with lead dress，component placement and supply decoupling in or－ der to ensure stability．For example，resistors from the out－ put to an input should be placed with the body close to the input to minimize＂pick－up＂and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground．
A feedback pole is created when the feedback around any amplifier is resistive．The parallel resistance and capaci－ tance from the input of the device（usually the inverting in－ put）to AC ground set the frequency of the pole．In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin． However，if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp．The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant．

Typical Application
Single Supply Sample and Hold


Detailed Schematic


National Semiconductor Corporation

\section*{LF441A／LF441 Low Power JFET Input Operational Amplifier}


\section*{General Description}

The LF441A／441 low power operational amplifier provides many of the same AC characteristics as the industry stan－ dard LM741 while greatly improving the DC characteristics of the LM741．The amplifier has the same bandwidth，slew rate，and gain（ \(10 \mathrm{k} \Omega\) load）as the LM741 and only draws one tenth the supply current of the LM741．In addition，the well matched high voltage JFET input devices of the LF441A／441 reduce the input bias and offset currents by a factor of 10,000 over the LM741．A combination of careful layout design and internal trimming guarantees very low in－ put offset voltage and voltage drift．The LF441A／441 also has a very low equivalent input noise voltage for a low pow－ er amplifier．
The LF441A／441 is pin compatible with the LM741，allowing an immediate 10 times reduction in power drain in many applications．The LF441A／441 should be used where low
power dissipation and good electrical characteristics are the major considerations．

\section*{Features}
－1／10 supply current of a LM741
\[
\begin{array}{r}
200 \mu \mathrm{~A}(\max ) \\
50 \mathrm{pA}(\max ) \\
0.5 \mathrm{mV}(\max ) \\
10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}(\max ) \\
1 \mathrm{MHz} \\
1 \mathrm{~V} / \mu \mathrm{s} \\
35 \mathrm{nV} / \sqrt{ } \mathrm{Hz} \\
0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
10^{12} \Omega
\end{array}
\]
－Low input bias current
－Low input offset voltage
－Low input offset voltage drift
－High gain bandwidth
■ High slew rate
■ Low noise voltage for low power
．Low input noise current
回 High input impedance
（1）High gain \(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}\)

\section*{Typical Connection}


TL／H／9297－1

\section*{Ordering Information}

\section*{LF441XYZ}
\(\mathbf{X}\) indicates electrical grade
\(\mathbf{Y}\) indicates temperature range
＂\(M\)＂for military，
＂ C ＂for commercial
Z indicates package type
＂H＂or＂ N ＂

\section*{Connection Diagrams}


TL／H／9297－2
Top View
Note：Pin 4 connected to case．
Order Number LF441AMH or LF441CH
See NS Package Number H08B

\section*{Dual－In－Line Package}


TL／H／9297－4
Top View
Order Number LF441ACN，LF441CJ， LF441CM or LF441CN
See NS Package Number J08A，M08A or N08E

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lcc} 
& LF441A & LF441 \\
Supply Voltage & \(\pm 22 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
Differential Input Voltage & \(\pm 38 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\)
\end{tabular}
Power Dissipation
(Notes 2 and 9 )
\(\mathrm{T}_{\mathrm{j} \text { max }}\)
\(\theta_{\mathrm{j}}\) (Typical)
Board Mount in still air Board Mount in 400 LF/ min air flow
\(\theta_{\mathrm{jc}}\)
Operating Temp. Range
Storage Temp. Range
Lead Temperature (Soldering, 10 seconds)

Soldering Information Dual-In-Line Package Soldering ( 10 sec .) Small Outline Package Vapor Phase (60 sec.) Infrared ( 15 sec .)

H Package
670 mW
\(150^{\circ} \mathrm{C}\)
\(225^{\circ} \mathrm{C} / \mathrm{W}\) \(90^{\circ} \mathrm{C} / \mathrm{W}\)
\(25^{\circ} \mathrm{C} / \mathrm{W}\)
(Note 3)
\(-65^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 150^{\circ} \mathrm{C}\)
\(300^{\circ} \mathrm{C}\)
\(25^{\circ} \mathrm{C}\)
LF441A LF441
\(260^{\circ} \mathrm{C}\)
\(260^{\circ} \mathrm{C}\)
\(215^{\circ} \mathrm{C} \quad 215^{\circ} \mathrm{C}\)
\(220^{\circ} \mathrm{C} \quad 220^{\circ} \mathrm{C}\)

LF441A
LF441
Input Voltage Range (Note 1)
Output Short Circuit Duration

Continuous
Continuous

M Package
670 mW
\(115^{\circ} \mathrm{C}\)
\(130^{\circ} \mathrm{C} / \mathrm{W}\)
\(185^{\circ} \mathrm{C} / \mathrm{W}\)
(Note 3)
\(-65^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 150^{\circ} \mathrm{C}\)
\(260^{\circ} \mathrm{C}\)

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

DC Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LF441A} & \multicolumn{3}{|c|}{LF441} & \multirow[t]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OS}}\)} & \multirow[t]{2}{*}{Input Offset Voltage} & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & & 0.3 & 0.5 & & 1 & 5 & mV \\
\hline & & \multicolumn{2}{|l|}{Over Temperature} & & & & & & 7.5 & mV \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \multicolumn{2}{|l|}{RS \(=10 \mathrm{k} \Omega\) (Note 5)} & & 7 & 10 & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{3}{*}{los} & \multirow[t]{3}{*}{Input Offset Current} & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
V_{S}= \pm 15 \mathrm{~V}
\] \\
(Notes 4 and 6)
\end{tabular}} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 5 & 25 & & 5 & 50 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 1.5 & & & 1.5 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 10 & & & & nA \\
\hline \multirow[t]{3}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{3}{*}{Input Bias Current} & \multirow[t]{3}{*}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& \text { (Notes } 4 \text { and } 6 \text { ) }
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 10 & 50 & & 10 & 100 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 3 & & & 3 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 20 & & & & nA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\)} & & \(10^{12}\) & & & \(10^{12}\) & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{Avol} & \multirow[t]{2}{*}{Large Signal Voltage Gain} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & 50 & 100 & & 25 & 100 & & V/mV \\
\hline & & \multicolumn{2}{|l|}{Over Temperature} & 25 & & & 15 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\)} & \(\pm 12\) & \(\pm 13\) & & \(\pm 12\) & \(\pm 13\) & & V \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & & & \(\pm 16\) & +18 & -17 & \(\pm 11\) & +14 & -12 & V \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & & 80 & 100 & & 70 & 95 & & dB \\
\hline
\end{tabular}

DC Electrical Characteristics（Note 4）（Continued）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF441A} & \multicolumn{3}{|c|}{LF441} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline PSRR & Supply Voltage Rejection Ratio & （Note 7） & 80 & 100 & & 70 & 90 & & dB \\
\hline Is & Supply Current & & & 150 & 200 & & 150 & 250 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics（Note 4）}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF441A} & \multicolumn{3}{|c|}{LF441} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline SR & Slew Rate & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.8 & 1 & & 0.6 & 1 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain－Bandwidth Product & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.8 & 1 & & 0.6 & 1 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}}=100 \Omega, \\
& \mathrm{f}=1 \mathrm{kHz}
\end{aligned}
\] & & 35 & & & 35 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(\mathrm{i}_{\mathrm{n}}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{kHz}\) & & 0.01 & & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1：Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage．
Note 2：For operating at elevated temperature，these devices must be derated based on a thermal resistance of \(\theta_{\mathrm{j} A}\) ．
Note 3：The LF441A is available in both the commercial temperature range \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) and the military temperature range \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\) ．The LF441A／441 is available in the commercial temperature range only．The temperature range is designated by the position just before the package type in the device number．A＂\(C\)＂indicates the commercial temperature range and an＂\(M\)＂indicates the military temperature range．The military temperature range is available in＂\(H\)＂ package only．
Note 4：Unless otherwise specified the specifications apply over the full temperature range and for \(V_{S}= \pm 20 \mathrm{~V}\) for the LF441A and for \(V_{S}= \pm 15 \mathrm{~V}\) for the LF 441 ． \(\mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\) ，and \(\mathrm{I}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\) ．
Note 5：The LF441A is \(100 \%\) tested to this specification．
Note 6：The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature， \(\mathrm{T}_{\mathrm{j}}\) ．Due to limited production test time，the input bias currents measured are correlated to junction temperature．In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation， \(\mathrm{P}_{\mathrm{D}} . \mathrm{T}_{\mathrm{j}}=T_{A}+\theta_{j A} \mathrm{P}_{\mathrm{D}}\) where \(\theta_{j A}\) is the thermal resistance from junction to ambient．Use of a heat sink is recommended if input bias current is to be kept to a minimum．
Note 7：Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice．From \(\pm 15 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF441 and from \(\pm 20 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF441A．
Note 8：Refer to RETS441AX for LF441AMH military specifications．
Note 9：Max．Power Dissipation is defined by the package characteristics．Operating the part near the Max．Power Dissipation may cause the part to operate outside guaranteed limits．

\section*{Typical Performance Characteristics}


Positive Common－Mode Input Voltage Limit


Input Bias Current


Negative Common－Mode Input Voltage Limit



\section*{Typical Performance Characteristics (Continued)}













Typical Performance Characteristics (Continued)


\section*{Simplified Schematic}


Pulse Response \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\)

Small Signal Inverting


TIME ( \(0.5 \mu \mathrm{~S} /\) DIV)

Pulse Response \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\) (Continued)


TIME ( \(0.5 \mu \mathrm{~S} / \mathrm{DIV}\) )


TIME (10 \(\mu \mathrm{s} / \mathrm{DIV})\)


TIME ( \(10 \mu \mathrm{~s} / \mathrm{DIV}\) )

\section*{Application Hints}

This device is a low power op amp with an internally trimmed input offset voltage and JFET input devices （BI－FET II）．These JFETs have large reverse breakdown voltages from gate to source and drain，eliminating the need for clamps across the inputs．Therefore，large differential input voltages can easily be accommodated without a large increase in input current．The maximum differential input voltage is independent of the supply voltages．However，nei－ ther of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit．
Exceeding the negative common－mode limit on either input will force the output to a high state，potentially causing a reversal of phase to the output．Exceeding the negative common－mode limit on both inputs will force the amplifier output to a high state．In neither case does a latch occur since raising the input back within the common－mode range again puts the input stage and thus the amplifier in a normal operating mode．
Exceeding the positive common－mode limit on a single input will not change the phase of the output；however，if both inputs exceed the limit，the output of the amplifier will be forced to a high state．
The amplifier will operate with a common－mode input volt－ age equal to the positive supply；however，the gain band－ width and slew rate may be decreased in this condition． When the negative common－mode voltage swings to within 3 V of the negative supply，an increase in input offset voltage may occur．
The amplifier is biased to allow normal circuit operation with power supplies of \(\pm 3 \mathrm{~V}\) ．Supply voltages less than these may degrade the common－mode rejection and restrict the output voltage swing．

The amplifier will drive a \(10 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range．
Precautions should be taken to ensure that the power sup－ ply for the integrated circuit never becomes reversed in po－ larity or that the unit is not inadvertently installed backwards in a socket，as an unlimited current surge through the result－ ing forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit．
Because this amplifier is a JFET rather than MOSFET input op amp it does not require special handling．
As with most amplifiers，care should be taken with lead dress，component placement and supply decoupling in or－ der to ensure stability．For example，resistors from the out－ put to an input should be placed with the body close to the input to minimize＂pick－up＂and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground．
A feedback pole is created when the feedback around any amplifier is resistive．The parallel resistance and capaci－ tance from the input of the device（usually the inverting input to AC ground）set the frequency of this pole．In many in－ stances the frequency of this pole is much greater than the expected 3 dB frequency，of the closed loop gain and con－ sequently there is negligible effect on stability margin．How－ ever，if the feedback pole is less than approximately 6 times the expected 3 dB frequency，a lead capacitor should be placed from the output to the input of the op amp．The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time con－ stant．

\section*{LF442A/LF442 Dual Low Power JFET Input Operational Amplifier}

\section*{General Description}

The LF442 dual low power operational amplifiers provide many of the same AC characteristics as the industry standard LM1458 while greatly improving the DC characteristics of the LM1458. The amplifiers have the same bandwidth, slew rate, and gain (10 k \(\Omega\) load) as the LM1458 and only draw one tenth the supply current of the LM1458. In addition the well matched high voltage JFET input devices of the LF442 reduce the input bias and offset currents by a factor of 10,000 over the LM1458. A combination of careful layout design and internal trimming guarantees very low input offset voltage and voltage drift. The LF442 also has a very low equivalent input noise voltage for a low power amplifier.
The LF442 is pin compatible with the LM1458 allowing an immediate 10 times reduction in power drain in many applications. The LF442 should be used where low power dissipation and good electrical characteristics are the major considerations.

\section*{Features}

■ \(1 / 10\) supply current of a LM1458 \(400 \mu \mathrm{~A}\) (max)
- Low input bias current

50 pA (max)
- Low input offset voltage
- Low input offset voltage drift
- High gain bandwidth
- High slew rate
- Low noise voltage for low power
- Low input noise current

1 mV (max)
\(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) (max)
- High input impedance

1 MHz
\(1 \mathrm{~V} / \mu \mathrm{s}\)
\(35 \mathrm{nV} / \sqrt{\mathrm{Hz}}\)
\(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\)
\(10^{12} \Omega\)
- High gain \(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}\)

50k (min)

Typical Connection


\section*{Simplified Schematic}


TL/H/9155-3

\section*{Ordering Information}

LF442XYZ
\(\mathbf{X}\) indicates electrical grade
\(\mathbf{Y}\) indicates temperature range
" \(M\) " for military
" \(C\) " for commercial
Z indicates package type
"H" or "N"

Connection Diagrams


TL/H/9155-2
Top View
Note: Pin 4 connected to case
Order Number LF442AMH, LF442ACH or LF442CH
See NS Package Number H08B

Dual-In-Line Package


Order Number LF442CJ, LF442ACN or LF442CN See NS Package Number J08A or N08E


\section*{AC Electrical Characteristics \\ (Note 6)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF442A} & \multicolumn{3}{|c|}{LF442} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline & Amplifier to Amplifier Coupling & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{~Hz}-20 \mathrm{kHz} \\
& \text { (Input Referred) }
\end{aligned}
\] & & -120 & & & -120 & & dB \\
\hline SR & Slew Rate & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.8 & 1 & & 0.6 & 1 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain-Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.8 & 1 & & 0.6 & 1 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}}=100 \Omega, \\
& \mathrm{f}=1 \mathrm{kHz}
\end{aligned}
\] & & 35 & & & 35 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{kHz}\) & & 0.01 & & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
Note 3: The value given is in 400 linear feet/min air flow.
Note 4: The value given is in static air.
Note 5: These devices are available in both the commercial temperature range \(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) and the military temperature range \(-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}\). The temperature range is designated by the position just before the package type in the device number. A " C " indicates the commercial temperature range and an " M " indicates the military temperature range. The military temperature range is available in "H" package only.
Note 6: Unless otherwise specified, the specifications apply over the full temperature range and for \(\mathrm{V}_{\mathrm{S}}= \pm \mathbf{2 0 V}\) for the LF442A and for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) for the LF442. \(\mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\), and \(\mathrm{I}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 7: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{\mathrm{j}}\). Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(\mathrm{P}_{\mathrm{D}} . T_{\mathrm{j}}=T_{A}+\theta_{\mathrm{j}} \mathrm{P}_{\mathrm{D}}\) where \(\theta_{\mathrm{j}}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 8: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from \(\pm 15 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF442 and \(\pm 20 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF442A.
Note 9: Refer to RETS442AX for LF442AMH military specifications and to RETS442X for LF442MH military specifications.

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)





Common-Mode Rejection Ratio





Ratio




Pulse Response \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\)



Large Signal Inverting


TL/H/9155-9

\section*{Application Hints}

This device is a dual low power op amp with internally trimmed input offset voltages and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3 V of the negative supply, an increase in input offset voltage may occur.
Each amplifier is individually biased to allow normal circuit operation with power supplies of \(\pm 3.0 \mathrm{~V}\). Supply voltages less than these may degrade the common-mode rejection and restrict the output voltage swing.

The amplifiers will drive a \(10 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequenty there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

\section*{Typical Applications}

\section*{Battery Powered Strip Chart Preamplifier}

Typical Applications (Continued)

- \(\mathrm{T}_{\text {control }}=75^{\circ} \mathrm{C}\)
- A1's output represents the amplified difference between the LM335 temperature sensor and the crystal oven's temperature
- A2, a free running duty cycle modulator, drives the LM395 to complete a servo loop
- Switched mode operation yields high efficiency
- 1\% metal film resistor

High Efficiency Crystal Oven Controller


\section*{Conventional Log Amplifier}

\(E_{\text {OUT }}=-\left[\log 10\left(\frac{E_{I N}}{R_{I N}}\right)+5\right]\)
\(\mathrm{R}_{\mathrm{T}}=\) Tel Labs type Q81
Trim 5 k for \(10 \mu \mathrm{~A}\) through the \(5 \mathrm{k}-120 \mathrm{k}\) combination
*1\% film resistor

Typical Applications (Continued)


\section*{LF444A/LF444 Quad Low Power JFET Input Operational Amplifier}


\section*{General Description}

The LF444 quad low power operational amplifier provides many of the same AC characteristics as the industry standard LM148 while greatly improving the DC characteristics of the LM148. The amplifier has the same bandwidth, slew rate, and gain ( \(10 \mathrm{k} \Omega\) load) as the LM148 and only draws one fourth the supply current of the LM148. In addition the well matched high voltage JFET input devices of the LF444 reduce the input bias and offset currents by a factor of 10,000 over the LM148. The LF444 also has a very low equivalent input noise voltage for a low power amplifier.
The LF444 is pin compatible with the LM148 allowing an immediate 4 times reduction in power drain in many applications. The LF444 should be used wherever low power dissipation and good electrical characteristics are the major considerations.

\section*{Simplified Schematic}


TL/H/9156-1

\section*{Ordering Information \\ LF444XYZ}
\(X\) indicates electrical grade
\(\mathbf{Y}\) indicates temperature range " \(M\) " for military, "C" for commercial Z indicates package type " \(D\) ", " \(M\) " or " \(N\) "

\section*{Features}
- \(1 / 4\) supply current of a LM148 \(200 \mu \mathrm{~A} /\) Amplifier (max)
- Low input bias current 50 pA (max)
- High gain bandwidth 1 MHz
- High slew rate
- Low noise voltage for low power \(35 \mathrm{nV} / \sqrt{\mathrm{Hz}}\)
- Low input noise current \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\)
- High input impedance
\(10^{12} \Omega\)
- High gain \(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \quad 50 \mathrm{k}(\mathrm{min})\)

\section*{Connection Diagram}

LF444AMD/LF444CD/LF444ACN/LF444CN
Dual-In-Line Package


Top View
Order Number LF444AMD, LF444CD, LF444CJ, LF444CM, LF444CWM, LF444ACN or LF444CN See NS Package Number D14E, J14A, M14A, M14B or N14A

Absolute Maximum Ratings
If Military／Aerospace specified devices are required， contact the National Semiconductor Sales Office／ Distributors for availability and specifications．
\begin{tabular}{lcc} 
& \begin{tabular}{c} 
LF444A \\
Supply Voltage
\end{tabular} & \begin{tabular}{c} 
LF444 \\
Differential Input Voltage
\end{tabular} \\
Input Voltage Range & \(\pm 38 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
（Note 1） & \(\pm 19 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) \\
Output Short Circuit & Continuous & \(\pm 15 \mathrm{~V}\) \\
\begin{tabular}{l} 
Duration（Note 2）
\end{tabular} & \\
Continuous \\
Power Dissipation & D Package & N Package \\
\(\quad 900 \mathrm{~mW}\) & 670 mW \\
（Notes 3 and 9） & & \\
\(\mathrm{T}_{\mathrm{j}}\) max & \(150^{\circ} \mathrm{C}\) & \(115^{\circ} \mathrm{C}\) \\
\(\theta_{\text {jA }}\)（Typical） & \(100^{\circ} \mathrm{C} / \mathrm{W}\) & \(85^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular}
\begin{tabular}{llr}
\begin{tabular}{c} 
Operating Temperature \\
Range
\end{tabular} & \begin{tabular}{c} 
D Package \\
（Note 4）
\end{tabular} & \begin{tabular}{c} 
Note 4） \\
（Nackage
\end{tabular} \\
\begin{tabular}{c} 
Storage Temperature \\
Range
\end{tabular} & \(-65^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 150^{\circ} \mathrm{C}\) \\
\begin{tabular}{c} 
Lead Temperature DIP \\
（Soldering， 10 sec．）
\end{tabular} & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
ESD rating to be determined．
\end{tabular}

See AN－450＂Surface Mounting Methods and Their Effect on Product Reliability＂for other methods of soldering sur－ face mount devices．

\section*{DC Electrical Characteristics（Note 5）}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LF444A} & \multicolumn{3}{|c|}{LF444} & \multirow{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{3}{*}{Vos \({ }^{*}\)} & \multirow[t]{3}{*}{Input Offset Voltage} & \multicolumn{2}{|l|}{\(\mathrm{R}_{S}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & & 2 & 5 & & 3 & 10 & mV \\
\hline & & \multicolumn{2}{|l|}{\(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\)} & & & 6.5 & & & 12 & mV \\
\hline & & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\)} & & & 8 & & & & mV \\
\hline \(\Delta V_{\text {OS }} / \Delta T\) & Average TC of Input Offset Voltage & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\)} & & 10 & & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{3}{*}{los} & \multirow[t]{3}{*}{Input Offset Current} & \multirow[t]{3}{*}{\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& (\text { Notes } 5,6)
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 5 & 25 & & 5 & 50 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 1.5 & & & 1.5 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 10 & & & & nA \\
\hline \multirow[t]{3}{*}{\(I_{B}\)} & \multirow[t]{3}{*}{Input Bias Current} & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
V_{S}= \pm 15 \mathrm{~V}
\] \\
（Notes 5，6）
\end{tabular}} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 10 & 50 & & 10 & 100 & pA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}\) & & & 3 & & & 3 & nA \\
\hline & & & \(\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}\) & & & 20 & & & & nA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\)} & & 1012 & & & 1012 & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{Avol} & \multirow[t]{2}{*}{Large Signal Voltage Gain} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & 50 & 100 & & 25 & 100 & & V／mV \\
\hline & & \multicolumn{2}{|l|}{Over Temperature} & 25 & & & 15 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\)} & \(\pm 12\) & \(\pm 13\) & & \(\pm 12\) & \(\pm 13\) & & V \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common－Mode Voltage Range & & & \(\pm 16\) & \[
\begin{aligned}
& +18 \\
& -17 \\
& \hline
\end{aligned}
\] & & \(\pm 11\) & \[
\begin{array}{r}
+14 \\
-12 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMRR & Common－Mode Rejection Ratio & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\)} & 80 & 100 & & 70 & 95 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & \multicolumn{2}{|l|}{（Note 7）} & 80 & 100 & & 70 & 90 & & dB \\
\hline Is & Supply Current & & & & 0.6 & 0.8 & & 0.8 & 1.0 & mA \\
\hline
\end{tabular}

AC Electrical Characteristics (Note 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LF444A} & \multicolumn{3}{|c|}{LF444} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline & Amplifier-to-Amplifier Coupling & & & -120 & & & -120 & & dB \\
\hline SR & Slew Rate & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1 & & & 1 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain-Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1 & & & 1 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}}=100 \Omega, \\
& \mathrm{f}=1 \mathrm{kHz}
\end{aligned}
\] & & 35 & & & 35 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{kHz}\) & & 0.01 & & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of \(\theta_{\mathrm{j} A}\).
Note 4: The LF444A is available in both the commercial temperature range \(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) and the military temperature range \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\). The LF444 is available in the commercial temperature range only. The temperature range is designated by the position just before the package type in the device number. \(A\) " \(C\) " indicates the commercial temperature range and an " \(M\) " indicates the military temperature range. The military temperature range is available in " \(D\) " package only.
Note 5: Unless otherwise specified the specifications apply over the full temperature range and for \(V_{S}= \pm 20 \mathrm{~V}\) for the LF444A and for \(V_{S}= \pm 15 \mathrm{~V}\) for the LF 444 . \(\mathrm{V}_{\mathrm{OS}}, \mathrm{l}_{\mathrm{B}}\), and \(\mathrm{l}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 6: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{j}\). Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(\mathrm{P}_{\mathrm{D}} . \mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{j} A} P_{\mathrm{D}}\) where \(\theta_{\mathrm{j}}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from \(\pm 15 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF444 and from \(\pm 20 \mathrm{~V}\) to \(\pm 5 \mathrm{~V}\) for the LF444A.
Note 8: Refer to RETS444AX for LF444AMD military specifications.
Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)


\section*{Typical Performance Characteristics（Continued）}



Pulse Response \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\)


Large Signal Inverting
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & & & \(\pm\) & & & & \\
\hline 100 & \(\ldots\) & \(\cdots\) & \(\cdots\) & ま & \(\cdots\) & & \(\ldots \cdot\) & \\
\hline \[
\stackrel{\overparen{\Sigma}}{n}_{\stackrel{\sim}{n}}^{90}
\] & & 7 & & ₹ & &  & & \\
\hline 隹 & ＋+ &  & \[
+1+1
\] &  & ＋1H &  &  & 11＋ \\
\hline 产 & &  & &  & & &  & \\
\hline & & \[
\ldots
\] & ．．． & \[
\pm \ldots
\] & \(\ldots\) & ．．． & ． & \\
\hline & & & & 立 & & & & \\
\hline
\end{tabular}
\(\operatorname{TIME}(10 \mu \mathrm{~s} / \mathrm{DV})\)

Small Signal Non－Inverting


Large Signal Non－Inverting


\section*{Application Hints}

This device is a quad low power op amp with JFET input devices (BI-FETTM). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3 V of the negative supply, an increase in input offset voltage may occur.
Each amplifier is individually biased to allow normal circuit operation with power supplies of \(\pm 3.0 \mathrm{~V}\). Supply voltages less than these may degrade the common-mode rejection and restrict the output voltage swing.

The amplifiers will drive a \(10 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

\section*{Typical Application}



National Semiconductor Corporation

\section*{LF455/LF456/LF457 Series Monolithic JFET Input Operational Amplifiers}


\section*{General Description}

The LF455/LF456/LF457 family of high-performance Bi-FETTM operational amplifiers features extremely low offset voltage, high gain, low noise, wide bandwidth, and high slew rate. External offset adjustments will not degrade com-mon-mode rejection or offset drift. A non-current-limited output is provided, and may be used alone or with the normal output to increase the current limit to more than 100 mA . Either output is capable of driving large capacitive loads of up to \(10,000 \mathrm{pF}\).

\section*{Applications}
- DAC output amplifiers
- Precision Buffers
- Fast Integrators
- Precision, high speed instrumentation
- Precision sample and holds
\begin{tabular}{|c|c|}
\hline eatures & \\
\hline - Low input offset voltage & \(250 \mu \mathrm{~V}\) \\
\hline - Low offset voltage drift & \(3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) \\
\hline - Low input bias current & 50 pA \\
\hline - Low input offset current & 10 pA \\
\hline ■ High common-mode rejection ratio & 100 dB \\
\hline - High DC voltage gain & 106 dB \\
\hline - High slew rate: LF455 & \(5 \mathrm{~V} / \mu \mathrm{s}\) \\
\hline LF456 & \(12 \mathrm{~V} / \mu \mathrm{s}\) \\
\hline LF457 & \(50 \mathrm{~V} / \mu \mathrm{s}\) \\
\hline ■ Wide bandwidth: LF455 & 3 MHz \\
\hline LF456 & 5 MHz \\
\hline LF457 & 20 MHz \\
\hline - Low input noise voltage: & \\
\hline LF455 & \(12 \mathrm{nV} \sqrt{ } \mathrm{Hz}\) @ 1 kHz \\
\hline LF456, LF457 & \(10 \mathrm{nV} \sqrt{ } \mathrm{Hz}\) @ 1 kHz \\
\hline - Large capacitive load capability & 10,000 pF \\
\hline - Fast settling to \(0.01 \%\) & \(1.5 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

\section*{Connection Diagram}

Dual-In-Line Package ( \(\mathbf{N}\) )


TL/H/9225-2

\section*{Metal Can Package (H)}


TL/H/9225-3
Order Number LF455/LF456/LF457
See NS Package H08A or N08E

\section*{Simplified Schematic}

National


\section*{LF13741}

\section*{Monolithic JFET Input Operational Amplifier}

\section*{General Description}

The LF13741 is a 741 with BI-FETTM input followers on the same die. Familiar operating characteristics-those of a 741-with the added advantage of low input bias current make the LF13741 easy to use. Monolithic fabrication makes this "drop-in-replacement" operational amplifier very economical.
Applications in which the LF13741 excels are those which require low bias current, moderate speed and low cost. A few examples include high impedance transducer amplifiers, photocell amplifiers, buffers for high impedance, slow to moderate speed sources and buffers in sample-and-hold type systems where leakage from the hold capacitor node must be kept to a minimum.
Systems designers can take full advantage of their knowledge of the 741 when designing with the LF13741 to achieve extremely rapid "design times." The LF13741 can also be used in existing sockets to make the "error budget" for input bias and/or offset currents negligible and in many cases eliminate trimming. For higher speed and lower noise use the LF155, LF156, LF157 series of BI-FET operational amplifiers.

\section*{Features}
- Low input bias current 50 pA

■ Low input noise current
\(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\)
- High input impedance
\(5 \times 10^{11} \Omega\)
- Familiar operating characteristics

\section*{Advantages}
- FET inputs-741 operating characteristics
- Low cost
- Ease of use
- Standard supplies
- Standard pin outs
- Non-rectifying input for RF environment
- Rapid "design time"

\section*{Applications}
- Smoke detectors
- I to V converters
- High impedance buffers
- Low drift sample and hold circuits
- High input impedance, slow comparators
- Long time timers
- Low drift peak detectors

■ Supply current monitors
- Low error budget systems
- Input common-mode range to positive supply voltage

\section*{Simplified Schematic}


Typical Applications
Inexpensive Microprocessor D/A


TL/H/9296-2

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage
\(\pm 18 \mathrm{~V}\)
Operating Temperature Range \(\mathrm{T}_{\mathrm{j} \text { (MAX) }}\)
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)

Differential Input Voltage
\(100^{\circ} \mathrm{C}\)
\(\pm 30 \mathrm{~V}\)
\(\pm 16 \mathrm{~V}\)
Continuous
Output Short Circuit Duration
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

\section*{DC Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Units \\
\hline \multirow[t]{3}{*}{\(\mathrm{V}_{\text {OS }}\)} & \multirow[t]{2}{*}{Input Offset Voltage} & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5 & 15 & \multirow{2}{*}{mV} \\
\hline & & Over Temperature & & & 20 & \\
\hline & Voltage Offset Adjustment Range & & 10 & & & mV \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{S}=10 \mathrm{k} \Omega\) & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Input Offset Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}(\) Notes 4, 5) & & 10 & 50 & pA \\
\hline & & \(\mathrm{T}_{\mathrm{j}} \leqslant 70^{\circ} \mathrm{C}\) & & & 2 & nA \\
\hline \multirow[t]{2}{*}{\(I_{B}\)} & \multirow[t]{2}{*}{Input Bias Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) (Notes 4,5) & & 50 & 200 & pA \\
\hline & & \(\mathrm{T}_{\mathrm{j}} \leq 70^{\circ} \mathrm{C}\) & & 1.6 & 8 & nA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & \(5 \times 1011\) & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{Avol} & \multirow[t]{2}{*}{Large Signal Voltage Gain} & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, T_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& V_{\mathrm{O}}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\] & 25 & 100 & & V/mV \\
\hline & & Over Temperature & 15 & & & V/mV \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 13\) & & V \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & \(V_{S}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & \[
\begin{gathered}
+15.1 \\
-12
\end{gathered}
\] & & V \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 & 90 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 6) & 77 & 96 & & dB \\
\hline Is & Supply Current & & & 2 & 4 & mA \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics（Note 4）}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Units \\
\hline SR & Slew Rate & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.5 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain－Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\) & & 1.0 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, R_{S}=100 \Omega \\
& f=100 \mathrm{~Hz} \\
& f=1000 \mathrm{~Hz}
\end{aligned}
\] & & \[
\begin{aligned}
& 50 \\
& 37
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
& \mathrm{nV} / \sqrt{\mathrm{Hz}}
\end{aligned}
\] \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C} \\
& f=100 \mathrm{~Hz} \\
& f=1000 \mathrm{~Hz}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & & \[
\frac{\mathrm{pA} / \sqrt{\mathrm{Hz}}}{\mathrm{pA} / \sqrt{\mathrm{Hz}}}
\] \\
\hline
\end{tabular}

Note 1：The value given is in 400 Linear Feet／Min air flow．
Note 2：The value given is in static air．
Note 3：Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage．
Note 4：These specifications apply for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\) ，and \(\mathrm{I}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\) ．
Note 5：The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature， \(\mathrm{T}_{\mathrm{j}}\) ．Due to limited production test time，the input bias currents measured are correlated to junction temperature．In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation，\(P_{D} \cdot T_{j}=T_{A}+\theta_{j A} P_{D}\) where \(\theta_{j A}\) is the thermal resistance from junction to ambient．Use of a heat sink is recommended if input bias current is to be kept to a minimum．
Note 6：Supply Voltage Rejection Ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from \(V_{S}= \pm 10 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) ．

\section*{Typical Performance Characteristics}


Negative Current Limit


Negative Common-Mode Input Voltage Limit




Positive Current Limit


OUTPUT SOURCE CURRENT (mA)



Typical Performance Characteristics (Continued)


\section*{LF13741 Pulse Responses}
```

Small Signal Non-Inverting Pulse Response

```


TIME \(0.5 \mu \mathrm{~L} / \mathrm{DIV}\)
TL/H/9296-5
\(A_{V}=+1\) (Follower)

Small Signal Inverting
Pulse Response


TIME \(0.5 \mu \mathrm{~s} / \mathrm{DIV}\)
TL/H/9296-6
\(A_{V}=-1\) (Inverter)

\section*{Typical Performance Characteristics}
（Continued）
LF13741 Pulse Responses（Continued）

\section*{Large Signal Non－Inverting \\ Pulse Response}


TIME \(10 \mu \mathrm{~s} /\) DIV
TL／H／9296－7

\section*{Large Signal Inverting Pulse Response}


If you take only one of the inputs of the LF13741 into the first range，the output phase will remain correct．When you take both inputs into this range the output will go toward the positive supply voltage．
If you force either or both of the inputs into the second range，an internal diode will be turned＂ON．＂Unless you externally limit the diode current to about 1 mA ，the device will be destroyed．In either case，limited or unlimited input current，you cannot predict the output．

\section*{HANDLING}

You do not have to take any special precautions in handling the LF13741．It has JFET，as opposed to fragile MOSFET， inputs．

\section*{APPLYING POWER}

You should never：reverse the power supplies to the LF13741；plug a part in backwards in a powered socket or board；make the negative supply voltage more positive than an input voltage．
Any one of these supply conditions will forward bias an in－ ternal diode．If you have not externally limited the resulting current，the device will be destroyed．

\section*{LAYOUT}

To ensure stability of response you should take care with lead dress，component placement and power supply decou－ pling．For example，the body of feedback resistors（from output to input pins）should be placed close to the inverting input pin．Noise＂pickup＂and capacitance to ground from the input pin will be minimized－effects which are usually desirable．
Because of the very low input bias currents of the LF13741， special care should be taken in printed circuit board layouts to prevent unnecessary leakage from the input nodes，（see Typical Applications）．

\section*{Application Hints (Continued)}

\section*{FEEDBACK POLE}

You create a feedback pole when you place resistive feedback around an amplifier. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency (a distinct possibility when using FET op amps), you should place a lead capacitor from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant (Figure 1).


TL/H/9296-9
Parasitic input capacitance \(\mathrm{C} 1 \cong(3 \mathrm{pF}\) for LF13741 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate, add C2 such that: R2C2 \(\cong \mathrm{R} 1 \mathrm{C} 1\).

FIGURE 1

\section*{Typical Applications (Continued)}

Circuits Using Guard Rings to Prevent Leakage Currents Between Inputs and V-

Guarded Voltage Follower


TL/H/9296-10

PC Layout

TL/H/9296-12

\section*{Guarded Inverting Amplifier}


PC Layout


TL/H/9296-13

\section*{Typical Applications (Continued)}

Guarded Instrumentation Amplifier


Bridge Amplifier


\section*{Typical Applications (Continued)}

- With the output having a 10 k load resistor minimum pulse width to zero \(\approx 800 \mu \mathrm{~s}\)
- The capacitor on the output reduces the output switch glitch

Long Time Timer


TL/H/9296-17
- Time \(=\frac{C 1}{\mathrm{I}_{1}} \mathrm{~V}_{\text {THRESHOLD }}\)
- Output goes high on time out
- Reverse op amp inputs for output low on time out
- C1 low leakage capacitor

Ultra-Low (or High) Duty Cycle Pulse Generator

- \(\mathrm{t}_{\text {OUTPUT HIGH }} \approx \mathrm{R} 1 \mathrm{C} \ell \mathrm{n} \frac{4.8-2 \mathrm{~V}_{\mathrm{S}}}{4.8-\mathrm{V}_{\mathrm{S}}}\)
- toutput Low \(\approx\) R2C \(\ell \mathrm{n} \frac{2 \mathrm{~V}_{\mathrm{S}}-7.8}{\mathrm{~V}_{\mathrm{S}}-7.8}\)
where \(\mathrm{V}_{\mathrm{S}}=\mathrm{V}^{+}+\left|\mathrm{V}^{-}\right|\)

Typical Applications (Continued)
Up/Down Staircase Generator/Step and Hold


TL/H/9296-19

Supply Current Indicator/Limiter


TL/H/9296-20
- \(V_{\text {OUT }}\) switches high when \(R_{S} I_{S}>V_{D}\)

Low Drift Adjustable Voltage Reference

- Trim 100k potentiometer for \(V_{\text {REF }}\) adjust

Low Drift Peak Detector


TL/H/9296-23
*Low leakage capacitor

\section*{Typical Applications (Continued)}

\section*{Ultra-Low Drift Peak Detector}

\(\bullet\) By adding \(D 1\) and \(R_{f}, V_{D 1}=0\) during hold mode. Leakage of \(D 2\) provided by feedback path through \(R_{f}\).
-Leakage of circuit is \(I_{B}\) plus leakage of \(C_{h}\).
-D3 clamps \(V_{\text {OUT }} A 1\) to \(V_{I N}-V_{D 3}\) to improve speed and to limit the reverse bias of \(D 2\).
\(\bullet\) Maximum input frequency should be \(<1 / 2 \pi R_{f} C_{D 2}\), where \(C_{D 2}\) is the shunt capacitance of D2.

\section*{Comparator with Offset Adjust for Hi-Z Inputs}


TL/H/9296-25
\[
v^{-}+3 v \leq v_{\mathbb{I N}} \leq v^{+}+0.1 v
\]

Low Current Ammeter


TL/H/9296-26
\begin{tabular}{ccc}
\(\mathbf{I}_{\text {FULL SCALE }}\) & \(\mathbf{R}_{\mathbf{F}}\) & \(\mathbf{R}_{\mathbf{B}}\) \\
100 nA & 1.5 M & 1.5 M \\
500 nA & 300 k & 300 k \\
\(1 \mu \mathrm{~A}\) & 300 k & 0 \\
\(5 \mu \mathrm{~A}\) & 60 k & 0 \\
\(10 \mu \mathrm{~A}\) & 30 k & 0 \\
\(50 \mu \mathrm{~A}\) & 6 k & 0 \\
\(100 \mu \mathrm{~A}\) & 3 k & 0
\end{tabular}


National Semiconductor Corporation

\section*{General Description}

The LH0003/LH0003C is a general purpose operational amplifier which features: slewing rate up to \(70 \mathrm{~V} / \mu \mathrm{s}\), a gain bandwidth of up to 30 MHz , and high output currents.
The LH0003 is specified for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) military temperature range. The LH0003C is specified for operation over the \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- Very low offset voltage
- Large output swing
- High CMRR
- Good large signal frequency response

Typically 0.4 mV
V into \(100 \Omega\) load
Typically \(>90 \mathrm{~dB}\) 50 kHz to 400 kHz depending on compensation

\section*{Schematic and Connection Diagrams}



TL/H/5561-2
Top View
Order Number LH0003H or LH0003CH See NS Package Number H10G

Typical Compensation
\begin{tabular}{|c|c|c|c|c|}
\hline Circuit Gain & \[
\begin{aligned}
& \mathrm{C}_{1} \\
& \mathrm{pF} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C}_{2} \\
& \mathrm{pF}
\end{aligned}
\] & Slew Rate
\[
\mathrm{R}_{\mathrm{L}}>200 \Omega, \mathrm{~V} / \mu \mathrm{sec}
\] & Full Output Frequency
\[
R_{L}>200 \Omega V_{\text {OUT }}= \pm 10 \mathrm{~V}
\] \\
\hline \(\geq 40\) & 0 & 0 & 70 & 400 \\
\hline \(\geq 10\) & 5 & 30 & 30 & 350 \\
\hline \(\geq 5\) & 15 & 30 & 15 & 250 kHz \\
\hline \(\geq 2\) & 50 & 50 & 5 & 100 \\
\hline \(\geq 1\) & 90 & 90 & 2 & 50 ) \\
\hline
\end{tabular}

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 3)
Supply Voltage
Power Dissipation
Differential Input Voltage
Input Voltage

Load Current
Operating Temperature Range

LH0003 LH0003C

Storage Temperature Range
Lead Temperature (Soldering, 10 sec .)
ESD rating to be determined.

\section*{Electrical Characteristics (Notes 1 \& 2)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}<100 \Omega\) & & 0.4 & 3.0 & mV \\
\hline Input Offset Current & & & 0.02 & 0.2 & \(\mu \mathrm{A}\) \\
\hline Input Bias Current & & & 0.4 & 2.0 & \(\mu \mathrm{A}\) \\
\hline Supply Current & \(\mathrm{V}_{S}= \pm 20 \mathrm{~V}\) & & 1.2 & 3 & mA \\
\hline \multirow[t]{2}{*}{Voltage Gain} & \(\mathrm{R}_{\mathrm{L}}=100 \mathrm{k}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}\) & 20 & 70 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline & \(R_{L}=2 \mathrm{k}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}\) & 15 & 40 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Output Voltage Swing & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & \(\pm 10\) & \(\pm 12\) & & V \\
\hline Input Resistance & & & 100 & & k \(\Omega\) \\
\hline Average Temperature Coefficient of Offset Voltage & \(\mathrm{R}_{S} \leq 100 \Omega\) & & 4 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Average Temperature Coefficient of Bias Current & & & 8 & & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline CMRR & \(\mathrm{R}_{\mathrm{S}}<100 \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 70 & 90 & & dB \\
\hline PSRR & \(\mathrm{R}_{\mathrm{S}}<100 \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \Delta \mathrm{~V}=5 \mathrm{~V}\) to 20 V & 70 & 90 & & dB \\
\hline Equivalent Input Noise Voltage & \[
\begin{aligned}
& R_{S}=100 \Omega, f=10 \mathrm{kHz} \text { to } 100 \mathrm{kHz} \\
& V_{S}= \pm 15 \mathrm{Vdc}
\end{aligned}
\] & & 1.8 & & \(\mu \mathrm{Vrms}\) \\
\hline
\end{tabular}

Note 1: These specifications apply for Pin 7 grounded, for \(\pm 5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}< \pm 20 \mathrm{~V}\), with capacitor \(\mathrm{C}_{1}=90 \mathrm{pF}\) from \(\operatorname{Pin} 1\) to \(\operatorname{Pin} 10\) and \(C_{2}=90 \mathrm{pF}\) from Pin 5 to ground, over the specified operating temperature range, unless otherwise specified.
Note 2: Typical values are for \(T_{A}=25^{\circ} \mathrm{C}\) unless otherwise specified.
Note 3: Refer to RETS0003X for LH0003H military specifications.

\section*{Typical Performance Characteristics}


Maximum Power Dissipation

Open Loop
Frequency Response




TL/H/5561-4

\section*{LH0004／LH0004C High Voltage Operational Amplifier}

\section*{General Description}

The LH0004／LH0004C is a general purpose operational amplifier designed to operate from supply voltages up to \(\pm 40 \mathrm{~V}\) ．The device dissipates extremely low quiescent pow－ er ，typically 8 mW at \(25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}\) ．
The LH0004＇s high gain and wide range of operating volt－ ages make it ideal for applications requiring large output swing and low power dissipation．
The LH0004 is specified for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) military temperature range．The LH0004C is speci－ fied for operation over the \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range．
－Low input offset current typically 20 nA for the LHOOO4 and 45 nA for the LH0004C
－Low input offset voltage typically 0.3 mV
－Frequency compensation with 2 small capacitors
－Low power consumption 8 mW at \(\pm 40 \mathrm{~V}\)

\section*{Applications}
－Precision high voltage power supply
－Resolver excitation
－Wideband high voltage amplifier
－Transducer power supply

\section*{Features}
－Capable of operation over the range of \(\pm 5 \mathrm{~V}\) to \(\pm 40 \mathrm{~V}\)
－Large output voltage typically \(\pm 35 \mathrm{~V}\) for the LHOOO4 and \(\pm 33 \mathrm{~V}\) for the LH0004C into a \(2 \mathrm{k} \Omega\) load with \(\pm 40 \mathrm{~V}\) supplies

\section*{Schematic and Connection Diagrams}

TL／H／5559－2
Note：Pin 7 must be grounded or connected to a voltage at least 5 V more negative than the positive supply（Pin 9）．Pin 7 may be connected to the nega－ tive supply；however，the standby current will be in－ creased．A resistor may be inserted in series with Pin 7 to Pin 9 ．The value of the resistor should be a maximum of \(100 \mathrm{k} \Omega\) per volt of potential between Pin 3 and Pin 9.

Order Number LH0004H or LH0004CH See NS Package Number H10G



\section*{Absolute Maximum Ratings \\ If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. \\ (Note 2) \\ \(\begin{array}{lr}\text { Supply Voltage, Continuous } & \pm 45 \mathrm{~V} \\ \text { Power Dissipation (see Curve) } & 400 \mathrm{~mW} \\ \text { Differential Input Voltage } & \pm 7 \mathrm{~V} \\ \text { Input Voltage } & \text { Equal to Supply }\end{array}\)}
\begin{tabular}{lr} 
Short Circuit Duration & 3 sec \\
Operating Temperature Range & \\
LH0004 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH0004C & \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(260^{\circ} \mathrm{C}\) \\
ESD rating to be determined. & \\
&
\end{tabular}

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0004} & \multicolumn{3}{|c|}{LH0004C} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \[
\begin{aligned}
& R_{S} \leq 100 \Omega, T_{A}=25^{\circ} \mathrm{C} \\
& R_{S} \leq 100 \Omega
\end{aligned}
\] & & 0.3 & \[
\begin{aligned}
& 1.0 \\
& 2.0 \\
& \hline
\end{aligned}
\] & & 0.3 & \[
\begin{aligned}
& 1.5 \\
& 3.0 \\
& \hline
\end{aligned}
\] & mV \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 20 & \[
\begin{aligned}
& 100 \\
& 300
\end{aligned}
\] & & 30 & \[
\begin{aligned}
& 120 \\
& 300
\end{aligned}
\] & nA \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 & \[
\begin{gathered}
20 \\
100
\end{gathered}
\] & & 10 & \[
\begin{gathered}
45 \\
150
\end{gathered}
\] & nA \\
\hline Positive Supply Current & \[
\begin{aligned}
& V_{S}= \pm 40 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 40 \mathrm{~V}
\end{aligned}
\] & & 110 & \[
\begin{aligned}
& 150 \\
& 175 \\
& \hline
\end{aligned}
\] & & 110 & \[
\begin{aligned}
& 150 \\
& 175 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) \\
\hline Negative Supply Current & \[
\begin{aligned}
& V_{S}= \pm 40 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 40 \mathrm{~V}
\end{aligned}
\] & & 80 & \[
\begin{aligned}
& 100 \\
& 135
\end{aligned}
\] & & 80 & \[
\begin{aligned}
& 100 \\
& 135 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Voltage Gain} & \[
\begin{aligned}
& V_{S}= \pm 40 \mathrm{~V}, R_{\mathrm{L}}=100 \mathrm{k}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\text {OUT }}= \pm 30 \mathrm{~V}
\end{aligned}
\] & 30 & 60 & & 30 & 60 & & V/mV \\
\hline & \[
\begin{aligned}
& V_{S}= \pm 40 \mathrm{~V}, R_{\mathrm{L}}=100 \mathrm{k} \\
& \mathrm{~V}_{\text {OUT }}= \pm 30 \mathrm{~V}
\end{aligned}
\] & 10 & & & 10 & & & V/mV \\
\hline Output Voltage & \(\mathrm{V}_{S}= \pm 40 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}\) & \(\pm 30\) & \(\pm 35\) & & \(\pm 30\) & \(\pm 33\) & & V \\
\hline CMRR & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \\
& \mathrm{~V}_{\mathrm{IN}}= \pm 33 \mathrm{~V}
\end{aligned}
\] & 70 & 90 & & 70 & 90 & & dB \\
\hline PSRR & \[
\begin{aligned}
& V_{\mathrm{S}}= \pm 40 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \\
& \Delta \mathrm{~V}=20 \mathrm{~V} \text { to } 40 \mathrm{~V}
\end{aligned}
\] & 70 & 90 & & 70 & 90 & & dB \\
\hline Average Temperature Coefficient Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 100 \Omega\) & & 4.0 & & & 4.0 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
Average Temperature \\
Coefficient of \\
Offset Current
\end{tabular} & & & 0.4 & & & 0.4 & & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline Equivalent Input Noise Voltage & \[
\begin{aligned}
& R_{S}=100 \Omega, V_{S}= \pm 40 \mathrm{~V} \\
& \mathrm{f}=500 \mathrm{~Hz} \text { to } 5 \mathrm{kHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 3.0 & & & 3.0 & & \(\mu \mathrm{Vrms}\) \\
\hline
\end{tabular}

Note 1: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 40 \mathrm{~V}\), Pin 7 grounded, with capacitors \(\mathrm{C} 1=39 \mathrm{pF}\) between Pin 1 and Pin \(10, \mathrm{C} 2=22 \mathrm{pF}\) between Pin 5 and ground, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for the LH0004, and \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the LH0004C unless otherwise specified.
Note 2: Refer to RETS0004X for LH0004H military specifications.

\section*{Typical Applications}




Open Loop Frequency Response


Input Bias Current


Positive Supply Current


Large Signal
Frequency Response



TL/H/5559-7

\section*{LH0020/LH0020C High Gain Operational Amplifier}

\section*{General Description}

The LH0020/LH0020C is a general purpose operational amplifier designed to source and sink 50 mA output currents. In addition to its high output capability, the LH0020/ LH0020C exhibits excellent open loop gain, typically in excess of 100 dB . The parameters of the LH0020 are guaranteed over the temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) and \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 22 \mathrm{~V}\), while those of the LH0020C are guaranteed over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\).
Output current capability, excellent input characteristics, and large open loop gain make the LH0020/LH0020C suitable for application in a wide variety of applications from precision DC power supplies to precision medium power comparator.

\section*{Features}
- Low offset voltage typically 1.0 mV at \(25^{\circ} \mathrm{C}\) over the entire common-mode voltage range
- Low offset current typically 10 nA at \(25^{\circ} \mathrm{C}\) for the LH0O20 and 30 nA for the LHOO20C
- Offset voltage is adjustable to zero with a single potentiometer
- \(\pm 14 \mathrm{~V}, 50 \mathrm{~mA}\) output capability

\section*{Schematic and Connection Diagrams}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 3)
\begin{tabular}{lr} 
Supply Voltage & \(\pm 22 \mathrm{~V}\) \\
Power Dissipation & 1.5 W \\
Differential Input Voltage & \(\pm 30 \mathrm{~V}\) \\
Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\)
\end{tabular}

Output Short Circuit Duration
Continuous
Operating Temperature Range

LH0O20
LH0020C
Storage Temperature
Lead Temperature (Soldering, 10 sec)
ESD rating to be determined.

Electrical Characteristics (Note 2) \(T_{\text {min }} \leq T_{A} \leq T_{\text {max }}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0020} & \multicolumn{3}{|c|}{LH0020C} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{R}_{S} \leq 100 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Over Temp. & & \[
\begin{aligned}
& 1.0 \\
& 2.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 4.0 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 1.0 \\
& 3.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 6.0 \\
& 7.5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Over Temp. & & 10 & \[
\begin{gathered}
50 \\
100
\end{gathered}
\] & & 30 & \[
\begin{aligned}
& 200 \\
& 300
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Over Temp. & & 60 & \[
\begin{aligned}
& 250 \\
& 500
\end{aligned}
\] & & 200 & \[
\begin{aligned}
& 500 \\
& 800
\end{aligned}
\] & \[
\begin{aligned}
& \text { nA } \\
& \text { nA }
\end{aligned}
\] \\
\hline Supply Current & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3.5 & 5.0 & & 3.6 & 6.0 & mA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.6 & 1.0 & & 0.3 & 1.0 & & \(\mathrm{M} \Omega\) \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{gathered}
100 \\
50 \\
\hline
\end{gathered}
\] & 300 & & \[
\begin{aligned}
& 50 \\
& 30 \\
& \hline
\end{aligned}
\] & 150 & & \[
\begin{aligned}
& \mathrm{V} / \mathrm{mV} \\
& \mathrm{~V} / \mathrm{mV}
\end{aligned}
\] \\
\hline Output Voltage Swing & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Over Temp. & \[
\begin{aligned}
& 14.2 \\
& 14.0
\end{aligned}
\] & 14.5 & & \[
\begin{array}{r}
14.0 \\
13.5 \\
\hline
\end{array}
\] & 14.2 & & \[
\begin{aligned}
& \text { V } \\
& \text { V }
\end{aligned}
\] \\
\hline Output Short Circuit Current & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=0 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 100 & 130 & 25 & 120 & 140 & mA \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 12\) & & & \(\pm 12\) & & & V \\
\hline Common-Mode Rejection Ratio & \(R_{S} \leq 100 \Omega\) & 90 & 96 & & 90 & 96 & & dB \\
\hline Power Supply Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 100 \Omega\) & 90 & 96 & & 90 & 96 & & dB \\
\hline
\end{tabular}

Note 1: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 2: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 22 \mathrm{~V}\) for the LH0020, \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) for the LH0020C, pin 9 grounded, and a 5000 pF capacitor between pins 2 and 3 , unless otherwise specified.
Note 3: Refer to RETS0020G for LH0020G militiary specifications.

\section*{Typical Applications}


\section*{LH0021-200 1.0 Amp Power Operational Amplifier}

\section*{General Description}

The LH0021-200 is a general purpose operational amplifier capable of delivering large output currents not usually associated with conventional IC op amps. The LH0021 will provide output currents in excess of one ampere at voltage levels of \(\pm 12 \mathrm{~V}\). In addition, both the inputs and outputs are protected against overload. The devices are compensated with a single external capacitor and are free of any unusual oscillation or latchup problems.
The excellent input characteristics and high output capability of the LH0021-200 make it an ideal choice for power applications such as DC servos, capstan drivers, deflection yoke drivers, and programmable power supplies.
The LH0021-200 is supplied in an 8-pin TO-3 package rated at 20 W with a suitable heatsink. Also, the LH0021-200 is guaranteed over the temperature range of \(-55^{\circ} \mathrm{C}\) to \(+200^{\circ} \mathrm{C}\).

\section*{Features}
- \(200^{\circ} \mathrm{C}\) Operation

■ Output current 1.0A
- Output voltage swing \(\pm 12 \mathrm{~V}\) into \(10 \Omega\)
- Wide full power bandwidth 15 kHz
- Low standby power 100 mW at \(\pm 15 \mathrm{~V}\)

■ Low input offset voltage and current 1 mV and 20 nA
- High slew rate \(3.0 \mathrm{~V} / \mu \mathrm{s}\)
- High open loop gain

100 dB
■ Expected life in operation 160 Hours

\section*{Schematic and Connection Diagrams}



TL/K/8783-2
Top View
Order Number LH0021K-200 See NS Package Number K08A
*RSC external on " K " package
Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage & \(\pm 18 \mathrm{~V}\) \\
Power Dissipation & See curves \\
Differential Input Voltage & \(\pm 30 \mathrm{~V}\) \\
Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\) \\
Peak Output Current LH0021-200 (Note 2) & 2.0 A
\end{tabular}

Output Short Circuit Duration (Note 3)
Continuous Operating Temperature Range
\begin{tabular}{lr} 
LH0021-200 & \(-55^{\circ} \mathrm{C}\) to \(+200^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+225^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(+260^{\circ} \mathrm{C}\) \\
Expected Operating Life at \(200^{\circ} \mathrm{C}\) & 160 Hrs.
\end{tabular}

ESD rating is to be determined.

DC Electrical Characteristics for LH0021-200 (Notes 4, 5 \& 6)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline & Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 100 \Omega\) & & & 15 & mV \\
\hline & Input Offset Current & & & & 500 & nA \\
\hline & Input Bias Current & & & & 2.0 & \(\mu \mathrm{A}\) \\
\hline & Input Resistance & \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) & & 1.0 & & \(\mathrm{M} \Omega\) \\
\hline & Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 100 \Omega, \Delta \mathrm{~V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}\) & 60 & 90 & & dB \\
\hline & Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 12\) & & & V \\
\hline & Power Supply Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 100 \Omega, \Delta \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}\) & 60 & 96 & & dB \\
\hline & Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}}=100 \Omega
\end{aligned}
\] & 70 & & & dB \\
\hline & Output Voltage Swing & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & \(\pm 10\) & \(\pm 14\) & & V \\
\hline & Power Supply Current & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0\) & & 2.5 & 5.0 & mA \\
\hline
\end{tabular}

AC Electrical Characteristics for LH0021-200 ( \(\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{C}}=3000 \mathrm{pF}\right)\)
\begin{tabular}{c|c|c|c|c|c|c}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multirow{2}{*}{ Conditions } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Units } \\
\cline { 4 - 5 } & & & Min & Typ & Max & \\
\hline & Slew Rate & \(\mathrm{A}_{V}=+1, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & & 3.0 & & \(\mathrm{~V} / \mu \mathrm{s}\) \\
\hline & Power Bandwidth & \(\mathrm{R}_{\mathrm{L}}=100 \Omega\) & & 20 & & kHz \\
\hline
\end{tabular}

Note 1: Rating applies for supply voltages greater than \(\pm 15 \mathrm{~V}\). For supplies less than \(\pm 15 \mathrm{~V}\), rating is equal to supply voltages.
Note 2: Rating applies for LH0021K-200 with R \(\mathrm{R}_{\mathrm{SC}}=0 \Omega\).
Note 3: Rating applies as long as package rating is not exceeded.
Note 4: Test conditions are \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{C}_{C}=3000 \mathrm{pF}\) and apply for \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 200^{\circ} \mathrm{C}\) unless otherwise specified.
Note 5: For further information, see the LH0021/LH0021C Datasheet.
Note 6: In order to limit maximum junction temperature to \(+225^{\circ} \mathrm{C}\) it may be necessary to operate with \(\mathrm{V}_{\mathrm{S}}< \pm 15 \mathrm{~V}\) when \(\mathrm{T}_{\mathrm{A}}\) or \(T_{\mathrm{C}}\) exceeds specific values depending on the \(P_{D}\) within the device package. Total \(P_{D}\) is the sum of quiescent and load-related dissipation.

Typical Performance Characteristics


\section*{Typical Performance Characteristics (Continued)}



For further applications information see the LH0021/LH0041 Datasheet.

\title{
LH0022/LH0022C High Performance FET Op Amp LH0042/LH0042C Low Cost FET Op Amp LH0052/LH0052C Precision FET Op Amp
}

\section*{General Description}

The LH0022/LH0042/LH0052 are a family of FET input operational amplifiers with very closely matched input characteristics, very high input impedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or slew rate. The internally laser nulled LH0052 offers \(500 \mu \mathrm{~V}\) maximum offset and \(2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) offset drift. Input offset current is less than 500 femtoamps at room temperature and 500 pA maximum at \(125^{\circ} \mathrm{C}\). The LH0022 and LH0042 are not internally nulled but offer comparable matching characteristics. All devices in the family are internally compensated and are free of latch-up and unusual oscillation problems. The devices may be offset nulled with a single 10k trimpot with negligible effect in CMRR.
The LH0022, LH0042 and LH0052 are specified for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) military temperature range. The LH0022C, LH0042C and LH0052C are specified for operation over the \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.
The LH0022/LH0042/LH0052 family of IC op amps are intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and tightly matched input offsets. The LHOO52 is particularly suited for long term high
accuracy integrators and high accuracy sample and hold buffer amplifiers. The LH0022 and LH0042 provide low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high input impedance buffers.
Special electrical parameter selection is available on special request.
For additional application information and information on other National operational amplifiers, see Available Linear Applications Literature.

\section*{Features}

■ Low input offset current-500 femtoamps max (LHOO52)
■ Low input offset drift-2 \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) typ (LH0052)
■ Low input offset voltage-100 \(\mu \mathrm{V}\) typ
- High open loop gain-100 dB typ

■ Excellent slew rate- \(3.0 \mathrm{~V} / \mu \mathrm{s}\) typ
- Internal 6 dB /octave frequency compensation
- Pin compatible with standard IC op amps (TO-5 package)

\section*{Connection Diagrams}


Order Number LH0042E See NS Package Number E20A


TL/K/5557-3
Top View
Order Number LH0022H, LH0022CH, LH0042H, LH0042CH, LH0052H or LH0052CH See NS Package Number H08D


\section*{Absolute Maximum Ratings}
\begin{tabular}{lrlr} 
If Military/Aerospace specified devices are required, & Short Circuit Duration \\
contact the National Semiconductor Sales Office/ & Operating Temperature Range \\
Distributors for availability and specifications. & & LH0022, LH0042, LH0052 & Continuous \\
Supply Voltage & \(\pm 22 \mathrm{~V}\) & LH0022C, LH0042C, LH0052C & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Power Dissipation (see Graph) & 500 mW & Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\) & Lead Temperature (Soldering, 10 sec.) & \(300^{\circ} \mathrm{C}\) \\
Differential Input Voltage (Note 2) & \(\pm 30 \mathrm{~V}\) & & \(300^{\circ} \mathrm{C}\) \\
Voltage Between Offset Null and V- & \(\pm 0.5 \mathrm{~V}\) & &
\end{tabular}

\section*{DC Electrical Characteristics for LH0022/LH0022C (Note 3) \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}(\) Max \()\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0022} & \multicolumn{3}{|c|}{LH0022C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Input Offset Voltage} & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}
\end{aligned}
\] & & 2.0 & 4.0 & & 3.5 & 6.0 & mV \\
\hline & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & & 5.0 & & & 7.0 & mV \\
\hline Temperature Coefficient of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & & 10 & & & 15 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Voltage Drift with Time & & & 3 & & & 4 & & \(\mu \mathrm{V} /\) week \\
\hline \multirow[t]{2}{*}{Input Offset Current} & \multirow[t]{2}{*}{(Note 4)} & & 0.2 & 2.0 & & 1.0 & 5.0 & pA \\
\hline & & & & 2.0 & & & 0.5 & nA \\
\hline Temperature Coefficient of Input Offset Current & & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \\
\hline Offset Current Drift with Time & & & 0.1 & & & 0.1 & & pA/week \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{(Note 4)} & & 5 & 10 & & 10 & 25 & pA \\
\hline & & & & 10 & & & 2.5 & nA \\
\hline Temperature Coefficient of Input Bias Current & & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \\
\hline Differential Input Resistance & & & \(10^{12}\) & & & \(10^{12}\) & & \(\Omega\) \\
\hline Common Mode Input Resistance & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Input Capacitance & & & 4.0 & & & 4.0 & & pF \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 80 & 90 & & 70 & 90 & & dB \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) & 80 & 90 & & 70 & 90 & & dB \\
\hline \multirow[t]{2}{*}{Large Signal Voltage Gain} & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}
\end{aligned}
\] & 100 & 200 & & 75 & 160 & & V/mV \\
\hline & \[
\begin{aligned}
& R_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}
\end{aligned}
\] & 50 & & & 50 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \multirow[t]{2}{*}{Output Voltage Swing} & \[
\begin{aligned}
& R_{L}=1 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C} \\
& V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & \(\pm 10\) & \(\pm 12.5\) & & \(\pm 10\) & \(\pm 12\) & & V \\
\hline & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 10\) & & & \(\pm 10\) & & & V \\
\hline Output Current Swing & \(\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 10\) & \(\pm 15\) & & \(\pm 10\) & \(\pm 15\) & & mA \\
\hline Output Resistance & & & 75 & & & 75 & & \(\Omega\) \\
\hline Output Short Circuit Current & & & 25 & & & 25 & & mA \\
\hline Supply Current & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 2.0 & 2.5 & & 2.4 & 2.8 & mA \\
\hline Power Consumption & \(V_{S}= \pm 15 \mathrm{~V}\) & & & 75 & & & 85 & mW \\
\hline
\end{tabular}

DC Electrical Characteristics for LH0042/LH0042C (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0042} & \multicolumn{3}{|c|}{LH0042C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & & 5.0 & 20 & & 6.0 & 20 & mV \\
\hline Temperature Coefficient of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & & 10 & & & 15 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Voltage Drift with Time & & & 7.0 & & & 10 & & \(\mu \mathrm{V} /\) week \\
\hline Input Offset Current & (Note 4) & & 1.0 & 5.0 & & 2.0 & 10 & pA \\
\hline Temperature Coefficient of Input Offset Current & & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \\
\hline Offset Current Drift with Time & & & 0.1 & & & 0.1 & & pA/week \\
\hline Input Bias Current & (Note 4) & & 10 & 25 & & 15 & 50 & pA \\
\hline Temperature Coefficient of Input Bias Current & & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \\
\hline Differential Input Resistance & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Common Mode Input Resistance & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Input Capacitance & & & 4.0 & & & 4.0 & & pF \\
\hline Input Voltage Range & & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 70 & 86 & & 70 & 80 & & dB \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{S} \leq 10 \mathrm{k} \Omega, \pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 15 \mathrm{~V}\) & 70 & 86 & & 70 & 86 & & dB \\
\hline Large Signal Voltage Gain & \(\mathrm{R}_{\mathrm{S}} \leq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}\) & 50 & 150 & & 25 & 100 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \multirow[t]{2}{*}{Output Voltage Swing} & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 10\) & \(\pm 12.5\) & & \(\pm 10\) & \(\pm 12\) & & V \\
\hline & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & \(\pm 10\) & & & \(\pm 10\) & & & V \\
\hline Output Current Swing & \(\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}\) & \(\pm 10\) & \(\pm 15\) & & \(\pm 10\) & \(\pm 15\) & & mA \\
\hline Output Resistance & & & 75 & & & 75 & & \(\Omega\) \\
\hline Output Short Circuit Current & & & 20 & & & 20 & & mA \\
\hline Supply Current & & & 2.5 & 3.5 & & 2.8 & 4.0 & mA \\
\hline Power Consumption & & & & 105 & & & 120 & mW \\
\hline
\end{tabular}

DC Electrical Characteristics for LH0052/LH0052C (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0052} & \multicolumn{3}{|c|}{LH0052C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Input Offset Voltage} & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}}<100 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{S}}=+15 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.1 & 1.0 & & 0.4 & 2.0 & mV \\
\hline & \(\mathrm{R}_{\mathrm{S}}<100 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & & 2.0 & & & 3.0 & mV \\
\hline Temperature Coefficient of Input Offset Voltage & \(\mathrm{V}_{\mathrm{S}}=100 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 2.0 & & & 5.0 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Voltage Drift with Time & & & 2.0 & & & 4.0 & & \(\mu \mathrm{V} /\) week \\
\hline \multirow[t]{2}{*}{Input Offset Current} & \multirow[t]{2}{*}{(Note 4)} & & 0.01 & 5.0 & & 0.02 & 1.0 & pA \\
\hline & & & & 500 & & & 100 & pA \\
\hline Temperature Coefficient of Input Offset Current & & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \\
\hline Offset Current Drift with Time & & & 0.1 & & & 0.1 & & pA/week \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{DC Electrical Characteristics for LH0052/LH0052C (Note 3) (Continued)} \\
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0052} & \multicolumn{3}{|c|}{LH0052C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{(Note 4)} & & 0.5 & 2.5 & & 1.0 & 5.0 & pA \\
\hline & & & & 2.5 & & & 0.5 & nA \\
\hline Temperature Coefficient of Input Bias Current & & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles Every \(10^{\circ} \mathrm{C}\)} & \\
\hline Differential Input Resistance & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Common Mode Input Resistance & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Input Capacitance & & & 4.0 & & & 4.0 & & pF \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 74 & 90 & & 70 & 90 & & dB \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) & 74 & 90 & & 70 & 90 & & dB \\
\hline \multirow[t]{2}{*}{Large Signal Voltage Gain} & \[
\begin{aligned}
& R_{L}=2 \mathrm{k} \Omega, V_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 100 & 200 & & 75 & 160 & & V/mV \\
\hline & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}
\end{aligned}
\] & 50 & & & 50 & & & V/mV \\
\hline \multirow[t]{2}{*}{Output Voltage Swing} & \[
\begin{aligned}
& R_{L}=1 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C} \\
& V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & \(\pm 10\) & \(\pm 12.5\) & & \(\pm 10\) & \(\pm 12\) & & V \\
\hline & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 10\) & & & \(\pm 10\) & & & V \\
\hline Output Current Swing & \(\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 10\) & \(\pm 15\) & & \(\pm 10\) & \(\pm 15\) & & mA \\
\hline Output Resistance & & & 75 & & & 75 & & \(\Omega\) \\
\hline Output Short Circuit Current & & & 25 & & & 25 & & mA \\
\hline Supply Current & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 3.0 & 3.5 & & 3.0 & 3.8 & mA \\
\hline Power Consumption & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & & 105 & & & 114 & mW \\
\hline
\end{tabular}

AC Electrical Characteristics for all amplifiers ( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0022/42/52} & \multicolumn{3}{|c|}{LH0022C/42C/52C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Slew Rate & Voltage Follower & 1.5 & 3.0 & & 1.0 & 3.0 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Large Signal Bandwidth & Voltage Follower & & 40 & & & 40 & & kHz \\
\hline Small Signal Bandwidth & & & 1.0 & & & 1.0 & & MHz \\
\hline Rise Time & & & 0.3 & 1.5 & & 0.3 & 1.5 & \(\mu \mathrm{s}\) \\
\hline Overshoot & & & 10 & 30 & & 15 & 40 & \% \\
\hline Settling Time (0.1\%) & \(\Delta V_{\text {IN }}=10 \mathrm{~V}\) & & 4.5 & & & 4.5 & & \(\mu \mathrm{S}\) \\
\hline Overload Recovery & & & 4.0 & & & 4.0 & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

AC Electrical Characteristics for all amplifiers \(\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\right)(\) Continued \()\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0022/42/52} & \multicolumn{3}{|r|}{LH0022C/42C/52C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{5}{*}{Input Noise Voltage} & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{0}=10 \mathrm{~Hz}\) & & 150 & & & 150 & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}\) & & 55 & & & 55 & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{0}=1 \mathrm{kHz}\) & & 35 & & & 35 & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}\) & & 30 & & & 30 & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline & \(\mathrm{BW}=10 \mathrm{~Hz}\) to \(10 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & 12 & & & 12 & & \(\mu \mathrm{Vrms}\) \\
\hline Input Noise Current & \(\mathrm{BW}=10 \mathrm{~Hz}\) to 10 kHz & & \(<0.1\) & & & <0.1 & & pArms \\
\hline
\end{tabular}

Note 1: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 2: Rating applies for minimum source resistance of \(10 \mathrm{k} \Omega\), for source resistances less than \(10 \mathrm{k} \Omega\), maximum differential input voltage is \(\pm 5 \mathrm{~V}\).
Note 3: Unless otherwise specified, these specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq+20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for the LH0022/42/52 and \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq\) \(+85^{\circ} \mathrm{C}\) for the LH0022C/42C/52C. Typical values are given for \(T_{A}=25^{\circ} \mathrm{C}\).
Note 4: Input currents are a strong function of temperature. Due to high speed testing they are specified at a junction temperature \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\). Self heating will cause an increase in current in manual tests. \(25^{\circ} \mathrm{C} \mathrm{spec}\) is guaranteed by testing at \(125^{\circ} \mathrm{C}\).

\section*{Auxiliary Circuits (Shown for TO-5 pin out)}


TL/K/5557-7


\section*{Typical Applications}

\section*{Low Drift Sample and Hold}



Picoamp Amplifier for pH Meters and Radiation Detectors


Typical Applications (Continued)



Ultra Low Level Current Source


Typical Applications (Continued)
True Instrumentation Amplifier


TL/K/5557-14


Typical Applications (Continued)


Re-Zeroing Amplifier


\section*{Typical Performance Characteristics}

*Noise voltage includes contribution from source resistance.

Typical Performance Characteristics (Continued)


\section*{LH0024/LH0024C High Slew Rate Operational Amplifier}

\section*{General Description}

The LH0024/LH0024C is a very wide bandwidth, high slew rate operational amplifier intended to fulfill a wide variety of high speed applications such as buffers to \(A\) to \(D\) and \(D\) to \(A\) converters and high speed comparators. The device exhibits useful gain in excess of 50 MHz making it possible to use in video applications requiring higher gain accuracy than is usually associated with such amplifiers.
The LH0024/LH0024C's combination of wide bandwidth and high slew rate make it an ideal choice for a variety of high speed applications including active filters, oscillators, and comparators as well as many high speed general purpose applications.

The LH0024 is guaranteed over the temperature range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), whereas the LH0024C is guaranteed \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Features}

■ Very high slew rate- \(500 \mathrm{~V} / \mu \mathrm{s}\) at \(\mathrm{A}_{\mathrm{V}}=+1\)
- Wide small signal bandwidth- 70 MHz
- Wide large signal bandwidth— 15 MHz

■ High output swing- \(\pm 12 \mathrm{~V}\) into 1 k
- Offset null with single pot
- Low input offset-2 mV
- Pin compatible with standard IC op amps

\section*{Schematic and Connection Diagrams}



TL/K/5552-2
Top View
Note: For heat sink use Thermalloy 2230-5 series.

Order Number LH0024H or LH0024CH
See NS Package Number H08B
```

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 2)
Supply Voltage
$\pm 18 \mathrm{~V}$
Input Voltage
Equal to Supply
Differential Input Voltage
$\pm 5 \mathrm{~V}$
Power Dissipation
600 mW
Operating Temperature Range

| LH0024 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| LH0024C | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec.) | $260^{\circ} \mathrm{C}$ |
| ESD rating to be determined. |  |

```

\section*{DC Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0024} & \multicolumn{3}{|c|}{LH0024C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{R}_{\mathrm{S}}=50 \Omega
\end{aligned}
\] & & 2.0 & \[
\begin{aligned}
& 4.0 \\
& 6.0 \\
& \hline
\end{aligned}
\] & & 5.0 & \[
\begin{gathered}
8.0 \\
10.0 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV} \\
& \hline
\end{aligned}
\] \\
\hline Average Temperature Coefficient of Input Offset Voltage & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, R_{S}=50 \Omega \\
& -55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}
\end{aligned}
\] & & -20 & & & -25 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & \[
\begin{gathered}
5.0 \\
10.0
\end{gathered}
\] & & 4.0 & \[
\begin{aligned}
& 15.0 \\
& 20.0
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 15 & \[
\begin{aligned}
& 30 \\
& 40 \\
& \hline
\end{aligned}
\] & & 18 & \[
\begin{aligned}
& 40 \\
& 50 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Supply Current & & & 12.5 & 15 & & 12.5 & 15 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 3 \\
& \hline
\end{aligned}
\] & 5 & & \[
\begin{gathered}
3 \\
2.5 \\
\hline
\end{gathered}
\] & 4 & & \[
\begin{aligned}
& \mathrm{V} / \mathrm{mV} \\
& \mathrm{~V} / \mathrm{mV}
\end{aligned}
\] \\
\hline Input Voltage Range & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & \(\pm 12\) & \(\pm 13\) & & \(\pm 12\) & \(\pm 13\) & & V \\
\hline Output Voltage Swing & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=1 \mathrm{k}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 10 \\
& \hline
\end{aligned}
\] & \(\pm 13\) & & \[
\begin{array}{r} 
\pm 10 \\
\pm 10 \\
\hline
\end{array}
\] & \(\pm 13\) & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Slew Rate & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \\
& C_{1}=\mathrm{C}_{2}=30 \mathrm{pF}, \\
& A_{V}=+1, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 400 & 500 & & 250 & 400 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Common-Mode Rejection Ratio & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \Delta \mathrm{~V}_{\mathrm{IN}}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{S}}=50 \Omega
\end{aligned}
\] & & 60 & & & 60 & & dB \\
\hline Power Supply Rejection Ratio & \[
\begin{aligned}
& \pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}, \\
& R_{S}=50 \Omega
\end{aligned}
\] & & 60 & & & 60 & & dB \\
\hline
\end{tabular}

Note 1: These specifications apply for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for the LH 0024 and \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the LH 0024 C .
Note 2: Refer to RETSOO24H for LH 0024 H military specifications.

\section*{Frequency Compensation}

TABLEI
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Closed \\
Loop Gain
\end{tabular} & \(\mathbf{C}_{\mathbf{1}}\) & \(\mathbf{C}_{\mathbf{2}}\) & \(\mathbf{C}_{\mathbf{3}}\) \\
\hline 100 & 0 & 0 & 0 \\
\hline 20 & 0 & 0 & 0 \\
\hline 10 & 0 & 20 pF & 1 pF \\
\hline 1 & 30 pF & 30 pF & 3 pF \\
\hline
\end{tabular}

Frequency Compensation Circuit


\section*{Typical Performance Characteristics}


TL/K/5552-7

\section*{Applications Information}

\section*{LAYOUT CONSIDERATIONS}

The LH0024/LH0024C, like most high speed circuitry, is sensitive to layout and stray capacitance. Power supplies should be by-passed as near the device as is practicable with at least \(0.01 \mu \mathrm{~F}\) disc type capacitors. Compensating capacitors should also be placed as close to device as possible.

\section*{COMPENSATION RECOMMENDATIONS}

Compensation schemes recommended in Table 1 work well under typical conditions. However, poor layout and long lead lengths can degrade the performance of the LHOO24 or cause the device to oscillate. Slight adjustments in the values for \(\mathrm{C} 1, \mathrm{C} 2\), and C 3 may be necessary for a given layout. In particular, when operating at a gain of -1, C3 may re-
quire adjustment in order to perfectly cancel the input capacitance of the device.
When operating the LH0024/LH0024C at a gain of +1 , the value of \(R 1\) should be at least \(1 \mathrm{k} \Omega\).
The case of the LHOO24 is electrically isolated from the circuit; hence, it may be advantageous to drive the case in order to minimize stray capacitances.

\section*{HEAT SINKING}

The LH0024/LH0024C is specified for operation without the use of an explicit heat sink. However, internal power dissipation does cause a significant temperature rise. Improved offset voltage drift can be obtained by limiting the temperature rise with a clip-on heat sink such as the Thermalloy 2228 B or equivalent.

\section*{Typical Applications}

TTL Compatible Comparator


TL/K/5552-3


National
PRELIMINARY Semiconductor Corporation

\section*{LH0032/LH0032A/LH0032C/LH0032AC Ultra Fast FET-Input Operational Amplifier}

\section*{General Description}

The LH0032/LH0032A is a high slew rate, high input impedance differential operational amplifier suitable for diverse application in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region. The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D to A converters, buffers in data acquisition systems and sample and hold circuits. Additional applications include high speed integrators and video amplifiers. The LH0032 and LH0032A are guaranteed for operation over the temperature range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), the LH0032C and LH0032AC are guaranteed for \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Features}
- \(500 \mathrm{~V} / \mu \mathrm{s}\) slew rate

■ 70 MHz bandwidth
- \(10^{12} \Omega\) input impedance
- As low as 2 mV max input offset voltage
- FET input
- Offset null with single pot

E No compensation for gains above 50
- Peak output current to 100 mA

\section*{Block Diagram}


TL/K/5265-1

\section*{Absolute Maximum Ratings}
\begin{tabular}{lr} 
Supply Voltage, \(V_{S}\) & \(\pm 18 \mathrm{~V}\) \\
Input Voltage, \(V_{I N}\) & \(\pm \mathrm{V}_{\mathrm{S}}\) \\
Differential Input Voltage & \(\pm 30 \mathrm{~V}\) or \(\pm 2 \mathrm{~V}_{\mathrm{S}}\) \\
Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\) & \\
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1.5 W , derate \(100^{\circ} \mathrm{C} / \mathrm{W}\) to \(125^{\circ} \mathrm{C}\) (Note 1) \\
\(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) & 2.2 W , derate \(70^{\circ} \mathrm{C} / \mathrm{W}\) to \(125^{\circ} \mathrm{C}\) (Note 1)
\end{tabular}

\section*{DC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}\) unless otherwise noted (Note 2) \(\left(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{j}}\right)\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multicolumn{2}{|r|}{\multirow[t]{2}{*}{Test Conditions}} & \multicolumn{3}{|c|}{LH0032A} & \multicolumn{3}{|l|}{LH0032AC} & \multicolumn{3}{|c|}{LH0032} & \multicolumn{3}{|l|}{LH0032C} & \multirow[t]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Vos & Input Offset Voltage & \multirow{4}{*}{\(\mathrm{V}_{\text {IN }}=0\)} & \[
\begin{aligned}
& T_{A}=T_{J}=25^{\circ} \mathrm{C} \\
& \text { (Note 3) }
\end{aligned}
\] & & 1 & \[
\begin{aligned}
& 2 \\
& 5 \\
& \hline
\end{aligned}
\] & & 2 & \[
\begin{aligned}
& 5 \\
& 7
\end{aligned}
\] & & 2 & \[
\begin{gathered}
5 \\
10 \\
\hline
\end{gathered}
\] & & 2 & \[
\begin{aligned}
& 15 \\
& 20 \\
& \hline
\end{aligned}
\] & mV \\
\hline \[
\begin{gathered}
\hline \Delta \mathrm{V}_{\mathrm{OS}} / \\
\Delta \mathrm{T}
\end{gathered}
\] & Average Offset Voltage Drift & & (Note 4) & & 15 & 30 & & 15 & 30 & & 15 & 50 & & 15 & 50 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline los & Input Offset Current & & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C} \text { (Note 3) } \\
& T_{A}=25^{\circ} \mathrm{C} \text { (Note 5) }
\end{aligned}
\] & & & \[
\begin{array}{|c|}
\hline 10 \\
250 \\
10 \\
\hline
\end{array}
\] & & & \[
\begin{array}{|c|}
\hline 30 \\
500 \\
3 \\
\hline
\end{array}
\] & & & \[
\begin{array}{|c|}
\hline 25 \\
250 \\
25 \\
\hline
\end{array}
\] & & & \[
\begin{array}{|c|}
\hline 50 \\
500 \\
5 \\
\hline
\end{array}
\] & \begin{tabular}{l}
pA \\
pA \\
nA
\end{tabular} \\
\hline \(\mathrm{I}_{B}\) & Input Bias Current & & \[
\left|\begin{array}{l}
T_{J}=25^{\circ} \mathrm{C}(\text { (Note 3) } \\
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { (Note 5) }
\end{array}\right|
\] & & & \[
\begin{gathered}
50 \\
1 \\
25
\end{gathered}
\] & & & 150
5
10 & & & \[
\begin{array}{|c|}
\hline 100 \\
1 \\
50 \\
\hline
\end{array}
\] & & & \[
\begin{array}{|c|}
\hline 500 \\
5 \\
15 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline *VINCM & Input Voltage
Range & & & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & V \\
\hline CMRR & Common Mode Rejection Ratio & \multicolumn{2}{|l|}{\(\Delta \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\)} & 50 & 60 & & 50 & 60 & & 50 & 60 & & 50 & 60 & & dB \\
\hline AVOL & Open-Loop Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\
& \mathrm{f}=1 \mathrm{kHz}
\end{aligned}
\] & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & 60 & 70 & & 60 & 70 & & 60 & 70 & & 60 & 70 & & dB \\
\hline & Gain & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\
& (\text { Note } 6)
\end{aligned}
\] &  & 57 & & & 57 & & & 57 & & & 57 & & & \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & & \(\pm 10\) & \(\pm 13.5\) & & \(\pm 10\) & \(\pm 13\) & & \(\pm 10\) & \(\pm 13.5\) & & \(\pm 10\) & \(\pm 13\) & & V \\
\hline Is & Power Supply Current & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& \left.\mathrm{l}_{\mathrm{O}}=0 \text { (Note } 5\right) \\
& \hline
\end{aligned}
\]} & & 18 & 20 & & 20 & 22 & & 18 & 20 & & 20 & 22 & mA \\
\hline PSRR & \begin{tabular}{|l} 
Power Supply \\
Rejection \\
Ratio \\
\hline
\end{tabular} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \Delta V_{S}=10 \mathrm{~V} \\
& ( \pm 5 \text { to } \pm 15 \mathrm{~V})
\end{aligned}
\]} & 50 & 60 & & 50 & 60 & & 50 & 60 & & 50 & 60 & & dB \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) ( (Note 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|c|}{Conditions} & Min & Typ & Max & Units \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & \(\mathrm{A}_{\mathrm{V}}=+1\) & \multirow{3}{*}{\(\Delta V_{1 N}=20 \mathrm{~V}\)} & 350 & 500 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \(t_{\text {s }}\) & Settling Time to 1\% of Final Value & \multirow[t]{2}{*}{\(A_{V}=-1\),} & & & 100 & & \\
\hline \(t_{s}\) & Settling Time to \(0.1 \%\) of Final Value & & & & 300 & & ns \\
\hline \(t_{R}\) & Small Signal Rise Time & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(A_{V}=+1, \Delta V_{I N}=1 \mathrm{~V}\)}} & & 8 & 20 & \\
\hline \(t_{D}\) & Small Signal Delay Time & & & & 10 & 25 & \\
\hline
\end{tabular}

Note 1. In order to limit maximum junction temperature to \(+175^{\circ} \mathrm{C}\), it may be necessary to operate with \(\mathrm{VS}< \pm 15 \mathrm{~V}\) when \(\mathrm{T}_{\mathrm{A}}\) or \(\mathrm{T}_{\mathrm{C}}\) exceeds specific values depending on the \(P_{D}\) within the device package. Total \(P_{D}\) is the sum of quiescent and load-related dissipation. See applications notes AN-277, "Applications of Wide-Band Buffer Amplifiers" and AN-253, "High-Speed Operational-Amplifier Applications" for a discussion of load-related power dissipation.
Note 2. LH0032AG/G are \(100 \%\) production tested as specified at \(25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\). LH0032ACG/CG are \(100 \%\) production tested at \(25^{\circ} \mathrm{C}\) only. Specifications at temperature extremes are verified by sample testing, but these limits are not used to calculate outgoing quality level.
Note 3. Specification is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at \(T_{J}=25 \mathrm{C}\). When supply voltages are \(\pm 15 \mathrm{~V}\), no-load operating junction temperature may rise \(40-60^{\circ} \mathrm{C}\) above ambient, and more under load conditions. Accordingly, \(\mathrm{V}_{\mathrm{OS}}\) may change one to several mV , and \(\mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{OS}}\) will change significantly during warm-up. Refer to \(\mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{OS}}\) vs. temperature graph for expected values.
Note 4. LH0032AG/G are \(100 \%\) production tested for this parameter. LH0032ACG/CG are sample tested only. Limits are not used to calculate outgoing quality levels. \(\Delta V_{O S} / \Delta T\) is the average value calculated from measurements at \(25^{\circ} \mathrm{C}\) and \(T_{\text {MAX }}\).
Note 5. Measured in still air 7 minutes after application of power. Guaranteed thru correlated automatic pulse testing.
Note 6. Guaranteed thru correlated automatic pulse testing at \(T_{J}=25^{\circ} \mathrm{C}\).
Note 7. Not \(100 \%\) production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.
*Guaranteed by CMRR test condition.

\section*{Connection Diagrams}


TL/K/5265-25
Order Number LH0032E See NS Package Number E48B

Order Number LH0032G, LH0032AG, LH0032CG or LH0032ACG See NS Package Number G12B

\section*{Auxiliary Circuits}


Output Short Circuit Protection


\section*{Typical Performance Characteristics}


\section*{Typical Applications}


100X Buffer Amplifier


10X Buffer Amplifier


TL/K/5265-18

Non-Compensated Unity Gain Inverter


\section*{Typical Applications (Continued)}

High Speed Sample and Hold


TL/K/5265-22

\section*{Applications Information}

\section*{POWER SUPPLY DECOUPLING}

The LH0032/LH0032A, like most high speed circuits, is sensitive to layout and stray capacitance. Power supplies should be by passed as near to pins 10 and 12 as practicable with low inductance capacitors such as \(0.01 \mu \mathrm{~F}\) disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

\section*{INPUT CURRENT}

Because the input devices are FETs, the input bias current may be expected to double for each \(11^{\circ} \mathrm{C}\) junction temperature rise. This characteristic is plotted in the typical performance characteristics graphs. The device will self-heat due to internal power dissipation after application of power thus raising the FET junction temperature \(40-60^{\circ} \mathrm{C}\) above freeair ambient temperature when supplies are \(\pm 15 \mathrm{~V}\). The de-

\section*{Applications Information (Continued)}
vice temperature will stabilize within 5-10 minutes after application of power, and the input bias currents measured at that time will be indicative of normal operating currents. An additional rise would occur as power is delivered to a load due to additional internal power dissipation.
There is an additional effect on input bias current as the input voltage is changed. The effect, common to all FETs, is an avalanche-like increase in gate current as the FET gate-to-drain voltage is increased above a critical value depending on FET geometry and doping levels. This effect will be noted as the input voltage of the LH0032 is taken below ground potential when the supplies are \(\pm 15 \mathrm{~V}\). All of the effects described here may be minimized by operating the device with \(\mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\).
These effects are indicated in the typical performance curves.

\section*{INPUT CAPACITANCE}

The input capacitance to the LH0032/LH0032C is typically 5 pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is
strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.
In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

\section*{HEAT SINKING}

While the LH0032/LH0032A is specified for operation without any explicit heat sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small heat sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.
For additional applications information request Application Note AN-253.

\section*{LH0044 Series Precision Low Noise Operational Amplifiers}

\section*{General Description}

The LH0044 Series is a low noise, ultra-stable, high gain, precision operational amplifier family intended to replace either chopper-stabilized monolithic or modular amplifiers. The devices are particularly suited for differential mode, inverting, and non-inverting mode applications requiring very low initial offset, low offset drift, very high gain, high CMRR, and high PSRR. In addition, the LH0044 Series' low initial offset and offset drift eliminate costly and time consuming null adjustments at the systems level. The superior performance afforded by the LH0044 Series is made possible by advanced processing and testing techniques, as well as active laser trim of critical metal film resistors to minimize offset voltage and drift. Unique construction eliminates thermal feedback effects.
The LH0044 Series is an excellent choice for a wide range of precision applications including strain gauge bridges, thermocouple amplifiers, and ultrastable reference ampli-
fers. The LH0044 is guaranteed over the temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), and the LH0044AC, LH0044B, and LH0044C are guaranteed from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). The device is available in standard TO-5 op amp pin out and is compatible with LM108A, LM725, and LM741 type amplifiers.

\section*{Features}
\begin{tabular}{|c|c|}
\hline tage & \(25 \mu \mathrm{~V}\) max \\
\hline Excellent long-term stability & ty \(\quad \pm 1 \mu \mathrm{~V} /\) month max \\
\hline w offset drift & \(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max \\
\hline ery low noise 0.7 & \(0.7 \mu \mathrm{Vp}\)-p max 0.1 Hz to 10 Hz \\
\hline High CMRR and PSRR & 120 dB min \\
\hline gh open loop gain & 120 dB min \\
\hline de common-mode range & e \(\pm 13 \mathrm{~V} \mathrm{~min}\) \\
\hline Wide supply voltage range & e \(\pm 2 \mathrm{~V}\) to \(\pm 20\) \\
\hline
\end{tabular}
\(\pm 1 \mu \mathrm{~V} /\) month max \(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max Very low noise \(\quad 0.7 \mu \mathrm{Vp}-\mathrm{p} \max 0.1 \mathrm{~Hz}\) to 10 Hz High CMRR and PSRR 120 dB min \(\pm 2 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\)

\section*{Equivalent Circuit}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 6)
\begin{tabular}{lr} 
Supply Voltage & \(\pm 20 \mathrm{~V}\) \\
Power Dissipation & 600 mW \\
Differential Input Voltage (Note 4) & \(\pm 1 \mathrm{~V}\) \\
Input Voltage (Note 5) & \(\pm 15 \mathrm{~V}\)
\end{tabular}

Output Short-Circuit Duration
Continuous Operating Temperature Range
\begin{tabular}{lr} 
LH0044 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH0044AC, LH0044B, LH0044C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(260^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

\section*{DC Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0044AC} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\text { LH0044/ } \\
\text { LH0044B/LH0044C }
\end{gathered}
\]} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \\
& \text { LH0044C Only }
\end{aligned}
\] & & 8 & 25 & & 12 & \[
\begin{gathered}
50 \\
100 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mu \mathrm{V} \\
& \mu \mathrm{~V} \\
& \hline
\end{aligned}
\] \\
\hline Input Offset Voltage & \begin{tabular}{l}
\[
\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}
\] \\
LH0044A and LH0044B Only
\end{tabular} & & & \[
\begin{aligned}
& 55 \\
& 75
\end{aligned}
\] & & & \[
\begin{gathered}
180 \\
80 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mu \mathrm{V} \\
& \mu \mathrm{~V}
\end{aligned}
\] \\
\hline Average Input Offset Voltage Drift & \(\mathrm{T}_{\text {Min }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {Max }}\) LH0044B Only & & 0.1 & 0.5 & & 0.2 & \[
\begin{aligned}
& 1.3 \\
& 0.5
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Long-Term Stability & (Note 2) & & 0.2 & 1 & & 0.3 & 2 & \(\mu \mathrm{V} /\) month \\
\hline Input Noise Voltage (Note 3) & \[
\begin{aligned}
& \mathrm{BW}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}}=50 \Omega \\
& \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega \text { Imbalance }
\end{aligned}
\] & & \[
\begin{aligned}
& 0.35 \\
& 0.50 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.7 \\
& 0.9 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.35 \\
& 0.50 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 1.0 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{V}\)-p \\
\(\mu \mathrm{Vp}\)-p
\end{tabular} \\
\hline Thermal Feedback Coefficient & & & 0.005 & & & 0.005 & & \(\mu \mathrm{V} / \mathrm{mW}\) \\
\hline Open Loop Voltage Gain & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & 120 & 145 & & 114 & 140 & & dB \\
\hline Common-Mode Rejection Ratio & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 120 & 145 & & 114 & 140 & & dB \\
\hline Power Supply Rejection Ratio & \(\pm 3 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}\) & 120 & 145 & & 114 & 140 & & dB \\
\hline Input Voltage Range & & \(\pm 13\) & \(\pm 13.8\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 13.7\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline Input Offset Current & \[
\begin{aligned}
& 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {Max }} \\
& \mathrm{T}_{\text {Min }} \leq \mathrm{T}_{\mathrm{A}}<25^{\circ} \mathrm{C}
\end{aligned}
\] & & 1.0 & \[
\begin{aligned}
& 2.5 \\
& 5.0 \\
& \hline
\end{aligned}
\] & & 1.5 & \[
\begin{gathered}
5.0 \\
10.0 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
nA \\
nA
\end{tabular} \\
\hline Average Input Offset Current Drift & & & 5 & 40 & & 15 & 80 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \[
\begin{aligned}
& 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {Max }} \\
& \mathrm{T}_{\text {Min }} \leq \mathrm{T}_{\mathrm{A}}<25^{\circ} \mathrm{C}
\end{aligned}
\] & & 8.5 & \[
\begin{aligned}
& 15 \\
& 50 \\
& \hline
\end{aligned}
\] & & 10 & \[
\begin{gathered}
30 \\
100 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
nA \\
nA
\end{tabular} \\
\hline Average Input Bias Current Drift & & & 50 & 300 & & 100 & 600 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Differential Input Impedance & & 5 & 10 & & 2.5 & 8 & & \(\mathrm{M} \Omega\) \\
\hline Common Mode Input Impedance & & & \(2 \times 10^{11}\) & & & \(2 \times 10^{11}\) & & \(\Omega\) \\
\hline Supply Current & \(L_{L}=0\) & & 0.9 & 3.0 & & 1.0 & 4.0 & mA \\
\hline Power Dissipation & & & 27 & 90 & & 30 & 120 & mW \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC Electrical Characteristics \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}\)} \\
\hline Parameter & Conditions & Typ & Units \\
\hline Input Noise Voltage & \[
\begin{aligned}
& R_{\mathrm{S}}=1 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\
& \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}
\end{aligned}
\] & \[
\begin{gathered}
11 \\
9
\end{gathered}
\] & \begin{tabular}{l}
\(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\(\mathrm{nV} / \sqrt{\mathrm{Hz}}\)
\end{tabular} \\
\hline Slew Rate & \(A_{V}=+1, R_{L}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}\) & 0.06 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Large Signal Bandwidth & \(A_{V}=+1, R_{L}=10 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 1 & kHz \\
\hline Overload Recovery Time & \(A_{V}=+100, V_{I N}=-100 \mathrm{mV}, \Delta V_{\text {IN }}=200 \mathrm{mV}\) & 5 & \(\mu \mathrm{S}\) \\
\hline Small Signal Bandwidth & \(A_{V}=+1, R_{L}=10 \mathrm{k} \Omega\) & 400 & kHz \\
\hline Small Signal Rise Time & \(A_{V}=+1, R_{L}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{mV}\) & 2.5 & \(\mu \mathrm{s}\) \\
\hline Overshoot & \(A_{V}=+1, R_{L}=10 \mathrm{k} \Omega, V_{I N}=10 \mathrm{mV}, C_{L}=100 \mathrm{pF}\) & 10 & \% \\
\hline
\end{tabular}

Note 1: All specifications apply for all device grades, at \(V_{S}= \pm 15 \mathrm{~V}\), and from \(T_{\text {Min }}\) to \(T_{\text {Max }}\) unless otherwise specified. \(T_{\text {Min }}\) is \(-55^{\circ} \mathrm{C}\) and \(T_{\text {Max }}\) is \(+125^{\circ} \mathrm{C}\) for the LH0044. \(T_{\text {Min }}\) is \(-25^{\circ} \mathrm{C}\) and \(T_{\text {Max }}\) is \(+85^{\circ} \mathrm{C}\) for the LH0044AC, LH0044B and LH0044C. Typicals are given for \(T_{A}=25^{\circ} \mathrm{C}\).
Note 2: This parameter is not \(100 \%\) tested; however, \(90 \%\) of the devices are guaranteed to meet this specification after one month of operation and after initial turn-on stabilization.
Note 3: Noise is \(100 \%\) tested on the LH0044AC and LH0044B only. \(90 \%\) of the LH0044 and LH0044C devices are guaranteed to meet this specification.
Note 4: The inputs are shunted by back-to-back diodes for over-voltage protection. Excessive current will flow for differential input voltages in excess of 1 V . Input current should be limited to less than 1 mA .
Note 5: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 6: Refer to RETS0044AH for LH0044AH military specifications and RETSO044H for LH0044H military specfifications.

\section*{Typical Performance Characteristics}

Total Input Noise Voltage vs Frequency


Input Bias Current vs CommonMode Input Voltage


Large Signal Voltage Response


Power Supply Rejection Ratio vs Frequency


Input Bias Current


Supply Current vs Supply Voltage


Output Swing


CMRR vs Frequency



Open Loop Frequency Response


Large Signal Pulse
Response



TL/K/5551-3

\section*{Applications Information}

\section*{LOW DRIFT CONSIDERATIONS}

Achieving ultra-low drift in practical applications requires strict attention to board layout, thermocouple effects, and input guarding. For specific recommendations refer to AN-63 and AN-79.
A point worth stressing with regard to low drift specifications is testing of the LH0044. Simply stated-it is virtually impossible to test the device using a thermoprobe or other form of local heating. A one degree centigrade temperature gradient can account for tens of microvolts of virtual offset (or drift). The test circuit of Figure 1 is recommended for use in a stabilized oven or continuously stirred oil bath with the entire circuit inside the oven or bath. Isothermal layout of the resistors is advised in order to minimize thermocouple induced EMF's.

\section*{OVER COMPENSATION}

The LH0044 may be overcompensated in order to minimize noise bandwidth by paralleling the internal 100 pF capacitor with an external capacitor connected between pins 1 and 6. Unity gain frequency may be predicted by:
\[
f=\frac{4 \times 10^{-5}}{100 \mathrm{pF}+\mathrm{C}_{\text {ext }} \mathrm{pF}}(\mathrm{~Hz})
\]

\section*{COMPENSATION}

For closed loop gains in excess of 10 , no external components are required for frequency stability. However, for gains of 10 or less, a \(0.01 \mu \mathrm{~F}\) disc capacitor is recommended between pin \(7\left(\mathrm{~V}^{+}\right)\)and pin 8 (Comp). An improvement in ac PSRR will also be realized by use of the \(0.01 \mu \mathrm{~F}\) capacitor.

\section*{OFFSET NULL}

In general, further nulling of LH0044 is neither necessary nor recommended. For most applications the specified initial offset is sufficient.
However, for those applications requiring additional null, an obvious temptation might be to place a pot between pins 1 and 8 with the wiper returned to \(\mathrm{V}+\). This technique will usually result in reduced gain and increased offset drift due to mismatch in the TCR of the pot and R1 and R2. The technique is, therefore, not generally recommended.
The recommended technique for offset nulling the LH0044 is shown in Figure 2. Null is accomplished in \(\mathrm{A}_{2}\) and all errors are divided by the closed loop gain of the LH0044. Additional offset and drift incurred due to the use of \(A_{2}\) is less than \(1 \mu \mathrm{~V} / \mathrm{V}\) for \(\mathrm{V}^{+}\)and \(\mathrm{V}^{-}\)changes and \(0.01 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) drift for the values shown in Figure 2.

Typical Applications


TL/K/5551-6

X1000 Instrumentation Amp


Precision Dual Tracking Regulator

*Wire-wound for minimum drift.
Line and load regulation \(\leq 0.005 \%\)

Typical Applications (Continued)


TL./K/5551-10

TL/K/5551-9

Precision Instrumentation Amplifier
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Overall \\
Gain
\end{tabular} & \begin{tabular}{c} 
Input Stage \\
Gain
\end{tabular} & \begin{tabular}{c} 
Output Stage \\
Gain
\end{tabular} \\
\hline X1 & X1 & X1 \\
X2 & X1 & X2 \\
X5 & X1 & X5 \\
X10 & X10 & X1 \\
X20 & X10 & X2 \\
X50 & X10 & X5 \\
X100 & X100 & X1 \\
X200 & X100 & X2 \\
X500 & X100 & X5 \\
X995 & X199 & X5 \\
\hline
\end{tabular}

Noise Test Circuit


Noise Test Circuit (Continued)


VERT: \(200 \mathrm{nV} /\) DIV HORIZ: 5 SEC/DIV

\section*{Connection Diagram}

Top View
Case is electrically isolated
Note: Compensation is not normally required. However, for maximum stability, a \(0.01 \mu \mathrm{~F}\) capacitor should be placed between pins 7 and 8 when device is used below closed loop gains of 10

> Order Number LH0044H, LH0044CH,
> LH0044ACH or LH0044BH
> See NS Package Number H08B

\section*{National \\ Semiconductor Corporation}

\section*{LH0045/LH0045C Two Wire Transmitter}

\section*{General Description}

The LH0045/LH0045C Two Wire Transmitters are linear integrated circuits designed to convert the voltage from a sensor to a current, and send it through to a receiver, utilizing the same simple twisted pair as the supply voltage.
The LH0045 and LH0045C contain an internal reference designed to power the sensor bridge, a sensitive input amplifier, and an output current source. The output current scale can be adjusted to match the industry standards of 4.0 mA to 20 mA or 10 mA to 50 mA .

Designed for use with various sensors, the LH0045/ LH0045C will interface with thermocouples, strain gauges, or thermistors. The use of the power supply leads as the signal output eliminates two or three extra wires in remote signal applications. Also, current output minimizes susceptibility to voltage noise spikes and eliminates line drop problems.

The LH0045/LH0045C is intended to fulfill a wide variety of process control, instrumentation, and data acquisition applications. The LH0045 is guaranteed over the temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\); whereas the LH0045C is guaranteed from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Features}
\begin{tabular}{lr} 
m High sensitivity & \(>10 \mu \mathrm{~A} / \mu \mathrm{V}\) \\
L Low input offset voltage & 1.0 mV \\
m Low input bias current & 2.0 nA \\
m Single supply operation & 10 V to 50 V \\
\& Programmable bridge reference & 5.0 V to 30 V
\end{tabular} (LH0045G)
■ Non-interactive span and null adjust
■ Over compensation capability
■ Supply reversal protection

\section*{Equivalent Schematic}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 2)}
\begin{tabular}{lr} 
Supply Voltage (L1 to common) & +50 V \\
Input Current & +20 mA \\
Input Voltage (Either Input to Common) & 0 V to \(\mathrm{V}_{\mathrm{REF}}\) \\
Differential Input Voltage & \(\pm 20 \mathrm{~V}\) \\
Output Current (Either L1 or L2) & 50 mA \\
Reference Output Current & 5.0 mA
\end{tabular}

Power Dissipation LH0045G 1.5W
Operating Temperature Range
\begin{tabular}{lr} 
LH0045 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH0045C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(+260^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

\section*{Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0045} & \multicolumn{3}{|c|}{LH0045C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage (Vos) & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{S}}=4.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{S}}=4.0 \mathrm{~mA}
\end{aligned}
\] & & 0.7 & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & & 2.0 & \[
\begin{aligned}
& 7.5 \\
& 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Offset Voltage Temperature Coefficient ( \(\Delta \mathrm{V}_{\mathrm{OS}} / \Delta \mathrm{T}\) ) & \(\mathrm{IS}^{\prime}=4.0 \mathrm{~mA}\) & & 3.0 & & & 6.0 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current ( \(\mathrm{I}_{\mathrm{B}}\) ) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.8 & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & & 1.5 & \[
\begin{aligned}
& 7.0 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input Offset Current (los) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.05 & \[
\begin{aligned}
& 0.2 \\
& 0.4
\end{aligned}
\] & & 0.2 & \[
\begin{aligned}
& 1.0 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Open Loop \\
Transconductance ( \(\mathrm{g}_{\mathrm{MOL}}\) )
\end{tabular} & \[
\begin{aligned}
& \Delta l_{\mathrm{S}}=4.0 \mathrm{~mA} \text { to } 20 \mathrm{~mA} \\
& \Delta \mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA} \text { to } 50 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{gathered}
10^{6} \\
2 \times 10^{6}
\end{gathered}
\] & \[
\begin{gathered}
10^{7} \\
2 \times 10^{7}
\end{gathered}
\] & & \[
\begin{gathered}
10^{6} \\
2 \times 10^{6}
\end{gathered}
\] & \[
\begin{gathered}
10^{7} \\
2 \times 10^{7}
\end{gathered}
\] & & \[
\begin{aligned}
& \mu \Omega \\
& \mu \Omega
\end{aligned}
\] \\
\hline Supply Voltage Range ( \(\mathrm{V}_{\mathrm{S}}\) ) & LH0045G Pins 5 and 6 Open & \[
\begin{aligned}
& 9.0 \\
& 15 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
50 \\
50 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 9.0 \\
& 15 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 50 \\
& 50 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Input Voltage Range ( \(\mathrm{V}_{\text {IN }}\) ) & LH0045G Pins 5 and 6 Open & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & & \[
\begin{aligned}
& 3.3 \\
& 7.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & & \[
\begin{aligned}
& 3.3 \\
& 7.6
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Open Loop Output Impedance (ROUT) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=10 \mathrm{~V} \text { to } 45 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=4.0 \mathrm{~mA}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 1.0 & & & 1.0 & & \(\mathrm{M} \Omega\) \\
\hline Common Mode Rejection Ratio (CMRR) & \[
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V} \text { to } 3.3 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{S}}=12 \mathrm{~mA}
\end{aligned}
\] & 0.1 & 0.05 & & 0.1 & 0.05 & & mV/V \\
\hline Power Supply Rejection Ratio (PSRR) & \[
\begin{aligned}
& \Delta V_{S}=10 \mathrm{~V} \text { to } 45 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{S}}=12 \mathrm{~mA}
\end{aligned}
\] & 0.1 & 0.01 & & 0.1 & 0.01 & & mV/V \\
\hline Open Loop Supply Current (ISOL) & \(\mathrm{V}_{\mathrm{S}}=50 \mathrm{~V}\) & & 2.0 & 3.0 & & 2.0 & 3.0 & mA \\
\hline Reference Voltage Load Regulation ( \(\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{l}_{\mathrm{REF}}\) ) & \[
\begin{aligned}
& \Delta l_{\text {REF }}=0 \mathrm{~mA} \text { to } 2.0 \mathrm{~mA}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},
\end{aligned}
\] & & 0.05 & 0.2 & & 0.05 & 0.2 & \% \\
\hline Reference Voltage Line Regulation ( \(\Delta \mathrm{V}_{\mathrm{REF}} / \Delta \mathrm{V}_{\mathrm{S}}\) ) & \[
\begin{aligned}
& \Delta V_{S}=10 \mathrm{~V} \text { to } 45 \mathrm{~V}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.3 & 0.5 & & 0.3 & 0.7 & mV/V \\
\hline Reference Voltage Temperature Coefficient ( \(\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{T}\) ) & \(\mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\) & & 0.004 & & & 0.004 & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Reference Voltage (VREF) & \[
\begin{aligned}
& I_{\text {REF }}=2.0 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C} \\
& \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}, T_{A}=25^{\circ} \mathrm{C}, \\
& \text { LH0045G Pins } 5 \text { and } 60 \text { Open }
\end{aligned}
\] & \[
\begin{aligned}
& 4.3 \\
& 8.6
\end{aligned}
\] & \[
\begin{gathered}
5.1 \\
10.3
\end{gathered}
\] & \[
\begin{aligned}
& 5.9 \\
& 12
\end{aligned}
\] & \[
\begin{aligned}
& 4.3 \\
& 8.6
\end{aligned}
\] & \[
\begin{gathered}
5.1 \\
10.3
\end{gathered}
\] & \[
\begin{gathered}
5.9 \\
12
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{Electrical Characteristics (Note 1) (Continued)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0045} & \multicolumn{3}{|c|}{LH0045C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Resistor R9 & \(\mathrm{I}_{\mathrm{S}}=12 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 95 & 100 & 105 & 95 & 100 & 105 & \(\Omega\) \\
\hline Average Temperature Coefficient of R9 (TCR \({ }_{9}\) ) & \(\mathrm{I}_{\mathrm{S}}=12 \mathrm{~mA}\) & & 50 & 300 & & 50 & 300 & PPM \(/{ }^{\circ} \mathrm{C}\) \\
\hline Resistor R5 & \(\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 950 & 1000 & 1050 & 950 & 1000 & 1050 & \(\Omega\) \\
\hline Average Temperature Coefficient of R5 ( \(\mathrm{TCR}_{5}\) ) & \(\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}\) & & 50 & 300 & & 50 & 300 & PPM \(/{ }^{\circ} \mathrm{C}\) \\
\hline Input Resistance ( \(\mathrm{R}_{\text {IN }}\) ) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 50 & & & 50 & & \(\mathrm{M} \Omega\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, these specifications apply for \(+10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq+50 \mathrm{~V}\), pin 5 shorted to pin 6 on the LH0045G, over the temperature range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for the LH0045 and \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the LH0045C.
Note 2: Refer to RETS 0045G for LH0045G military specifications.

\section*{Connection Diagram}


TL/K/5556-2
Top View
*Note: Pin 5 is shorted to Pin 6 to obtain a
Nominal \(+5.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}\). Left open \(\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}\)
The case is isolated from the circuit for both to 3 and to 8 .

Order Number LH0045G or LH0045CG See NS Package Number G12B

\section*{Typical Performance Characteristics}




Power Supply Rejection Ratio vs Frequency

\(V_{\text {REF }}\) vs Resistance Between Pin 5 and Pin 3



SUPPLY VOLTAGE (V)


Variation of \(\mathrm{V}_{\text {REF }}\) with Temperature Normalized to \(\mathbf{2 5}^{\circ} \mathrm{C}\)


Change in R 9 with Temperature Normalized to \(\mathbf{2 5}^{\circ} \mathrm{C}\)


\section*{Typical Applications}

For \(1 \mu \mathrm{~A}\) Full Scale, \(\mathrm{R}_{\mathbb{I N}}=\mathrm{V}_{\mathbb{I N}} / 1 \mu \mathrm{~A}=\) Source Impedance @ Pin 11
e.g., \(\mathrm{V}_{\mathrm{IN}}\) (Full Scale) \(=10 \mathrm{mV}, \mathrm{R}_{\mathrm{IN}}=10 \mathrm{k}\)

Bridge Impedance \(=0.8 \mathrm{k}, \mathrm{R}=10 \mathrm{k}-0.8 \mathrm{k}=9.2 \mathrm{k}\)

Resistance Bridge Input Transmitter


Typical Applications (Continued)
Electronic Temperature Sensor


Remote Sensing Digital Thermometer


TL/K/5556-7
*All voltages indicated by () are measured with respect to common, pin 3.

Instrumentation Amplifier Transmitter


TL/K/5556-8
*All voltages indicated by () are measured with respect to common, pin 3.

\section*{Applications Information}

\section*{CIRCUIT DESCRIPTION AND OPERATION}

A simplified schematic of the LH0045/LH0045C is shown in Figure 1. Differential amplifier, \(A_{2}\) converts very low level signals to an output current via transistor Q1. Reference voltage diode D1 is used to supply voltage for operation of \(A_{2}\) and to bias an external bridge. Current source \(I_{1}\) minimizes fluctuation in the bridge reference voltage due to changes in \(\mathrm{V}_{\mathrm{S}}\).
In normal operation, the LH0045/LH0045C is used in conjunction with an external bridge comprised of \(\mathrm{R}_{\mathrm{B} 1}\) through \(\mathrm{R}_{\mathrm{B4}}\). The bridge resistors in conjunction with bridge return resistor, R5, bias \(A_{2}\) in its linear region and sense the input signal; e.g. \(\mathrm{R}_{\mathrm{B} 4}\) might be a strain sensitive resistor in a strain gauge bridge. \(R_{T}\) is adjusted to purposely unbalance the bridge for 4.0 mA output (null) for zero signal input. This is accomplished by forcing \(2.5 \mu \mathrm{~A}\) more through \(\mathrm{R}_{\mathrm{B} 3}\) than \(\mathrm{R}_{\mathrm{B} 4}\).
The \(2.5 \mu \mathrm{~A}\) imbalance causes a voltage rise of \((2.5 \mu \mathrm{~A}) \times\) ( \(100 \Omega\) ) or \(250 \mu \mathrm{~V}\) at the top of \(\mathrm{R}_{\mathrm{B} 3}\). Terminal L2 may be viewed as the output of an op amp whose closed loop gain is approximately \(R_{F} / R_{B 3}=1600\).
The \(250 \mu \mathrm{~V}\) rise at the top of \(\mathrm{R}_{\mathrm{B} 3}\) causes a voltage drop of (1600) \(\times(250 \mu \mathrm{~V})\) or -0.4 V across R9. An output current, \(\mathrm{I}_{\mathrm{S}}\), equal to \(0.4 \mathrm{~V} / \mathrm{R9}\) or 4.0 mA is thus established in Q1. If \(\mathrm{R}_{\mathrm{B} 4}\) is now decreased by \(1.0 \Omega\) (due to application of a strain force), a -1.0 mV change in input voltage will result. This causes L 2 to drop to -2.0 V . The output current would then be \(2.0 \mathrm{~V} / 100 \Omega\) or 20 mA (Full Scale). If \(R_{\mathrm{B} 3}\) is a resistor of the same material as \(\mathrm{R}_{\mathrm{B} 4}\) but not subjected to the strain, temperature drift effects will be equal in the two legs and will cancel.
In actual practice the loading effects of \(\mathrm{R}_{\mathrm{B} 2}\) on the gain (span) and \(R_{F}\) on output current must be taken into account.

\section*{THERMAL CONSIDERATIONS}

The power output transistor of the LH0045 is thermally isolated from the signal amplifier, \(A_{2}\). Nevertheless, a change in the power dissipation will cause a change in the temperature of the package and thus may cause amplifier drift. These temperature excursions may be minimized by careful heat sinking to hold the case temperature equal to the ambient. With the TO-8 (G) package this is best accomplished by a clip-on heat sink such as the Thermalloy \#2240A or the Wakefield \#215-CB. The case is electrically isolated from the circuit.
In addition, the power change can be minimized by operating the device from relatively high supply voltages in series with a relatively high load resistance. When the signal forces the supply current higher, the voltage across the device will be reduced and the internal power dissipation kept nearly equal to the low current, high voltage condition.
For example, take the case of a 4.0 mA to 20 mA transmitter with a 24 V supply and a \(100 \Omega\) load resistance. The power at 4.0 mA is \((23.6 \mathrm{~V}) \times(4.0 \mathrm{~mA})=94.4 \mathrm{~mW}\) while at full scale the power is \((22 \mathrm{~V}) \times(20 \mathrm{~mA})=440 \mathrm{~mW}\). The net change in power is 345 mW . This change in power will cause a change in temperature and thus a change in offset voltage of \(\mathrm{A}_{2}\).
If the optimum load resistance of \(800 \Omega\) (from Figure 2) is used, the power at null is [24V - \((4.0 \mathrm{~mA}) \times(800 \Omega)\) ] \((4.0 \mathrm{~mA})=83 \mathrm{~mW}\). The power at full scale is [24V \((20 \mathrm{~mA}) \times(800 \Omega)](20 \mathrm{~mA})=160 \mathrm{~mW}\). The net change is 77 mW . This change is significantly less than without the resistor.


\section*{Applications Information (Continued)}

If the supply voltage is increased to 48 V and the load resistance chosen to be the optimum value from Figure \(2(1.95 \mathrm{k})\), then the power at null is [ \(48 \mathrm{~V}-(4.0 \mathrm{~mA}) \times(1.95 \mathrm{k})\) ] \((4.0 \mathrm{~mA})=160.8 \mathrm{~mW}\) and the power at full scale is [48\((20) \times(1.95 \mathrm{k})](20 \mathrm{~mA})=180 \mathrm{~mW}\) for a net change of 19.2 mW .


TL/K/5556-10
FIGURE 2. Optimum Load Resistance vs Supply Voltage
Note that the optimized load resistance is actually the sum of the line resistance, receiver resistances and added external load resistance. However, in many applications the line resistance and receiver resistances are negligible compared to the added external load resistance and thus may be omitted in calculations.

\section*{AUXILIARY PINS}

The LH0045 has several auxiliary pins designed to provide the user with enhanced flexibility and performance. The following is a discussion of possible uses for these pins.

\section*{Programmable V REF-Pins 5 and 6}

The LH0045G provides pins 5 and 6 to allow the user to program the value of the reference voltage. The factory trimmed 10 V value is obtained by leaving 5 and 6 open. A short between 5 and 6 will program the reference to a nominal 5.1V.
A resistor or pot may be placed between pin 5 and common (pin 3) to obtain reference voltages between 10 V and 30 V or between pin 5 and pin 7 for reference voltages below 10 V . Increased reference voltage might be useful to extend the positive common mode range or to accommodate transducers requiring higher supply voltage. A plot of resistance between pin 5 and pin 3 versus \(V_{\text {REF }}\) is given in the typical electrical characteristics section. \(V_{\text {REF }}\) may be adjusted about its nominal value by arranging a pot from \(V_{\text {REF }}\) to common and feeding a resistor from the wiper into pin 5 so that it may either inject or extract current. Lastly, pin 5 may be used as a nominal 1.7 V reference point, if care is taken not to unduly load it with either DC current or capacitance. Obviously, higher supply voltages must be used to obtain the higher reference values. The minimum supply voltage to reference voltage differential is about 4.0V.

\section*{Bridge Return}

An applications resistor is provided in the LHOO45 with a nominal value of \(1.0 \mathrm{k} \Omega\). The primary application for the resistor is to maintain the minimum common mode input voltage ( 1.0 V ) required by the signal amplifier, \(\mathrm{A}_{2}\). A typical input application might utilize a strain gauge or thermistor bridge where the resistance of the sensor is \(100 \Omega\). Since only 1.0 mA may be drawn from \(\mathrm{V}_{\mathrm{REF}}\), the \(1.0 \mathrm{k} \Omega\) bridge return resistor is used to bias \(A_{2}\) in its linear region as shown in Figure 3.


TL/K/5556-11
FIGURE 3. Use of Bridge Return

\section*{Over Compensation-Pin 8}

Over compensation of the signal amplifier, \(\mathrm{A}_{2}\), may be desirable in DC applications where the noise-bandwidth must be minimized. A capacitor should be placed between pin 8 and pin 3, common.
Typically,
\[
f_{3 \mathrm{db}}=\frac{1}{2 \pi R\left(C_{1}+C_{E X T}\right)}
\]
where:
\[
\begin{aligned}
\mathrm{R} & =400 \mathrm{M} \Omega \\
\mathrm{C} 1 & =\text { Internal Compensation Capacitor }=100 \mathrm{pF} \\
\mathrm{C}_{\mathrm{EXT}} & =\text { External (overcompensation) Capacitor }
\end{aligned}
\]

\section*{Input Guard-Pins 9 and 12}

Pins 9 and 12 have no internal connection whatever and thus need not be used. In some critical low current applications there may be an advantage to running a guard conductor between the inputs and the adjacent pins to intercept stray leakage currents. Pins 9 and 12 may be connected to this guard to simplify the PC board layout and allow the guard to continue under the device. (See AN-63 for further discussion of guarding techniques.)

\section*{NULL AND SPAN ADJUSTMENTS}

Most applications of the LH0045 will require potentiometers to trim the initial tolerances of the sensor, the external resistors and the LH0045 itself. The preferred adjustment proce-

\section*{Applications Information (Continued)}
dure is to stimulate the sensor, alternating between two known values, such as zero and full scale. The span and null are adjusted by monitoring the output current on a chart recorder, meter, or oscilloscope. A full scale stimulus is applied to the sensor and the span potentiometer adjusted for the desired full scale. Then, to adjust the null, apply a zero percent signal to the sensor and adjust the null potentiometer for the desired zero percent current indication.
If it is impractical to cycle the sensor during the calibration procedure, the signal may be simulated electrically with two cautions: 1) the calibration signal must be floating and 2) the calibration thus achieved does not account for sensor inaccuracies and/or errors in the signal generator.

\section*{SENSOR SELECTION}

Generally it is easiest to use an insulated sensor. If it is necessary to use a grounded sensor, the power supply must be isolated from chassis ground to avoid extraneous circulating currents.

\section*{DESIGN EXAMPLE}

There are numerous circuit configurations that may be utilized with the LHOO45. The following is intended as a general design example which may be extended to specific cases.

\section*{Circuit Requirements}

Output Characteristics
a. \(0 \%=4.0 \mathrm{~mA}\) (NULL)
b. \(100 \%=20 \mathrm{~mA}(\) SPAN \(=16 \mathrm{~mA})\)
c. Supply Voltage \(=24 \mathrm{~V}\)

Input (Sensor) Characteristics
a. \(\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mV}\) (Full Scale)
b. \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{mV}\) (Zero Scale)
c. Source Impedance \(\leq 1.0 \Omega\)

General Characteristics
a. \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+75^{\circ} \mathrm{C}\)
b. Overall Accuracy \(\leq 0.5 \%\)


TL/K/5556-12
FIGURE 4. Design Example Circuit

\section*{Selection of \(\mathbf{R}_{\mathbf{F}}\)}

Input bias current to the LH0045C is guaranteed less than 10 nA . Furthermore, the change in \(\mathrm{I}_{\mathrm{B}}\) over the temperature range of interest is typically under 1.0 nA . If \(\mathrm{l}_{2}\) SPAN is selected to be \(1.0 \mu \mathrm{~A}\left(1000 \Delta I_{B}\right)\) errors due to \(\Delta I_{B} / \Delta T\) will be less than \(0.1 \%\). For SPAN \(=16 \mathrm{~mA}\).
\[
V_{\text {SPAN }}=\Delta V_{1}=-(16 \mathrm{~mA})(\mathrm{R9})=-1.6 \mathrm{~V}
\]
where R9 \(=\) Internal Current Set Resistor \(=100 \Omega\).
For \(I_{2}\) SPAN \(=1.0 \mu \mathrm{~A}\),
\[
\begin{aligned}
& R_{F}=\frac{V_{\text {SPAN }}}{l_{2} \mathrm{SPAN}}=\frac{-1.6 \mathrm{~V}}{1.0 \mu \mathrm{~A}}=1.6 \mathrm{M} \\
& R_{F}=1.6 \mathrm{M} \Omega
\end{aligned}
\]

Note: For applications with DC gain (ratio of feedback and input resistance) less than 8 , it is recommended that a Schottky barrier diode be connected between pin 11 (cathode) and pin 3 (anode). This prevents the possibility of latch up resulting from the inverting input being forced beyond the amplifier supply voltage during power up.

\section*{Selection of \(\mathbf{R}_{\mathbf{B} 1}\) and \(\mathbf{R}_{\mathbf{B} 2}\)}

The minimum input common mode voltage, \(\mathrm{V}_{\text {MIN }}\) required at the pin 10 input of \(\mathrm{A}_{2}\) is 1.0 V . Furthermore, the maximum open loop supply current (ISOL) drawn by the LHOO45 is 3.0 mA . That leaves \(\mathrm{I}_{\mathrm{MIN}}=4.0 \mathrm{~mA}-3.0 \mathrm{~mA}=1.0 \mathrm{~mA}\) left to bias the bridge at null. Hence:
\[
\mathrm{R}_{\mathrm{B} 2} \geq \frac{\mathrm{V}_{\mathrm{MIN}}}{I_{\mathrm{MIN}}}=\frac{1.0 \mathrm{~V}}{1.0 \mathrm{~mA}}=1.0 \mathrm{k} \Omega
\]

And,
\[
\begin{aligned}
& \frac{V_{R E F} R_{B 2}}{R_{B 1}+R_{B 2}}=1.0 \mathrm{~V} \\
& R_{B 1}=R_{B 2} \frac{V_{R E F}-1.0 \mathrm{~V}}{1.0 \mathrm{~V}} \\
&=1.0 \mathrm{k}(5.1-1.0) \\
& R_{B 1} \cong 4.0 \mathrm{k} \Omega
\end{aligned}
\]

Alternatively, an LM113, 1.22V reference diode, or an op amp such as the LM108 may be used to bias the signal amplifier, \(A_{2}\), as shown in Figure 5. These techniques have the advantage of lowering the impedance seen at pin 10.

\section*{Selection of ROS}

ROS is selected to provide the null current of 4.0 mA , \(\mathrm{V}_{1} \mathrm{NULL}=4.0 \mathrm{~mA} \times 100 \Omega=0.4 \mathrm{~V}\). From previous calculations we know that \(\mathrm{V}_{\mathrm{MIN}}=1.0 \mathrm{~V}\). The voltage pin 11, \(\mathrm{V}_{2}\) is:
\[
V_{2}=V_{\mathrm{MIN}}+\mathrm{V}_{\mathrm{OS}} \cong \mathrm{~V}_{\mathrm{MIN}}
\]
for \(\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}\)
Hence, the current required to generate the null voltage, \(I_{2}\) NULL is:
\[
\begin{aligned}
& \mathrm{I}_{2} \mathrm{NULL}=\frac{\mathrm{V}_{\mathrm{MIN}}-\mathrm{V}_{1} \mathrm{NULL}}{\mathrm{R}_{\mathrm{F}}} \\
& =\frac{1.0 \mathrm{~V}-(-0.4 \mathrm{~V})}{1.6 \mathrm{M} \Omega}=0.875 \mu \mathrm{~A}
\end{aligned}
\]

This current must be provided by \(R_{O S}\) from \(V_{\text {REF }}\); hence:
\[
R_{\mathrm{OS}}=\frac{\mathrm{V}_{\mathrm{REF}}-\mathrm{V}_{\mathrm{MIN}}}{\mathrm{I}_{2 \text { NULL }}}
\]

\section*{Applications Information (Continued)}


TL/K/5556-14

\section*{TL/K/5556-13}

FIGURE 5. Alternate Biasing Techniques

The nominal value for \(V_{\text {REF }}\) is 5.1 V , therefore the nominal value for \(\mathrm{R}_{\mathrm{OS}}\) is:
\[
\begin{aligned}
& \frac{5.1 \mathrm{~V}-1.0 \mathrm{~V}}{0.875 \mu \mathrm{~A}} \text { or } \\
& \mathrm{R}_{\mathrm{OS}}=4.6 \mathrm{M} \Omega
\end{aligned}
\]

It should be noted however, that the variation of \(V_{\text {REF }}\) may be as high as 5.9 V or as low as 4.3 V . Furthermore, the tolerances of R9 (100 \(\Omega), \mathrm{R}_{\mathrm{B} 1} . \mathrm{R}_{\mathrm{B} 2}\), and the input \(\mathrm{V}_{\mathrm{OS}}\) of \(\mathrm{A}_{2}\) would predict values for Ros as low as 3.98 M and as high as 5.43 M . The implication is that in the specific case, ROS should be implemented with a pot, of appropriate value, in order to accommodate the tolerances of \(\mathrm{V}_{\mathrm{REF}}, \mathrm{R} 9, \mathrm{~V}_{\mathrm{OS}}\), \(R_{B 1}, R_{B 2}\), etc.

\section*{Selection of \(\mathbf{R}\)}

SPAN is required to be 16 mA . From feedback theory and the gain equation we know:
\[
I_{S P A N}=V_{I N} \frac{R_{F}}{R} \times \frac{1}{R 9}
\]
where:
\(R \quad=\) Total impedance in signal path between pin 10 and pin 11
R9 = Current setting resistor \(=100 \Omega\)
\(\mathrm{V}_{\mathrm{IN}}=\) Full scale input voltage \(=100 \mathrm{mV}\)
\[
\begin{aligned}
\therefore R & =\frac{\left(V_{I N}\right)\left(R_{F}\right)}{\left(I_{S P A N}(R 9)\right.} \\
R & =\frac{(100 \mathrm{mV})(1.6 \mathrm{M} \Omega)}{(16 \mathrm{~mA})(100 \Omega)} \\
R & =100 \mathrm{k} \Omega
\end{aligned}
\]

As before, uncertainties in device parameters might dictate that \(R_{F}\) be made a pot of appropriate value.

\section*{Summary of the Steps to Determine External Resistor Values}
1. \(\quad\) Select \(I_{\text {FULL }}\) SCALE \(=I_{\text {NULL }}+I_{\text {SPAN }}\) for the desired application. (l NULL is frequently 4.0 mA and \(I_{\text {FULL }}\) scale is frequently 20 mA .)
2. Select \(l_{2}\) SPAN so that it is large compared to \(\Delta l_{\mathrm{B}}\). \(1000 \Delta l_{B}\) is a good value.
3. \(\quad\) Determine \(\mathrm{V}_{\text {SPAN }}=\Delta \mathrm{V}_{2}=\left(I_{\text {SPAN }}\right)(\mathrm{R9})\).
4. Determine \(\mathrm{R}_{\mathrm{F}}=\left(\mathrm{V}_{\mathrm{SPAN}} / \mathrm{I}_{2}\right.\) SPAN \()\)
5. Select
\[
\begin{aligned}
\mathrm{R}_{\mathrm{B} 2} & \geq \frac{\mathrm{V}_{\mathrm{MIN}}}{I_{\mathrm{MIN}}} \\
\mathrm{R}_{\mathrm{B} 2} & \geq \frac{1 \mathrm{~V}}{I_{\mathrm{NULL}}-I_{\mathrm{SOL}}}
\end{aligned}
\]

Where:
\(\mathrm{V}_{\mathrm{MIN}}=\) minimum common mode input voltage
\(\mathrm{I}_{\mathrm{MIN}}=\) minimum available bridge current
\(I_{\text {SOL }}=\) maximum open loop supply current
6. Determine
\[
R_{\mathrm{B} 1}=R_{\mathrm{B} 2} \frac{\mathrm{~V}_{\mathrm{REF}}-\mathrm{V}_{\mathrm{MIN}}}{\mathrm{~V}_{\mathrm{MIN}}}
\]
7. \(\quad\) Determine \(\mathrm{V}_{2}\) NULL \(=l_{\text {NULL }}\) R9
8. Determine
\[
\mathrm{I}_{2} \mathrm{NULL}=\frac{\mathrm{V}_{\mathrm{MIN}}-\mathrm{V}_{2} \mathrm{NULL}}{\mathrm{R}_{\mathrm{F}}}
\]
9. Determine
\[
\mathrm{R}_{\mathrm{OS}}=\frac{\mathrm{V}_{\mathrm{REF}}-\mathrm{V}_{\mathrm{MIN}}}{\mathrm{I}_{2} \text { NULL }}
\]
10. Determine
\[
R=\frac{\left(V_{I N}\right)\left(R_{F}\right)}{\left(I_{\text {SPAN }}\right)(R 9)}
\]

Where:
\(\mathrm{V}_{\mathrm{IN}}=\) Sensor full scale output voltage

\section*{Applications Information (Continued)}

\section*{ERROR BUDGET ANALYSIS}

\section*{Errors Due to Change in \(\mathbf{V}_{\text {REF }}\left(\Delta \mathbf{V}_{\text {REF }}\right.\) )}

There are several factors which could cause a change in \(V_{\text {REF }}\). First, as the ambient temperature changes, a \(V_{\text {REF }}\) drift of \(\pm 0.2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) might be expected. Secondly, supply voltage variations could cause a \(0.5 \mathrm{mV} / \mathrm{V}\) change in \(\mathrm{V}_{\mathrm{REF}}\). Lastly, self-heating due to power dissipation variations can cause drift of the reference.
An overall expression for change in \(V_{\text {REF }}\) is:


Where:
\[
\begin{aligned}
\theta= & \text { Thermal resistance, either } \\
& \text { junction-to-ambient or junction- } \\
& \text { to-case } \\
\Delta \mathrm{P}_{\mathrm{DISS}}= & \text { Change in avg. power dissipation } \\
\Delta T_{\mathrm{A}}= & \text { Change in ambient temperature } \\
\frac{\Delta \mathrm{V}_{\text {REF }}}{\Delta T}= & \text { Reference voltage drift (in } \mathrm{mV} /{ }^{\circ} \mathrm{C} \text { ) } \\
\frac{\Delta \mathrm{V}_{\text {REF }}}{\Delta \mathrm{V}_{\mathrm{S}}}= & \text { Line regulation of } \mathrm{V}_{\text {REF }}
\end{aligned}
\]

Several steps may be taken to minimize the bracketed terms in the equation above. For example, operating the LH0045G with a heat sink reduces the thermal resistance from \(\theta_{\mathrm{jA}}=83^{\circ} \mathrm{C} / \mathrm{W}\) to \(\theta_{\mathrm{jC}}=60^{\circ} \mathrm{C} / \mathrm{W}\). The \(\Delta \mathrm{P}_{\mathrm{DISs}}\) term may be significantly reduced using the power minimization technique described under "Thermal Considerations". For the design example, \(\Delta \mathrm{P}_{\text {DISs }}\) is reduced from 384 mW to \(77 \mathrm{~mW}\left(R_{L}=800 \Omega\right)\). Evaluating the LH0045G with a heat sink and \(R_{L}=800 \Omega\) yields.
\[
\begin{gathered}
\Delta \mathrm{V}_{\mathrm{REF}}=\left(\frac{60^{\circ} \mathrm{C}}{\mathrm{~W}}(0.077 \mathrm{~W})+75^{\circ} \mathrm{C}\right)\left(\frac{0.2 \mathrm{mV}}{{ }^{\circ} \mathrm{C}}\right) \\
+\frac{0.5 \mathrm{mV}}{\mathrm{~V}}(16 \mathrm{~V})
\end{gathered}
\]
\[
\Delta V_{\mathrm{REF}}=24 \mathrm{mV}
\]

An expression for error in the output current due to \(\Delta V_{\text {REF }}\) is:
\[
\frac{\Delta I_{\mathrm{S}}}{\mathrm{I}_{\mathrm{SPAN}}}(\%)=100 \frac{(\mathrm{~K})\left(\mathrm{R}_{\mathrm{OS}}\right)\left(\Delta \mathrm{V}_{\mathrm{REF}}\right)-(1-\mathrm{K})\left(\Delta \mathrm{V}_{\mathrm{REF}}\right)(\mathrm{RF})}{(\mathrm{R9})\left(\mathrm{R}_{\mathrm{OS}}\right)\left(\mathrm{I}_{\mathrm{SPAN}}\right.}
\]

Where:
\[
\begin{aligned}
\Delta V_{\mathrm{REF}} & =\text { Total change in } \mathrm{V}_{\mathrm{REF}} \\
\mathrm{~K} & =\frac{\mathrm{R}_{\mathrm{B} 2}}{\mathrm{R}_{\mathrm{B} 1}+\mathrm{R}_{\mathrm{B} 2}} \\
\mathrm{R} 9 & =\text { Current set resistor } \\
\text { ISPAN } & =\text { Change in output current from } \\
& 0 \% \text { to } 100 \%
\end{aligned}
\]

For example, \(\Delta V_{\text {REF }}=24 \mathrm{mV}, \mathrm{K}=0.2, \mathrm{R} 9=100 \Omega\), ISPAN \(=16 \mathrm{~mA}\). Hence, a \(0.12 \%\) worst case error might be expected in output currents due to \(\Delta \mathrm{V}_{\text {REF }}\) effects.

\section*{Error Due to Vos Drift}

One of the primary causes of error in IS is caused by \(V_{O S}\) drift. Drift may be induced either by self heating of the device or ambient temperature changes. The input offset voltage drift, \(\Delta \mathrm{V}_{\mathrm{OS}} / \Delta \mathrm{T}\), is nominally \(3.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per millivolt of initial offset. An expression for the total temperature dependent drift is:
\[
\Delta \mathrm{V}_{\mathrm{OS}}=\left[(\theta)\left(\Delta \mathrm{P}_{\mathrm{DISS}}\right)+\Delta \mathrm{T}_{\mathrm{A}}\right] \frac{\Delta \mathrm{V}_{\mathrm{OS}}}{\Delta T}
\]

Where:
\[
\begin{aligned}
\theta= & \begin{array}{l}
\text { Thermal resistance either junction- } \\
\\
\text { to-ambient or junction-to-case }
\end{array} \\
\Delta \mathrm{P}_{\mathrm{DISS}}= & \text { Change in average power dissipation } \\
\Delta \mathrm{T}_{\mathrm{A}}= & \text { Change in ambient temperature }
\end{aligned}
\]

The bracketed term may be minimized by heat sinking and using the power minimization technique described under "Thermal Considerations". For the LH0045G design example, \(\Delta \mathrm{V}_{\mathrm{OS}}=0.352 \mathrm{mV}\) under ambient conditions and 0.263 mV using a heat sink and \(\mathrm{R}_{\mathrm{L}}=800 \Omega\).

The error in output current due to \(\Delta \mathrm{V}_{\mathrm{OS}}\) is:
\[
\begin{aligned}
\left.\frac{\Delta I_{\mathrm{S}}}{I_{\text {SPAN }}} \text { (in } \%\right) & =100 \times \frac{\Delta \mathrm{V}_{\text {OS }}}{\mathrm{V}_{\text {IN }}(\text { FULL SCALE })} \\
& =100 \times \frac{\mathrm{R}_{\mathrm{F}}}{(\mathrm{R})(\mathrm{R} 9)\left(\mathrm{I}_{\text {SPAN }}\right)}
\end{aligned}
\]

For the design example, \(\Delta \mathrm{V}_{\mathrm{OS}}=0.263 \mathrm{mV}, \mathrm{V}_{\mathrm{IN}}\) (Full Scale) \(=100 \mathrm{mV}\). Hence, \(0.26 \mathrm{mV} \div 100 \mathrm{mV}\) or \(0.26 \%\) worst case error could be expected in output current effects.

\section*{Errors Due to Changes in R9}

The temperature coefficient of R9 (TCR) will produce errors in the output current. Changes in R9 may be caused by selfheating of the device or by ambient temperature changes.
\[
\frac{\Delta \mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{SPAN}}}(\text { in } \%)=100 \frac{\Delta \mathrm{R} 9}{\Delta \mathrm{~T}}\left(\theta \mathrm{P}_{\mathrm{DISS}}+\Delta \mathrm{T}_{\mathrm{A}}\right)
\]

Where:
\(\theta \quad=\) Thermal resistance either from junction-to-ambient or junction-tocase
\(\Delta \mathrm{P}_{\text {DISS }}=\) Change in average power dissipation

\section*{Applications Information (Continued)}
\[
\Delta T_{A}=\text { Change in ambient temperature }
\]
\[
\frac{\Delta R 9}{\Delta T}=T C R \text { of } R 9
\]

Using the LH0045G design example, \(\Delta R 9 / \Delta T=\) \(0.03 \% /{ }^{\circ} \mathrm{C}\), hence a \(3.2 \%\) worst case error in output current might be expected for operation without a heat sink over the temperature range.
Heat sinking the device and using \(R_{L}=800 \Omega\), reduces \(\Delta l_{S} / I_{\text {SPAN }}\) to \(2.3 \%\).
The error analysis indicates that the internal current set resistor, R9, is inadequate to satisfy high accuracy design criterion. In these instances, an external \(100 \Omega\) resistor should be substituted for R9.
Obviously, the TCR of the resistor should be low. Metal film or wire-wound resistors are the best choice offering TCR's less than \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) versus \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typical drift for R9.

\section*{External Causes of Error}

The components external to the LH0O45 are also critical in determining errors. Specifically, the composition of resistors \(R_{B 1}, R_{\text {OS }}, R_{F}, R\), etc. in the design example will influence both drift and long term stability.
In particular, resistors and potentiometers of wire wound construction are recommended. Also, metal-film resistors with low TCR ( \(\leq 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) may be used for fixed resistor applications.

\section*{Error Analysis Summary}

The overall errors attributable to the LH0045 may be minimized using heat sinking, and utilization of an external load resistor. Although \(R_{L}\) reduces the compliance of the circuit, its use is generally advisable in precision applications. External components should be selected for low TCR and long term stability.
The design example errors, using an external \(100 \Omega\) wire wound resistor for R9 equal:


\section*{SOCKETS AND HEAT SINKS}

Mounting sockets, test sockets and heat sinks are available for the G package.

The following or their equivalents are recommended:

\section*{Sockets:}

G - 12-Lead TO-8: Barnes Corp. \#MGX-12
Textool \#212-100-323
Heat Sinks:
G - 12-Lead TO-8: Thermalloy \# 2240A
Wakefield \#215-CB

\section*{Definition of Terms}

Input Offset Voltage, \(\mathbf{V}_{\mathbf{O S}}\) : The voltage which must be applied between the input terminals through equal resistances to obtain 4.0 mA of supply (output) current.
Input Bias Current, \(I_{B}\) : The average of the two input currents.
Input Offset Current, Ios: The difference in the current into the two input terminals when the supply (output) current is 4.0 mA .

Input Resistance, \(R_{I N}\) : The ratio of the change in input voltage to the change in input current at either input with the other input connected to \(1.0 \mathrm{~V}_{\mathrm{DC}}\).
Open Loop Transconductance, \(\mathbf{g}_{\mathrm{MOL}}\) : The ratio of the supply (output) current SPAN to the input voltage required to produce that SPAN.
Open Loop Output Resistance, ROUT: The ratio of a specified supply (output) voltage change to the resulting change in supply (output) current at the specified current level.
Common Mode Rejection Ratio, CMRR: The ratio of the change in input offset voltage to the peak-to-peak input voltage range.
Power Supply Rejection Ratio, PSRR: The ratio of the change in input offset voltage to the change in supply (output) voltage producing it.
Input Voltage Range, \(\mathbf{V}_{\mathbf{I N}}\) : The range of voltages on the input terminals for which the device operates within specifications.
Open Loop Supply Current, Is: The supply current required with the signal amplifier \(A_{2}\) biased off (inverting input positive, non-inverting input negative) and no load on the \(V_{\text {REF }}\) terminal.
This represents a measure of the minimum low end signal current.
Reference Voltage Line Regulation, \(\Delta \mathbf{V}_{\mathbf{R E F}} / \Delta \mathbf{V}_{\mathbf{S}}\) : The ratio of the change in \(V_{\text {REF }}\) to the peak-to-peak change in supply (output) voltage producing it.
Reference Voltage Load Regulaion, \(\Delta \mathbf{V}_{\text {REF }} / \Delta \mathbf{I}_{\text {REF }}\) : The change in \(V_{\text {REF }}\) for a stipulated change in IREF.

\section*{LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier}

\section*{General Description}

The LH0061/LH0061C is a wide band, high speed, operational amplifier capable of supplying currents in excess of 0.5 ampere at voltage levels of \(\pm 12 \mathrm{~V}\). Output short circuit protection is set by external resistors, and compensation is accomplished with a single external capacitor. With a suitable heat sink the device is rated at 20 W .

\section*{Features}

눖 Output current
- Wide large signal bandwidth
- High slew rate \(70 \mathrm{~V} / \mu \mathrm{s}\)
- Low standby power

240 mW
(1) Low input current

The wide bandwidth and high output power capabilities of the LH0061/LH0061C make it ideal for such applications as AC servos, deflection yoke drivers, capstan drivers, and audio amplifiers. The LH0061 is guaranteed over the temperature range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\); whereas, the LH0061C is guaranteed from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Schematic and Connection Diagrams}


TO-3 Package


Top View
Order Number LH0061CK See NS Package Number K08A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 5)
\(\begin{array}{lr}\text { Supply Voltage } & \pm 18 \mathrm{~V} \\ \text { Power Dissipation } & \text { See Curve } \\ \text { Differential Input Current (Note 2) } & \pm 10 \mathrm{~mA} \\ \text { Input Voltage (Note 3) } & \pm 15 \mathrm{~V}\end{array}\)

Peak Output Current
\(2 A\)
Output Short Circuit Duration (Note 4) Continuous
Operating Temperature Range
LH0061 \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) LH0061C
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(260^{\circ} \mathrm{C}\)

\section*{DC Electrical Characteristics (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0061} & \multicolumn{3}{|c|}{LH0061C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \[
\begin{aligned}
& R_{S} \leq 10 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \hline
\end{aligned}
\] & & 1.0 & \[
\begin{aligned}
& 4.0 \\
& 6.0 \\
& \hline
\end{aligned}
\] & & 3.0 & \[
\begin{aligned}
& 10 \\
& 15 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Voltage Drift with Temperature & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & & 5 & & & 5 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Voltage Change with Output Power & & & 5 & & & 5 & & \(\mu \mathrm{V} /\) watt \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) & & 30 & \[
\begin{array}{|l|}
100 \\
300 \\
\hline
\end{array}
\] & & 50 & \[
\begin{array}{|l|}
\hline 200 \\
500 \\
\hline
\end{array}
\] & \begin{tabular}{l}
nA \\
nA
\end{tabular} \\
\hline Offset Current Drift with Temperature & & & 1 & & & 1 & & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) & & 100 & \[
\begin{array}{|c|}
\hline 300 \\
1.0 \\
\hline
\end{array}
\] & & 200 & \[
\begin{array}{r}
500 \\
1.0 \\
\hline
\end{array}
\] & nA \(\mu \mathrm{A}\) \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) & 0.3 & 1.0 & & 0.3 & 1.0 & & \(\mathrm{M} \Omega\) \\
\hline Input Capacitance & & & 3 & & & 3 & & pF \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \Delta \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}\) & 70 & 90 & & 60 & 80 & & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & & & \(\pm 11\) & & & V \\
\hline Power Supply Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \Delta \mathrm{V}_{S}= \pm 10 \mathrm{~V}\) & 70 & 80 & & 50 & 70 & & dB \\
\hline Voltage Gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}}=20 \Omega \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
50 \\
5
\end{tabular} & 100 & & \[
\begin{array}{r}
25 \\
2.5 \\
\hline
\end{array}
\] & 50 & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=20 \Omega\) & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & V \\
\hline Output Short Circuit Current & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\text {SC }}=1.0 \Omega\) & & 600 & & & 600 & & mA \\
\hline Power Supply Current & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0\) & & 7 & 10 & & 10 & 15 & mA \\
\hline Power Consumption & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0\) & & 210 & 300 & & 300 & 450 & mW \\
\hline
\end{tabular}

AC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{C}}=3000 \mathrm{pF}\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0061} & \multicolumn{3}{|c|}{LH0061C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Slew Rate & \(A_{V}=+1, R_{L}=100 \Omega\) & 25 & 70 & & 25 & 70 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Bandwidth & \(R_{L}=100 \Omega\) & & 1 & & & 1 & & MHz \\
\hline Small Signal Transient Response & & & 30 & & & 30 & & ns \\
\hline Small Signal Overshoot & & & 5 & 20 & & 10 & 30 & \% \\
\hline Settling Time (0.1\%) & \(\Delta V_{I N}=10 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1\) & & 0.8 & & & 0.8 & & \(\mu \mathrm{s}\) \\
\hline Overload Recovery Time & & & 1 & & & 1 & & \(\mu \mathrm{s}\) \\
\hline Harmonic Distortion & \(\mathrm{f}=1 \mathrm{kHz}, \mathrm{P}_{\mathrm{O}}=0.5 \mathrm{~W}\) & & 0.2 & & & 0.2 & & \% \\
\hline
\end{tabular}

Note 1: Specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}, \mathrm{C}_{\mathrm{C}}=3000 \mathrm{pF}\), and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}\) for the LH 0061 K and \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+85^{\circ} \mathrm{C}\) for the LH0061CK. Typical values are for \(T_{C}=25^{\circ} \mathrm{C}\).
Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential voltage in excess of \(1 V\) is applied between the inputs without limiting resistors.
Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: Rating applies as long as package power rating is not exceeded.
Note 5: Refer to RETS0061K for LH0061K military specifications.

\section*{Typical Performance Characteristics}


\section*{Typical Applications}


TL/K/6861-4


\title{
LH0062/LH0062C High Speed FET Operational Amplifier
}

\section*{General Description}

The LH0062/LH0062C is a precision, high speed FET input operational amplifier with more than an order of magnitude improvement in slew rate and bandwidth over conventional FET IC op amps. In addition it features very closely matched input characteristics, very high input impedance, and ultra low input currents with no compromise in noise, common mode rejection ratio or open loop gain. The device has internal unity gain frequency compensation, thus assuring stability in all normal applications. This considerably simplifies its application, since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feedforward compensation will boost the slew rate to over 120 \(\mathrm{V} / \mu \mathrm{s}\) and almost double the bandwidth. (See LB-2, LB-14, and LB-17 for discussions of the application of feed-forward techniques). Over-compensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the \(0.1 \%\) settling time to under \(1 \mu \mathrm{~s}\). In addition it is free of latch-up and may be simply offset nulled with negligible effect on offset drift or CMRR.

The LH0062 is designed for applications requiring wide bandwidth, high slew rate and fast settling time while at the same time demanding the high input impedance and low input currents characteristic of FET inputs. Thus it is particularly suited for such applications as video amplifiers, sample/hold circuits, high speed integrators, and buffers for A/D conversion and multiplex system. The LH0062 is specified for the full military temperature range of \(-55^{\circ}\) to \(+125^{\circ} \mathrm{C}\) while the LH0062C is specified to operate over a \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
\begin{tabular}{lr} 
- High slew rate & \(70 \mathrm{~V} / \mu \mathrm{s}\) \\
© Wide bandwidth & 15 MHz \\
- Settling time \((0.1 \%)\) & \(1 \mu \mathrm{~s}\) \\
- Low input offset voltage & 2 mV \\
- Low input offset current & 1 pA \\
- Wide supply range & \(\pm 5 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\)
\end{tabular}
- Internal \(6 \mathrm{~dB} /\) octave frequency compensation
- Pin compatible with std IC op amps (TO-5 pkg)

\section*{Schematic Diagram}


TL/K/6862-1
*Pin Numbers Shown for TO-5 Package

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 5)}
\begin{tabular}{lr} 
Supply Voltage & \(\pm 20 \mathrm{~V}\) \\
Power Dissipation (see graph) & 500 mW \\
Input Voltage (Note 1) & \(\pm 5 \mathrm{~V}\) \\
Differential Input Voltage (Note 2) & \(\pm 30 \mathrm{~V}\)
\end{tabular}

DC Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0062} & \multicolumn{3}{|c|}{LH0062C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \[
\begin{aligned}
& R_{S} \leq 100 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& R_{S} \leq 100 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & & 2 & \[
\begin{aligned}
& 5 \\
& 7 \\
& \hline
\end{aligned}
\] & & 10 & \[
\begin{array}{r}
15 \\
20 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Temperature Coefficient of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & & 25 & & & 25 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Voltage Drift with Time & & & 4 & & & 5 & & \(\mu \mathrm{V} /\) week \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.2 & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & & 1 & \[
\begin{gathered}
5 \\
0.2
\end{gathered}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline Temperature Coefficient of Input Offset Current & & \multicolumn{3}{|l|}{Doubles every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles every \(10^{\circ} \mathrm{C}\)} & \\
\hline Offset Current Drift with Time & & & 0.1 & & & 0.1 & & pA/week \\
\hline Input Bias Current & \begin{tabular}{l}
\[
T_{A}=25^{\circ} \mathrm{C}
\] \\
(Note 4)
\end{tabular} & & 5 & \[
\begin{aligned}
& 10 \\
& 10 \\
& \hline
\end{aligned}
\] & & 10 & \[
\begin{gathered}
65 \\
2 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline Temperature Coefficient of Input Bias Current & & \multicolumn{3}{|l|}{Doubles every \(10^{\circ} \mathrm{C}\)} & \multicolumn{3}{|l|}{Doubles every \(10^{\circ} \mathrm{C}\)} & \\
\hline Differential Input Resistance & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Common Mode Input Resistance & & & 1012 & & & 1012 & & \(\Omega\) \\
\hline Input Capacitance & & & 4 & & & 4 & & pF \\
\hline Input Voltage Range & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & V \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 80 & 90 & & 70 & 90 & & dB \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) & 80 & 90 & & 70 & 90 & & dB \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& R_{L}=2 \mathrm{k} \Omega, V_{\text {OUT }}= \pm 10 \mathrm{~V}, \\
& T_{A}=25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{~V} \\
& R_{L}=2 \mathrm{k} \Omega, V_{\text {OUT }}= \pm 10 \mathrm{~V}, \\
& V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & \[
50
\]
\[
25
\] & 200 & & \[
25
\]
\[
25
\] & 160 & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline Output Voltage Swing & \[
\begin{aligned}
& R_{L}=2 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C} \\
& V_{S}= \pm 15 \mathrm{~V} \\
& R_{L}=2 \mathrm{k} \Omega, V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \(\pm 13\) & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & 13 & & \begin{tabular}{l}
V \\
V
\end{tabular} \\
\hline Output Current Swing & \(\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 10\) & \(\pm 15\) & & \(\pm 10\) & \(\pm 15\) & & mA \\
\hline Output Resistance & & & 75 & & & 75 & & \(\Omega\) \\
\hline Output Short Circuit Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 25 & & & 25 & & mA \\
\hline Supply Current & \(V_{S}= \pm 15 \mathrm{~V}\) & & 5 & 8 & & 7 & 12 & mA \\
\hline Power Consumption & \(V_{S}= \pm 15 \mathrm{~V}\) & & & 240 & & & 360 & mW \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\right)\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH0062} & \multicolumn{3}{|c|}{LH0062C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Slew Rate & Voltage Follower & 50 & 70 & & 50 & 70 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Large Signal Bandwidth & Voltage Follower & & 2 & & & 2 & & MHz \\
\hline Small Signal Bandwidth & & & 15 & & & 15 & & MHz \\
\hline Rise Time & & & 25 & & & 25 & & ns \\
\hline Overshoot & & & 10 & & & 15 & & \% \\
\hline Settling Time (0.1\%) & \(\Delta V_{\text {IN }}=10 \mathrm{~V}\) & & 1 & & & 1 & & \(\mu \mathrm{s}\) \\
\hline Overload Recovery & & & 0.9 & & & 0.9 & & \(\mu \mathrm{s}\) \\
\hline Input Noise Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}\) & & 150 & & & 150 & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline Input Noise Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{0}=100 \mathrm{~Hz}\) & & 55 & & & 55 & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline Input Noise Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz}\) & & 35 & & & 35 & & \(\mathrm{nV} / \sqrt{ } / \mathrm{Hz}\) \\
\hline Input Noise Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}\) & & 30 & & & 30 & & \(\mathrm{nV} / \mathrm{V} / \mathrm{Hz}\) \\
\hline Input Noise Voltage & \(\mathrm{BW}=10 \mathrm{~Hz}\) to \(10 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & 12 & & & 12 & & \(\mu \mathrm{Vrms}\) \\
\hline Input Noise Current & BW = 10 Hz to 10 kHz & & \(<0.1\) & & & <0.1 & & pArms \\
\hline
\end{tabular}

Note 1: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 2: Inputs are protected from excessive voltages by back-to-back diodes. Input currents should be limited to 1 mA .
Note 3: Unless otherwise specified, these specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for the LH 0062 and \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) for the LH0062C. Typical values are given for \(T_{A}=25^{\circ} \mathrm{C}\). Power supplies should be bypassed with \(0.1 \mu \mathrm{~F}\) ceramic capacitors.
Note 4: Input currents are a strong function of temperature. Due to high speed testing they are specified at a junction temperature \(\mathrm{T}=25^{\circ} \mathrm{C}\), self heating will cause an increase in current in manual tests. \(25^{\circ} \mathrm{C}\) spec is guaranteed by testing at \(125^{\circ} \mathrm{C}\).
Note 5: Refer to RETS0062X for LH0062D and LH0062H military specifications.

\section*{Connection Diagrams}


TL/K/6862-2
Top View
Order Number LH0062H or LH0062CH
See NS Package Number H08D

\section*{Dual-In-Line Package}


TL/K/6862-3
Top View
Order Number LH0062D or LH0062CD
See NS Package Number D14E

Typical Performance Characteristics











\section*{Typical Performance Characteristics (Continued)}


\section*{Auxiliary Circuits}


Offset Balancing

Compensation for Minimum Settling \(\dagger\) Time


TL/K/6862-8

\section*{Overcompensation}


TL/K/6862-10

TL/K/6862-7


Isolating Large Capacitive Loads


TL/K/6862-9

Boosting Output Drive to \(\pm \mathbf{1 0 0} \mathbf{~ m A}\)


\section*{Typical Applications*}

Fast Voltage Follower


Fast Summing Amplifier


Differential Amplifier


Typical Applications* (Coninued)
High Speed Subtractor


TL/K/6862-15
Fast Precision Voltage Comparator


TL/K/6862-16
Wide Range AC Voltmeter


Typical Applications* (Continued)
Video DC Restoring Amplifier


TL/K/6862-18
High Speed Positive Peak Detector


TL/K/6862-19
Precision Integrator


Precision Wide Range Current to Period Converter


TL/K/6862-21


\section*{LH0082 Optical Communication Receiver/Amplifier}

\section*{General Description}

The LH0082 is a general purpose, low-noise, fiber-optic receiver, which may also be used as a fast current to voltage converter, or as a high speed voltage amplifier. The circuit includes a wide-bandwidth FET-input amplifier, a 2.4 V reference, a comparator with hysteresis, and all the necessary resistors and capacitors for feedback and coupling, all integrated in a hermetic dual-in-line package. The large gainbandwidth of the preamp enables fast response even with high capacitance photodiodes. A separate analog output permits the reception of analog signals to 20 MHz via a fiber-optic link. The internal comparator converts a low level analog signal to a CMOS/TTL compatible logic signal at data rates up to \(5 \mathrm{Mbits} / \mathrm{s}\) NRZ. The LH0082 can be used with an external comparator at data rates to \(40 \mathrm{Mbits} / \mathrm{s}\).

\section*{Features}
- Single 4.5 V to 12 V supply
- 600 MHz unity gain bandwidth
- Low noise
- Low edge jitter
- \(<10^{-9}\) bit error rate
- Low input bias current
- Pin selectable sensitivity: \(-45 \mathrm{dBm} /-35 \mathrm{dBm} *\)
- CMOS/TTL compatibility
- Can be used with photodiodes, PIN photodiodes, phototransistors, avalanche photodiodes, and photomultipliers
- Hermetic dual-in-line metal package
- Highly versatile building block
- \(>21 \mathrm{~dB}\) dynamic range

\section*{Applications}
- Data terminals
- Secure communication
- Peripheral control/communication
- Video transmission
- Wideband amplifier
- High speed current to voltage converter

国 Fiber-optic repeater
- Video amplifier
- Industrial machine control
*Assumes 0.5 A/W PIN diode input

\section*{Schematic Diagrams}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 1)
\(\begin{array}{lr}\text { Supply Voltage } & +15 \mathrm{~V} \\ \text { Power Dissipation, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} & 0.5 \mathrm{~W} \\ \text { Junction Temperature } & 150^{\circ} \mathrm{C}\end{array}\)

Storage Temperature \(\quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Operating Temperature Range (Note 2)
\begin{tabular}{lr} 
LH0082CD & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(260^{\circ} \mathrm{C}\) \\
Input Current & \(\pm 10 \mathrm{~mA}\) \\
ESD Susceptibility & TBD
\end{tabular}

Electrical Characteristics Preamplifier: Power supply voltage \(=+5 \mathrm{~V}_{\mathrm{DC}}, T_{A}=25^{\circ} \mathrm{C}\), see Figure 1
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Typ & Max & Units \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & & 100 & 250 & pA \\
\hline \(\mathrm{C}_{\mathrm{IN}}\) & Input Capacitance & & & 5 & pF \\
\hline \(A_{V}\) & Voltage Gain & 50 & 90 & & V/V \\
\hline \(\mathrm{f}_{3 \mathrm{~dB}}\) & -3 dB Frequency & & 18 & & MHz \\
\hline \(\mathrm{V}_{\mathrm{Q}}\) & Output Quiescent Voltage & 1.9 & 2.1 & 2.6 & V \\
\hline \(\Delta \mathrm{V}_{\mathrm{Q}} / \Delta \mathrm{T}\) & Output Quiescent Voltage Drift with Temperature & & -6 & & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{Z}_{0}\) & Open Loop Output Impedance at 1 MHz & & 30 & & \(\Omega\) \\
\hline & Output Noise ( 10 Hz to 10 MHz ) & & 300 & & \(\mu\) V RMS \\
\hline \(\mathrm{V}_{0}\) & Output Swing (No Load) & 3.5 & 4.0 & & \(\mathrm{V}_{\text {P-P }}\) \\
\hline & Transimpedance: Low Sensitivity High Sensitivity & \[
\begin{aligned}
& 90 \\
& 0.9
\end{aligned}
\] & \[
\begin{gathered}
100 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{array}{r}
110 \\
1.1
\end{array}
\] & \[
\begin{aligned}
& \mathrm{k} \Omega \\
& \mathrm{M} \Omega
\end{aligned}
\] \\
\hline Is & Supply Current & & 22 & 30 & mA \\
\hline
\end{tabular}

Electrical Characteristics Comparator/Reference: Power supply voltage \(=+5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), see Figure 2
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Typ & Max & Units \\
\hline \(\mathrm{R}_{\text {IN }}\) & Comparator Input Resistance (to Reference) & 0.90 & 1 & 1.10 & k \(\Omega\) \\
\hline \(\mathrm{V}_{\text {HYST }}\) & Hysteresis Voltage Positive Negative & \[
\begin{aligned}
& 7 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 8.7 \\
& 6.9
\end{aligned}
\] & \[
\begin{gathered}
11.4 \\
8.8
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{0}\) & Output Pull-up Resistor & 0.90 & 1 & 1.10 & \(\mathrm{k} \Omega\) \\
\hline \(\mathrm{V}_{\mathrm{R}}\) & Reference Voltage & 2.2 & 2.4 & 2.6 & V \\
\hline \(\Delta V_{R} / \Delta T\) & Reference Voltage Drift with Temperature & & -2 & & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{RO}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{REF}}\right)\) & Reference Voltage Output Resistance & & 15 & & \(\Omega\) \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \((1 \mathrm{OL}=3.2 \mathrm{~mA})\) & & 0.3 & 0.5 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\left(\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}\right)\) & 3.8 & 4 & & V \\
\hline \(\mathrm{TPD}^{\text {P }}\) & \(\left(\mathrm{V}_{\mathrm{IN}}=30 \mathrm{mV}, \mathrm{V}_{\mathrm{OD}}=15 \mathrm{mV}\right)\) & & 160 & & ns \\
\hline \(T_{R}\) & \(\left(C_{L}=3 \mathrm{pF}\right)\) & & 80 & & ns \\
\hline \(\mathrm{T}_{\mathrm{F}}\) & ( \(\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}\) ) & & 60 & & ns \\
\hline Is & Supply Current: Output High Output Low & \[
\begin{aligned}
& 4.5 \\
& 9.5
\end{aligned}
\] & \[
\begin{gathered}
8 \\
13
\end{gathered}
\] & \[
\begin{aligned}
& 17 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline
\end{tabular}

Electrical Characteristics Fiber-Optic Receiver: Photodiode responsivity is assumed to be \(0.5 \mathrm{~A} / \mathrm{W}\), capacitance of 10 pF at 2.5 V reverse bias, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Typ & Max & Units \\
\hline & High Sensitivity: \(R_{F}=1 \mathrm{M} \Omega\), (see Figure 3) Input Power for 10-9 BER (Bit Rate \(=500 \mathrm{kbit}\) NRZ) & & 200 & & nW \\
\hline \(t_{r}, t_{f}\) & Analog Output Rise or Fall Time Maximum Data Rate, NRZ, Digital Output & & \[
\begin{aligned}
& 1.5 \\
& 650
\end{aligned}
\] & & \begin{tabular}{l}
\(\mu \mathrm{S}\) \\
kbit/s
\end{tabular} \\
\hline \(\mathrm{P}_{\mathrm{N}}\) & Noise Equivalent Power & & 1 & & nW \\
\hline \(\mathrm{i}_{\mathrm{N}}\) & Equivalent Input Noise Current ( 10 Hz to 10 MHz ) & & 300 & & pA RMS \\
\hline & Low Sensitivity: \(R_{F}=100 \mathrm{k} \Omega\), (see Figure 4) Input Power for \(10^{-9}\) BER (Bit Rate \(=2\) Mbit NRZ) & & 800 & & nW \\
\hline \(\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & Analog Output Rise or Fall Time Maximum Data Rate, NRZ, Digital Output & & \[
\begin{gathered}
50 \\
5
\end{gathered}
\] & & \begin{tabular}{l}
ns \\
Mbit/s
\end{tabular} \\
\hline \(\mathrm{P}_{\mathrm{N}}\) & Noise Equivalent Power & & 10 & & nW \\
\hline \(\mathrm{i}_{\mathrm{N}}\) & Equivalent Input Noise Current ( 10 Hz to 10 MHz ) & & 3 & & nA RMS \\
\hline Is & Total Supply Current (High or Low Sensitivity) & & 35 & & mA \\
\hline
\end{tabular}

Note 1: Refer to RETS0082D for LH0082D/883 and LH0082D-MIL specifications.
Note 2: For military temperature range, see RETS0082D.

\section*{DIGITAL EDGE JITTER}

A potential problem in digital transmission systems is "edge jitter". Jitter is related to the system rise time and receiver noise and can be approximated by the following equation:
\[
\underset{\text { jitter }}{\text { RMS edge }}=\frac{\text { System rise time }(10 \%-90 \%)}{(p / \text { psignalvoltage } \div \text { RMS noise }} \begin{gathered}
\text { voltageinreceiver })
\end{gathered}
\]

For a \(5 \mathrm{Mbits} / \mathrm{s}\) NRZ operation using a \(0.5 \mathrm{~A} / \mathrm{W}\) PIN diode, the LH0082 requires a \(2 \mu \mathrm{~W}\) peak optical power. This translates to 120 mV peak-to-peak signal voltage. Following through this equation the RMS edge jitter of the LH0082 is inconsequential at approximately \(0.1 \mu \mathrm{~s}\).

Fiber-Optic Receiver Preamp Response
\(R_{F}=100 \mathrm{k} \Omega\)
Photodiode capacitance \(=10 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\)


\section*{Typical Performance Characteristics}


Response Time


Comparator Output Saturation Voltage




Output Voltage


Preamp Input Spot Noise Voltage


Preamp Output Voltage
Swing




Preamp Open Loop Voltage vs. Supply Voltage



Typical Performance Characteristics


TL/H/9325-9

\section*{Applications Information}

The gain-bandwidth of the LH0082 preamp is nearly 2 GHz , thus good bypassing of the supply voltage is necessary; a \(3.3 \mu \mathrm{~F}\) tantalum capacitor in parallel with a \(0.01 \mu \mathrm{~F}\) ceramic disc is recommended, placed as close as possible to the device pins.
Careful shielding of pins 2, 13 and 14 is necessary if the LH0082 is used in a high noise environment. Minimize stray capacitance to pin 14 from ground, \(\mathrm{V}_{\mathrm{CC}}\) or pin 3 to avoid slowing overall circuit response. Choose the lowest capac-
(Continued)
itance photodiode possible for the application. When using phototransistors, only the collector-base junction should be used for fastest response. Additional sensitivity may be gained by using a phototransistor in the transistor mode, although this will result in slower circuit response, and poor DC stability due to beta multiplication of the dark current of the phototransistor. Avoid capacitive loading at the output of the comparator to achieve maximum data rates.
Avalanche photodiodes can be used for improved sensitivity and speed. Overall speed is limited by the internal comparator. Use of an external comparator such as the LM160 will enable the full speed capability to be realized. This requires the use of an additional power supply, see Figure 5.
For operations at higher data rates, Figure 5 shows the use of an external comparator to enable speeds to 50 Mbit NRZ. Figure 6, 7 and 8 demonstrate interfacing techniques to avalanche photodiodes and phototransistors.
With a few additional components, the LH0082 can be used as a repeater as shown in Figure 9. Interfacing to a micro-computer-bus, (Figure 10), is also easy when the LH0082 is teamed with an INS8250 Asynchronous Communications Element. This provides a full duplex link capable of bit rates to 56 kbits/s NRZ.
Analog data can be sent along a fiber-optic cable via digital means, (Figure 11 ). Low temperature drift can be obtained in the analog mode, by using the circuit shown in Figure 12.


TL/H/9325-10
FIGURE 1. Preamp Test Circuit

\section*{Applications Information (Continued)}


TL/H/9325-11
FIGURE 2. Comparator Test Circuit


TL/H/9325-12
FIGURE 3. Fiber-Optic Receiver, Basic High Sensitivity: 150 nW, 400 kbps NRZ

Applications Information (Continued)


TL/H/9325-13
FIGURE 4. Fiber-Optic Receiver, Basic Low Sensitivity: \(2 \mu \mathrm{~W}, 5 \mathrm{Mbit}\), NRZ

Applications Information (Continued)


TL/H/9325-14
FIGURE 5. High Speed—Low Sensitivity Receiver

\section*{Applications Information (Continued)}


TL/H/9325-15
FIGURE 6. Connection to Avalanche Photodiode


TL/H/9325-16
FIGURE 7. Connection to Phototransistor—High Sensitivity, Low Speed

Applications Information (Continued)


TL/H/9325-17
FIGURE 8. Connection to Phototransistor-Low Sensitivity, High Speed Receiver


FIGURE 9. Fiber-Optic Link Repeater

Applications Information (Continued)


TL/H/9325-19
FIGURE 10. Optical Link to Microbus

\section*{Applications Information (Continued)}


Applications Information (Continued)


TL/H/9325-21
FIGURE 12. Low Temperature Drift Analog Receiver

\section*{Connection Diagram}


\section*{LH0086/LH0086C}

\section*{Digitally-Programmable-Gain Amplifier}

\section*{General Description}

The LH0086 is a self-contained, high-accuracy, digitally-pro-grammable-gain amplifier. It consists of a FET-input operational amplifier, a precision resistor ladder, and a digitallyprogrammable switch network. A three-bit TTL-compatible digital input selects accurate gain settings of \(1,2,5,10,20\), 50,100 , or 200.
The LH0086 exhibits low offset voltage, high input impedance, fast settling, high power supply rejection ratio, and excellent gain accuracy and gain non-linearity.
The LH0086 is specified for operation from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The LH0086C is specified from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Both devices are hermetically sealed in a 14-lead dual-inline metal package.

\section*{Features}
- \(0.01 \%\) maximum gain accuracy at gain \(=1\)
- \(0.005 \%\) typical gain non-linearity
- \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typical gain drift
- \(10^{10} \Omega\) input impedance
- 80 dB minimum PSRR.
- TTL-compatible digital inputs
- \(2 \mu\) s settling to \(0.01 \%\)

\section*{Applications}

■ Data acquisition systems
- Auto range DVMs
- Adaptive servo loops

\section*{Simplified Schematic and Connection Diagrams}


99800H7/9800H7

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 5)
\(V_{\text {S }}\) Supply Voltage (Note 1) \(\pm 18 \mathrm{~V}\)
\(V_{I N} \quad\) Analog Input Voltage (Note 2)
\(\pm 15 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{IL}(\mathrm{H})}\) Digital Input Voltage
\(-4 \mathrm{~V},+\mathrm{V}_{\mathrm{S}}\)
PD Power Dissipation
Output Short Circuit Duration
500 mW
Continuous
\(\mathrm{T}_{\mathrm{A}}\) Operating Temperature Range: LH0086 LH0086C
\(\mathrm{T}_{\text {STG }}\) Storage Temperature
Lead Temperature
(Soldering, 10 seconds)
\(+300^{\circ} \mathrm{C}\)

\section*{DC Electrical Characteristics}
\(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}, \operatorname{Pin} 10\) connected to Pin 11, Pin 5 connected to Pin 6 (Non-inverting)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH0086} & \multicolumn{3}{|c|}{LH0086C} & \multirow{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OS }}\)} & Input Offset Voltage & & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & & 0.3 & 5.0 & & 0.3 & 10 & \multirow[t]{2}{*}{mV} \\
\hline & & & & & & 7.0 & & & 13 & \\
\hline \(\mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Input Offset Voltage Change with Temperature & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\)} & & 10 & & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{(Notes 3, 4)} & \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) & & 100 & 500 & & 100 & 500 & \multirow[t]{2}{*}{\begin{tabular}{l}
pA \\
nA
\end{tabular}} \\
\hline & & & & & & 500 & & & 100 & \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & & & & 10 & & & 10 & & \(\mathrm{G} \Omega\) \\
\hline \(\mathrm{V}_{1}\) & Input Voltage Range & \multicolumn{2}{|l|}{} & \(\pm 10\) & \(\pm 11.5\) & & \(\pm 10\) & \(\pm 11.5\) & & V \\
\hline \multirow[t]{12}{*}{\(A_{V}\)} & \multirow[t]{8}{*}{Voltage Gain} & \multicolumn{2}{|l|}{\multirow{8}{*}{\begin{tabular}{l}
See Table 1 \\
for Digital Gain- \\
Control Codes
\end{tabular}}} & & 1.0 & & & 1.0 & & \multirow{8}{*}{V/V} \\
\hline & & & & & 2.0 & & & 2.0 & & \\
\hline & & & & & 5.0 & & & 5.0 & & \\
\hline & & & & & 10 & & & 10 & & \\
\hline & & & & & 20 & & & 20 & & \\
\hline & & & & & 50 & & & 50 & & \\
\hline & & & & & 100 & & & 100 & & \\
\hline & & & & & 200 & & & 200 & & \\
\hline & Gain Error & \[
\begin{aligned}
& A_{V}=1 \\
& A_{V}=2,5 \\
& A_{V}=10,20 \\
& A_{V}=50,100,200
\end{aligned}
\] & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \[
\begin{gathered}
0.003 \\
0.03 \\
0.05 \\
0.1 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c}
0.01 \\
0.05 \\
0.1 \\
0.3 \\
\hline
\end{array}
\] & & \[
\begin{gathered}
0.003 \\
0.05 \\
0.1 \\
0.15 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 0.03 \\
0.1 \\
0.2 \\
0.4 \\
\hline
\end{gathered}
\] & \multirow[t]{2}{*}{\%} \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& A_{V}=1 \\
& A_{V}=2,5 \\
& A_{V}=10,20 \\
& A_{V}=50,100,200
\end{aligned}
\]} & & \[
\begin{gathered}
0.003 \\
0.03 \\
0.1 \\
0.15 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
0.02 \\
0.1 \\
0.2 \\
0.4 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
0.003 \\
0.05 \\
0.1 \\
0.15 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 0.06 \\
0.2 \\
0.3 \\
0.5 \\
\hline
\end{gathered}
\] & \\
\hline & \multirow[t]{2}{*}{Gain Non-Linearity} & \multirow[t]{2}{*}{\(A_{V}=1\)} & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.002 & & & 0.002 & & \multirow[t]{2}{*}{\%} \\
\hline & & & & & 0.005 & & & 0.005 & & \\
\hline \(\Delta A_{V} / \Delta T\) & Gain Temperature Coefficient & \multicolumn{2}{|l|}{\[
A_{V}=1
\]} & & 1.0 & & & 1.0 & & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline PSRR & Power Supply Rejection Ratio & \multicolumn{2}{|l|}{\(\pm 8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\)} & 80 & 90 & & 70 & 90 & & dB \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(R_{L} \geq 10 \mathrm{k} \Omega\)} & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & V \\
\hline
\end{tabular}

Note 1: Improper supply power-on sequence may damage the device. See Power Supply Connection Section under Applications Information.
Note 2: for supply voltages less than \(\pm 15 \mathrm{~V}\) the maximum input voltage is equal to the supply voltage.
Note 3: Due to short production test time, these parameters are specified at junction temperature, \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\). In normal operation the junction temperature rises above the ambient temperature, \(T_{A}\), as a result of the internal power dissipation, PD. \(T_{J}=T_{A}+\theta_{J A} \times P D\) where \(\theta_{J A}\) is the thermal resistance from junction to ambient (typically \(65^{\circ} \mathrm{C} / \mathrm{W}\) ).
Note 4: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in junction temperature.
Note 5: Refer to RETS0086D for LH0086D military specifications.

DC Electrical Characteristics (Continued)
\(V_{S}= \pm 15 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, T_{\text {MIN }} \leq T_{A} \leq T_{M A X}\), Pin 10 connected to Pin 11, Pin 5 connected to Pin 6 (Non-inverting).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH0086} & \multicolumn{3}{|c|}{LH0086C} & \multirow{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline Isc & Output Short-Circuit Current & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 5\) & \(\pm 18\) & \(\pm 40\) & \(\pm 5\) & \(\pm 18\) & \(\pm 40\) & \multirow[t]{2}{*}{mA} \\
\hline & & & & \(\pm 2\) & & \(\pm 40\) & \(\pm 2\) & & \(\pm 40\) & \\
\hline \(\mathrm{R}_{0}\) & Output Resistance & \(A_{\text {VCL }}=1\) & & & 0.05 & & & 0.05 & & \(\Omega\) \\
\hline \(\mathrm{V}_{\text {IL }}\) & Digital "0" Input Voitage & & & & & 0.7 & & & 0.7 & \multirow[t]{2}{*}{V} \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Digital "1" Input Voltage & & & 2.0 & & & 2.0 & & & \\
\hline IIL & Digital "0" Input Current & \(\mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}\) & & & 1.5 & 4.0 & & 1.5 & 4.0 & \multirow{2}{*}{\(\mu \mathrm{A}\)} \\
\hline \(\mathrm{IIH}^{\text {H }}\) & Digital "1" Input Current & \(\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}\) & & & 0.01 & & & 0.01 & & \\
\hline \(V_{S}\) & Supply Voltage Range & & & \(\pm 8.0\) & & \(\pm 18\) & \(\pm 8.0\) & & \(\pm 18\) & V \\
\hline \(I_{S}(+)\) & Positive Supply Current & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{S}}= \pm 18 \mathrm{~V}\)}} & & 8.5 & 15.5 & & 8.5 & 15.5 & \multirow[t]{2}{*}{mA} \\
\hline \(\mathrm{IS}^{(-)}\) & Negative Supply Current & & & & -4.5 & -8.5 & & -4.5 & -8.5 & \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics}
\(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\), Pin 10 connected to Pin 11 , Pin 5 connected to Pin 6 (Non-Inverting)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|r|}{Conditions} & Min & Typ & Max & Units \\
\hline \multirow[t]{6}{*}{BW} & \multirow[t]{6}{*}{Small Signal Bandwidth} & \multirow{3}{*}{\(-3 \mathrm{~dB}\)} & \(A_{V}=1\) & & 3000 & & \multirow{6}{*}{kHz} \\
\hline & & & \(A_{V}=50\) & & 60 & & \\
\hline & & & \(A_{V}=200\) & & 15 & & \\
\hline & & \multirow{3}{*}{-1\%} & \(A_{V}=1\) & & 425 & & \\
\hline & & & \(A_{V}=50\) & & 8.5 & & \\
\hline & & & \(A_{V}=200\) & & 2 & & \\
\hline PBW & Power Bandwidth & \multicolumn{2}{|l|}{\multirow{2}{*}{\(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\)}} & & 159 & & kHz \\
\hline SR & Slew Rate & & & & 10 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow{3}{*}{\({ }^{\text {ts }}\)} & \multirow{3}{*}{Settling Time (Figure 7) 0.01\%} & \multirow{3}{*}{\(\Delta \mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}\)} & \(A_{V}=1\) & & 2.5 & & \multirow{4}{*}{\(\mu \mathrm{S}\) \(\mu \mathrm{S}\)} \\
\hline & & & \(A_{V}=50\) & & 20 & & \\
\hline & & & \(A_{V}=200\) & & 75 & & \\
\hline ts & Settling Time After Gain Change & & & & 10 & & \\
\hline \multirow[t]{2}{*}{\(\bar{e}_{N}\)} & Equivalent Input Noise & \multirow[t]{3}{*}{\[
\begin{aligned}
& R_{S}=100 \Omega \\
& A_{V}=100
\end{aligned}
\]} & \(\mathrm{BW}=0.1-10 \mathrm{~Hz}\) & & 3 & & \(\mu \vee p-p\) \\
\hline & Voltage (Figure 6) & & \multirow[t]{2}{*}{\(\mathrm{f}=1 \mathrm{kHz}\)} & & 25 & & \(\mathrm{nV} / \sqrt{\text { Hz }}\) \\
\hline \(\bar{i}_{N}\) & Equivalent Input Noise Current & & & & 0.01 & & \(\mathrm{pA} / \sqrt{ } \overline{\mathrm{Hz}}\) \\
\hline
\end{tabular}



Closed Loop Output


Settling Time


Supply Current


Equivalent Input Noise


TL/K/5657-2

Wideband Noise


TL/K/5657-3
\(R_{\text {S }}=50 \Omega\). Bandwidth \(=0.1 \mathrm{~Hz}\) to 10 Hz
\(1 \mu \mathrm{~V} /\) division Vertical, 5 seconds/division Horizontal


TL/K/5657-4
\(\mathrm{R}_{\mathrm{S}}=50 \Omega\). Bandwidth \(=10 \mathrm{~Hz}\) to 10 kHz
\(5 \mu \mathrm{~V} /\) division Vertical, \(1 \mathrm{~ms} /\) division Horizontal

\section*{Applications Information}

\section*{Theory of Operation}

The LH0086 is a digitally programmable gain amplifier with 3 -bit digital gain control. It contains a FET-input operational amplifier, a precision resistor ladder, and a digitally programmable switch network.

The LH0086 was designed for use in a non-inverting configuration, thus the following discussion covers the LH0086 as used as a non-inverting amplifier. The gain of the LH0086 is given by the familiar gain equation of a non-inverting amplifier.
\[
A_{V}=1+\frac{R_{F}}{R_{S}}
\]

Each gain step is set by the ratio of the ladder resistors. The resistor ladder is constructed with high stability, low temper-ature-coefficient resistors precision laser-trimmed to the required values. FET switches are used to select the desired ratio. Since the FET switches are in series with the operational amplifier input, their "on resistance" and temperature drift do not degrade amplifier accuracy. The FET switches are selected by a 1 of 8 decoder, by applying the proper logic levels at digital inputs D0, D1, and D2. The gains are set as given in Table I.

TABLE I. Gain-Control Codes
\begin{tabular}{|r|c|c|c|}
\hline Gain & D2 & D1 & D0 \\
\hline 1 & 0 & 0 & 0 \\
\hline 2 & 0 & 0 & 1 \\
\hline 5 & 0 & 1 & 0 \\
\hline 10 & 0 & 1 & 1 \\
\hline 20 & 1 & 0 & 0 \\
\hline 50 & 1 & 0 & 1 \\
\hline 100 & 1 & 1 & 0 \\
\hline 200 & 1 & 1 & 1 \\
\hline
\end{tabular}

\section*{Power Supply Connection}

Proper power supply connections are shown in Figure 1. The power supplies should be bypassed to ground as close as possible to device supply pins. For most applications, the bypass capacitor should be \(0.1 \mu \mathrm{~F}\).


FIGURE 1. Power Supply and Ground Connections

Care must be taken in the power-on sequence. The LH0086 may suffer irreversible damage if the \(\mathrm{V}+\) supply is applied prior to the powering on of the \(\mathrm{V}^{-}\)supply. In most applications using dual-tracking supplies and with the device supply pins adequately bypassed, this will not present a problem. If this cannot be guaranteed, a germanium or Schottky protection diode should be connected between the digital ground pin and the \(\mathrm{V}^{-}\)pin as shown in Figure 1.

\section*{Grounding Considerations}

Care should be taken in the connection of digital and analog grounds. Digital switching currents can introduce noise on the analog ground pin. If possible, both grounds should go to a ground plane beneath the device, otherwise each ground should be run separately to a single point ground. The idea is to keep digital current from passing through the analog ground line. If long ground leads are used, diode clamps should be placed as close to the device as possible (Figure 1).

\section*{Programmable Attenuator}

The LH0086 may be used as a programmable attenuator when connected as in Figure 2. The accuracy of this attenuator will be typically \(0.1 \%\).
Note: Max. \(\mathrm{V}_{\mathrm{IN}}= \pm 11\) Volts.


TL/K/5657-5
FIGURE 2. Programmable Attenuator

\section*{Applications Information (Continued)}

TABLE II. Attenuator Codes
\begin{tabular}{|c|c|c|c|}
\hline D2 & D1 & D0 & Attenuation \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 2 \\
\hline 0 & 1 & 0 & 5 \\
\hline 0 & 1 & 1 & 10 \\
\hline 1 & 0 & 0 & 20 \\
\hline 1 & 0 & 1 & 50 \\
\hline 1 & 1 & 0 & 100 \\
\hline 1 & 1 & 1 & 200 \\
\hline
\end{tabular}

\section*{Inverting Mode}

The LH0086 may be used in the inverting mode, however, there are several design considerations.
1. Input resistance is low at high gains (see gain chart for input resistance at each gain).
2. Each gain step gets a one subtracted from the non-inverting gain. (See inverting gain chart for available gains.)
3. The first gain step (digital code of 000 ) cannot be used because the output will remain at virtual ground regardless of the input.

TABLE III. Inverting Gain Chart
\begin{tabular}{|c|c|c|l|c|}
\hline D2 & D1 & D0 & \multicolumn{1}{|c|}{ Gain } & \(\mathbf{R}_{\text {IN }}(\Omega)\) \\
\hline 0 & 0 & 0 & \(A_{V}=0\) & 30 k \\
0 & 0 & 1 & \(A_{V}=1\) & 15 k \\
0 & 1 & 0 & \(A_{V}=4\) & 6 k \\
0 & 1 & 1 & \(A_{V}=9\) & 3 k \\
1 & 0 & 0 & \(A_{V}=19\) & 1.5 k \\
1 & 0 & 1 & \(A_{V}=49\) & 600 \\
1 & 1 & 0 & \(A_{V}=99\) & 300 \\
1 & 1 & 1 & \(A_{V}=199\) & 150 \\
\hline
\end{tabular}

\section*{Remote Output Sense}

The V OUT sense pin of the LH0086 should be connected at the load in order to eliminate errors due to lead resistance. In any case the output sense and output force must be tied together at some point. See Figure 4.


FIGURE 3. LH0086 Inverting Gain Configuration


FIGURE 4. Remote Output Sense FIGURE 5. Offset Adjustment


FIGURE 6. Noise Measurement Circuit


TL/K/5657-6

\section*{Definition of Terms}

Vos Offset Voltage: The voltage that must be applied to force the output to 0 volts.
\(I_{B} \quad\) Input Bias Current: The current into Pin 7 with the device connected in the non-inverting configuration.
\(\mathbf{R}_{\mathbf{I N}} \quad\) Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
\(V_{I N} \quad\) Input Voltage Range: The voltage range for which the device is operational.

PSRR Power Supply Rejection Ratio: The ratio of the specified change in supply voltage to the change in input offset voltage over this range.

Av Voltage Gain: The ratio of output voltage change to the input voltage change producing it.

Gain Error: The deviation in percent between the ideal voltage gain and the value obtained when the device is configured for that gain.

Gain Non-Linearity: The deviation of the gain from a straight line drawn through the end-points expressed as a percent of full scale ( 10 V for operation with \(\pm 15 \mathrm{~V}\) supplies). For testing purposes it is the difference between positive swing gain ( 0 V to 10 V ) and average gain ( -10 V to 10 V ) or between negative swing gain ( 0 V to -10 V ) and average gain.

Vo Output Voltage Swing: The peak output voltage swing referenced to ground into specified load.
\(I_{\text {(SC) }}\) Output Short-Circuit Current: The current supplied by the device with the output connected directly to ground.

Ro Closed Loop Output Resistance: The ratio of change in output voltage to change to output current at a specific gain.
\(\mathbf{V}_{\mathbf{S}} \quad\) Supply Voltage Range: The supply voltage range for which the device is operational.

Is Supply Current: The current required from the supply to operate the device with no load and with the analog as well as the digital inputs at 0 V .

PD Power Dissipation: The power dissipated in the device with no load and with the analog as well as the digital inputs at 0 V .
\(V_{I H} \quad\) Digital "1" Input Voltage: Minimum voltage required at the digital input to guarantee a high logic state.

VIL Digital "0" Input Voltage: The current into a digital input at specified logic level.
\(\Delta \mathbf{V}_{\text {OS }} / \Delta \mathbf{T}\) Average Input Offset Voltage Drift: The ratio of input offset voltage change from \(25^{\circ} \mathrm{C}\) to either temperature extreme divided by the temperature range.
\(\Delta A_{\mathbf{V}} / \Delta T\) Average Gain Temperature Coefficient: The ratio in gain from \(25^{\circ} \mathrm{C}\) to either temperature extreme divided by the temperature range.

BW Bandwidth: The frequency at which the voltage gain is reduced to 3 dB below the low frequency value.

PBW Power Bandwidth: Maximum frequency for which the output swing is a large signal sinewave without noticeable distortion.

Slew Rate: The internally limited rate of change in output voltage with a large amplitude step function applied at the input.
ts
Settling Time: The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.

Gain Switching Time: The time between the initiation of a gain logic change and the time when the final gain switches are closed. It includes overdrive recovery time, but not settling to final value.
\(\mathbf{e}_{\mathbf{N}} \quad\) Equivalent Input Noise Voltage: The rms or peak noise voltage referred to the input (RTI) over a specified frequency band.
in Equivalent Input Noise Current: The rms or peak noise current referred to the input (RTI) over a specified frequency band.

National Semiconductor Corporation

\section*{LH0101/LH0101C, LH0101A/LH0101AC Power Operational Amplifier}

\section*{General Description}

The LH0101 is a wideband power operational amplifier featuring FET inputs, internal compensation, virtually no crossover distortion, and rapid settling time. These features make the LH0101 an ideal choice for DC or AC servo amplifiers, deflection yoke drives, programmable power supplies, and disk head positioner amplifiers. The LH0101 is packaged in an 8 pin TO-3 hermetic package, rated at 60 watts with a suitable heat sink.

\section*{Features}
- 5 Amp peak, 2 Amp continuous output current
- 300 kHz power bandwidth
- 850 mW standby power ( \(\pm 15 \mathrm{~V}\) supplies)
- 300 pA input bias current
- \(10 \mathrm{~V} / \mu \mathrm{s}\) slew rate
- Virtually no crossover distortion
- \(2 \mu \mathrm{~s}\) settling time to \(0.01 \%\)
- 5 MHz gain bandwidth

\section*{Schematic and Connection Diagrams}



TL/K/5558-2
Top View

Order Numbers LH0101K, LH0101CK, LH0101AK or LH0101ACK
See NS Package Number K08A
TL/K/5558-1

Note: Electrically connected internally, no connection should be made to pin.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 5)}
\begin{tabular}{lr} 
Supply Voltage, \(V_{S}\) & \(\pm 22 \mathrm{~V}\) \\
Power Dissipation at \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{D}}\) & 5 W \\
\(\quad\) Derate linearly at \(25^{\circ} \mathrm{C} / \mathrm{W}\) to zero at \(150^{\circ} \mathrm{C}\), & \\
Power Dissipation at \(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) & 62 W
\end{tabular}
\begin{tabular}{ll} 
Differential Input Voltage, \(\mathrm{V}_{\text {IN }}\) & \(\pm 40 \mathrm{~V}\) but \(< \pm \mathrm{V}_{\mathrm{S}}\) \\
Input Voltage Range, \(\mathrm{V}_{\mathrm{CM}}\) & \(\pm 20 \mathrm{~V}\) but \(< \pm \mathrm{V}_{\mathrm{S}}\)
\end{tabular}

Input Voltage Range, \(\mathrm{V}_{\mathrm{CM}}\)
\(\pm 20 \mathrm{~V}\) but \(< \pm \mathrm{V}_{\mathrm{S}}\)

Peak Output Current ( 50 ms pulse), \(\mathrm{IO}_{\mathrm{O}} \mathrm{PK}\) )
Output Short Circuit Duration (within rated power dissipation,
\(\left.R_{S C}=0.35 \Omega, T_{A}=25^{\circ} \mathrm{C}\right)\)
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) LH0101AC, LH0101C LH0101A, LH0101
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)

Storage Temperature Range, \(\mathrm{T}_{\text {STG }} \quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Maximum Junction Temperature, \(\mathrm{T}_{\mathrm{J}} \quad 150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering <10 sec.) \(260^{\circ} \mathrm{C}\)
ESD rating to be determined.

Thermal Resistance-
See Typical Performance Characteristics

DC Electrical Characteristics (Note 1) \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{11}{|l|}{AC Electrical Characteristics (Note 1), \(\mathrm{v}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} \\
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[t]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{\begin{tabular}{l}
LH0101 \\
LH0101A
\end{tabular}} & \multicolumn{3}{|c|}{LH0101C LH0101AC} & \multirow[t]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \multicolumn{2}{|l|}{\(\mathrm{f}=1 \mathrm{kHz}\)} & & 25 & & & 25 & & \(n \vee \sqrt{H z}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{ClN}_{\mathrm{IN}}\)} & Input Capacitance & \multicolumn{2}{|l|}{\(f=1 \mathrm{MHz}\)} & & 3.0 & & & 3.0 & & pF \\
\hline & Power Bandwidth, -3 dB & \multirow{4}{*}{\(R_{L}=10 \Omega\)} & \multirow{6}{*}{\(A_{V}=+1\)} & & 300 & & & 300 & & kHz \\
\hline SR & Slew Rate & & & \[
\begin{gathered}
7.5 \\
\text { (Note 4) } \\
\hline
\end{gathered}
\] & 10 & & & 10 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \(\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & Small Signal Rise or Fall Time & & & & 200 & & & 200 & & ns \\
\hline & Small Signal Overshoot & & & & 10 & & & 10 & & \% \\
\hline GBW & Gain-Bandwidth Product & \multirow[t]{2}{*}{\(\mathrm{R}_{\mathrm{L}}=\infty\)} & & \[
\begin{gathered}
4.0 \\
\text { (Note 4) } \\
\hline
\end{gathered}
\] & 5.0 & & & 5.0 & & MHz \\
\hline \(\mathrm{t}_{\mathrm{s}}\) & \begin{tabular}{l}
Large Signal Settling \\
Time to 0.01\%
\end{tabular} & & & & 2.0 & & & 2.0 & & \(\mu \mathrm{s}\) \\
\hline THD & Total Harmonic Distortion & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}, \mathrm{f}=1 \mathrm{kHz} \\
& \mathrm{R}_{\mathrm{L}}=10 \Omega
\end{aligned}
\]} & & 0.008 & & & 0.008 & & \% \\
\hline
\end{tabular}

Note 1: Specification is at \(T_{A}=25^{\circ} \mathrm{C}\). Actual values at operating temperature may differ from the \(T_{A}=25^{\circ} \mathrm{C}\) value. When supply voltages are \(\pm 15 \mathrm{~V}\), quiescent operating junction temperature will rise approximately \(20^{\circ} \mathrm{C}\) without heat sinking. Accordingly, \(\mathrm{V}_{\mathrm{OS}}\) may change 0.5 mV and \(\mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{OS}}\) will change significantly during warm-ups. Refer to the \(I_{B}\) vs. temperature and power dissipation graphs for expected values. Power supply voltage is \(\pm 15 \mathrm{~V}\). Temperature tests are made only at extremes.
Note 2: Change in offset voltage with dissipated power is due entirely to average device temperature rise and not to differential thermal feedback effects. Test is performed without any heat sink.

Note 3: At light loads, the output swing may be limited by the second stage rather than the output stage. See the application section under "Output swing enhancement" for hints on how to obtain extended operation.

Note 4: These parameters are sample tested to 10\% LTPD.
Note 5: Refer to RETS0101AK for the LH0101AK military specifications and RETS0101K for the LH0101K military specifications.

\section*{Typical Performance Characteristics}


Input Bias Current


Small Signal Frequency Response (open loop)


Power Supply Rejection Ratio vs. Frequency



\section*{Input Bias Current after \\ Warm-up}


Output Voltage Swing vs. Frequency


Settling Time
 Change in output voltage from zero volts


Input Common-Mode Voltage Range


Common-Mode Rejection Ratio vs. Frequency


Total Harmonic
Distortion vs. Frequency


Typical Performance Characteristics (Continued)


Small Signal Pulse Response (No Load)


Large Signal Pulse Response ( \(\mathrm{R}_{\mathrm{L}}=10 \Omega\) )


TL/K/5558-6

\section*{Application Hints}

\section*{Input Voltages}

The LH0101 operational amplifier contains JFET input devices which exhibit high reverse breakdown voltages from gate to source or drain. This eliminates the need for input clamp diodes, so that high differential input voltages may be applied without a large increase in input current. However, neither input voltage should be allowed to exceed the negative supply as the resultant high current flow may destroy the unit.
Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the commonmode voltage may exceed the positive supply by approximately 100 mV , independent of supply voltage and over the full operating temperature range. The positive supply may therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.
With the LH0101 there is a temptation to remove the bias current compensation resistor normally used on the non-inverting input of a summing amplifier. Direct connection of the inputs to ground or a low-impedance voltage source is not recommended with supply voltages greater than 3V. The potential problem involves loss of one supply which can cause excessive current in the second supply. Destruction of the IC could result if the current to the inputs of the device is not limited to less than 100 mA or if there is much more than \(1 \mu \mathrm{~F}\) bypass on the supply buss.
Although difficulties can be largely avoided by installing clamp diodes across the supply lines on every PC board, a conservative design would include enough resistance in the input lead to limit current to 10 mA if the input lead is pulled to either supply by internal currents. This precaution is by no means limited to the LH0101.

\section*{Layout Considerations}

When working with circuitry capable of resolving pico-ampere level signals, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation is a must (Kel-F and Teflon rate high). Proper cleaning of all insulating surfaces to remove fluxes and other residues is also required. This includes the IC package as well as sockets and printed circuit boards. When operating in high humidity environments or near \(0^{\circ} \mathrm{C}\), some form of surface coating may be necessary to provide a moisture barrier.
The effects of board leakage can be minimized by encircling the input circuitry with a conductive guard ring operated at a potential close to that of the inputs.

Electrostatic shielding of high impedance circuitry is advisable.
Error voltages can also be generated in the external circuitry. Thermocouples formed between dissimilar metals can cause hundreds of microvolts of error in the presence of temperature gradients.
Since the LH0101 can deliver large output currents, careful attention should be paid to power supply, power supply bypassing and load currents. Incorrect grounding of signal inputs and load can cause significant errors.
Every attempt should be made to achieve a single point ground system as shown in the figure below.


FIGURE 1. Single-Point Grounding
Bypass capacitor \(\mathrm{C}_{\mathrm{BX}}\) should be used if the lead lengths of bypass capacitors \(\mathrm{C}_{\mathrm{B}}\) are long. If a single point ground system is not possible, keep signal, load, and power supply from intermingling as much as possible. For further information on proper grounding techniques refer to "Grounding and Shielding Techniques in Instrumentation" by Morrison, and "Noise Reduction Techniques in Electronic Systems" by Ott (both published by John Wiley and Sons).
Leads or PC board traces to the supply pins, short-circuit current limit pins, and the output pin must be substantial enough to handle the high currents that the LH0101 is capable of producing.

\section*{Short Circuit Current Limiting}

Should current limiting of the output not be necessary, SC+ should be shorted to \(\mathrm{V}+\) and SC - should be shorted to \(\mathrm{V}-\). Remember that the short circuit current limit is dependent upon the total resistance seen between the supply and current limit pins. This total resistance includes the desired resistor plus leads, PC Board traces, and solder joints.* Assuming a zero TCR current limit resistor, typical temperature coefficient of the short circuit will be approximately \(.3 \%\).
*Short circuit current will be limited to approximately \(\frac{0.6}{\text { RSC }}\).

\section*{Application Hints (Continued)}

\section*{Thermal Resistance}

The thermal resistance between two points of a conductive system is expressed as:
\[
\theta_{12}=\frac{T_{1}-T_{2}}{P_{D}}{ }^{\circ} \mathrm{C} / \mathrm{W}
\]
where subscript order indicates the direction of heat flow. A simplified heat transfer circuit for a cased semiconductor and heat sink system is shown in the figure below.
The circuit is valid only if the system is in thermal equilibrium (constant heat flow) and there are, indeed, single specific temperatures \(T_{J}, T_{C}\) and \(T_{S}\) (no temperature distribution in junction, case, or heat sink). Nevertheless, this is a reasonable approximation of actual performance.


TL/K/5558-8
FIGURE 2. Semiconductor-Heat Sink Thermal Circuit
The junction-to-case thermal resistance \(\theta_{\mathrm{JC}}\) specified in the data sheet depends upon the material and size of the package, die size and thickness, and quality of the die bond to the case or lead frame. The case-to-heat sink thermal resistance \(\theta_{\text {CS }}\) depends on the mounting of the device to the heat sink and upon the area and quality of the contact surface. Typical \(\theta_{\mathrm{CS}}\) for a TO-3 package is 0.5 to \(0.7^{\circ} \mathrm{C} / \mathrm{W}\), and 0.3 to \(0.5^{\circ} \mathrm{C} / \mathrm{W}\) using silicone grease.

The heat sink to ambient thermal resistance \(\theta_{\text {SA }}\) depends on the quality of the heat sink and the ambient conditions. Cooling is normally required to maintain the worst case operating junction temperature \(T_{J}\) of the device below the specified maximum value \(T_{J(M A X)}\). \(T_{J}\) can be calculated from known operating conditions. Rewriting the above equation, we find:
\[
\begin{aligned}
& \theta_{J A}=\frac{T_{J}-T_{A}}{P_{D}}{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& T_{J}=T_{A}+P_{D} \theta_{J A}{ }^{\circ} \mathrm{C}
\end{aligned}
\]

Where: \(P_{D}\left(V_{S}-V_{\text {OUT }}\right) l_{\text {OUT }}+|V+-(V-)|_{Q}\) for a DC Signal
\[
\theta_{\mathrm{JA}}=\theta_{\mathrm{JC}}+\theta_{\mathrm{CS}}+\theta_{\mathrm{SA}} \text { and } \mathrm{V}_{\mathrm{S}}=\text { Supply Voltage }
\]
\(\theta_{\mathrm{JC}}\) for the LH0101 is about \(2^{\circ} \mathrm{C} / \mathrm{W}\).

\section*{Stability and Compensation}

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input device (usually the inverting input) to ac
ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time consistant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.
Some inductive loads may cause output stage oscillation. A \(.01 \mu \mathrm{~F}\) ceramic capacitor in series with a \(10 \Omega\) resistor from the output to ground will usually remedy this situation.


TL/K/5558-9
FIGURE 3. Driving Inductive Loads
Capacitive loads may be compensated for by traditional techniques. (See "Operational Amplifiers: Theory and Practice" by Roberge, published by Wiley):


TL/K/5558-10
FIGURE 4. \(R_{C}\) and \(C_{C}\) Selected to Compensate for Capacitive Load
A similar but alternative technique may be used for the LH0101:


TL/K/5558-11
FIGURE 5. Alternate Compensation for Capacitive Load

\section*{Application Hints (Continued)}

\section*{Output Swing Enhancement}

When the feedback pin is connected directly to the output, the output voltage swing is limited by the driver stage and not by output saturation. Output swing can be increased as shown by taking gain in the output stage as shown in High Power Voltage Follower with Swing Enhancement below. Whenever gain is taken in the output stage, as in swing enhancement, either the output stage, or the entire op amp must be appropriately compensated to account for the additional loop gain.

\section*{Typical Applications}

See AN261 for more information.


TL/K/5558-12
FIGURE 6. High Power Voltage Follower

\section*{Output Resistance}

The open loop output resistance of the LH0101 is a function of the load current. No load output resistance is approximately \(10 \Omega\). This decreases to under on \(\Omega\) for load currents exceeding 100 mA .

\author{
AAVID Engineering 30 Cook Court Laconla, New Hampshire 03246 \\ Azimuth Electronics \\ 2377 S. El Camino Real \\ San Clemente, CA 92572 \\ IERC \\ 135 W. Magnolia Blvd. \\ Burbank, CA 91502
}

Keystone Electronics Corp. 49 Bleecker St.
New York, NY 10012
Robinson Nugent Inc.
800 E. 8th St.
New Albany, IN 47150
Thermalloy
P.O. Box 34829

Dallas, TX 75234

Typical Applications (Continued)


TL/K/5558-15
FIGURE 9. Generating a Split Supply from a Single Voltage Supply


FIGURE 10. Power DAC


TL/K/5558-17
FIGURE 11. Bridge Audio Amplifier


TL/K/5558-18
FIGURE 12. \(\pm 5\) to \(\pm 35\) Power Source or Sink


TL/K/5558-19
FIGURE 13. Remote Loudspeaker via Infrared Link


TL/K/5558-20
FIGURE 14. CRT Deflection Yoke Driver

Typical Applications (Contirued)


TL/K/5558-21
FIGURE 15. DC Servo Amplifier


TL/K/5558-22

FIGURE 16. High Current Source/Sink

\section*{LH4101／LH4101C Wideband High Current Operational Amplifier}

\section*{General Description}

The LH4101 is a high slew rate，FET input，wideband opera－ tional amplifier designed for applications that require an op amp to provide up to 200 mA peak and 100 mA continuous output current．This feature eliminates the need for a buffer to provide the additional current drive not available with most wideband op amps．

Designed for use with minimum external circuitry，the LH4101 provides internal compensation for unity gain stabil－ ity and all the gain set resistors for most popular gain set－ tings，as well as internal supply bypass capacitors．These features minimize the circuit＇s sensitivity to external layout conditions．These features are provided in a 24 pin hermetic dual in－line package．

\section*{Features}
－ 45 MHz bandwidth
■ \(10^{12} \Omega\) input impedance
⿴囗十⿴囗十⿴囗十
는 Unity gain stable
（1）Internal supply bypassing
m 100 mA continuous output current
四 24 pin hermetic DIP
（a）Directly drives \(50 \Omega\) loads
The LH4101＇s wide bandwidth，programmable gain settings， and high output current make it an ideal choice for fast buff－ ering applications such as video distribution．It is also appro－ priate for use in summing amplifiers，sample and hold cir－ cuits，and high speed integrators．

\section*{Block and Connection Diagrams}


Dual In－Line Package


\section*{Order Number LH4101D or}

LH4101CD
See NS Package Number D24D

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage, \(\mathrm{V}_{\mathrm{S}} \quad \pm 17 \mathrm{~V}\)
2W
Power Dissipation, at \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{D}}\)
\(\pm V_{S}\)
\(\pm 100 \mathrm{~mA}\)
DC Electrical Characteristics \(\mathrm{v}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|r|}{Test Conditions} & Min & Typ & Max & Units \\
\hline Vos & Input Offset Voltage & \multirow[t]{4}{*}{\(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\)} & \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) (Note 1) & & & \[
\begin{aligned}
& 15 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \[
\frac{\Delta V_{\mathrm{OS}}}{\Delta \mathrm{~T}}
\] & Average Offset Voltage Drift & & & & 25 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & & \[
\begin{aligned}
& T_{A}=T_{J}=25^{\circ} \mathrm{C}(\text { Note } 1) \\
& T_{A}=T_{J}=T_{\text {max }}
\end{aligned}
\] & & & \[
\begin{aligned}
& 500 \\
& 500 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline los & Input Offset Current & & \[
\begin{aligned}
& T_{A}=T_{J}=25^{\circ} \mathrm{C}(\text { Note } 1) \\
& T_{A}=T_{J}=T_{\max }
\end{aligned}
\] & & & \[
\begin{array}{r}
200 \\
200 \\
\hline
\end{array}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline CMRR & Common Mode Rejection Ratio & \multicolumn{2}{|l|}{\(\Delta V_{\text {IN }}= \pm 10 \mathrm{~V}\)} & 50 & 60 & & dB \\
\hline PSRR & Power Supply Rejection Ratio & \multicolumn{2}{|l|}{\(\Delta V_{S}= \pm 10 \mathrm{~V}\)} & 50 & 60 & & dB \\
\hline Avol & \begin{tabular}{l}
Open-Loop \\
Voltage Gain
\end{tabular} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& V_{O}= \pm 10 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega, f=1 \mathrm{kHz} \\
& V_{O}= \pm 5 \mathrm{~V}, R_{L}=50 \Omega, f=1 \mathrm{kHz}, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & \[
\begin{aligned}
& 60 \\
& 57 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 65 \\
& 62 \\
& \hline
\end{aligned}
\] & & \[
\mathrm{dB}
\]
\[
\mathrm{dB}
\] \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\
& \mathrm{~V}_{\mathrm{IN}}= \pm 5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \text { (Note 2) }
\end{aligned}
\]} & \[
\begin{gathered}
\pm 10 \\
\pm 5 \\
\hline
\end{gathered}
\] & \(\pm 13.5\) & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Is & Supply Current & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\)} & & 25 & 40 & mA \\
\hline e-3 & Gain Error \(A_{V}=-3\) & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(V_{I N}= \pm 1 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}\)}} & & 0.8 & 2 & \% \\
\hline e-1 & Gain Error \(A_{V}=-1\) & & & & 0.8 & 2 & \% \\
\hline
\end{tabular}

Note 1: Specification is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed the value at \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\).
Note 2: The output swing is limited by the maximum output current of \(\pm 100 \mathrm{~mA}\) when \(\mathrm{R}_{\mathrm{L}}=50 \Omega\). When the LH4101 is operated at elevated temperature (such as \(125^{\circ} \mathrm{C}\), some form of heatsinking or forced air cooling is required. The quiescent power with \(V_{S}\) of \(\pm 15 \mathrm{~V}\) is 1.2 W max, whereas the package can only handle 750 mW without a heatsink at \(125^{\circ} \mathrm{C}\).

AC Electrical Characteristics \(A_{V}=+1, R_{L}=50 \Omega, T_{A}=25^{\circ} \mathrm{C}\) unless otherwise specified
\begin{tabular}{l|l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{|c|}{ Conditions } & Min & Typ & Max & Units \\
\hline\(S_{R}\) & Slew Rate & \(V_{\mathbb{N}}= \pm 5 \mathrm{~V}\) & 200 & 250 & & \(\mathrm{~V} / \mu \mathrm{s}\) \\
\hline \(\mathrm{f}_{-3 \mathrm{~dB}}\) & Small Signal Bandwidth & \(\mathrm{V}_{\mathbb{I N}}=100 \mathrm{mVrms}\) & & 45 & & MHz \\
\hline \(\mathrm{t}_{\mathrm{S}}\) & Settling Time to \(1 \%\) & \(\Delta \mathrm{~V}_{\mathbb{I N}}=10 \mathrm{~V}\) & & 140 & & ns \\
& Settling Time to \(0.1 \%\) & & & 300 & ns \\
\hline \(\mathrm{t}_{\mathrm{r}}\) & Small Signal Rise Time & \(\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}\) to +100 mV & & 10 & & ns \\
\hline
\end{tabular}

\section*{Applications Information}

\section*{Power Supply Bypassing}

The LH4101 will perform well in most circuit boards even without external supply bypassing; however, it is recommended that some bulk bypassing be provided. One \(10 \mu \mathrm{~F}\) electrolytic on each supply is recommended. Proximity to the device pins is not critical, but the bypass will be most effective if located within an inch of the part.

\section*{Input Capacitance}

The input capacitance to the LH4101 is typically 5 pF and for source impedances greater than \(100 \Omega\), the input time constant should be considered.

\section*{Gain Settings}

The LH4101 provides internal gain set resistors for most popular gain settings. A chart is provided to assist in determining the proper pins to connect to achieve these gains. The internal gain resistors are trimmed and matched to insure the gain accuracy to \(0.8 \%\) typically. The LH4101 can operate at other gain settings, but the user must supply additional gain set resistors external to the part.

\section*{Typical Applications}

\section*{Unity Gain Follower}

The LH4101 can be used as a unity gain follower to provide output current to drive \(50 \Omega\) or \(75 \Omega\) coax cable directly. By shorting pins 15, 16 and 18, a follower circuit is configured as seen in Figure 1a. This configuration features a band-
width greater than 40 MHz with an input signal of \(1.0 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) and greater than 16 MHz with a \(5 \mathrm{~V}_{\mathrm{p} \text {-p }}\) input signal. This is all achieved without any external components. Figures \(1 b\) and \(1 c\) show the small and large signal pulse responses, respectively.


TL/K/8543-5
FIGURE 1a. Unity Gain Follower


FIGURE 1b

Small Signal Pulse Response


FIGURE 1c


\section*{Non-Inverting Amplifier}

To configure the LH4101 as a non-inverting amplifier with a gain of 4, short pins 17 to 18 and 15 to 19, as shown in Figure 2a. Again, no external components are necessary. This configuration provides a bandwidth of 25 MHz with an
input sine wave of \(1.0 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) and a bandwidth of 10 MHz with an input of \(5 \mathrm{~V}_{\mathrm{p} \text {-p }}\) while providing 100 mA of output current. This eliminates the need of an additional buffer in the circuit to provide the output current to drive large loads. Figures \(2 b\) and \(2 c\) show the small and large signal pulse responses, respectively.


TL/K/8543-8
FIGURE 2a. Non-Inverter with Gain of +4


FIGURE 2b

\section*{Differential Amplifier}

To configure the LH4101 as a differential amplifier, two additional \(1 \mathrm{k} \Omega\) resistors are required. Figure 3 shows this con-


FIGURE 3. Wideband Differential Amplifier

\section*{LH4104/LH4104C Fast Settling High Current Operational Amplifier}

\section*{General Description}

The LH4104 is a fast settling high current Bi-Fet op amp designed for applications that require a fast settling time of 500 ns to \(0.01 \%\) and 100 mA continuous output current. The high output current eliminates the need for a buffer to provide the additional current drive not available in most operational amplifiers. The operational amplifier also features a gain bandwidth product of 18 MHz and a slew rate of \(40 \mathrm{~V} / \mu \mathrm{s}\).
Designed for use with minimum external circuitry, the LH4104 provides internal compensation for unity gain stability as well as internal supply bypass capacitors. These features minimize the circuit's sensitivity to external layout conditions.

\section*{Features}

■ 500 ns settling time to \(0.01 \%\) for a 10 V step
- 100 mA continuous output current
- 18 MHz gain bandwidth product
- Internal supply bypassing
- Unity gain stable

\section*{Applications}
- Cable Drivers
- High Speed Ramp Generators
- DAC Output Amplifiers
- Fast Buffers
- Sample and Holds
- Fast Integrators

Schematic Diagram


TL/K/8840-1
Pins \# 2 \& \#8 are internally connected. Case is electrically isolated.

\section*{Connection Diagram}

\section*{Metal Can Package}


TL/K/8840-2
Top View
Order Number LH4104G or LH4104CG
See NS Package Number H12B
Note: 2 and 8 are internally connected. Case is electrically isolated.

Absolute Maximum Ratings
If Military／Aerospace specified devices are required， contact the National Semiconductor Sales Office／ Distributors for availability and specifications．
\begin{tabular}{lr} 
Supply Voltage， \(\mathrm{V}_{\mathrm{S}}\) & \(\pm 18 \mathrm{~V}\) \\
Steady State Output Current， \(\mathrm{l}_{\mathrm{o}}\) & 100 mA \\
Power Dissipation at， \(\mathrm{P}_{\mathrm{D}}\) & \\
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，derate linearly at \(100^{\circ} \mathrm{C} / \mathrm{W}\) & 2.5 W \\
\(\mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) ，derate linearly at \(50^{\circ} \mathrm{C} / \mathrm{W}\) & 1.5 W
\end{tabular}

Supply Voltage， \(\mathrm{V}_{\mathrm{S}}\)

Power Dissipation at， \(\mathrm{P}_{\mathrm{D}}\)
\(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) ，derate linearly at \(50^{\circ} \mathrm{C} / \mathrm{W}\)
1．5W

Differential Input Voltage， \(\mathrm{V}_{\mathrm{IN}} \quad \pm 30 \mathrm{~V}\) but \(\leq \pm 2 \mathrm{~V}_{\mathrm{S}}\) Input Voltage Range， \(\mathrm{V}_{\mathrm{CM}} \quad \pm 18 \mathrm{~V}\) but \(\leq \pm \mathrm{V}_{\mathrm{S}}\) Operating Temperature Range， \(\mathrm{T}_{\mathrm{A}}\)
\begin{tabular}{lr} 
LH4104 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH4104C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range，TSTG & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature， \(\mathrm{T}_{\mathrm{j}}\) & \(150^{\circ} \mathrm{C}\) \\
Lead Temperature（Soldering＜ 10 sec．） & \(300^{\circ} \mathrm{C}\) \\
ESD rating is to be determined． &
\end{tabular}

ESD rating is to be determined．

DC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted（Note 1）
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4104C} & \multirow[t]{2}{*}{Units （Max Unless Otherwise Stated）} \\
\hline & & & Typ & Tested Limit （Note 2） & Design Limit （Note 3） & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 2 & 5 & 10 & mV \\
\hline \(\mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Offset Voltage Drift & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 20 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{2}{*}{Input Bias Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) ，（Note 4） \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 200 & 600 & & pA \\
\hline & & & & & 250 & nA \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Input Offset Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 20 & 400 & & pA \\
\hline & & & & & 200 & nA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & 1011 & & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{AVOL} & \multirow[t]{2}{*}{Large Signal Voltage Gain} & \(\mathrm{R}_{\mathrm{L}}=100 \Omega\) & 106 & 87 & & \multirow[b]{2}{*}{dB（Min）} \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & 106 & 87 & 80 & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{0}\)} & \multirow[t]{2}{*}{Output Voltage Swing} & \(\mathrm{R}_{\mathrm{L}}=100 \Omega\)（Note 5） & & \(\pm 10\) & & \multirow[b]{2}{*}{\(V(\mathrm{Min})\)} \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 10\) & \(\pm 10\) & \\
\hline \(\mathrm{V}_{\text {CM }}\) & Input Common Mode Range & & \(\pm 12\) & \(\pm 11\) & \(\pm 10\) & V （Min） \\
\hline CMRR & Common Mode Rejection Ratio & \(\mathrm{V}_{\text {IN }}=-11 \mathrm{~V}\) to +11 V & 100 & 80 & 70 & dB（Min） \\
\hline PSRR & Power Supply Rejection Ratio & \(V_{C C}= \pm 10 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & 100 & 80 & 70 & dB （Min） \\
\hline \(I_{S}\) & Supply Current & & 20 & 25 & & mA \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{v}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4104C} & \multirow[t]{2}{*}{Units （Max Unless Otherwise Stated）} \\
\hline & & & Typ & Tested Limit （Note 2） & Design Limit （Note 3） & \\
\hline \(\mathrm{t}_{5}\) & Settling Time to 0．01\％ & \(A_{V}=-1, V_{I N}=-5 \mathrm{~V}\) to \(+5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 500 & 800 & & ns \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & \(V_{I N}=-10 \mathrm{~V}\) to \(+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 40 & & 32 & \(\mathrm{V} / \mu \mathrm{s}\)（min） \\
\hline GBW & Gain Bandwidth Product & & 18 & & & MHz \\
\hline \(\mathrm{tr}_{\mathrm{r}}\) & Small Signal Rise Time & \(A_{V}=1, R_{L}=100 \Omega\) & 10 & & 20 & ns \\
\hline
\end{tabular}

DC Electrical Characteristics \(\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted (Notes 1 and 6 )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4104} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline Vos & Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 2 & 10 & & mV \\
\hline \(\mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Offset Voltage Drift & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 20 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{2}{*}{Input Bias Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\), (Note 4) \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 200 & 600 & & pA \\
\hline & & & & 350 & & nA \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Input Offset Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 20 & 400 & & pA \\
\hline & & & & 250 & & nA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & \(10^{11}\) & & & \(\Omega\) \\
\hline \multirow[t]{3}{*}{AVOL} & \multirow[t]{3}{*}{Large Signal Voltage Gain} & \(R_{L}=100 \Omega\) & 106 & 87 & & \multirow{3}{*}{dB (Min)} \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & 106 & 87 & & \\
\hline & & & & 80 & & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{0}\)} & \multirow[t]{2}{*}{Output Voltage Swing} & \(R_{L}=100 \Omega\) (Note 5) & & \(\pm 10\) & & \multirow[b]{2}{*}{\(V\) (Min)} \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 10\) & & \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common Mode Range & & \(\pm 12\) & \(\pm 10\) & & V (Min) \\
\hline \multirow[t]{2}{*}{CMRR} & \multirow[t]{2}{*}{Common Mode Rejection Ratio} & \(\mathrm{V}_{\text {IN }}-11 \mathrm{~V}\) to +11V & 100 & 80 & & \multirow[t]{2}{*}{dB (Min)} \\
\hline & & & & 70 & & \\
\hline \multirow[t]{2}{*}{PSRR} & \multirow[t]{2}{*}{Power Supply Rejection Ratio} & \(V_{C C}= \pm 10 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & 100 & 80 & & \multirow[b]{2}{*}{dB (Min)} \\
\hline & & & & 70 & & \\
\hline Is & Supply Current & & 20 & 25 & & mA \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4104} & \multirow[t]{2}{*}{\begin{tabular}{l}
Units \\
(Max Unless Otherwise Stated)
\end{tabular}} \\
\hline & & & Typ & \begin{tabular}{l}
Tested Limit \\
(Note 2)
\end{tabular} & Design Limit (Note 3) & \\
\hline \(\mathrm{t}_{5}\) & Settling Time to 0.01\% & \(A_{V}=-1, V_{I N}=-5 \mathrm{~V}\) to \(+5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 500 & 800 & & ns \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & \(\mathrm{V}_{\text {IN }}=-10 \mathrm{~V}\) to \(+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 40 & & 32 & \(\mathrm{V} / \mu \mathrm{s}\) (min) \\
\hline GBW & Gain Bandwidth Product & & 18 & & & MHz \\
\hline \(\mathrm{t}_{\mathrm{r}}\) & Small Signal Rise Time & \(A_{V}=1, R_{L}=100 \Omega\) & 10 & & 20 & ns \\
\hline
\end{tabular}

Note 1: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range of LH 4104 C is \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and LH 4104 is \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
Note 2: Tested limits are guaranteed and 100\% production tested.
Note 3: Design limits are guaranteed (but not production tested).
Note 4: Specifications is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed value at \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\).
Note 5: The output swing is limited by the maximum output current of \(\pm 100 \mathrm{~mA}\) when \(R_{L}=100 \Omega\).
Note 6: When the LH4104 is operated at elevated temperture (such as \(125^{\circ} \mathrm{C}\) ), some form of heat sinking or forced air cooling is required. The quiescent power with \(V_{\mathrm{CC}}\) of \(\pm 15 \mathrm{~V}\) is 750 mW , whereas the package can only handle 500 mW without a heatsink at \(125^{\circ} \mathrm{C}\).


\section*{Typical Performance Characteristics}


TL/K/8840-4


TL/K/8840-5

\section*{Applications Information}

\section*{POWER SUPPLY BYPASSING}

The LH4104 will perform well in most circuit boards even without external supply bypassing; however it is recommended that some bulk bypassing be provided to maintain optimum settling time. A \(0.1 \mu \mathrm{~F}\) disc ceramic capacitor and \(1 \mu \mathrm{~F}\) tantalum capacitor on each supply is recommended. Place the bypass capacitors close to the amplifiers supply pins.

\section*{COMPENSATION}

To minimize the effects of input capacitance at the LH4104's inverting input and any additional layout capacitance, an external compensation capacitor must be used. The compensation capacitor (C1) used in Figure 2 (Test Circuit Section) is typically 66 pF . The optimum value for the compensation capacitor depends on the application circuit and the board layout.

\section*{INPUT BIAS CURRENT}

The input devices are JFETs, and will normally have input bias ( \(\mathrm{l}_{\mathrm{B}}\) ) currents in the tens of picoamps. However, these
currents vary with temperature and input voltage range. \(\mathrm{I}_{\mathrm{B}}\) will normally double with each \(11^{\circ} \mathrm{C}\) rise in junction temperature.

\section*{LAYOUT PRECAUTIONS}

Grounding and circuit layout are extremely important in preserving the settling time of the LH4104. It is important to use single point ground returns for inputs, loads, and feedback components and to keep the returns short. Compensation components should be located close to the appropriate pins to minimize stray reactances. Keep the system's digital signals (or any other signals with fast rise times) separated from the amplifier. If such signals are too close to the amplifier, they can couple capacitively to the amplifier's inputs, resulting in undesirable signals at the output.

\section*{PRESERVING AND VERIFYING THE LH4104'S FAST SETTLING TIME}

To realize optimum settling performance in circuits using the LH4104, both the design and layout must be meticulous. Application note AN-428, "Preserving and Verifying the

\section*{Applications Information (Continued)}

LF400's Fast Settling Time", explains the required design and measurement techniques. Although this application note was written for the LF400, it suggests good guidelines and is directly applicable to the LH4104. Only the sections covering supply bypassing and output load limitations should be ignored. This is because the LH4104 has internal bypassing capacitors and substantially greater output drive current than the LF400. The suggested circuits require only small and straightforward modifications; even the printed circuit board layout can be easily modified to accept the footprint of the LH4104 without impacting setting time.

\section*{PROTECTION SCHEMES FOR THE LH4104}

The LH4104 has similar input characteristics of National Semiconductor's BI-FETTM family of operational amplifiers. As such, designing with this part requires that several precautions are observed which are uncharacteristic of other op amps. Application Note AN-447 covers these caveats in greater detail for the whole product family. (The LH4104's input stage shares its topology with the LF400.)

\section*{NEVER LEAVE AN INPUT UNATTENDED!}

If an input to the LH4104 is left open circuited (or connected to an analog multiplexer in a high impedance state), the input bias current will be drawn from the very small parasitic input capacitance ( \(<10 \mathrm{pF}\) ). This capacitor will rapidly charge up to the power supply rail at a rate of \(\mathrm{dv} / \mathrm{dt}=\) \(\mathrm{I}_{\mathrm{BIAS}} / \mathrm{C}_{\mathrm{IN}}\). Since the LH4104 is a capable of large output currents and has no internal current limiting, it will easily be destroyed by excessive power dissipation if such an input condition exists while driving a low impedance load (e.g. 50ת).
To avoid this condition in circuits where the LH4104 is buffering the FET switch of an analog multiplexer, one must connect a resistor between the input and ground to provide a bias current path. This will invariably degrade the effective input impedance of the device, so a large resistor is desirable.
For example, selecting a \(1 \mathrm{M} \Omega\) resistor will result in a harmless 25 mV output signal during the "deselected" state (for the worst case bias current of 25 nA ). Increasing this resistor will increase the output signal for the deselected" state; decreasing it will reduce this signal while degrading the input impedance. Depending on the user's circuit specifications, a compromise must be selected. This resistor will not introduce an increase in the effective offset voltage during the "selected" state because the input is driven by a low impedance source.

\section*{POWER SUPPLY SEQUENCING}

Adding the clamp diodes shown in Figure 1 not only protects the inputs from transients when the circuit is operating, but protects them as power is being applied to the circuit. Because the parasitic transistor apears when the input voltage is less than the negative supply, applying the positive supply or input voltage before the negative supply is applied can cause this problem. For this reason, it is always recom-
mended that the negative supply be turned on first, if the supplies can be turned on independently.
Also, even if the input stage is well protected with clamp diodes and current limiting, the inputs should not be allowed to be heavily unbalanced (for example, one input at ground and the other at the rail) for extended periods of time (for example, many hours). The long-term effects of an unbalanced differential pair are increased offset voltage and offset current.


TL/K/8840-13
FIGURE 1. Clamping Inputs of Op Amp

\section*{Vos ADJUSTMENT}

Offset voltage can be nulled using a 56 K resistor and a 25 K potentiometer connected to pins 3 and 7 as shown in Figure 3. Bypassing the \(\mathrm{V}_{\mathrm{OS}}\) adjust pins with \(0.1 \mu \mathrm{~F}\) capacitors will help to avoid noise pickup. When not used for offset adjustment, pins 3 and 7 can often be left open, but to minimize the possibility of noise pickup the unused \(V_{O S}\) trim pins should be connected to ground or \(\mathrm{V}^{-}\).

\section*{Test Circuit for Pulse Response}


TL/K/8840-6
FIGURE 2

\section*{Typical Applications}


FIGURE 3. Offset Null


TL/K/8840-10
FIGURE 5. Unity Gain Follower


TL/K/8840-9
FIGURE 4. Using Resistor Current Limiting


TL/K/8840-11
FIGURE 6. 10X Buffer Amplifier

TL/K/8840-8

\section*{LH4105/LH4105C Precision Fast Settling High Current Operational Amplifier}

\section*{General Description}

The LH4105 is a fast settling high current Bi-Fet op amp designed for applications that require a fast settling time of 500 ns to \(0.01 \%\) and 100 mA continuous output current. The high output current eliminates the need for a buffer to provide the additional current drive not available in most operational amplifiers. The operational amplifier also features a gain bandwidth product of 18 MHz and a slew rate of \(40 \mathrm{~V} / \mu \mathrm{s}\).
Designed for use with minimum external circuitry, the LH4105 provides internal compensation for unity gain stability as well as internal supply bypass capacitors. These features minimize the circuit's sensitivity to external layout conditions.

\section*{Features}
- \(500 \mu \mathrm{~V}\) offset voltage

■ 500 ns settling time to \(0.01 \%\) for a 10 V step
- 100 mA continuous output current

■ Internal supply bypassing
- Unity gain stable

\section*{Applications}

■ Cable Drivers
- High Speed Ramp Generators
- DAC Output Amplifiers
- Fast Buffers
- Sample and Holds

■ Fast Integrators

\section*{Schematic Diagram}


TL/K/9159-1
Pins \#2 \& \#8 are internally connected. Case is electrically isolated. Pins 3 and 8 are used internally, do not connect to these pins
Connection Diagram


Note: 2 and 8 are internally connected. Case is electrically isolated. Pins 3 and 8 are used internally. Do not connect to these pins.
Order Number LH4105G or LH4105CG
See NS Package Number G12B

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\) & \(\pm 18 \mathrm{~V}\) \\
Steady State Output Current, I & 100 mA \\
Power Dissipation at, \(\mathrm{P}_{\mathrm{D}}\) & \\
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), derate linearly at \(100^{\circ} \mathrm{C} / \mathrm{W}\) & 2.5 W \\
\(\mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\), derate linearly at \(50^{\circ} \mathrm{C} / \mathrm{W}\) & 1.5 W
\end{tabular}
\begin{tabular}{lr} 
Differential Input Voltage, \(\mathrm{V}_{\text {IN }}\) & \(\pm 30 \mathrm{~V}\) but \(\leq \pm 2 \mathrm{~V}_{\mathrm{S}}\) \\
Input Voltage Range, \(\mathrm{V}_{\mathrm{CM}}\) & \(\pm 18 \mathrm{~V}\) but \(\leq \pm \mathrm{V}_{\mathrm{S}}\) \\
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) & \\
LH4105 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH4105C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range, \(\mathrm{T}_{\mathrm{STG}}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature, \(\mathrm{T}_{\mathrm{j}}\) & \(150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering \(<10\) sec.) & \(300^{\circ} \mathrm{C}\) \\
ESD rating is to be determined. &
\end{tabular}

DC Electrical Characteristics \(\mathrm{v}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4105C} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \(\mathrm{V}_{\mathrm{OS}}\) & Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 0.2 & 0.5 & 2 & mV \\
\hline \(\mathrm{V}_{\text {OS }} / \Delta T\) & Offset Voltage Drift & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 20 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{B}\)} & \multirow[t]{2}{*}{Input Bias Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\), (Note 4) \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 200 & 600 & & pA \\
\hline & & & & & 250 & nA \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Input Offset Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 20 & 400 & & pA \\
\hline & & & & & 200 & nA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & 1011 & & & \(\Omega\) \\
\hline \multirow[t]{2}{*}{Avol} & \multirow[t]{2}{*}{Large Signal Voltage Gain} & \(\mathrm{R}_{\mathrm{L}}=100 \Omega\) & 106 & 87 & & \multirow[t]{2}{*}{dB (Min)} \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & 106 & 87 & 80 & \\
\hline \multirow[t]{2}{*}{\(V_{0}\)} & \multirow[t]{2}{*}{Output Voltage Swing} & \(R_{L}=100 \Omega\) (Note 5) & & \(\pm 10\) & & \multirow[b]{2}{*}{\(V(\mathrm{Min})\)} \\
\hline & & \(R_{L}=1 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 10\) & \(\pm 10\) & \\
\hline \(\mathrm{V}_{\text {CM }}\) & Input Common Mode Range & & \(\pm 12\) & \(\pm 11\) & \(\pm 10\) & \(V\) (Min) \\
\hline CMRR & Common Mode Rejection Ratio & \(\mathrm{V}_{\mathbb{I}}=-11 \mathrm{~V}\) to +11 V & 100 & 80 & 70 & dB (Min) \\
\hline PSRR & Power Supply Rejection Ratio & \(\mathrm{V}_{C C}= \pm 10 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & 100 & 80 & 70 & dB (Min) \\
\hline Is & Supply Current & & 20 & 25 & & mA \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4105C} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \(t_{s}\) & Settling Time to 0.01\% & \(A_{V}=-1, V_{I N}=-5 \mathrm{~V}\) to \(+5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 500 & 800 & & ns \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & \(\mathrm{V}_{\mathrm{IN}}=-10 \mathrm{~V}\) to \(+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 40 & & 32 & \(\mathrm{V} / \mu \mathrm{s}\) (min) \\
\hline GBW & Gain Bandwidth Product & & 18 & & & MHz \\
\hline \(\mathrm{tr}_{r}\) & Small Signal Rise Time & \(A_{V}=1, R_{L}=100 \Omega\) & 10 & & 20 & ns \\
\hline
\end{tabular}

DC Electrical Characteristics \(V_{S}= \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\) unless otherwise noted (Notes 1 and 6)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4105} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 0.2 & 2 & & mV \\
\hline \(\mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Offset Voltage Drift & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 20 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{2}{*}{Input Bias Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\), (Note 4) \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 200 & 600 & & pA \\
\hline & & & & 350 & & nA \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Input Offset Current} & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 20 & 400 & & pA \\
\hline & & & & 250 & & nA \\
\hline \(\mathrm{R}_{\mathrm{IN}}\) & Input Resistance & \(\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}\) & 1011 & & & \(\Omega\) \\
\hline \multirow[t]{3}{*}{Avol} & \multirow[t]{3}{*}{Large Signal Voltage Gain} & \(\mathrm{R}_{\mathrm{L}}=100 \Omega\) & 106 & 87 & & \multirow{3}{*}{dB (Min)} \\
\hline & & \(R_{L}=1 \mathrm{k} \Omega\) & 106 & 87 & & \\
\hline & & & & 80 & & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{2}{*}{Output Voltage Swing} & \(R_{L}=100 \Omega\) (Note 5) & & \(\pm 10\) & & \multirow[b]{2}{*}{\(V\) (Min)} \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 10\) & & \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common Mode Range & & \(\pm 12\) & \(\pm 10\) & & \(V\) (Min) \\
\hline \multirow[t]{2}{*}{CMRR} & \multirow[t]{2}{*}{Common Mode Rejection Ratio} & \(\mathrm{V}_{\text {IN }}-11 \mathrm{~V}\) to +11 V & 100 & 80 & & \multirow[t]{2}{*}{dB (Min)} \\
\hline & & & & 70 & & \\
\hline \multirow[t]{2}{*}{PSRR} & \multirow[t]{2}{*}{Power Supply Rejection Ratio} & \(V_{C C}= \pm 10 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & 100 & 80 & & \multirow[b]{2}{*}{dB (Min)} \\
\hline & & & & 70 & & \\
\hline Is & Supply Current & & 20 & 25 & & mA \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH4105} & \multirow[t]{2}{*}{\begin{tabular}{l}
Units \\
(Max Unless Otherwise Stated)
\end{tabular}} \\
\hline & & & Typ & \[
\begin{aligned}
& \text { Tested } \\
& \text { Limit } \\
& \text { (Note 2) } \\
& \hline
\end{aligned}
\] & Design Limit (Note 3) & \\
\hline \(\mathrm{ts}_{5}\) & Settling Time to 0.01\% & \(\mathrm{A}_{\mathrm{V}}=-1, \mathrm{~V}_{\text {IN }}=-5 \mathrm{~V}\) to \(+5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 500 & 800 & & ns \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & \(V_{I N}=-10 \mathrm{~V}\) to \(+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & 40 & & 32 & \(\mathrm{V} / \mu \mathrm{s}\) (min) \\
\hline GBW & Gain Bandwidth Product & & 18 & & & MHz \\
\hline \(\mathrm{t}_{\mathrm{r}}\) & Small Signal Rise Time & \(A_{V}=1, R_{L}=100 \Omega\) & 10 & & 20 & ns \\
\hline
\end{tabular}

Note 1: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range of LH 4105 C is \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and LH 4105 is \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
Note 2: Tested limits are guaranteed and 100\% production tested.
Note 3: Design limits are guaranteed (but not production tested). These limits are not used to calculate outgoing quality levels.
Note 4: Specifications is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed value at \(T_{j}=25^{\circ} \mathrm{C}\).
Note 5: The output swing is limited by the maximum output current of \(\pm 100 \mathrm{~mA}\) when \(\mathrm{R}_{\mathrm{L}}=100 \Omega\).
Note 6: When the LH4105 is operated at elevated temperture (such as \(125^{\circ} \mathrm{C}\) ), some form of heat sinking or forced air cooling is required. The quiescent power with \(\mathrm{V}_{\mathrm{CC}}\) of \(\pm 15 \mathrm{~V}\) is 750 mW , whereas the package can only handle 500 mW without a heatsink at \(125^{\circ} \mathrm{C}\).

\section*{Typical Performance Characteristics}

\section*{Settling Signal}



\section*{Applications Information}

\section*{POWER SUPPLY BYPASSING}

The LH4105 will perform well in most circuit boards even without external supply bypassing; however it is recommended that some bulk bypassing be provided to maintain optimum settling time. A \(0.1 \mu \mathrm{~F}\) disc ceramic capacitor and \(1 \mu \mathrm{~F}\) tantalum capacitor on each supply is recommended. Place the bypass capacitors close to the amplifiers supply pins.

\section*{COMPENSATION}

To minimize the effects of input capacitance at the LH4105's inverting input and any additional layout capacitance, an external compensation capacitor must be used. The compensation capacitor (C1) used in Figure 2 (Test Circuit Section) is typically 66 pF . The optimum value for the compensation capacitor depends on the application circuit and the board layout.

\section*{INPUT BIAS CURRENT}

The input devices are JFETs, and will normally have input bias ( \(\mathrm{I}_{\mathrm{B}}\) ) currents in the tens of picoamps. However, these currents vary with temperature and input voltage range. \(\mathrm{I}_{\mathrm{B}}\) will normally double with each \(11^{\circ} \mathrm{C}\) rise in junction temperature.

\section*{LAYOUT PRECAUTIONS}

Grounding and circuit layout are extremely important in preserving the settling time of the LH4105. It is important to use single point ground returns for inputs, loads, and feedback components and to keep the returns short. Compensation components should be located close to the appropriate pins to minimize stray reactances. Keep the system's digital signals (or any other signals with fast rise times) separated from the amplifier. If such signals are too close to the amplifier, they can couple capacitively to the amplifier's inputs, resulting in undesirable signals at the output.

\section*{PRESERVING AND VERIFYING THE LH4104'S FAST SETTLING TIME}

To realize optimum settling performance in circuits using the LH4105, both the design and layout must be meticulous. Application note AN-428, "Preserving and Verifying the LF400's Fast Settling Time", explains the required design and measurement techniques. Although this application note was written for the LF400, it suggests good guidelines and is directly applicable to the LH4105. Only the sections covering supply bypassing and output load limitations should be ignored. This is because the LH4105 has internal bypassing capacitors and substantially greater output drive current than the LF400. The suggested circuits require only small and straightforward modifications; even the printed circuit board layout can be easily modified to accept the footprint of the LH4105 without impacting settling time. In addition, bypassing offset adjust pins 3 and 7 with \(0.1 \mu \mathrm{~F}\) capacitors will minimize noise pickup and preserve the settling time.

\section*{PROTECTION SCHEMES FOR THE LH4104}

The LH4105 has similar input characteristics of National Semiconductor's BI-FETTM family of operational amplifiers. As such, designing with this part requires that several precautions are observed which are uncharacteristic of other op amps. Application Note AN-447 covers these caveats in greater detail for the whole product family. (The LH4105's input stage shares its topology with the LF400.)

\section*{NEVER LEAVE AN INPUT UNATTENDED}

If an input to the LH4105 is left open circuited (or connected to an analog multiplexer in a high impedance state), the input bias current will be drawn from the very small parasitic input capacitance ( \(<10 \mathrm{pF}\) ). This capacitor will rapidly charge up to the power supply rail at a rate of \(\mathrm{dv} / \mathrm{dt}=\) \(\mathrm{I}_{\mathrm{BIAS}} / \mathrm{C}_{\mathrm{IN}}\). Since the LH4105 is capable of large output currents and has no internal current limiting, it will easily be destroyed by excessive power dissipation if such an input condition exists while driving a low impedance load (e.g. \(50 \Omega\) ).
To avoid this condition in circuits where the LH4105 is buffering the FET switch of an analog multiplexer, one must connect a resistor between the input and ground to provide a bias current path. This will invariably degrade the effective input impedance of the device, so a large resistor is desirable.
For example, selecting a \(1 \mathrm{M} \Omega\) resistor will result in a harmless 25 mV output signal during the "deselected" state (for the worst case bias current of 25 nA ). Increasing this resistor will increase the output signal for the deselected state; decreasing it will reduce this signal while degrading the input impedance. Depending on the user's circuit specifications, a compromise must be selected. This resistor will not introduce an increase in the effective offset voltage during the "selected" state because the input is driven by a low impedance source.

\section*{POWER SUPPLY SEQUENCING}

Adding the clamp diodes shown in Figure 1 not only protects the inputs from transients when the circuit is operating, but protects them as power is being applied to the circuit. Because the parasitic transistor appears when the input voltage is less than the negative supply, applying the positive supply or input voltage before the negative supply is applied can damage the device. For this reason, it is always recommended that the negative supply be turned on first, if the supplies can be turned on independently.
Also, even if the input stage is well protected with clamp diodes and current limiting, the inputs should not be allowed to be heavily unbalanced (for example, one input at ground and the other at the rail) for extended periods of time (for example, many hours). The long-term effects of an unbalanced differential pair are increased offset voltage and offset current.


TL/K/9159-6
FIGURE 1. Clamping Inputs of Op Amp

\section*{Test Circuit for Pulse Response}


FIGURE 2

\section*{Typical Applications}


TL/K/9159-9
FIGURE 4. Unity Gain Follower


TL/K/9159-11
FIGURE 6. Unity Gain Inverter


TL/K/9159-8
FIGURE 3. Using Resistor Current Limiting


TL/K/9159-10

FIGURE 5. 10X Buffer Amplifier

\title{
LM10/LM10B(L)/LM10C(L) Op Amp and Voltage Reference
}

\section*{General Description}

The LM10 series are monolithic linear ICs consisting of a precision reference, an adjustable reference buffer and an independent, high quality op amp.
The unit can operate from a total supply voltage as low as 1.1 V or as high as 40 V , drawing only \(270 \mu \mathrm{~A}\). A complementary output stage swings within 15 mV of the supply terminals or will deliver \(\pm 20 \mathrm{~mA}\) output current with \(\pm 0.4 \mathrm{~V}\) saturation. Reference output can be as low as 200 mV . Some other characteristics of the LM10 are
- input-offset voltage
- input-offset current
- input-bias current
- reference regulation
- offset-voltage drift
- reference drift

\section*{2.0 mV (max)}
\(0.7 \mathrm{nA}(\max )\)
20 nA (max)
0.1\% (max)
\(2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\)
\(0.002 \% /{ }^{\circ} \mathrm{C}\)

The circuit is recommended for portable equipment and is completely specified for operation from a single power cell. In contrast, high output-drive capability, both voltage and current, along with thermal overload protection, suggest it in demanding general-purpose applications.
The device is capable of operating in a floating mode, independent of fixed supplies. It can function as a remote comparator, signal conditioner, SCR controller or transmitter for analog signals, delivering the processed signal on the same line used to supply power. It is also suited for operation in a wide range of voltage- and current-regulator applications, from low voltages to several hundred volts, providing greater precision than existing ICs.
This series is available in the three standard temperature ranges, with the commercial part having relaxed limits. In addition, a low-voltage specification (suffix " L ") is available in the limited temperature ranges at a cost savings.

\section*{Connection and Functional Diagrams}


TL/H/5652-1
Order Number LM10H, LM10BH, LM10CH, LM10BLH or LM10CLH
See NS Package Number H08A


TL/H/5652-17
Order Number LM10CWM or LM10CLWM
See NS Package Number M14B


TL/H/5652-15
Order Number LM10CN or LM10CLN See NS Package Number N08E


TL/H/5652-16

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 7)
Total Supply Voltage
Differential Input Voltage (note 1)
LM10/LM10B/LM10C LM10BL/LM10CL
7 V
\(\pm 40 \mathrm{~V} \quad \pm 7 \mathrm{~V}\)
Power Dissipation (note 2)
Output Short-circuit Duration (note 3)
internally limited indefinite
\(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temp. (Soldering, 10 seconds) Metal Can
\(300^{\circ} \mathrm{C}\)
Lead Temp. (Soldering, 10 seconds) DIP
\(260^{\circ} \mathrm{C}\)
Vapor Phase ( 60 seconds)
Infrared (15 seconds)
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.
ESD rating is to be determined.

\section*{Electrical Characteristics}
\(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{J} \leq \mathrm{T}_{\text {MAX }}\) (note 4) (Boldface type refers to limits over temperature range)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM10/LM10B} & \multicolumn{3}{|c|}{LM10C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input offset voltage & & & 0.3 & \[
\begin{array}{r}
2.0 \\
\mathbf{3 . 0} \\
\hline
\end{array}
\] & & 0.5 & \[
\begin{array}{r}
4.0 \\
5.0 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Input offset current (note 5) & & & 0.25 & \[
\begin{aligned}
& 0.7 \\
& \mathbf{1 . 5}
\end{aligned}
\] & & 0.4 & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input bias current & & & 10 & \[
\begin{aligned}
& 20 \\
& 30
\end{aligned}
\] & & 12 & \[
\begin{aligned}
& 30 \\
& 40
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input resistance & & \[
\begin{aligned}
& 250 \\
& 150
\end{aligned}
\] & 500 & & \[
\begin{gathered}
150 \\
115
\end{gathered}
\] & 400 & & \[
\begin{aligned}
& \mathrm{k} \Omega \\
& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline Large signal voltage gain & \[
\begin{aligned}
& V_{S}= \pm 20 \mathrm{~V}, \mathrm{l}_{\mathrm{OUT}}=0 \\
& V_{\text {OUT }}= \pm 19.95 \mathrm{~V} \\
& V_{S}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 19.4 \mathrm{~V} \\
& \mathrm{l}_{\text {OUT }}= \pm 20 \mathrm{~mA}( \pm \mathbf{1 5} \mathbf{~ m A}) \\
& V_{S}= \pm 0.6 \mathrm{~V}(\mathbf{0 . 6 5 V}), \mathrm{l}_{\text {OUT }}= \pm 2 \mathrm{~mA} \\
& V_{\text {OUT }}= \pm 0.4 \mathrm{~V}( \pm \mathbf{0 . 3 V}), \mathrm{V}_{\text {CM }}=-\mathbf{0 . 4 V}
\end{aligned}
\] & \[
\begin{aligned}
& 120 \\
& 80 \\
& 50 \\
& 20 \\
& 1.5 \\
& 0.5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 400 \\
& 130 \\
& 3.0
\end{aligned}
\] & & \[
\begin{gathered}
80 \\
50 \\
25 \\
15 \\
1.0 \\
\mathbf{0 . 7 5} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 400 \\
& 130 \\
& 3.0
\end{aligned}
\] & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline Shunt gain (note 6) & \[
\begin{aligned}
& 1.2 \mathrm{~V}(1.3 \mathrm{~V}) \leq \mathrm{V}_{\text {OUT }} \leq 40 \mathrm{~V}, \\
& \mathrm{R}_{\mathrm{L}}=1.1 \mathrm{k} \Omega \\
& 0.1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 5 \mathrm{~mA} \\
& 1.5 \mathrm{~V} \leq \mathrm{V}+\leq 40 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=250 \Omega \\
& 0.1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT}} \leq 20 \mathrm{~mA}
\end{aligned}
\] & \[
14
\] & \[
33
\]
\[
25
\] & & \[
10
\] & \[
33
\]
\[
25
\] & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
V/mV \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline Common-mode rejection & \[
\begin{aligned}
& -20 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 19.15 \mathrm{~V}(19 \mathrm{~V}) \\
& \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 93 \\
& 87 \\
& \hline
\end{aligned}
\] & 102 & & \[
\begin{array}{r}
90 \\
87 \\
\hline
\end{array}
\] & 102 & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Supply-voltage rejection & \[
\begin{aligned}
& -0.2 \mathrm{~V} \geq \mathrm{V}-\geq-39 \mathrm{~V} \\
& \mathrm{~V}^{+}=1.0 \mathrm{~V}(1.1 \mathrm{~V}) \\
& 1.0 \mathrm{~V}(1.1 \mathrm{~V}) \leq \mathrm{V}+\leq 39.8 \mathrm{~V} \\
& \mathrm{~V}^{-}=-0.2 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 90 \\
& \mathbf{8 4} \\
& 96 \\
& \mathbf{9 0}
\end{aligned}
\] & \[
\begin{aligned}
& 96 \\
& 106
\end{aligned}
\] & & \[
\begin{aligned}
& 87 \\
& \mathbf{8 4} \\
& 93 \\
& \mathbf{9 0}
\end{aligned}
\] & \[
\begin{gathered}
96 \\
106
\end{gathered}
\] & & \begin{tabular}{l}
dB \\
dB \\
dB \\
dB
\end{tabular} \\
\hline Offset voltage drift & & & 2.0 & & & 5.0 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset current drift & & & 2.0 & & & 5.0 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Bias current drift & \(\mathrm{T}_{\mathrm{C}}<100^{\circ} \mathrm{C}\) & & 60 & & & 90 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{Electrical Characteristics}
\(T_{J}=25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{J}} \leq \mathrm{T}_{\text {MAX }}\), (note 4) (Boldface type refers to limits over temperature range) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM10/LM10B} & \multicolumn{3}{|c|}{LM10C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line regulation & \[
\begin{aligned}
& 1.2 \mathrm{~V}(1.3 \mathrm{~V}) \leq \mathrm{V}_{S} \leq 40 \mathrm{~V} \\
& 0 \leq I_{\text {REF }} \leq 1.0 \mathrm{~mA}, \mathrm{~V}_{\text {REF }}=200 \mathrm{mV}
\end{aligned}
\] & & 0.001 & \[
\begin{gathered}
0.003 \\
0.006
\end{gathered}
\] & & 0.001 & \[
\begin{aligned}
& 0.008 \\
& \mathbf{0 . 0 1} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \% / V \\
& \% / V
\end{aligned}
\] \\
\hline Load regulation & \[
\begin{aligned}
& 0 \leq I_{\mathrm{REF}} \leq 1.0 \mathrm{~mA} \\
& \mathrm{~V}^{+}-\mathrm{V}_{\mathrm{REF}} \geq 1.0 \mathrm{~V}(\mathbf{1 . 1} \mathbf{V})
\end{aligned}
\] & & 0.01 & \[
\begin{gathered}
0.1 \\
\mathbf{0 . 1 5}
\end{gathered}
\] & & 0.01 & \[
\begin{aligned}
& 0.15 \\
& 0.2
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \% \\
& \hline
\end{aligned}
\] \\
\hline Amplifier gain & \(0.2 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq 35 \mathrm{~V}\) & \[
\begin{aligned}
& 50 \\
& 23
\end{aligned}
\] & 75 & & \[
\begin{aligned}
& 25 \\
& 15
\end{aligned}
\] & 70 & & \[
\begin{aligned}
& \mathrm{V} / \mathrm{mV} \\
& \mathrm{~V} / \mathrm{mV}
\end{aligned}
\] \\
\hline Feedback sense voltage & & \[
\begin{gathered}
195 \\
194 \\
\hline
\end{gathered}
\] & 200 & \[
\begin{array}{r}
205 \\
206 \\
\hline
\end{array}
\] & \[
\begin{gathered}
190 \\
189 \\
\hline
\end{gathered}
\] & 200 & \[
\begin{array}{r}
210 \\
211 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{mV} \\
\hline
\end{gathered}
\] \\
\hline Feedback current & & & 20 & \[
\begin{array}{r}
50 \\
65 \\
\hline
\end{array}
\] & & 22 & \[
\begin{aligned}
& 75 \\
& \mathbf{9 0}
\end{aligned}
\] & nA nA \\
\hline Reference drift & & & 0.002 & & & 0.003 & & \% \(/{ }^{\circ} \mathrm{C}\) \\
\hline Supply current & & & 270 & \[
\begin{aligned}
& 400 \\
& 500
\end{aligned}
\] & & 300 & \[
\begin{gathered}
500 \\
\mathbf{5 7 0} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A} \\
& \hline
\end{aligned}
\] \\
\hline Supply current change & \(1.2 \mathrm{~V}(1.3 \mathrm{~V}) \leq \mathrm{V}_{S} \leq 40 \mathrm{~V}\) & & 15 & 75 & & 15 & 75 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM10BL} & \multicolumn{3}{|c|}{LM10CL} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input offset voltage & & & 0.3 & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & & 0.5 & \[
\begin{aligned}
& 4.0 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Input offset current (note 5) & & & 0.1 & \[
\begin{aligned}
& \hline 0.7 \\
& 1.5 \\
& \hline
\end{aligned}
\] & & 0.2 & \[
\begin{aligned}
& 2.0 \\
& \mathbf{3 . 0} \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
nA \\
nA
\end{tabular} \\
\hline Input bias current & & & 10 & \[
\begin{aligned}
& 20 \\
& \mathbf{3 0}
\end{aligned}
\] & & 12 & \[
\begin{aligned}
& 30 \\
& 40 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input resistance & & \[
\begin{aligned}
& 250 \\
& 150 \\
& \hline
\end{aligned}
\] & 500 & & \[
\begin{aligned}
& 150 \\
& \mathbf{1 1 5} \\
& \hline
\end{aligned}
\] & 400 & & \[
k \Omega
\]
\[
\mathrm{k} \Omega
\] \\
\hline Large signal voltage gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 3.25 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=0 \\
& \mathrm{~V}_{\text {OUT }}= \pm 3.2 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 3.25 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=10 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{OUT}}= \pm 2.75 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 0.6 \mathrm{~V}(\mathbf{0 . 6 5 V}), \mathrm{l}_{\text {OUT }}= \pm 2 \mathrm{~mA} \\
& \mathrm{~V}_{\text {OUT }}= \pm 0.4 \mathrm{~V}( \pm \mathbf{0 . 3 V}), \mathrm{V}_{\mathrm{CM}}=-0.4 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
\hline 60 \\
40 \\
10 \\
\mathbf{4} \\
1.5 \\
\mathbf{0 . 5} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 300 \\
& 25 \\
& 3.0
\end{aligned}
\] & & \[
\begin{gathered}
40 \\
\mathbf{2 5} \\
5 \\
\mathbf{3} \\
1.0 \\
\mathbf{0 . 7 5} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 300 \\
& 25 \\
& 3.0
\end{aligned}
\] & & \(\mathrm{V} / \mathrm{mV}\) \(\mathrm{V} / \mathrm{mV}\) \(\mathrm{V} / \mathrm{mV}\) \(\mathrm{V} / \mathrm{mV}\) \(\mathrm{V} / \mathrm{mV}\) \(\mathrm{V} / \mathrm{mV}\) \\
\hline Shunt gain (note 6) & \[
\begin{aligned}
& 1.5 \mathrm{~V} \leq \mathrm{V}+\leq 6.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\
& 0.1 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{OUT}} \leq 10 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& 4 \\
& \hline
\end{aligned}
\] & 30 & & \[
\begin{aligned}
& 6 \\
& 4 \\
& \hline
\end{aligned}
\] & 30 & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline Common-mode rejection & \[
\begin{aligned}
& -3.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 2.4 \mathrm{~V}(\mathbf{2 . 2 5 V}) \\
& \mathrm{V}_{\mathrm{S}}= \pm 3.25 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
89 \\
\mathbf{8 3} \\
\hline
\end{array}
\] & 102 & & \[
\begin{aligned}
& 80 \\
& 74 \\
& \hline
\end{aligned}
\] & 102 & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Supply-voltage rejection & \[
\begin{aligned}
& -0.2 V \geq V^{--} \geq-5.4 V \\
& V^{+}=1.0 \mathrm{~V}(1.2 V) \\
& 1.0 \mathrm{~V}(1.1 V) \leq V^{+} \leq 6.3 V \\
& V^{-}=0.2 V
\end{aligned}
\] & \[
\begin{aligned}
& 86 \\
& \mathbf{8 0} \\
& 94 \\
& \mathbf{8 8}
\end{aligned}
\] & \[
\begin{aligned}
& 96 \\
& 106
\end{aligned}
\] & & \[
\begin{aligned}
& 80 \\
& \mathbf{7 4} \\
& 80 \\
& \mathbf{7 4} \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
96 \\
106
\end{gathered}
\] & & \begin{tabular}{l}
dB \\
dB \\
dB \\
dB
\end{tabular} \\
\hline Offset voltage drift & & & 2.0 & & & 5.0 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset current drift & & & 2.0 & & & 5.0 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Bias current drift & & & 60 & & & 90 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Electrical Characteristics
\(\mathrm{T}_{\mathbf{J}}=25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathbf{J}} \leq \mathbf{T}_{\text {MAX }}\) ( note 4) (Boldface type refers to limits over temperature range)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM10BL} & \multicolumn{3}{|c|}{LM10CL} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Line regulation & \[
\begin{aligned}
& 1.2 \mathrm{~V}(1.3 \mathrm{~V}) \leq \mathrm{V}_{\mathrm{S}} \leq 6.5 \mathrm{~V} \\
& 0 \leq I_{\text {REF }} \leq 0.5 \mathrm{~mA}, V_{\text {REF }}=200 \mathrm{mV}
\end{aligned}
\] & & 0.001 & \[
\begin{aligned}
& 0.01 \\
& \mathbf{0 . 0 2}
\end{aligned}
\] & & 0.001 & \[
\begin{aligned}
& 0.02 \\
& 0.03
\end{aligned}
\] & \[
\begin{aligned}
& \% / V \\
& \% / V
\end{aligned}
\] \\
\hline Load regulation & \[
\begin{aligned}
& 0 \leq l_{\text {REF }} \leq 0.5 \mathrm{~mA} \\
& \mathrm{~V}+-V_{\text {REF }} \geq 1.0 \mathrm{~V}(1.1 \mathrm{~V})
\end{aligned}
\] & & 0.01 & \[
\begin{gathered}
0.1 \\
0.15
\end{gathered}
\] & & 0.01 & \[
\begin{aligned}
& 0.15 \\
& 0.2
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \%
\end{aligned}
\] \\
\hline Amplifier gain & \(0.2 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq 5.5 \mathrm{~V}\) & \[
\begin{aligned}
& 30 \\
& 20
\end{aligned}
\] & 70 & & \[
\begin{aligned}
& 20 \\
& 15
\end{aligned}
\] & 70 & & \[
\begin{aligned}
& \mathrm{V} / \mathrm{mV} \\
& \mathrm{~V} / \mathrm{mV}
\end{aligned}
\] \\
\hline Feedback sense voltage & & \[
\begin{gathered}
195 \\
\mathbf{1 9 4} \\
\hline
\end{gathered}
\] & 200 & \[
\begin{gathered}
205 \\
206 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
190 \\
189
\end{gathered}
\] & 200 & \[
\begin{array}{r}
210 \\
211
\end{array}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Feedback current & & & 20 & \[
\begin{aligned}
& 50 \\
& 65
\end{aligned}
\] & & 22 & \[
\begin{aligned}
& 75 \\
& \mathbf{9 0}
\end{aligned}
\] & nA nA \\
\hline Reference drift & & & 0.002 & & & 0.003 & & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline Supply current & & & 260 & \[
\begin{array}{r}
400 \\
\mathbf{5 0 0}
\end{array}
\] & & 280 & \[
\begin{array}{r}
500 \\
\mathbf{5 7 0} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: The Input voltage can exceed the supply voltages provided that the voltage from the input to any other terminal does not exceed the maximum differential input voltage and excess dissipation is accounted for when \(\mathrm{V}_{\mathrm{IN}}<\mathrm{V}-\).
Note 2: The maximum, operating-junction temperature is \(150^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 10,100^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 10 B(\mathrm{~L})\) and \(85^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 10 \mathrm{C}(\mathrm{L})\). At elevated temperatures, devices must be derated based on package thermal resistance.
Note 3: Internal thermal limiting prevents excessive heating that could result in sudden failure, but the IC can be subjected to accelerated stress with a shorted output and worst-case conditions.
Note 4: These specifications apply for \(\mathrm{V}^{-} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}^{+}-0.85 \mathrm{~V}(1.0 \mathrm{~V}), 1.2 \mathrm{~V}(1.3 \mathrm{~V})<\mathrm{V}_{\mathrm{S}} \leq \mathrm{V}_{\mathrm{MAX}}, \mathrm{V}_{\mathrm{REF}}=0.2 \mathrm{~V}\) and \(0 \leq \mathrm{l}_{\mathrm{REF}} \leq 1.0 \mathrm{~mA}\), unless otherwise specified: \(\mathrm{V}_{\mathrm{MAX}}=40 \mathrm{~V}\) for the standard part and 6.5 V for the low voltage part. Normal typeface indicates \(25^{\circ} \mathrm{C}\) limits. Boldface type indicates limits and altered test conditions for full-temperature-range operation; this is \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 10,-25^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 10 \mathrm{~B}(\mathrm{~L})\) and \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 10 \mathrm{C}(\mathrm{L}) . \mathrm{The}\) specifications do not include the effects of thermal gradients ( \(\tau_{1} \cong 20 \mathrm{~ms}\) ), die heating ( \(\tau_{2} \cong 0.2 \mathrm{~s}\) ) or package heating. Gradient effects are small and tend to offset the electrical error (see curves).
Note 5: For \(T_{J}>90^{\circ} \mathrm{C}\), IOS may exceed 1.5 nA for \(\mathrm{V}_{\mathrm{CM}}=\mathrm{V}^{-}\). With \(\mathrm{T}_{J}=125^{\circ} \mathrm{C}\) and \(\mathrm{V}-\leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}^{-}+0.1 \mathrm{~V}\), \(\mathrm{l}_{\mathrm{OS}} \leq 5 \mathrm{nA}\).
Note 6: This defines operation in floating applications such as the bootstrapped regulator or two-wire transmitter. Output is connected to the \(V+\) terminal of the IC and input common mode is referred to \(\mathrm{V}^{-}\)(see typical applications). Effect of larger output-voltage swings with higher load resistance can be accounted for by adding the positive-supply rejection error.
Note 7: Refer to RETS10X for LM10H military specifications.


\section*{Typical Performance Characteristics (Op Amp) (Continued)}


Typical Performance Characteristics (Op Amp) (Continued)


\section*{Typical Performance Characteristics (Reference)}




Output Saturation


Reference Noise Voltage



Typical Applications \({ }^{\dagger \dagger}\) (Pin numbers are for devices in 8 -pin packages)

Op Amp Offset Adjustment

\section*{Positive Regulators \({ }^{\dagger}\)}


Limited Range


Limited Range With Boosted Reference


Zero Output


TL/H/5652-6

Typical Applications \({ }^{\dagger \dagger}\) (Pin numbers are for devices in 8 -pin packages) (Continued)

Current Regulator


Shunt Regulator


Precision Regulator


Laboratory Power Supply

\(\dagger \dagger\) Circuit descriptions available in application note AN-211.

Typical Applications \({ }^{\dagger \dagger}\) (Pin numbers are for devices in 8 -pin packages) (Continued)


Flame Detector

\({ }^{*} 800^{\circ} \mathrm{C}\) Threshold Is Established By Connecting Balance To VREF.

Light Level Sensor

*Provides Hysteresis

Remote Thermocouple Amplifier

\section*{Remote Amplifier}


Typical Applications \({ }^{\dagger} \dagger\) (Pin numbers are for devices in 8 -pin packages) (Continued)
Transmitter for Bridge Sensor


Precision Thermocouple Transmitter


Resistance Thermometer Transmitter

\({ }^{\dagger}+\) Circuit descriptions available in application note AN-211.


Typical Applications \({ }^{\dagger \dagger}\) (Pin numbers are for devices in 8 -pin packages) (Continued)


Logarithmic Light Sensor

Battery-level Indicator


Single-cell Voltage Monitor


Battery-threshold Indicator


Double-ended Voltage Monitor


Flash Rate Increases
Above 6 V and Below 15 V

Typical Applications \(\dagger \dagger\) (Pin numbers are for devices in 8 -pin packages) (Continued)

Meter Amplifier


Thermometer


Light Meter


Microphone Amplifier


Typical Applications \({ }^{\dagger \dagger}\) (Pin numbers are for devices in 8 -pin packages) (Continued)

Isolated Voltage Sensor


Light-level Controller


TL/H/5652-12
\({ }^{\dagger}{ }^{\dagger}\) Circuit descriptions available in application note AN-211.

\section*{Application Hints}

With heavy amplifier loading to \(\mathrm{V}^{-}\), resistance drops in the V - lead can adversely affect reference regulation. Lead resistance can approach \(1 \Omega\). Therefore, the common to the reference circuitry should be connected as close as possible to the package.

(7)00เWา/(7)90เWา/0เWา

\section*{Definition of Terms}

Input offset voltage: That voltage which must be applied between the input terminals to bias the unloaded output in the linear region.

Input offset current: The difference in the currents at the input terminals when the unloaded output is in the linear region.
Input bias current: The absolute value of the average of the two input currents.

Input resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.

Large signal voltage gain: The ratio of the specified output voltage swing to the change in differential input voltage required to produce it.

Shunt gain: The ratio of the specified output voltage swing to the change in differential input voltage required to produce it with the output tied to the \(\mathrm{V}+\) terminal of the IC. The load and power source are connected between the \(\mathrm{V}^{+}\)and V - terminals, and input common-mode is referred to the V - terminal.

Common-mode rejection: The ratio of the input voltage range to the change in offset voltage between the extremes.

Supply-voltage rejection: The ratio of the specified sup-ply-voltage change to the change in offset voltage between the extremes.

Line regulation: The average change in reference output voltage over the specified supply voltage range.

Load regulation: The change in reference output voltage from no load to that load specified.

Feedback sense voltage: The voltage, referred to \(\mathrm{V}^{-}\), on the reference feedback terminal while operating in regulation.

Reference amplifier gain: The ratio of the specified reference output change to the change in feedback sense voltage required to produce it.

Feedback current: The absolute value of the current at the feedback terminal when operating in regulation.

Supply current: The current required from the power source to operate the amplifier and reference with their outputs unloaded and operating in the linear range.

National
Semiconductor Corporation

\section*{LM11/LM11C/LM11CL Operational Amplifiers}

\section*{General Description}

The LM11 is a precision dc amplifier combining the best features of existing bipolar and FET op amps. It is similar to the LM108A, except that input currents have been reduced by more than a factor of ten. Offset voltage and drift have also been approved.
Compared to FETs, the device provides inherently lower offset voltage and offset voltage drift, along with at least an order of magnitude better long-term stability. Low frequency noise is also somewhat reduced. Bias current is significantly lower even under laboratory conditions, and its low drift makes compensation practical. Offset current is almost unmeasureable. Although not as fast as FETs, it does have a much lower power drain. This low dissipation has the added advantage of eliminating warm up time in critical applications.
Typical characteristics for \(25^{\circ} \mathrm{C}\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.125^{\circ} \mathrm{C}\right)\) are:
- offset voltage: \(100 \mu \mathrm{~V}(\mathbf{2 0 0} \mu \mathrm{~V})\)
- bias current: \(25 \mathrm{pA}(65 \mathrm{pA})\)
- offset current: \(0.5 \mathrm{pA}(3 \mathrm{pA})\)
- temperature drift: \(1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\)
- long-term stability: \(10 \mu \mathrm{~V} /\) year

The LM11 is internally compensated, but external compensation can be added for improved frequency stability, particularly with capacitive loads. Offset voltage balancing is also provided, with the balance range determined by a low-resistance potentiometer.
Otherwise, the device is the electrical equivalent of the LM108, except that the negative common-mode limit is 0.6 V less, performance is specified down to \(\pm 2.5 \mathrm{~V}\) and the guaranteed output drive has been increased to \(\pm 2 \mathrm{~mA}\). The input noise is somewhat higher, but amplifier noise is obscured by resistor noise with higher source resistances.
This monolithic IC has obviously applications as electrometer amplifiers, charge integrators, analog memories, low frequency active filters or for frequency shaping in slow servo loops. It can be substituted for existing circuits to provide improved performance or eliminate trimming operations. The greater precision can also be used to extend the dynamic range of logarithmic amplifiers, light meters and solidstate particle detectors.
The LM11 is manufactured with standard bipolar processing using super-gain transistors.

\section*{Connection Diagrams}


TL/H/5653-1 Top View
Order Number LM11H, LM11CH or LM11CLH See NS Package H08C
*Case connected to V-

Mini-DIP


TL/H/5653-31
Top View
Order Number LM11CN or LM11CLN See NS Package N08E

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 5)
Total Supply Voltage 40 V
Input Current (Note 1) \(\pm 10 \mathrm{~mA}\)
\begin{tabular}{lr} 
Power Dissipation (Note 2) & 500 mW \\
Output Short-Circuit Duration (Note 3) & \begin{tabular}{r} 
Indefinite
\end{tabular} \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temp. (Soldering, 10 seconds) & \(260^{\circ} \mathrm{C}\) \\
(DIP) & \(300^{\circ} \mathrm{C}\) \\
\(\quad\) (Metal Can) & \\
ESD Tolerance & 1500 V \\
(RZAP \(\left.=1.5 \mathrm{k}, \mathrm{C}_{\text {ZAP }}=100 \mathrm{pF}\right)\) &
\end{tabular}

Electrical Characteristics \(\mathrm{T}_{\mathrm{J}}=22^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{J}} \leq \mathrm{T}_{\text {max }}\) (Note 4)
(Boldface type refers to limits over temperature range.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{2}{|c|}{LM11} & \multicolumn{2}{|c|}{LM11C} & \multicolumn{2}{|l|}{LM11CL} & \multirow[b]{2}{*}{Units} \\
\hline & & Typ & Lim & Typ & Lim & Typ & Lim & \\
\hline Input Offset Voltage & (Note 4) & 0.1 & \[
\begin{aligned}
& 0.3 \\
& 0.6
\end{aligned}
\] & 0.2 & \[
\begin{aligned}
& 0.6 \\
& 0.8
\end{aligned}
\] & 0.5 & \[
\begin{aligned}
& 5 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Input Offset Current & (Note 4) & 0.5 & \[
\begin{aligned}
& 10 \\
& \mathbf{3 0}
\end{aligned}
\] & 1 & \[
\begin{aligned}
& 10 \\
& \mathbf{2 0} \\
& \hline
\end{aligned}
\] & 4 & \[
\begin{aligned}
& 25 \\
& 50
\end{aligned}
\] & \begin{tabular}{l}
pA \\
pA
\end{tabular} \\
\hline Input Bias Current & (Note 4) & 25 & \[
\begin{gathered}
50 \\
\mathbf{1 5 0}
\end{gathered}
\] & 40 & \[
\begin{gathered}
100 \\
\mathbf{1 5 0} \\
\hline
\end{gathered}
\] & 70 & \[
\begin{array}{r}
200 \\
\mathbf{3 0 0} \\
\hline
\end{array}
\] & \begin{tabular}{l}
pA \\
pA
\end{tabular} \\
\hline Input Resistance & (Note 4) & \(10^{11}\) & & \(10^{11}\) & & 1011 & & \(\Omega\) \\
\hline Offset Voltage Drift & (Note 4) & 1 & 3 & 2 & 5 & 3 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Current Drift & (Note 4) & 20 & & 10 & & 50 & & \(\dagger \mathrm{f} /{ }^{\circ} \mathrm{C}\) \\
\hline Bias Current Drift & (Note 4) & 0.5 & 1.5 & 0.8 & 3 & 1.4 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S} \pm 15 \mathrm{~V}, \text { loUT }= \pm 2 \mathrm{~mA} \\
& V_{\text {OUT }}= \pm 12 \mathrm{~V}( \pm 11.5 \mathrm{~V}) \\
& V_{S}= \pm 15 \mathrm{~V}, \text { IOUT }= \pm 0.5 \mathrm{~mA} \\
& V_{\text {OUT }} \pm 12 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 300 \\
& 1200
\end{aligned}
\] & \[
\begin{gathered}
100 \\
50 \\
250 \\
\mathbf{1 0 0} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
300 \\
1200
\end{gathered}
\] & \[
\begin{gathered}
100 \\
50 \\
250 \\
\mathbf{1 0 0} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 300 \\
& 800
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 15 \\
& 50 \\
& \mathbf{3 0} \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline Common-Mode Rejection & \[
\begin{aligned}
& -13 V(-12.5 V) \leq V_{C M} \leq 14 V \\
& V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & 130 & \[
\begin{gathered}
110 \\
100
\end{gathered}
\] & 130 & \[
\begin{aligned}
& 110 \\
& 100 \\
& \hline
\end{aligned}
\] & 110 & \[
\begin{aligned}
& 96 \\
& 90 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Power Supply Rejection Ratio & \(\pm 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}\) & 118 & \[
\begin{aligned}
& 100 \\
& 96
\end{aligned}
\] & 118 & \[
\begin{aligned}
& 100 \\
& \mathbf{9 6} \\
& \hline
\end{aligned}
\] & 100 & \[
\begin{aligned}
& 84 \\
& 80
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline Supply Current & (Note 4) & 0.3 & \[
\begin{aligned}
& 0.6 \\
& 0.8 \\
& \hline
\end{aligned}
\] & 0.3 & \[
\begin{gathered}
0.8 \\
\mathbf{1} \\
\hline
\end{gathered}
\] & 0.3 & \[
\begin{gathered}
0.8 \\
1
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Output Short-Circuit Current & \(\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}\) & & \(\pm 15\) & & & & & mA \\
\hline
\end{tabular}

Note 1: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used. In addition, a \(2 \mathrm{k} \Omega\) minimum resistance in each input is advised to avoid possible latch up initiated by supply reversals.
Note 2: The maximum operating-junction temperature is \(150^{\circ} \mathrm{C}\) for the LM11 and \(85^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 11 \mathrm{C}(\mathrm{L})\). Devices must be derated at \(150^{\circ} \mathrm{C} / \mathrm{W}\) for the metal can and \(155^{\circ} \mathrm{C} / \mathrm{W}\) for the plastic DIP. The metal can has a thermal resistance of \(45^{\circ} \mathrm{C} / \mathrm{W}\) for the junction to case if a heat sink is used.

Note 3: Current limiting protects the output when it is shorted to ground or any voltage less than the supplies. With continuous overloads, package dissipation must be taken into account and heat sinking provided when necessary.
Note 4: These specifications apply for \(\mathrm{V}^{-}+2 \mathrm{~V}(\mathbf{2 . 5 V}) \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}^{+}-1 \mathrm{~V}\) and \(\pm 2.5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V}\), unless otherwise specified. Normal typeface indicates \(25^{\circ} \mathrm{C}\) limits. Boldface type indicates limits for full-temperature range operation. This is \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C}\) for the LM 11 and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 70^{\circ} \mathrm{C}\) for the LM11C(L).
Note 5: Refer to RETS11X for LM11 military specifications.
 Output Saturation Threshold


Common-Mode Limits

Input Offset Current


Drift: Single Source Resistor (Unbalanced)


Offset: Single Source Resistor (Unbalanced)




Supply Rejection



Common-Mode Rejection
Large Signal Voltage Gain

Supply Current


\section*{Typical Characteristics (Continued)}


\section*{Application Hints}

When working with circuitry capable of resolving picoampere level signals, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation is a must (Kel-F and Teflon rate high). Proper cleaning of all insulating surfaces to remove fluxes and other residues is also required. This includes the IC package as well as sockets and printed circuit boards. When operating in high humidity environments or near \(0^{\circ} \mathrm{C}\), some form of surface coating may be necessary to provide a moisture barrier.
The effects of board leakage can be minimized by encircling the input circuitry with a conductive guard ring operated at a potential close to that of the inputs. For critical applications, dual-in-line packages are available that include input guard pins.
Electrostatic shielding of high impedance circuitry is advisable.
Error voltages can also be generated in the external circuitry. Thermocouples formed between dissimilar metals can cause hundreds of microvolts of error in the presence of temperature gradients. The most troublesome thermocouples are the junction of the IC package and the printed circuit board ( \(35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) for copper-kovar) and internal resis-
tor connections. Problems can be avoided by keeping low level circuitry away from heat generating elements. Mounting the IC directly to the PC board while keeping package leads short and the input leads close together can also help.
With the LM11 there is a temptation to remove the bias-cur-rent-compensation resistor normally used on the noninverting input of a summing amplifier. Direct connection of the inputs to ground or a low-impedance voltage source is not recommended with supply voltages greater than about 3 V . The potential problem involves reversal of one supply which can cause excessive current in the second supply. Destruction of the IC could result if the output current of the second supply is not limited to about 100 mA or if there is much more than \(1 \mu \mathrm{~F}\) bypass on the supply buss.
Just disconnecting one supply will generally involve reversal because of loading to the other supply both within the IC and in external circuitry. Although difficulties can be largely avoided by installing clamp diodes across the supply lines on every PC board, a conservative design would include enough resistance in the input lead to limit current to 10 mA if the input lead is pulled to either supply by internal currents. This precaution is by no means limited to the LM11.

\section*{Application Hints (Continued)}

\section*{Input Guarding}

Input guarding can drastically reduce surface leakage. Layout for metal can is shown here. Guarding both sides of board is required. Bulk leakage reduction is less and depends on guard ring width.


BOTTOM VIEW
TL/H/5653-4
Guard ring is connected to low impedance point at same potential as sensitive input leads. Connections for various op amp configurations are here.


\section*{Application Hints (Continued)}

\section*{Resistance Multiplication}

Equivalent feedback resistance is \(10 \mathrm{G} \Omega\), but only standard resistors are used. Even though the offset voltage is multiplied by 100 , output offset is actually reduced because error is dependent on offset current rather than bias current. Voltage on summing junction is less than 5 mV .


TL/H/5653-9

Follower input resistance is \(1 \mathrm{G} \Omega\). With the input open, offset voltage is multiplied by 100, but the added error is not great because the op amp offset is low.


TL/H/5653-11

This circuit multiplies RC time constant to 1000 seconds and provides low output impedance.


TL/H/5653-13
\[
\begin{aligned}
& \pi=\frac{R 1 C}{R 3}(R 2+R 3) \\
& \Delta V_{\text {OUT }}=\frac{R 1+R 3}{R 3}\left(l_{\mathrm{B}} R 2+V_{O S}\right)
\end{aligned}
\]

A high-input-impedance ac amplifier for a piezoelectric transducer. Input resistance of \(880 \mathrm{M} \Omega\) and gain of 10 is obtained.


\section*{Cable Bootstrapping}

Bootstrapping input shield for a follower reduces cable capacitance, leakage and spurious voltages from cable flexing. Instability can be avoided with small capacitor on input.


TL/H/5653-12

With summing amplifier, summing node is at virtual ground so input shield is best grounded. Small feedback capacitor insures stability.


TL/H/5653-14

\section*{Application Hints (Continued)}

Differential Amplifiers

This differential amplifier handles high input voltages. Resistor mismatches and stray capacitors should be balanced out for best common-mode rejection.


Two op-amp instrumentation amplifier has poor ac common mode rejection. This can be improved at the expense of differential bandwidth with C 2 .

* Gain set

TL/H/5653-15
\(\dagger\) Trim for dc CMRR \(\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}\)

High gain differential instrumentation amplifier includes input guarding, cable bootstrapping and bias current compensation. Differential bandwidth is reduced by C 1 which also makes common-mode rejection less dependent on matching of input amplifiers.


TL/H/5653-16
For moderate-gain instrumentation amplifiers, input amplifiers can be connected as followers. This simplifies circuitry, but A3 must also have low drift.

\(R 1=R 3 ; R 2=R 4\)
\(A_{V}=\frac{R 2}{R 1}\)
\(\dagger\) Trim for dc CMRR
\(\ddagger\) Set for ac CMRR

\section*{Application Hints (Continued)}

\section*{Bias Current Compensation}

Precise bias current compensation for use with unregulated supplies. Reference voltage is available for other circuitry.


This circuit shows how bias current compensation can be used on a voltage follower.


TL/H/5653-18

\section*{Voltmeter}

High input impedance millivoltmeter. Input current is proportional to input voltage, about 10 pA at full scale. Reference could be used to make direct reading linear ohmmeter.
* \(1 \times\) scale calibrate
\(\dagger 3 \times\) scale calibrate
\(\dagger \dagger\) Includes reversing switch


TL/H/5653-19

\section*{Application Hints (Continued)}

\section*{Ammeter}

Current meter ranges from 100 pA to 3 mA full scale. Voltage across input is \(100 \mu \mathrm{~V}\) at lower ranges rising to 3 mV at 3 mA . Buffers on op amp are to remove ambiguity with high-current overload. Output can also drive DVM or DPM.


\section*{Current Source}

Precision current source has \(10 \mu \mathrm{~A}\) to 10 mA ranges with output compliance of 30 V to -5 V . Output current is fully adjustable on each range with a calibrated, ten-turn potentiometer. Error light indicates saturation.


\section*{Application Hints (Continued)}

\section*{Fast Amplifiers}

These inverters have bias current and offset voltage of LM11 along with speed of the FET op amps. Open loop gain is about 140 dB and settling time to 1 mV about \(8 \mu \mathrm{~S}\). Over-load-recovery delay can be eliminated by direct coupling the FET amplifier to summing node.


TL/H/5653-22
This \(100 \times\) amplifier has small and large signal bandwidth of 1 MHz . The LM11 greatly reduces offset voltage, bias current and gain error. Eliminating long recovery delay for greater than 100\% overload requires direct coupling of A2 to input.


Follower has \(10 \mu \mathrm{~S}\) setting to 1 mV , but signal repetition frequency should not exceed 10 kHz if the FET amplifier is ac coupled to input. The circuit does not behave well if com-mon-mode range is exceeded.


TL/H/5653-23

\section*{Heater Control}

Proportional control crystal oven heater uses lead/lag compensation for fast settling. Time constant is changed with R4 and compensating resistor R5. If Q2 is inside oven, a regulated supply is recommended for \(0.1^{\circ} \mathrm{C}\) control.


\footnotetext{
* Solid tantalum
\(\dagger\) Mylar
\(\ddagger\) Close thermal coupling between sensor and oven shell is recommended.
}

\section*{Application Hints (Continued)}

\section*{Leakage Isolation}

Switch leakage in this sample and hold does not reach storage capacitor.

*Polystyrene or Teflon
\(\dagger\) Required if protectedgate switch is used

A peak detector designed for extended hold. Leakage currents of peak-detecting diodes and reset switch are absorbed before reaching storage capacitor.
\(300 \mu \mathrm{~S}\) min single pulse
\(200 \mu \mathrm{~S} \min\) repetitive pulse
300 Hz max sine wave error \(<5 \mathrm{mV}\)


TL/H/5653-27

Reset is provided for this integrater and switch leakage is isolated from the summing junction. Greater precision can be provided if bias-current compensation is included.


\section*{Standard-Cell Buffer}

Battery powered buffer amplifier for standard cell has negligible loading and disconnects cell for low supply voltage or overload on output. Indicator diode extinguishes as disconnect circuitry is activated.


TL/H/5653-28
*Cannot have gate protection diode; \(\mathrm{V}_{\mathrm{TH}}>\mathrm{V}_{\text {OUT }}\)

\section*{Application Hints (Continued)}

\section*{Logarithmic Amplifiers}

Unusual frequency compensation gives this logarithmic converter a \(100 \mu \mathrm{~s}\), time constant from 1 mA down to \(100 \mu \mathrm{~A}\), increasing from \(200 \mu \mathrm{~s}\) to 200 ms from 10 nA to 10 pA . Optional bias current compensation can give 10 pA resolution from \(-55^{\circ} \mathrm{C}\) to \(100^{\circ} \mathrm{C}\). Scale factor is \(1 \mathrm{~V} /\) decade and temperature compensated.


Light meter has eight-decade range. Bias current compensation can give input current resolution of better than \(\pm 2 \mathrm{pA}\) over \(15^{\circ} \mathrm{C}\) to \(55^{\circ} \mathrm{C}\).


\section*{Schematic Diagram}


TL/H/5653-30

\section*{Definition of Terms}

Input offset voltage: That voltage which must be applied between the input terminals to bias the unloaded output in the linear region.
Input offset current: The difference in the currents at the input terminals when the output is unloaded in the linear region.
Input bias current: The absolute value of the average of the two input currents.
Input resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
Large signal voltage gain: The ratio of the specified output voltage swing to the change in differential input voltage required to produce it.

Common-mode rejection: The ratio of the input voltage range to the change in offset voltage between the extremes.

Temperature drift: The change of a parameter measured at \(25^{\circ} \mathrm{C}\) and either temperature extreme divided by the temperature change.
Power Supply Rejection Ratio: The ratio of the specified supply-voltage change (either or both supplies) to the change in offset voltage between the extremes.
Supply current: The current required from the power source to operate the amplifier with the output unloaded and operating in the linear range.

\section*{LM12 (L/C/CL) 150W Op Amp}

\section*{General Description}

The LM12 is a power op amp capable of driving \(\pm 35 \mathrm{~V}\) at \(\pm 10 \mathrm{~A}\) while operating from \(\pm 40 \mathrm{~V}\) supplies. The monolithic IC can deliver 150 W of sine wave power into a \(4 \Omega\) load with \(0.01 \%\) distortion. Power bandwidth is 60 kHz . Further, a peak dissipation capability of 800W allows it to handle reactive loads such as transducers, actuators or small motors without derating. Important features include:
- input protection
- controlled turn on
- thermal limiting
- overvoltage shutdown
- output-current limiting
- dynamic safe-area protection

The IC delivers \(\pm 10 \mathrm{~A}\) output current at any output voltage yet is completely protected against overloads, including shorts to the supplies. The dynamic safe-area protection is provided by instantaneous peak-temperature limiting within the power transistor array.
The turn-on characteristics are controlled by keeping the output open-circuited until the total supply voltage reaches 14 V . The output is also opened as the case temperature
exceeds \(150^{\circ} \mathrm{C}\) or as the supply voltage approaches the \(\mathrm{BV}_{\text {CEO }}\) of the output transistors. The IC withstands overvoltages to 100 V .
This monolithic op amp is compensated for unity-gain feedback, with a small-signal bandwidth of 700 kHz . Slew rate is \(9 \mathrm{~V} / \mu \mathrm{s}\), even as a follower. Distortion and capacitive-load stability rival that of the best designs using complementary output transistors. Further, the IC withstands large differential input voltages and is well behaved should the commonmode range be exceeded.
The LM12 establishes that monolithic ICs can deliver considerable output power without resorting to complex switching schemes. Devices can be paralleled or bridged for even greater output capability. Applications include operational power supplies, high-voltage regulators, high-quality audio amplifiers, tape-head positioners, x -y plotters or other ser-vo-control systems.
The LM12 is supplied in a four-lead, TO-3 package with \(\mathrm{V}^{-}\) on the case. A gold-eutectic die-attach to a molybdenum interface is used to avoid thermal fatigue problems. Two voltage grades are available; both are specified for either military or commercial temperature range.

\section*{Connection Diagram}


TL/H/8704-1

\section*{Typical Application*}


TL/H/8704-2
*Low distortion ( \(0.01 \%\) ) audio amplifier

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{llr} 
total supply voltage & LM12/LM12C & 100 V \\
& LM12L/LM12CL & 80 V \\
input voltage & & Note 1
\end{tabular}
inputvoltage
output current internally limited junction temperature Note 2 storage temperature range lead temperature (soldering, 10 seconds) \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \(300^{\circ} \mathrm{C}\) ESD rating to be determined.

Electrical Characteristics
(Note 3)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Typ } \\
& 25^{\circ} \mathrm{C}
\end{aligned}
\]} & \begin{tabular}{l}
LM12 \\
LM12L
\end{tabular} & \begin{tabular}{l}
LM12C \\
LM12CL
\end{tabular} & \multirow[t]{2}{*}{Units} \\
\hline & & & Limits & Limits & \\
\hline input offset voltage & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 0.5 \mathrm{~V}_{\mathrm{MAX}} \\
& \mathrm{~V}_{\mathrm{CM}}=0
\end{aligned}
\] & 2 & 7/15 & 15/20 & mV (max) \\
\hline input bias current & \(\mathrm{V}^{-}+4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}^{+}-2 \mathrm{~V}\) & 0.15 & 0.3/1.0 & 0.7/1.0 & \(\mu \mathrm{A}(\max )\) \\
\hline input offset current & \(\mathrm{V}^{-}+4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}^{+}-2 \mathrm{~V}\) & 0.03 & 0.1/0.3 & 0.2/0.3 & \(\mu \mathrm{A}\) (max) \\
\hline common mode rejection & \(\mathrm{V}^{-}+4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \mathrm{V}^{+}-2 \mathrm{~V}\) & 86 & 75/70 & 70/65 & dB (min) \\
\hline power supply rejection & \[
\begin{aligned}
& \mathrm{V}^{+}=0.5 \mathrm{~V}_{\text {MAX }}, \\
& -6 \mathrm{~V} \geq \mathrm{V}^{-} \geq-0.5 \mathrm{~V}_{\text {MAX }} \\
& \mathrm{V}^{-}=-0.5 \mathrm{~V}_{\text {MAX }} \\
& 6 \mathrm{~V} \leq \mathrm{V}^{+} \leq 0.5 \mathrm{~V}_{\text {MAX }}
\end{aligned}
\] & \[
\begin{gathered}
90 \\
110
\end{gathered}
\] & \[
\begin{aligned}
& 75 / 70 \\
& 80 / 75
\end{aligned}
\] & \begin{tabular}{l}
70/65 \\
75/70
\end{tabular} & \[
\begin{aligned}
& \mathrm{dB}(\mathrm{~min}) \\
& \mathrm{dB}(\mathrm{~min})
\end{aligned}
\] \\
\hline output saturation threshold & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{ON}}=1 \mathrm{~ms}, \\
& \Delta \mathrm{~V}_{\text {IN }}=5(\mathbf{1 0}) \mathrm{mV}, \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
& \\
&
\end{aligned}
\] & \[
\begin{gathered}
1.8 \\
4 \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
2.2 / 2.5 \\
5 / 7 \\
8 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
2.2 / 2.5 \\
5 / 7
\end{gathered}
\] & \begin{tabular}{l}
\(V\) (max) \\
\(V\) (max) \\
V (max)
\end{tabular} \\
\hline large signal voltage gain & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{ON}}=2 \mathrm{~ms}, \\
& \mathrm{~V}_{\mathrm{SAT}}=2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \\
& \mathrm{~V}_{\mathrm{SAT}}=8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=4 \Omega
\end{aligned}
\] & \[
\begin{gathered}
100 \\
50 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 50 / 30 \\
& 20 / 15 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 30 / 20 \\
& 15 / 10 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) (min) \\
\(\mathrm{V} / \mathrm{mV}\) (min)
\end{tabular} \\
\hline thermal gradient feedback & \(\mathrm{P}_{\text {DISS }}=50 \mathrm{~W}, \mathrm{t}_{\text {ON }}=65 \mathrm{~ms}\) & 30 & 50 & 100 & \(\mu \mathrm{V} / \mathrm{W}\) (max) \\
\hline output-current limit & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{ON}}=10 \mathrm{~ms}, \mathrm{~V}_{\mathrm{DISS}}=10 \mathrm{~V} \\
& \mathrm{t}_{\mathrm{ON}}=100 \mathrm{~ms}, \mathrm{~V}_{\mathrm{DISS}}=58 \mathrm{~V}
\end{aligned}
\] \\
LM12/LM12C
\[
\mathrm{t}_{\mathrm{ON}}=100 \mathrm{~ms}, \mathrm{~V}_{\text {DISS }}=78 \mathrm{~V}
\]
\end{tabular} & \begin{tabular}{l}
13 \\
1.5 \\
1.5 \\
0.7
\end{tabular} & 16
\(1.0 / 0.6\)
1.7
\(0.6 / 0.4\) & 16
\(0.9 / 0.6\)
1.7
\(0.5 / 0.35\) & \begin{tabular}{l}
A (max) \\
A (min) \\
A (max) \\
A (min)
\end{tabular} \\
\hline power dissipation rating & \[
\begin{aligned}
\mathrm{t}_{\mathrm{ON}}=100 \mathrm{mS}, \mathrm{~V}_{\text {DISS }} & =20 \mathrm{~V} \\
\mathrm{~V}_{\text {DISS }} & =58 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
100 \\
80 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 90 / 40 \\
& 58 / 35
\end{aligned}
\] & \[
\begin{aligned}
& 80 / 55 \\
& 52 / 35
\end{aligned}
\] & \begin{tabular}{l}
W (min) \\
W (min)
\end{tabular} \\
\hline dc thermal resistance & \begin{tabular}{ll}
\((\) Note 4) & \(V_{\text {DISS }}=20 \mathrm{~V}\) \\
& \(V_{\text {DISS }}=58 \mathrm{~V}\)
\end{tabular} & \[
\begin{aligned}
& 2.3 \\
& 2.7 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.6 \\
& 4.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.9 \\
& 4.5 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) (max) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) (max)
\end{tabular} \\
\hline ac thermal resistance & (Note 4) & 1.6 & 1.9 & 2.1 & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) (max) \\
\hline supply current & \(\mathrm{V}_{\text {OUT }}=0, \mathrm{l}_{\text {OUT }}=0\) & 60 & 80/90 & 120/140 & mA (max) \\
\hline
\end{tabular}

Note 1. Neither input should exceed the supply voltage by more than 50 volts nor should the voltage between one input and any other terminal exceed 80 volts for the LM12/LM12C or 60 volts for the LM12L/LM12CL.
Note 2. Operating junction temperature is internally limited near \(225^{\circ} \mathrm{C}\) within the power transistor and \(160^{\circ} \mathrm{C}\) for the control circuitry.
Note 3. The supply voltage is \(\pm 40 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{MAX}}=80 \mathrm{~V}\right)\) for the LM12/LM12C and \(\pm 30 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{MAX}}=60 \mathrm{~V}\right)\) for the LM12L/LM12CL, unless otherwise specified. The voltage across the conducting output transistor (supply to output) is \(V_{\text {DISS }}\) and internal power dissipation is \(\mathrm{P}_{\text {DISs. }}\). Temperature range is \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}\) for the LM12/LM12L and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 70^{\circ} \mathrm{C}\) for LM12C/LM12CL, where \(T_{C}\) is the case temperature. Standard typeface indicates limits at \(25^{\circ} \mathrm{C}\) while boldface type refers to limits or special conditions over full temperature range. With no heat sink, the package will heat at a rate of \(35^{\circ} \mathrm{C} / \mathrm{sec}\) per 100 W of internal dissipation.
Note 4. This thermal resistance is based upon a peak temperature of \(200^{\circ} \mathrm{C}\) in the center of the power transistor and a case temperature of \(25^{\circ} \mathrm{C}\) measured at the center of the package bottom. The maximum junction temperature of the control circuitry can be estimated based upon a dc thermal resistance of \(0.9^{\circ} \mathrm{C} / \mathrm{W}\) or an ac thermal resistance of \(0.6^{\circ} \mathrm{C} / \mathrm{W}\) for any operating voltage.
Although the output and supply leads are resistant to electrostatic discharges from handling, the input leads are not. The part should be treated accordingly.

\section*{Output-Transistor Ratings (guaranteed) \({ }^{\dagger}\)}



Typical Performance Characteristics


TL/H/8704-4
\(\dagger\) LM12/LM12L. The power ratings of the LM12C/LM12CL are 10 -percent less at 20 V and 15 -percent less at 60 V , with a corresponding increase in thermal resistance and decrease in safe area current.

Typical Performance Characteristics (Continued)


\section*{Application Information}

\section*{general}

Twenty five years ago the operational amplifier was a specialized design tool used primarily for analog computation. However, the availability of low cost IC op amps in the late 1960's prompted their use in rather mundane applications, replacing a few discrete components. Once a few basic principles are mastered, op amps can be used to give exceptionally good results in a wide range of applications while minimizing both cost and design effort.
The availability of a monolithic power op amp now promises to extend these advantages to high-power designs. Some conventional applications are given here to illustrate op amp design principles as they relate to power circuitry. The inevitable fall in prices, as the economies of volume production are realized, will prompt their use in applications that might now seem trivial. Replacing single power transistors with an op amp will become economical because of improved performance, simplification of attendant circuitry, vastly improved fault protection, greater reliability and the reduction of design time.
Power op amps introduce new factors into the design equation. With current transients above 10A, both the inductance and resistance of wire interconnects become important in a number of ways. Further, power ratings are a crucial factor in determining performance. But the power capability of the IC cannot be realized unless it is properly mounted to an adequate heat sink. Thus, thermal design is of major importance with power op amps.
This application summary starts off by identifying the origin of strange problems observed while using the LM12 in a wide variety of designs with all sorts of fault conditions. A few simple precautions will eliminate these problems. One would do well to read the section on supply bypassing, lead inductance, output clamp diodes, ground loops and reactive loading before doing any experimentation. Should there be problems with erratic operation, blowouts, excessive distortion or oscillation, another look at these sections is in order.
The management and protection circuitry can also affect operation. Should the total supply voltage exceed ratings or drop below 15 V , the op amp shuts off completely. Case temperatures above \(150^{\circ} \mathrm{C}\) also cause shut down until the temperature drops to \(145^{\circ} \mathrm{C}\). This may take several seconds, depending on the thermal system. Activation of the dynamic safe-area protection causes both the main feedback loop to lose control and a reduction in output power, with possible oscillations. In ac applications, the dynamic protection will cause waveform distortion. Since the LM12 is well protected against thermal overloads, the suggestions for determining power dissipation and heat sink requirements are presented last.

\section*{supply bypassing}

All op amps should have their supply leads bypassed with low-inductance capacitors having short leads and located close to the package terminals to avoid spurious oscillation problems. Power op amps require larger bypass capacitors. The LM12 is stable with good-quality electrolytic bypass capacitors greater than \(20 \mu \mathrm{~F}\). Other considerations may require larger capacitors.

The current in the supply leads is a rectified component of the load current. If adequate bypassing is not provided, this distorted signal can be fed back into internal circuitry. Low distortion at high frequencies requires that the supplies be bypassed with \(470 \mu \mathrm{~F}\) or more, at the package terminals.

\section*{lead inductance}

With ordinary op amps, lead-inductance problems are usually restricted to supply bypassing. Power op amps are also sensitive to inductance in the output lead, particularly with heavy capacitive loading. Feedback to the input should be taken directly from the output terminal, minimizing common inductance with the load. Sensing to a remote load must be accompanied by a high-frequency feedback path directly from the output terminal. Lead inductance can also cause voltage surges on the supplies. With long leads to the power source, energy stored in the lead inductance when the output is shorted can be dumped back into the supply bypass capacitors when the short is removed. The magnitude of this transient is reduced by increasing the size of the bypass capacitor near the IC. With \(20 \mu \mathrm{~F}\) local bypass, these voltage surges are important only if the lead length exceeds a couple feet ( \(>1 \mu \mathrm{H}\) lead inductance). Twisting together the supply and ground leads minimizes the effect.

\section*{ground loops}

With fast, high-current circuitry, all sorts of problems can arise from improper grounding. In general, difficulties can be avoided by returning all grounds separately to a common point. Sometimes this is impractical. When compromising, special attention should be paid to the ground returns for the supply bypasses, load and input signal. Ground planes also help to provide proper grounding.
Many problems unrelated to system performance can be traced to the grounding of line-operated test equipment used for system checkout. Hidden paths are particularly difficult to sort out when several pieces of test equipment are used but can be minimized by using current probes or the new isolated oscilloscope pre-amplifiers. Eliminating any direct ground connection between the signal generator and the oscilloscope synchronization input solves one common problem.

\section*{output clamp diodes}

When a push-pull amplifier goes into power limit while driving an inductive load, the stored energy in the load inductance can drive the output outside the supplies. Although the LM12 has internal clamp diodes that can handle several amperes for a few milliseconds, extreme conditions can cause destruction of the IC. The internal clamp diodes are imperfect in that about half the clamp current flows into the supply to which the output is clamped while the other half flows across the supplies. Therefore, the use of external diodes to clamp the output to the power supplies is strongly recommended. This is particularly important with higher supply voltages.
Experience has demonstrated that hard-wire shorting the output to the supplies can induce random failures if these external clamp diodes are not used and the supply voltages are above \(\pm 20 \mathrm{~V}\). Therefore it is prudent to use output-
clamp diodes even when the load is not particularly inductive. This also applies to experimental setups in that blowouts have been observed when diodes were not used. In packaged equipment, it may be possible to eliminate these diodes, providing that fault conditions can be controlled.


TL/H/8704-6
Heat sinking of the clamp diodes is usually unimportant in that they only clamp current transients. Forward drop with 15A fault transients is of greater concern. Usually, these transients die out rapidly. The clamp to the negative supply can have somewhat reduced effectiveness under worst case conditions should the forward drop exceed 1.0 V . Mounting this diode to the power op amp heat sink improves the situation. Although the need has only been demonstrated with some motor loads, including a third diode (D3 above) will eliminate any concern about the clamp diodes. This diode, however, must be capable of dissipating continuous power as determined by the negative supply current of the op amp.

\section*{reactive loading}

The LM12 is normally stable with resistive, inductive or smaller capacitive loads. Larger capacitive loads interact with the open-loop output resistance (about \(1 \Omega\) ) to reduce the phase margin of the feedback loop, ultimately causing oscillation. The critical capacitance depends upon the feedback applied around the amplifier; a unity-gain follower can handle about \(0.01 \mu \mathrm{~F}\), while more than \(1 \mu \mathrm{~F}\) does not cause problems if the loop gain is ten. With loop gains greater than unity, a speedup capacitor across the feedback resistor will aid stability. In all cases, the op amp will behave predictably only if the supplies are properly bypassed, ground loops are controlled and high-frequency feedback is derived directly from the output terminal, as recommended earlier.
So-called capacitive loads are not always capacitive. A high-Q capacitor in combination with long leads can present a series-resonant load to the op amp. In practice, this is not usually a problem; but the situation should be kept in mind.


TL/H/8704-7
Large capacitive loads (including series-resonant) can be accommodated by isolating the feedback amplifier from the load as shown above. The inductor gives low output impedance at lower frequencies while providing an isolating impedance at high frequencies. The resistor kills the \(Q\) of series resonant circuits formed by capacitive loads. A low inductance, carbon-composition resistor is recommended. Optimum values of \(L\) and \(R\) depend upon the feedback gain
and expected nature of the load, but are not critical. A \(4 \mu \mathrm{H}\) inductor is obtained with 14 turns of number 18 wire, close spaced, around a one-inch-diameter form.


TL/H/8704-8
The LM12 can be made stable for all loads with a large capacitor on the output, as shown above. This compensation gives the lowest possible closed-loop output impedance at high frequencies and the best load-transient response. It is appropriate for such applications as voltage regulators.
A feedback capacitor, \(\mathrm{C}_{1}\), is connected directly to the output pin of the IC. The output capacitor, \(\mathrm{C}_{2}\), is connected at the output terminal with short leads. Single-point grounding to avoid dc and ac ground loops is advised.
The impedance, \(Z_{1}\), is the wire connecting the op amp output to the load capacitor. About 3 -inches of number-18 wire \((70 \mathrm{nH})\) gives good stability and 18 -inches ( 400 nH ) begins to degrade load-transient response. The minimum load capacitance is \(47 \mu \mathrm{~F}\), if a solid-tantalum capacitor with an equivalent series resistance (ESR) of \(0.1 \Omega\) is used. Electrolytic capacitors work as well, although capacitance may have to be increased to \(200 \mu \mathrm{~F}\) to bring ESR below \(0.1 \Omega\).
Loop stability is not the only concern when op amps are operated with reactive loads. With time-varying signals, power dissipation can also increase markedly. This is particularly true with the combination of capacitive loads and high-frequency excitation.

\section*{input compensation}

The LM12 is prone to low-amplitude oscillation bursts coming out of saturation if the high-frequency loop gain is near unity. The voltage follower connection is most susceptible. This glitching can be eliminated at the expense of small-signal bandwidth using input compensation. Input compensation can also be used in combination with LR load isolation to improve capacitive load stability.


TL/H/8704-9
An example of a voltage follower with input compensation is shown here. The \(\mathrm{R}_{2} \mathrm{C}_{2}\) combination across the input works with \(R_{1}\) to reduce feedback at high frequencies without greatly affecting response below 100 kHz . A lead capacitor, \(\mathrm{C}_{1}\), improves phase margin at the unity-gain crossover frequency. Proper operation requires that the output impedance of the circuitry driving the follower be well under \(1 \mathrm{k} \Omega\) at frequencies up to a few hundred kilohertz.


TL/H/8704-10
Extending input compensation to the integrator connection is shown here. Both the follower and this integrator will handle \(1 \mu \mathrm{~F}\) capacitive loading without LR output isolation.

\section*{current drive}


TL/H/8704-11
This circuit provides an output current proportional to the input voltage. Current drive is sometimes preferred for servo motors because it aids in stabilizing the servo loop by reducing phase lag caused by motor inductance. In applications requiring high output resistance, such as operational power supplies running in the current mode, matching of the feedback resistors to \(0.01 \%\) is required. Alternately, an adjustable resistor can be used for trimming.

\section*{parallel operation}


TL/H/8704-12
Output drive beyond the capability of one power amplifier can be provided as shown here. The power op amps are wired as followers and connected in parallel with the outputs coupled through equalization resistors. A standard, high-voltage op amp is used to provide voltage gain. Overall feedback compensates for the voltage dropped across the equalization resistors.
With parallel operation, there may be an increase in unloaded supply current related to the offset voltage across the
equalization resistors. More output buffers, with individual equalization resistors, may be added to meet even higher drive requirements.


TL/H/8704-13
This connection allows increased output capability without requiring a separate control amplifier. The output buffer, \(\mathrm{A}_{2}\), provides load current through \(\mathrm{R}_{5}\) equal to that supplied by the main amplifier, \(A_{1}\), through \(\mathrm{R}_{4}\). Again, more output buffers can be added.
Current sharing among paralleled amplifiers can be affected by gain error as the power-bandwidth limit is approached. In the first circuit, the operating current increase will depend upon the matching of high-frequency characteristics. In the second circuit, however, the entire input error of \(A_{2}\) appears across \(R_{4}\) and \(R_{5}\). The supply current increase can cause power limiting to be activated as the slew limit is approached. This will not damage the LM12. It can be avoided in both cases by connecting \(A_{1}\) as an inverting amplifier and restricting bandwidth with \(\mathrm{C}_{1}\).

\section*{single-supply operation}


TL/H/8704-14
Although op amps are usually operated from dual supplies, single-supply operation is practical. This bridge amplifier supplies bi-directional current drive to a servo motor while operating from a single positive supply. The output is easily converted to voltage drive by shorting \(\mathrm{R}_{6}\) and connecting \(R_{7}\) to the output of \(A_{2}\), rather than \(A_{1}\).
Either input may be grounded, with bi-directional drive provided to the other. It is also possible to connect one input to a positive reference, with the input signal varying about this voltage. If the reference voltage is above \(5 \mathrm{~V}, \mathrm{R}_{2}\) and \(\mathrm{R}_{3}\) are not required.
high voltage amplifiers


TL/H/8704-15
The voltage swing delivered to the load can be doubled by using the bridge connection shown here. Output clamping to the supplies can be provided by using a bridge-rectifier assembly.


TL/H/8704-16
One limitation of the standard bridge connection is that the load cannot be returned to ground. This can be circumvented by operating the bridge with floating supplies, as shown above. For single-ended drive, either input can be grounded.


TL/H/8704-17
This circuit shows how two amplifiers can be cascaded to double output swing. The advantage over the bridge is that the output can be increased with any number of stages, although separate supplies are required for each.


TL/H/8704-18
Discrete transistors can be used to increase output drive to \(\pm 90 \mathrm{~V}\) at \(\pm 10 \mathrm{~A}\) as shown above. With proper thermal design, the IC will provide safe-area protection for the external transistors. Voltage gain is about thirty.


TL/H/8704-19
External current limit can be provided for a power op amp as shown above. The positive and negative current limits can be set precisely and independently. Fast response is assured by \(D_{1}\) and \(D_{2}\). Adjustment range can be set down to zero with potentiometers \(R_{3}\) and \(R_{7}\). Alternately, the limit can be programmed from a voltage supplied to \(R_{2}\) and \(R_{6}\). This is the set up required for an operational power supply or voltage-programmable power source.

\section*{servo amplifiers}

When making servo systems with a power op amp, there is a temptation to use it for frequency shaping to stabilize the servo loop. Sometimes this works; other times there are better ways; and occasionally it just doesn't fly. Usually it's a matter of how quickly and to what accuracy the servo must stabilize.


TL/H/8704-20
This motor/tachometer servo gives an output speed proportional to input voltage. A low-level op amp is used for frequency shaping while the power op amp provides current drive to the motor. Current drive eliminates loop phase shift due to motor inductance and makes high-performance servos easier to stabilize.


This position servo uses an op amp to develop the rate signal electrically instead of using a tachometer. In high-performance servos, rate signals must be developed with large error signals well beyond saturation of the motor drive. Using a separate op amp with a feedback clamp allows the rate signal to be developed properly with position errors more than an order of magnitude beyond the loop-saturation level as long as the photodiode sensors are positioned with this in mind.


TL/H/8704-22
An op amp can be used as a positive or negative regulator. Unlike most regulators, it can sink current to absorb energy dumped back into the output. This positive regulator has a \(0-70 \mathrm{~V}\) output range.


Dual supplies are not required to use an op amp as a voltage regulator if zero output is not required. This 4 V to 70 V regulator operates from a single supply. Should the op amp not be able to absorb enough energy to control an overvoltage condition, a SCR will crowbar the output.
remote sensing


TL/H/8704-24
Remote sensing as shown above allows the op amp to correct for dc drops in cables connecting the load. Even so, cable drop will affect transient response. Degradation can be minimized by using twisted, heavy-gauge wires on the output line. Normally, common and one input are connected together at the sending end.
audio amplifiers


TL/H/8704-25
A power amplifier suitable for use in high-quality audio equipment is shown above. Harmonic distortion is about 0.01 -percent. Intermodulation distortion ( \(60 \mathrm{~Hz} / 7 \mathrm{kHz}, 4: 1\) ) measured 0.015-percent. Transient response and saturation recovery are clean, and the \(9 \mathrm{~V} / \mu \mathrm{s}\) slew rate of the LM12 virtually eliminates transient intermodulation distortion. Using separate amplifiers to drive low- and high-frequency speakers gets rid of high-level crossover networks and attenuators. Further, it prevents clipping on the low-frequency channel from distorting the high frequencies.

\section*{determining maximum dissipation}

It is a simple matter to establish power requirements for an op amp driving a resistive load at frequencies well below 10 Hz . Maximum dissipation occurs when the output is at one-half the supply voltage with high-line conditions. The individual output transistors must be rated to handle this power continuously at the maximum expected case temperature. The power rating is limited by the maximum junction temperature as determined by
\[
T_{J}=T_{C}+P_{\mathrm{DISS}} \theta_{\mathrm{JC}}
\]
where \(T_{C}\) is the case temperature as measured at the center of the package bottom, PDISS is the maximum power dissipation and \(\theta_{\mathrm{JC}}\) is the thermal resistance at the operating voltage of the output transistor. Recommended maximum junction temperatures are \(200^{\circ} \mathrm{C}\) within the power transistor and \(150^{\circ} \mathrm{C}\) for the control circuitry.
If there is ripple on the supply bus, it is valid to use the average value in worst-case calculations as long as the peak rating of the power transistor is not exceeded at the ripple peak. With 120 Hz ripple, this is 1.5 times the continuous power rating.
Dissipation requirements are not so easily established with time varying output signals, especially with reactive loads. Both peak and continuous dissipation ratings must be taken into account, and these depend on the signal waveform as well as load characteristics.
With a sine wave output, analysis is fairly straightforward. With supply voltages of \(\pm \mathrm{V}_{\mathrm{S}}\), the maximum average power dissipation of both output transistors is
\[
\mathrm{P}_{\mathrm{MAX}}=\frac{2 \mathrm{~V}_{\mathrm{S}}^{2}}{\pi^{2} Z_{\mathrm{L}} \cos \theta}, \quad \theta<40^{\circ}
\]
and
\[
\mathrm{P}_{\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{S}^{2}}}{2 Z_{\mathrm{L}}}\left[\frac{4}{\pi}-\cos \theta\right], \quad \theta \geq 40^{\circ}
\]
where \(Z_{L}\) is the magnitude of the load impedance and \(\theta\) its phase angle. Maximum average dissipation occurs below maximum output swing for \(\theta<40^{\circ}\).


TL/H/8704-26
The instantaneous power dissipation over the conducting half cycle of one output transistor is shown here. Power dissipation is near zero on the other half cycle. The output level is that resulting in maximum peak and average dissipation. Plots are given for a resistive and a series RL load. The latter is representative of a \(4 \Omega\) loudspeaker operating below resonance and would be the worst case condition in most
audio applications. The peak dissipation of each transistor is about four times average. In ac applications, power capability is often limited by the peak ratings of the power transistor. The pulse thermal resistance of the LM12 is specified for constant power pulse duration. Establishing an exact equivalency between constant-power pulses and those encountered in practice is not easy. However, for sine waves, reasonable estimates can be made at any frequency by assuming a constant power pulse amplitude given by:
\[
P_{P K} \cong \frac{V_{S}^{2}}{2 Z_{L}}[1-\cos (\phi-\theta)]
\]
where \(\phi=60^{\circ}\) and \(\theta\) is the absolute value of the phase angle of \(Z_{\mathrm{L}}\). Equivalent pulse width is \(\mathrm{t}_{\mathrm{ON}} \cong 0.4 \tau\) for \(\theta=0\) and \(\mathrm{t}_{\mathrm{ON}} \cong 0.2 \tau\) for \(\theta \geq 20^{\circ}\), where \(\tau\) is the period of the output waveform.

\section*{dissipation driving motors}

A motor with a locked rotor looks like an inductance in series with a resistance, for purposes of determining driver dissipation. With slow-response servos, the maximum signal amplitude at frequencies where motor inductance is significant can be so small that motor inductance does not have to be taken into account. If this is the case, the motor can be treated as a simple, resistive load as long as the rotor speed is low enough that the back emf is small by comparison to the supply voltage of the driver transistor.
A permanent-magnet motor can build up a back emf that is equal to the output swing of the op amp driving it. Reversing this motor from full speed requires the output drive transistor to operate, initially, along a loadline based upon the motor resistance and total supply voltage. Worst case, this loadline will have to be within the continuous dissipation rating of the drive transistor; but system dynamics may permit taking advantage of the higher pulse ratings. Motor inductance can cause added stress if system response is fast.
Shunt- and series-wound motors can generate back emf's that are considerably more than the total supply voltage, resulting in even higher peak dissipation than a permanentmagnet motor having the same locked-rotor resistance.

\section*{voltage regulator dissipation}

The pass transistor dissipation of a voltage regulator is easily determined in the operating mode. Maximum continuous dissipation occurs with high line voltage and maximum load current. As discussed earlier, ripple voltage can be averaged if peak ratings are not exceeded; however, a higher average voltage will be required to insure that the pass transistor does not saturate at the ripple minimum.
Conditions during start-up can be more complex. If the input voltage increases slowly such that the regulator does not go into current limit charging output capacitance, there are no problems. If not, load capacitance and load characteristics must be taken into account. This is also the case if automatic restart is required in recovering from overloads.
Automatic restart or start-up with fast-rising input voltages cannot be guaranteed unless the continuous dissipation rating of the pass transistor is adequate to supply the load current continuously at all voltages below the regulated output voltage. In this regard, the LM12 performs much better than IC regulators using foldback current limit, especially with high-line input voltage above 20 V .

\section*{power limiting}


TL/H/8704-27
Should the power ratings of the LM12 be exceeded, dynamic safe-area protection is activated. Waveforms with this power limiting are shown for the LM12 driving \(\pm 36 \mathrm{~V}\) at 40 Hz into \(4 \Omega\) in series with \(24 \mathrm{mH}\left(\theta=45^{\circ}\right)\). With an inductive load, the output clamps to the supplies in power limit, as above. With resistive loads, the output voltage drops in limit. Behavior with more complex RCL loads is between these extremes.

Secondary thermal limit is activated should the case temperature exceed \(150^{\circ} \mathrm{C}\). This thermal limit shuts down the IC completely (open output) until the case temperature drops to about \(145^{\circ} \mathrm{C}\). Recovery may take several seconds.

\section*{power supplies}

Power op amps do not require regulated supplies. However, the worst-case output power is determined by the low-line supply voltage in the ripple trough. The worst-case power dissipation is established by the average supply voltage with high-line conditions. The loss in power output that can be guaranteed is the square of the ratio of these two voltages.
Relatively simple off-line switching power supplies can provide voltage conversion, line isolation and 5 -percent regulation while reducing size and weight.
The regulation against ripple and line variations can provide a substantial increase in the power output that can be guaranteed under worst-case conditions. In addition, switching power supplies can convert low-voltage power sources such as automotive batteries up to regulated, dual, highvoltage supplies optimized for powering power op amps.

\section*{heat sinking}

A semiconductor manufacturer has no control over heat sink design. Temperature rating can only be based upon
case temperature as measured at the center of the package bottom. With power pulses of longer duration than 100 ms , case temperature is almost entirely dependent on heat sink design and the mounting of the IC to the heat sink.


TL/H/8704-28
The design of heat sink is beyond the scope of this work. Convection-cooled heat sinks are available commercially, and their manufacturers should be consulted for ratings. The preceding figure is a rough guide for temperature rise as a function of fin area (both sides) available for convection cooling.
Proper mounting of the IC is required to minimize the thermal drop between the package and the heat sink. The heat sink must also have enough metal under the package to conduct heat from the center of the package bottom to the fins without excessive temperature drop.
A thermal grease such as Wakefield type 120 or Thermalloy Thermacote should be used when mounting the package to the heat sink. Without this compound, thermal resistance will be no better than \(0.5^{\circ} \mathrm{C} / \mathrm{W}\), and probably much worse. With the compound, thermal resistance will be \(0.2^{\circ} \mathrm{C} / \mathrm{W}\) or less, assuming under 0.005 inch combined flatness runout for the package and heat sink. Proper torquing of the mounting bolts is important. Four to six inch-pounds is recommended.
Should it be necessary to isolate \(\mathrm{V}^{-}\)from the heat sink, an insulating washer is required. Hard washers like berylium oxide, anodized aluminum and mica require the use of thermal compound on both faces. Two-mil mica washers are most common, giving about \(0.4^{\circ} \mathrm{C} / \mathrm{W}\) interface resistance with the compound. Silicone-rubber washers are also available. A \(0.5^{\circ} \mathrm{C} / \mathrm{W}\) thermal resistance is claimed without thermal compound. Experience has shown that these rubber washers deteriorate and must be replaced should the IC be dismounted.

\section*{Definition of Terms}

Input offset voltage: The absolute value of the voltage between the input terminals with the output voltage and current at zero.
Input bias current: The absolute value of the average of the two input currents with the output voltage and current at zero.

Input offset current: The absolute value of the difference in the two input currents with the output voltage and current at zero.
Common-mode rejection: The ratio of the input voltage range to the change in offset voltage between the extremes.
Supply-voltage rejection: The ratio of the specified sup-ply-voltage change to the change in offset voltage between the extremes.
Output saturation threshold: The output swing limit for a specified input drive beyond that required for zero output. It is measured with respect to the supply to which the output is swinging.
Large signal voltage gain: The ratio of the output voltage swing to the differential input voltage required to drive the output from zero to either swing limit. The output swing limit is the supply voltage less a specified quasi-saturation voltage. A pulse of short enough duration to minimize thermal effects is used as a measurement signal.

Thermal gradient feedback: The input offset voltage change caused by thermal gradients generated by heating of the output transistors, but not the package. This effect is delayed by several milliseconds and results in increased gain error below 100 Hz .
Output-current limit: The output current with a fixed output voltage and a large input overdrive. The limiting current drops with time once the protection circuitry is activated.
Power dissipation rating: The power that can be dissipated for a specified time interval without activating the protection circuitry. For time intervals in excess of 100 ms , dissipation capability is determined by heat sinking of the IC package rather than by the IC itself.
Thermal resistance: The peak, junction-temperature rise, per unit of internal power dissipation, above the case temperature as measured at the center of the package bottom.
The dc thermal resistance applies when one output transistor is operating continuously. The ac thermal resistance applies with the output transistors conducting alternately at a high enough frequency that the peak capability of neither transistor is exceeded.
Supply current: The current required from the power source to operate the amplifier with the output voltage and current at zero.

Equivalent Schematic (excluding active protection circuitry)


\section*{LM101A/LM201A/LM301A Operational Amplifiers}

\section*{General Description}

The LM101A series are general purpose operational amplifiers which feature improved performance over industry standards like the LM709. Advanced processing techniques make possible an order of magnitude reduction in input currents, and a redesign of the biasing circuitry reduces the temperature drift of input current. Improved specifications include:
© Offset voltage 3 mV maximum over temperature (LM101A/LM201A)
- Input current 100 nA maximum over temperature (LM101A/LM201A)
 temperature (LM101A/LM201A)
囚 Guaranteed drift characteristics
\(\square\) Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of \(10 \mathrm{~V} / \mu \mathrm{s}\) as a summing amplifier

This amplifier offers many features which make its application nearly foolproof: overload protection on the input and
output, no latch-up when the common mode range is exceeded, and freedom from oscillations and compensation with a single 30 pF capacitor. It has advantages over internally compensated amplifiers in that the frequency compensation can be tailored to the particular application. For example, in low frequency circuits it can be overcompensated for increased stability margin. Or the compensation can be optimized to give more than a factor of ten improvement in high frequency performance for most applications.
In addition, the device provides better accuracy and lower noise in high impedance circuitry. The low input currents also make it particularly well suited for long interval integrators or timers, sample and hold circuits and low frequency waveform generators. Further, replacing circuits where matched transistor pairs buffer the inputs of conventional IC op amps, it can give lower offset voltage and a drift at a lower cost.
The LM101A is guaranteed over a temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), the LM201A from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and the \(L M 301 \mathrm{~A}\) from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

Schematic** and Connection Diagrams (Top View)


\footnotetext{
**Pin connections shown are for 8 -pin packages.
}


TL/H/7752-2
Order Number LM101AH, LM201AH or LM301AH See NS Package Number H08C


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
\begin{tabular}{|c|c|c|}
\hline & LM101A/LM201A & LM301A \\
\hline Supply Voltage & \(\pm 22 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
\hline Differential Input Voltage & \(\pm 30 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) \\
\hline Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) \\
\hline Output Short Circuit Duration (Note 2) & Indefinite & Indefinite \\
\hline Operating Junction Temp. Range & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}(\mathrm{LM} 101 \mathrm{~A}) \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}(\text { LM201A })
\end{aligned}
\] & \\
\hline \multicolumn{3}{|l|}{\(\mathrm{T}_{\text {J }}\) Max} \\
\hline H-Package & \(150^{\circ} \mathrm{C}\) & \(100^{\circ} \mathrm{C}\) \\
\hline N-Package & \(150^{\circ} \mathrm{C}\) & \(100^{\circ} \mathrm{C}\) \\
\hline J-Package & \(150^{\circ} \mathrm{C}\) & \(100^{\circ} \mathrm{C}\) \\
\hline M-Package & & \\
\hline \multicolumn{3}{|l|}{Power Dissipation at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} \\
\hline H-Package (Still Air) & 500 mW & 300 mW \\
\hline (400 LF/Min Air Flow) & 1200 mW & 700 mW \\
\hline N-Package & 900 mW & 500 mW \\
\hline J-Package & 1000 mW & 650 mW \\
\hline M-Package & & \\
\hline \multicolumn{3}{|l|}{Thermal Resistance (Typical) \(\theta_{\mathrm{j}} \mathrm{A}\)} \\
\hline H-Package (Still Air) & \(230^{\circ} \mathrm{C} / \mathrm{W}\) & \(230^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline (400 LF/Min Air Flow) & \(95^{\circ} \mathrm{C} / \mathrm{W}\) & \(95^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline N Package & \(135^{\circ} \mathrm{C} / \mathrm{W}\) & \(135^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline J-Package & \(110^{\circ} \mathrm{C} / \mathrm{W}\) & \(110^{\circ} \mathrm{CmW}\) \\
\hline M-Package & & \\
\hline \multicolumn{3}{|l|}{(Typical) \(\theta_{\mathrm{j} \mathrm{C}}\)} \\
\hline H-Package (Still Air) & \(25^{\circ} \mathrm{C} / \mathrm{W}\) & \(25^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline (400 LF/Min Air Flow) & \(10^{\circ} \mathrm{C} / \mathrm{W}\) & \(10^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline \multicolumn{3}{|l|}{Lead Temperature (Soldering, 10 sec.\()\)} \\
\hline Metal Can or Ceramic & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) \\
\hline Plastic & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
\hline ESD rating to be determined. & & \\
\hline
\end{tabular}

Electrical Characteristics (Note 3) \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[t]{2}{*}{Conditions}} & \multicolumn{3}{|l|}{LM101A/LM201A} & \multicolumn{3}{|c|}{LM301A} & \multirow{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\)} & & 0.7 & 2.0 & & 2.0 & 7.5 & mV \\
\hline Input Offset Current & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & & 1.5 & 10 & & 3.0 & 50 & nA \\
\hline Input Bias Current & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & & 30 & 75 & & 70 & 250 & nA \\
\hline Input Resistance & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & 1.5 & 4.0 & & 0.5 & 2.0 & & \(\mathrm{M} \Omega\) \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & \(\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}\) & & 1.8 & 3.0 & & & & mA \\
\hline & & \(V_{S}= \pm 15 \mathrm{~V}\) & & & & & 1.8 & 3.0 & mA \\
\hline Large Signal Voltage Gain & \multicolumn{2}{|l|}{\[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\]} & 50 & 160 & & 25 & 160 & & V/mV \\
\hline Input Offset Voltage & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\)} & & & 3.0 & & & 10 & mV \\
\hline Average Temperature Coefficient of Input Offset Voltage & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\)} & & 3.0 & 15 & & 6.0 & 30 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & & & & & 20 & & & 70 & nA \\
\hline \multirow[t]{2}{*}{Average Temperature Coefficient of Input Offset Current} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& 25^{\circ} \mathrm{C} \leq T_{A} \leq T_{\text {MAX }} \\
& T_{\text {MIN }} \leq T_{A} \leq 25^{\circ} \mathrm{C}
\end{aligned}
\]}} & & 0.01 & 0.1 & & 0.01 & 0.3 & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline & & & & 0.02 & 0.2 & & 0.02 & 0.6 & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Electrical Characteristics \({ }_{(N o t e}\) 3) \(T_{A}=T_{J}\) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow{2}{*}{Conditions}} & \multicolumn{3}{|l|}{LM101A/LM201A} & \multicolumn{3}{|c|}{LM301A} & \multirow{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Bias Current & & & & & 0.1 & & & 0.3 & \(\mu \mathrm{A}\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MA}}\) & & & 1.2 & 2.5 & & & & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V} \\
& R_{L} \geq 2 k
\end{aligned}
\] & & 25 & & & 15 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \multirow[t]{2}{*}{Output Voltage Swing} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)} & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 14\) & & \(\pm 12\) & \(\pm 14\) & & V \\
\hline & & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & \(\pm 10\) & \(\pm 13\) & & \(\pm 10\) & \(\pm 13\) & & V \\
\hline \multirow[t]{2}{*}{Input Voltage Range} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}\)} & \(\pm 15\) & & & & & & V \\
\hline & \multicolumn{2}{|l|}{\(V_{S}= \pm 15 \mathrm{~V}\)} & & \(\pm 15,-13\) & & \(\pm 12\) & +15, -13 & & V \\
\hline Common-Mode Rejection Ratio & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\)} & 80 & 96 & & 70 & 90 & & dB \\
\hline Supply Voltage Rejection Ratio & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\)} & 80 & 96 & & 70 & 96 & & dB \\
\hline
\end{tabular}

Note 1: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 2: Continuous short circuit is allowed for case temperatures to \(125^{\circ} \mathrm{C}\) and ambient temperatures to \(75^{\circ} \mathrm{C}\) for \(\mathrm{LM} 101 \mathrm{~A} / \mathrm{LM} 201 \mathrm{~A}\), and \(70^{\circ} \mathrm{C}\) and \(55^{\circ} \mathrm{C}\) respectively for LM301A.
Note 3: Unless otherwise specified, these specifications apply for \(\mathrm{C} 1=30 \mathrm{pF}, \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}(\mathrm{LM} 101 \mathrm{~A}), \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}\) and \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}(\mathrm{LM} 201 \mathrm{~A}), \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) (LM301A).
Note 4: Refer to RETS101AX for LM101A military specifications.
Guaranteed Performance Characteristics LM101A/LM201A


\section*{Guaranteed Performance Characteristics Lмзо1А}


Typical Performance Characteristics


Input Current,





Common Mode Rejection


Closed Loop Output
Impedance





Typical Performance Characteristics for Various Compensation Circuits**


TL/H/7752-9


TL/H/7752-10


Two Pole Compensation


Open Loop Frequency
Response


TL/H/7752-13
Large Signal Frequency
Response


TL/H/7752-14
Voltage Follower Pulse
Response


TL/H/7752-15

Feedforward Compensation


Open Loop Frequency Response


TL/H/7752-17



TL/H/7752-19

\section*{Typical Applications**}
\[
\mathrm{C}=1+\frac{\mathrm{R}_{\mathrm{b}}}{\mathrm{R}_{\mathrm{a}}} \mathrm{C} 1
\]

Variable Capacitance Multiplier


Fast Inverting Amplifier with High Input Impedance


TL/H/7752-22

TL./H/7752-20
Simulated Inductor


TL/H/7752-21
Inverting Amplifier with Balancing Circuit



Integrator with Bias Current Compensation


TL/H/7752-25
*Adjust for zero integrator drift. Current drift typically \(0.1 \mathrm{nA} /{ }^{\circ} \mathrm{C}\) over \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range.

TL/H/7752-24

\section*{Protecting Against Gross Fault Conditions}

\(\ddagger\) Protects output-not needed when R4 is used. TL/H/7752-26

Compensating for Stray Input Capacitances or Large Feedback Resistor



TL/H/7752-28

Although the LM101A is designed for trouble free operation, experience has indicated that it is wise to observe certain precautions given below to protect the devices from abnormal operating conditions. It might be pointed out that the advice given here is applicable to practically any IC op amp, although the exact reason why may differ with different devices.
When driving either input from a low-impedance source, a limiting resistor should be placed in series with the input lead to limit the peak instantaneous output current of the source to something less than 100 mA . This is especially important when the inputs go outside a piece of equipment where they could accidentally be connected to high voltage sources. Large capacitors on the input (greater than \(0.1 \mu \mathrm{~F}\) ) should be treated as a low source impedance and isolated with a resistor. Low impedance sources do not cause a problem unless their output voltage exceeds the supply voltage. However, the supplies go to zero when they are turned off, so the isolation is usually needed.
The output circuitry is protected against damage from shorts to ground. However, when the amplifier output is connected to a test point, it should be isolated by a limiting resistor, as test points frequently get shorted to bad places. Further, when the amplifer drives a load external to the equipment, it is also advisable to use some sort of limiting resistance to preclude mishaps.

Precautions should be taken to insure that the power supplies for the integrated circuit never become reversedeven under transient conditions. With reverse voltages greater than IV, the IC will conduct excessive current, fusing internal aluminum interconnects. If there is a possibility of this happening, clamp diodes with a high peak current rating should be installed on the supply lines. Reversal of the voltage between \(\mathrm{V}^{+}\)and \(\mathrm{V}^{-}\)will always cause a problem, although reversals with respect to ground may also give difficulties in many circuits.
The minimum values given for the frequency compensation capacitor are stable only for source resistances less than \(10 \mathrm{k} \Omega\), stray capacitances on the summing junction less than 5 pF and capacitive loads smaller than 100 pF . If any of these conditions are not met, it becomes necessary to overcompensate the amplifier with a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors or an RC network can be added to isolate capacitive loads.
Although the LM101A is relatively unaffected by supply bypassing, this cannot be ignored altogether. Generally it is necessary to bypass the supplies to ground at least once on every circuit card, and more bypass points may be required if more than five amplifiers are used. When feed-forward compensation is employed, however, it is advisable to bypass the supply leads of each amplifier with low inductance capacitors because of the higher frequencies involved.

\footnotetext{
**Pin connections shown are for 8-pin packages.
}

\section*{Typical Applications** (Continued)}


TL/H/7752-29


TL/H/7752-32

Fast AC/DC Converter*


TL/H/7752-33

Typical Applications** (Continued)


TL/H/7752-34


Voltage Comparator for Driving RTL Logic or High Current Driver


TL/H/7752-37

Low Frequency Square Wave Generator


Typical Applications** (Continued)

Low Drift Sample and Hold


Voltage Comparator for Driving DTL or TTL Integrated Circuits

**Pin connections shown are for 8-pin packages.

\section*{LM107/LM207/LM307 Operational Amplifiers}

\section*{General Description}

The LM107 series are complete, general purpose operational amplifiers, with the necessary frequency compensation built into the chip. Advanced processing techniques make the input currents a factor of ten lower than industry standards like the 709. Yet, they are a direct, plug-in replacement for the 709, LM101A and 741.
The LM107 series offers the features of the LM101A, which makes its application nearly foolproof. In addition, the device provides better accuracy and lower noise in high impedance circuitry. The low input currents also make it particularly well suited for long interval integrators or timers, sample and hold circuits and low frequency waveform genera-
tors. Further, replacing circuits where matched transistor pairs buffer the inputs of conventional IC op amps, it can give lower offset voltage and drift at a lower cost.
The LM107 is guaranteed over a \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range, the LM 207 from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) and the LM307 from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{Features}
(1) Offset voltage 3 mV maximum over temperature
- Input current 100 nA maximum over temperature
- Offset current 20 nA maximum over temperature
a Guaranteed drift characteristics

\section*{Connection Diagrams}


TL/H/7757-2
Top View
Order Number LM107H, LM207H or LM307H See NS Package Number H08C


TL/H/7757-3
Note: Pin 4 connected to bottom of package.
Top View
Order Number LM107J, LM207J or LM307J
See NS Package Number J08A Order Number LM307M
See NS Package Number M08A
Order Number LM307N
See NS Package Number N08A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 4)
\begin{tabular}{|c|c|c|c|c|c|}
\hline & LM107/LM207 & LM307 & & & \\
\hline Supply Voltage & \(\pm 22 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) & & & \\
\hline Power Dissipation (Note 1) & 500 mW & 500 mW & & \(\mathrm{T}_{\text {MIN }}\) & TMAX \\
\hline Differential Input Voltage & \(\pm 30 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) & LM107 & \(-55^{\circ} \mathrm{C}\) & \(+125^{\circ} \mathrm{C}\) \\
\hline Input Voltage (Note 2) & \(\pm 15 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) & LM207 & \(-25^{\circ} \mathrm{C}\) & \(+85^{\circ} \mathrm{C}\) \\
\hline Output Short Circuit Duration & Indefinite & Indefinite & LM307 & \(0^{\circ} \mathrm{C}\) & \(+70^{\circ} \mathrm{C}\) \\
\hline Operating Temperature Range ( \(\mathrm{T}_{\mathrm{A}}\) ) & & & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{ESD rating to be determined.}} \\
\hline (LM107) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \multirow[t]{2}{*}{\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)} & & & \\
\hline (LM207) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & & & & \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & & & \\
\hline Lead Temperature (Soldering, 10 sec ) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & & & \\
\hline
\end{tabular}

Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM107/LM207} & \multicolumn{3}{|c|}{LM307} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\) & & 0.7 & 2.0 & & 2.0 & 7.5 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.5 & 10 & & 3.0 & 50 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 30 & 75 & & 70 & 250 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1.5 & 4.0 & & 0.5 & 2.0 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C} \\
& V_{S}= \pm 20 \mathrm{~V} \\
& V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & & 1.8 & 3.0 & & 1.8 & 3.0 & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\end{aligned}
\] & 50 & 160 & & 25 & 160 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Input Offset Voltage & \(\mathrm{R}_{S} \leq 50 \mathrm{k} \Omega\) & & & 3.0 & & & 10 & mV \\
\hline Average Temperature Coefficient of Input Offset Voltage & & & 3.0 & 15 & & 6.0 & 30 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & & & & 20 & & & 70 & nA \\
\hline Average Temperature Coefficient of Input Offset Current & \[
\begin{aligned}
& 25^{\circ} \mathrm{C} \leq T_{A} \leq T_{\text {MAX }} \\
& T_{\text {MIN }} \leq T_{A} \leq 25^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.02
\end{aligned}
\] & \[
\begin{gathered}
0.1 \\
0.2
\end{gathered}
\] & & \[
\begin{aligned}
& 0.01 \\
& 0.02
\end{aligned}
\] & \[
\begin{aligned}
& 0.3 \\
& 0.6
\end{aligned}
\] & \begin{tabular}{l}
\(n A /{ }^{\circ} \mathrm{C}\) \\
\(n A /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Input Bias Current & & & & 100 & & & 300 & nA \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}\) & & 1.2 & 2.5 & & & & mA \\
\hline
\end{tabular}

Electrical Characteristics (Note 3) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM107/LM207} & \multicolumn{3}{|c|}{LM307} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\end{aligned}
\] & 25 & & & 15 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Output Voltage Swing & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 14 \\
& \pm 13
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 14 \\
& \pm 13
\end{aligned}
\] & & \[
\begin{aligned}
& V \\
& V
\end{aligned}
\] \\
\hline Input Voltage Range & \[
\begin{aligned}
& V_{S}= \pm 20 \mathrm{~V} \\
& V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & \(\pm 15\) & \[
\begin{aligned}
& +15 \\
& -13
\end{aligned}
\] & & \(\pm 12\) & \[
\begin{aligned}
& +15 \\
& -13
\end{aligned}
\] & & \[
\begin{aligned}
& \text { V } \\
& \text { V }
\end{aligned}
\] \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\) & 80 & 96 & & 70 & 90 & & dB \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\) & 80 & 96 & & 70 & 96 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM107 is \(150^{\circ} \mathrm{C}\), and the \(\mathrm{LM} 207 / \mathrm{LM} 307\) is \(100^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(225^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(30^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 2: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 3: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq+20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\) for the LM 107 or \(-25^{\circ} \mathrm{C} \leq T_{A}+85^{\circ} \mathrm{C}\) for the LM 207 , and \(0^{\circ} \mathrm{C} \leq T_{A} \leq\) \(+70^{\circ} \mathrm{C}\) and \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) for the LM307 unless otherwise specified.
Note 4: Refer to RETS107X for LM107H and LM107J military specifications.
Schematic Diagram*


\section*{Guaranteed Performance Characteristics LM107/Lм207}


SUPPLY VOLTAGE ( \(\pm\) V)


SUPPLY VOLTAGE ( \(\pm\) V)

\section*{Guaranteed Performance Characteristics Lм307}


\section*{Typical Performance Characteristics}


\section*{Typical Performance Characteristics (Continued)}


\section*{Typical Applications**}


Non-Inverting Amplifier


TL/H/7757-10

Typical Applications** (Continued)


TL/H/7757-11

**Pin connections shown are for metal can.

\section*{LM108/LM208/LM308 Operational Amplifiers}

\section*{General Description}

The LM108 series are precision operational amplifiers having specifications a factor of ten better than FET amplifiers over a \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range.
The devices operate with supply voltages from \(\pm 2 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\) and have sufficient supply rejection to use unregulated supplies. Although the circuit is interchangeable with and uses the same compensation as the LM101A, an alternate compensation scheme can be used to make it particularly insensitive to power supply noise and to make supply bypass capacitors unnecessary.
The low current error of the LM108 series makes possible many designs that are not practical with conventional amplifiers. In fact, it operates from \(10 \mathrm{M} \Omega\) source resistances,
introducing less error than devices like the 709 with \(10 \mathrm{k} \Omega\) sources. Integrators with drifts less than \(500 \mu \mathrm{~V} / \mathrm{sec}\) and analog time delays in excess of one hour can be made using capacitors no larger than \(1 \mu \mathrm{~F}\).
The LM108 is guaranteed from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), the LM208 from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and the LM 308 from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{Features}
- Maximum input bias current of 3.0 nA over temperature
- Offset current less than 400 pA over temperature
- Supply current of only \(300 \mu \mathrm{~A}\), even in saturation凹 Guaranteed drift characteristics

\section*{Compensation Circuits}


TL/H/7758-1
**Bandwidth and slew rate are proportional to 1/C


TL/H/7758-2
*Improves rejection of power supply noise by a factor of ten.
**Bandwidth and slew rate are proportional to \(1 / \mathrm{C}_{\mathrm{S}}\)

Feedforward Compensation


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 5)
\begin{tabular}{|c|c|}
\hline & LM108/LM2 \\
\hline Supply Voltage & \(\pm 20 \mathrm{~V}\) \\
\hline Power Dissipation (Note 1) & 500 mW \\
\hline Differential Input Current (Note 2) & \(\pm 10 \mathrm{~mA}\) \\
\hline Input Voltage (Note 3) & \(\pm 15 \mathrm{~V}\) \\
\hline Output Short-Circuit Duration & Indefinite \\
\hline Operating Temperature Range (LM108) & \(-55^{\circ} \mathrm{C}\) to +12 \\
\hline (LM208) & \(-25^{\circ} \mathrm{C}\) to +8 \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to +15 \\
\hline Lead Temperature (Soldering, 10 sec ) & \(260^{\circ} \mathrm{C}\) \\
\hline DIP & \(300^{\circ} \mathrm{C}\) \\
\hline H Package Lead Temp (Soldering 10 seconds) & \\
\hline Soldering Information & \\
\hline Dual-In-Line Package & \\
\hline Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) \\
\hline Small Outline Package & \\
\hline Vapor Phase (60 seconds) & \(215^{\circ} \mathrm{C}\) \\
\hline Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

\section*{Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Condition} & \multicolumn{3}{|c|}{LM108/LM208} & \multicolumn{3}{|c|}{LM308} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.7 & 2.0 & & 2.0 & 7.5 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.05 & 0.2 & & 0.2 & 1 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.8 & 2.0 & & 1.5 & 7 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 30 & 70 & & 10 & 40 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.3 & 0.6 & & 0.3 & 0.8 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega
\end{aligned}
\] & 50 & 300 & & 25 & 300 & & V/mV \\
\hline Input Offset Voltage & & & & 3.0 & & & 10 & mV \\
\hline Average Temperature Coefficient of Input Offset Voltage & & & 3.0 & 15 & & 6.0 & 30 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & & & & 0.4 & & & 1.5 & nA \\
\hline Average Temperature Coefficient of Input Offset Current & & & 0.5 & 2.5 & & 2.0 & 10 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & & & & 3.0 & & & 10 & nA \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}\) & & 0.15 & 0.4 & & & & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega
\end{aligned}
\] & 25 & & & 15 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 14\) & & \(\pm 13\) & \(\pm 14\) & & V \\
\hline
\end{tabular}

Electrical Characteristics (Note 4) (Continued)
\begin{tabular}{c|c|c|c|c|c|c|c|c}
\hline \multirow{2}{*}{ Parameter } & \multirow{2}{*}{ Condition } & \multicolumn{3}{|c|}{ LM108/LM208 } & \multicolumn{3}{c|}{ LM308 } & \multirow{2}{*}{ Units } \\
\cline { 3 - 7 } & & Min & Typ & Max & Min & Typ & Max & \\
\hline \begin{tabular}{l} 
Input Voltage Range
\end{tabular} & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 13.5\) & & & \(\pm 14\) & & & V \\
\hline \begin{tabular}{l} 
Common Mode \\
Rejection Ratio
\end{tabular} & & 85 & 100 & & 80 & 100 & & dB \\
\hline \begin{tabular}{l} 
Supply Voltage \\
Rejection Ratio
\end{tabular} & & 80 & 96 & & 80 & 96 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM108 is \(150^{\circ} \mathrm{C}\), for the \(\mathrm{LM} 208,100^{\circ} \mathrm{C}\) and for the \(\mathrm{LM} 308,85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of IV is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq+20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), unless otherwise specified. With the LM208, however, all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\), and for the LM 308 they are limited to \(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\).
Note 5: Refer to RETS108X for LM108 military specifications.

\section*{Schematic Diagram}



\section*{Typical Performance Characteristics Lмзов}


Input Noise Voltage



Output Swing


Large Signal
Frequency Response





\section*{Typical Applications}


TL/H/7758-5

\section*{Typical Applications (Continued)}

Fast \(\dagger\) Summing Amplifier


TL/H/7758-12

\section*{Connection Diagrams}
INPUTS


TL/H/7758-13
Order Number LM108H, LM208H or LM308H See NS Package Number H08C
*Package is connected to Pin 4 ( \(\mathrm{V}^{-}\))
**Unused pin (no internal connection) to allow for input anti-leakage guard ring on printed circuit board layout.

Dual-In-Line Package LM308M or LM308N
See NS Package Number J08A, MO8A or NO8E

Order Number LM108J-8, LM208J-8, LM308J-8,


National Semiconductor Corporation

\section*{LM108A/LM208A/LM308A Operational Amplifiers}

\section*{General Description}

The LM108/LM108A series are precision operational amplifiers having specifications about a factor of ten better than FET amplifiers over their operating temperature range. In addition to low input currents, these devices have extremely low offset voltage, making it possible to eliminate offset adjustments, in most cases, and obtain performance approaching chopper stabilized amplifiers.
The devices operate with supply voltages from \(\pm 2 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) and have sufficient supply rejection to use unregulated supplies. Although the circuit is interchangeable with and uses the same compensation as the LM101A, an alternate compensation scheme can be used to make it particularly insensitive to power supply noise and to make supply bypass capacitors unnecessary.
The low current error of the LM108A series makes possible many designs that are not practical with conventional amplifiers. In fact, it operates from \(10 \mathrm{M} \Omega\) source resistances,
introducing less error than devices like the 709 with \(10 \mathrm{k} \Omega\) sources. Integrators with drifts less than \(500 \mu \mathrm{~V} / \mathrm{sec}\) and analog time delays in excess of one hour can be made using capacitors no larger than \(1 \mu \mathrm{~F}\).
The LM208A is identical to the LM108A, except that the LM208A has its performance guaranteed over a \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range, instead of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The LM308A devices have slightly-relaxed specifications and performances over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
(1) Offset voltage guaranteed less than 0.5 mV
- Maximum input bias current of 3.0 nA over temperature
- Offset current less than 400 pA over temperature
- Supply current of only \(300 \mu \mathrm{~A}\), even in saturation

■ Guaranteed \(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) drift

\section*{Compensation Circuits}


Feedforward Compensation


\section*{LM108A/LM208A Absolute Maximum Ratings}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/}} & Storage Temperature Range & \(50^{\circ} \mathrm{C}\) \\
\hline & & Lead Temperature (Soldering, 10 sec.\()\) (DIP) & \(60^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Distributors for availability and specifications. (Note 5)} & \multicolumn{2}{|l|}{Soldering Information Dual-In-Line Package} \\
\hline Supply Voltage & \(\pm 20 \mathrm{~V}\) & Soldering (10 sec.) & \(260^{\circ} \mathrm{C}\) \\
\hline Power Dissipation (Note 1) & 500 mW & Small Outline Package & \\
\hline Differential Input Current (Note 2) & \(\pm 10 \mathrm{~mA}\) & Vapor Phase (60 sec.) & \(215^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Input Voltage (Note 3) \(\pm 1\)} & Infrared (15 sec.) & \(220^{\circ} \mathrm{C}\) \\
\hline Output Short-Circuit Duration & Indefinite & \multicolumn{2}{|l|}{See An-450 "Surface Mounting Methods and Their Effect} \\
\hline \multicolumn{2}{|l|}{Operating Free Air Temperature Range} & \multicolumn{2}{|l|}{on Product Reliability" for other methods of soldering surface mount devices.} \\
\hline LM108A
LM208A & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & ESD rating to be determined. & \\
\hline
\end{tabular}

Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.3 & 0.5 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.05 & 0.2 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.8 & 2.0 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 30 & 70 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.3 & 0.6 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega
\end{aligned}
\] & 80 & 300 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Input Offset Voltage & & & & 1.0 & mV \\
\hline Average Temperature Coefficient of Input Offset Voltage & & & 1.0 & 5.0 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & & & & 0.4 & nA \\
\hline Average Temperature Coefficient of Input Offset Current & & & 0.5 & 2.5 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & & & & 3.0 & nA \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & & 0.15 & 0.4 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\
& R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega
\end{aligned}
\] & 40 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 14\) & & V \\
\hline Input Voltage Range & \(V_{S}= \pm 15 \mathrm{~V}\) & \(\pm 13.5\) & & & V \\
\hline Common Mode Rejection Ratio & & 96 & 110 & & dB \\
\hline Supply Voltage Rejection Ratio & & 96 & 110 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM108A is \(150^{\circ} \mathrm{C}\), while that of the LM208A is \(100^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-inline package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.

Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.

Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\), unless otherwise specified. With the LM208A, however, all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\).

Note 5: Refer to RETS108AX for LM108AH and LM108AJ-8 military specifications.

\section*{LM308A Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage
Power Dissipation (Note 1)
Differential Input Current (Note 2)
Input Voltage (Note 3)
Output Short-Circuit Duration Operating Temperature Range Storage Temperature Range H-Package Lead Temperature
(Soldering, 10 sec .)

Lead Temperature (Soldering, 10 sec.) (DIP)
\(260^{\circ} \mathrm{C}\)
Soldering Information
Dual-In-Line Package
Soldering (10 sec.) \(260^{\circ} \mathrm{C}\)
Small Outline Package Vapor phase ( 60 sec .)
\(215^{\circ} \mathrm{C}\) Infrared ( 15 sec.)
\(220^{\circ} \mathrm{C}\)
See An-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

ESD rating to be determined.

Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.3 & 0.5 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.2 & 1 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.5 & 7 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 10 & 40 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 0.3 & 0.8 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega
\end{aligned}
\] & 80 & 300 & & V/mV \\
\hline Input Offset Voltage & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{S}=100 \Omega\) & & & 0.73 & mV \\
\hline Average Temperature Coefficient of Input Offset Voltage & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=100 \Omega\) & & 2.0 & 5.0 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & & & & 1.5 & nA \\
\hline Average Temperature Coefficient of Input Offset Current & & & 2.0 & 10 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & & & & 10 & nA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega
\end{aligned}
\] & 60 & & & V/mV \\
\hline Output Voltage Swing & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 14\) & & V \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 14\) & & & V \\
\hline Common Mode Rejection Ratio & & 96 & 110 & & dB \\
\hline Supply Voltage Rejection Ratio & & 96 & 110 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM308A is \(85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.

Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\), unless otherwise specified.

\section*{Typical Applications}


High Speed Amplifier with Low Drift and Low Input Current


\section*{Application Hints}

A very low drift amplifier poses some uncommon application and testing problems. Many sources of error can cause the apparent circuit drift to be much higher than would be predicted.
Thermocouple effects caused by temperature gradient across dissimilar metals are perhaps the worst offenders. Only a few degrees gradient can cause hundreds of microvolts of error. The two places this shows up, generally, are the package-to-printed circuit board interface and temperature gradients across resistors. Keeping package leads short and the two input leads close together helps greatly.
Resistor choice as well as physical placement is important for minimizing thermocouple effects. Carbon, oxide film and some metal film resistors can cause large thermocouple errors. Wirewound resistors of evanohm or manganin are best since they only generate about \(2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) referenced to copper. Of course, keeping the resistor ends at the same temperature is important. Generally, shielding a low drift stage electrically and thermally will yield good results.

Resistors can cause other errors besides gradient generated voltages. If the gain setting resistors do not track with temperature a gain error will result. For example, a gain of 1000 amplifier with a constant 10 mV input will have a 10 V output. If the resistors mistrack by \(0.5 \%\) over the operating temperature range, the error at the output is 50 mV . Referred to input, this is a \(50 \mu \mathrm{~V}\) error. All of the gain fixing resistor should be the same material.
Testing low drift amplifiers is also difficult. Standard drift testing technique such as heating the device in an oven and having the leads available through a connector, thermoprobe, or the soldering iron method-do not work. Thermal gradients cause much greater errors than the amplifier drift. Coupling microvolt signal through connectors is especially bad since the temperature difference across the connector can be \(50^{\circ} \mathrm{C}\) or more. The device under test along with the gain setting resistor should be isothermal.

Schematic Diagram


\section*{Connection Diagrams}


TL/H/7759-7
Pin 4 is connected to the case.
**Unused pin (no internal connection) to allow for input anti-leakage guard ring on printed circuit board layout.

Order Number LM108AH, LM208AH or LM208AH See NS Package Number H08C


TL/H/7759-8
Top View
Order Number LM108AJ-8, LM208AJ-8, LM308AJ-8, LM308AM or LM308AN
See NS Package Number J08A, M08A or N08E

\section*{LM112/LM212/LM312 Operational Amplifiers}

\section*{General Description}

The LM112 series are micropower operational amplifiers with very low offset-voltage and input-current errors-at least a factor of ten better than FET amplifiers over a \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range. Similar to the LM108 series, that also use supergain transistors, they differ in that they include internal frequency compensation and have provisions for offset adjustment with a single potentiometer.
These amplifiers will operate on supply voltages of \(\pm 2 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\), drawing a quiescent current of only \(300 \mu \mathrm{~A}\). Performance is not appreciably affected over this range of voltages, so operation from unregulated power sources is easily accomplished. They can also be run from a single supply like the 5 V used for digital circuits.
The LM112 series are the first IC amplifiers to improve reliability by including overvoltage protection for the MOS compensation capacitor. Without this feature, IC's have been
known to suffer catastrophic failure caused by short-duration overvoltage spikes on the supplies. Unlike other inter-nally-compensated IC amplifiers, it is possible to overcompensate with an external capacitor to increase stability margin.
The LM212 is identical to the LM112, except that the LM212 has its performance guaranteed over a \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range instead of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The LM312 is guaranteed over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- Maximum input bias current of 3 nA over temperature
- Offset current less than 400 pA over temperature

■ Low noise
- Guaranteed drift specifications

\section*{Connection Diagram}


Top View
Order Number LM112H, LM212H, or LM312H
See NS Package Number H08C

\section*{Auxiliary Circuits}


Overcompensation for Greater Stability Margin


TL/H/7751-3

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 5)
\begin{tabular}{lcc} 
& LM112/LM212 & LM312 \\
Supply Voltage & \(\pm 20 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
Power Dissipation (Note 1) & 500 mW & 500 mW \\
Differential Input Current (Note 2) & \(\pm 10 \mathrm{~mA}\) & \(\pm 10 \mathrm{~mA}\) \\
Input Voltage (Note 3) & \(\pm 15 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) \\
Output Short-Circuit Duration & Indefinite & Indefinite \\
Operating Temperature Range & & \\
\begin{tabular}{l} 
LM112
\end{tabular} & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\(\quad\) LM212 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) \\
ESD rating to be determined. & &
\end{tabular}

\section*{Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM112/LM212} & \multicolumn{3}{|c|}{LM312} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.7 & 2.0 & & 2.0 & 7.5 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.05 & 0.2 & & 0.2 & 1 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.8 & 2.0 & & 1.5 & 7 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 30 & 70 & & 10 & 40 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.3 & 0.6 & & 0.3 & 0.8 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & 50 & 300 & & 25 & 300 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Input Offset Voltage & & & & 3.0 & & & 10 & mV \\
\hline Average Temperature Coefficient of Input Offset Voltage & & & 3.0 & 15 & & 6.0 & 30 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & & & & 0.4 & & & 1.5 & nA \\
\hline Average Temperature Coefficient of Input Offset Current & & & 0.5 & 2.5 & & 2.0 & 10 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & & & & 3.0 & & & 10 & nA \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & & 0.15 & 0.4 & & & & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & 25 & & & 15 & & & V/mV \\
\hline Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 13\) & \(\pm 14\) & & \(\pm 13\) & \(\pm 14\) & & V \\
\hline Input Voltage Range & \(V_{S}= \pm 15 \mathrm{~V}\) & \(\pm 13.5\) & & & \(\pm 14\) & & & V \\
\hline Common-Mode Rejection Ratio & & 85 & 100 & & 80 & 100 & & dB \\
\hline Supply Voltage Rejection Ratio & & 80 & 96 & & 80 & 96 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM112 is \(150^{\circ} \mathrm{C}, \mathrm{LM} 212\) is \(100^{\circ} \mathrm{C}\) and LM 312 is \(85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case.
Note 2: The inputs are shunted with shunt diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) (LM112), \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) (LM212), \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) (LM312) unless otherwise noted.

Note 5: Refer to RETS112X for LM112H military specifications.

Typical Performance Characteristics LM112/LM212


Typical Performance Characteristics LM312



National Semiconductor Corporation

\section*{LM118/LM218/LM318 Operational Amplifiers}

\section*{General Description}

The LM118 series are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They feature a factor of ten increase in speed over general purpose devices without sacrificing DC performance.
The LM118 series has internal unity gain frequency compensation. This considerably simplifies its application since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feedforward compensation will boost the slew rate to over \(150 \mathrm{~V} / \mu \mathrm{s}\) and almost double the bandwidth. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the \(0.1 \%\) settling time to under \(1 \mu \mathrm{~s}\).
The high speed and fast settling time of these op amps make them useful in A/D converters, oscillators, active fil-
ters, sample and hold circuits, or general purpose amplifiers. These devices are easy to apply and offer an order of magnitude better AC performance than industry standards such as the LM709.
The LM218 is identical to the LM118 except that the LM218 has its performance specified over a \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range. The LM 318 is specified from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{Features}
- 15 MHz small signal bandwidth
- Guaranteed \(50 \mathrm{~V} / \mu \mathrm{s}\) slew rate
- Maximum bias current of 250 nA

⿴囗
* Internal frequency compensation
( Input and output overload protected
- Pin compatible with general purpose op amps

\section*{Connection Diagrams}


TL/H/7766-2
Top View
*Pin connections shown on schematic diagram and typical applications are for TO-5 package.
Order Number LM118H, LM218H or LM318H See NS Package Number H08C

Dual-In-Line Package


TL/H/7766-3
Top View
Order Number LM118J-8, LM318J-8, LM318M or LM318N See NS Package Number J08A, M08A or N08B

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, comiact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 6)
Supply Voltage
\(\pm 20 \mathrm{~V}\)
Power Dissipation (Note 1)
Dififerential Input Current (Note 2)
Input Voltage (Note 3)
Ouipput Sinort-Circuit Duration

Operating Temperature Range
\begin{tabular}{lr} 
LM118 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM218 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM318 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \\
Hermetic Package & \(300^{\circ} \mathrm{C}\) \\
Plastic Package & \(260^{\circ} \mathrm{C}\) \\
Soldering Information & \\
Dual-In-Line Package & \\
\(\quad\) Soldering (10 sec.) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \(215^{\circ} \mathrm{C}\) \\
Vapor Phase ( 60 sec.) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM118/LM218} & \multicolumn{3}{|c|}{LM318} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2 & 4 & & 4 & 10 & mV \\
\hline input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 6 & 50 & & 30 & 200 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 120 & 250 & & 150 & 500 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1 & 3 & & 0.5 & 3 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5 & 8 & & 5 & 10 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\end{aligned}
\] & 50 & 200 & & 25 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Siew Rate & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=1
\] \\
(Note 5)
\end{tabular} & 50 & 70 & & 50 & 70 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Small Signal Bandwidth & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 15 & & & 15 & & MHz \\
\hline Input Offset Voltage & & & & 6 & & & 15 & mV \\
\hline Input Offset Current & & & & 100 & & & 300 & nA \\
\hline Input Bias Current & & & & 500 & & & 750 & nA \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & & 4.5 & 7 & & & & mA \\
\hline Large Signal Voitage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\end{aligned}
\] & 25 & & & 20 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Output Voitage Swing & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 13\) & & \(\pm 12\) & \(\pm 13\) & & V \\
\hline input Voltage Range & \(V_{S}= \pm 15 \mathrm{~V}\) & \(\pm 11.5\) & & & \(\pm 11.5\) & & & V \\
\hline Common-Mode Rejection Ratio & & 80 & 100 & & 70 & 100 & & dB \\
\hline Supply Voitage Rejection Ratio & & 70 & 80 & & 65 & 80 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM118 is \(150^{\circ} \mathrm{C}\), the LM 218 is \(110^{\circ} \mathrm{C}\), and the LM 318 is \(110^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) (LM118), \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) (LM218), and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) (LM318). Also, power supplies must be bypassed with \(0.1 \mu \mathrm{~F}\) disc capacitors.
Note 5: Slew rate is tested with \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\). The LM118 is in a unity-gain non-inverting configuration. \(\mathrm{V}_{\mathbb{I}}\) is stepped from -7.5 V to +7.5 V and vice versa. The slew rates between -5.0 V and +5.0 V and vice versa are tested and guaranteed to exceed \(50 \mathrm{~V} / \mu \mathrm{s}\).
Note 6: Refer to RETS118X for LM118H and LM118J-8 military specifications.













Typical Performance Characteristics LM118, LM218 (Continued)


TL/H/7766-5

\section*{Typical Performance Characteristics Lм318}


\section*{Typical Performance Characteristics LM318 (Continued)}


TL/H/7766-7

\section*{Auxiliary Circuits}

Feedforward Compensation for Greater Inverting Slew Rate \(\dagger\)


Compensation for Minimum Settling \(\dagger\) Time


TL/H/7766-9


TL/H/7766-10


Overcompensation


\section*{Typical Applications}


Integrator or Slow Inverter


> TL/H/7766-14
*Do not hard-wire as integrator or slow inverter; insert a \(10 \mathrm{k}-5 \mathrm{pF}\) network in series with the input, to prevent oscillation.

\section*{Typical Applications (Continued)}


Fast Sample and Hold


TL/H/7766-18

D/A Converter Using Ladder Network


Four Quadrant Multiplier


Typical Applications (Continued)

Typical Applications (Continued)
D/A Converter Using Binary Weighted Network


TL/H/7766-20

Wein Bridge Sine Wave Oscillator


Fast Summing Amplifier with Low Input Current


Instrumentation Amplifier


TL/H/7766-23

Schematic Diagram


\section*{LM124／LM224／LM324，LM124A／LM224A／LM324A， LM2902 Low Power Quad Operational Amplifiers}

\section*{General Description}

The LM124 series consists of four independent，high gain， internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages．Operation from split power supplies is also possible and the low power sup－ ply current drain is independent of the magnitude of the power supply voltage．
Application areas include transducer amplifiers，DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply sys－ tems．For example，the LM124 series can be directly operat－ ed off of the standard \(+5 \mathrm{~V}_{\mathrm{DC}}\) power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional \(\pm 15 V_{D C}\) power supplies．

\section*{Unique Characteristics}
－In the linear mode the input common－mode voltage range includes ground and the output voltage can also swing to ground，even though operated from only a sin－ gle power supply voltage．
The unity gain cross frequency is temperature compensated．
龱 The input bias current is also temperature compensated．

\section*{Advantages}

国 Eliminates need for dual supplies
■ Four internally compensated op amps in a single package
＊Allows directly sensing near GND and \(\mathrm{V}_{\text {OUT }}\) also goes to GND
－Compatible with all forms of logic
－Power drain suitable for battery operation

\section*{Features}
© Internally frequency compensated for unity gain
－Large DC voltage gain
100 dB
回 Wide bandwidth（unity gain）\(\quad 1 \mathrm{MHz}\) （temperature compensated）
© Wide power supply range：
Single supply
\(3 V_{D C}\) to \(32 V_{D C}\)
or dual supplies
\(\pm 1.5 \mathrm{~V}_{\mathrm{DC}}\) to \(\pm 16 \mathrm{~V}_{\mathrm{DC}}\)
■ Very low supply current drain（ \(800 \mu \mathrm{~A}\) ）－essentially in－ dependent of supply voltage（ \(1 \mathrm{~mW} / \mathrm{op} \mathrm{amp}\) at \(\left.+5 \mathrm{~V}_{\mathrm{DC}}\right)\)
－Low input biasing current
\(45 n A_{D C}\) （temperature compensated）
\(\square\) Low input offset voltage
2 mV DC and offset current
\(5 \mathrm{nA}_{D C}\)
\(\square\) Input common－mode voltage range includes ground
■ Differential input voltage range equal to the power sup－ ply voltage
■ Large output voltage swing \(0 V_{D C}\) to \(\mathrm{V}^{+}-1.5 \mathrm{~V}_{\mathrm{DC}}\)

\section*{Connection Diagram}

\section*{Dual－In－Line Package}


Top View

Schematic Diagram（Each Amplifier）


TL／H／9299－2
Order Number LM124J，LM124AJ，LM224J， LM224AJ，LM324J，LM324AJ，LM324M，LM324AM， LM2902M，LM324N，LM324AN or LM2902N See NS Package Number J14A，M14A or N14A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 9)

Supply Voltage, \(\mathrm{V}^{+}\)
Differential Input Voltage
Input Voltage
Power Dissipation (Note 1)
Molded DIP
Cavity DIP
Small Outline Package
Output Short-Circuit to GND
(One Amplifier) (Note 2)
\(\mathrm{V}^{+} \leq 15 \mathrm{~V}_{\mathrm{DC}}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)

LM124/LM224/LM324
LM124A/LM224A/LM324A
\(32 V_{D C}\) or \(\pm 16 V_{D C}\)
\(32 V_{D C}\)
\(-0.3 V_{D C}\) to \(+32 V_{D C}\)

\section*{1130 mW 1260 mW} 800 mW

Continuous
50 mA
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\(-25^{\circ} \mathrm{to}+85^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

\section*{Storage Temperature Range}

LM2902
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \(260^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 seconds) \(260^{\circ} \mathrm{C}\)
Soldering Information
Dual-In-Line Package
Soldering ( 10 seconds)
Soldering ( 10 seconds) \(260^{\circ} \mathrm{C}\)
\(260^{\circ} \mathrm{C}\)
Vapor Phase ( 60 seconds) Infrared (15 seconds) surdering surace mount devices.
ESD rating to be determined.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{2}{|l|}{LM124A} & \multicolumn{2}{|l|}{LM224A} & \multicolumn{2}{|l|}{LM324A} & \multicolumn{2}{|l|}{LM124/LM224} & \multicolumn{2}{|c|}{LM324} & \multicolumn{2}{|l|}{LM2902} & \multirow[t]{2}{*}{Units} \\
\hline & & Min Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & \\
\hline Input Offset Voltage & (Note 5) & \(\pm 1\) & \(\pm 2\) & \(\pm 1\) & \(\pm 3\) & \(\pm 2\) & \(\pm 3\) & \(\pm 2\) & \(\pm 5\) & \(\pm 2\) & \(\pm 7\) & \(\pm 2\) & \(\pm 7\) & \(m V_{D C}\) \\
\hline Input Bias Current (Note 6) & \(\mathrm{I}_{\mathrm{IN}(+)}\) or \(\mathrm{I}_{\mathrm{IN}(-)}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 20 & 50 & 40 & 80 & 45 & 100 & 45 & 150 & 45 & 250 & 45 & 250 & \(n A_{D C}\) \\
\hline Input Offset Current & \(\ln (+)-\mathrm{I}_{\operatorname{IN}(-), \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}}\) & \(\pm 2\) & \(\pm 10\) & \(\pm 2\) & \(\pm 15\) & \(\pm 5\) & \(\pm 30\) & \(\pm 3\) & \(\pm 30\) & \(\pm 5\) & \(\pm 50\) & \(\pm 5\) & \(\pm 50\) & \(n A_{D C}\) \\
\hline Input Common-Mode Voltage Range (Note 7) & \[
\begin{aligned}
& \mathrm{V}^{+}=30 \mathrm{~V}_{\mathrm{DC}}, \\
& \left(\mathrm{LM} 2902, \mathrm{~V}^{+}=26 \mathrm{~V}_{\mathrm{DC}}\right)
\end{aligned}
\] & 0 & \(\mathrm{V}^{+}-1.5\) & 0 & \(\mathrm{v}^{+}-1.5\) & 0 & \(\mathrm{V}^{+}-1.5\) & 0 & \(\mathrm{V}^{+}-1.5\) & 0 & \(\mathrm{V}^{+}-1.5\) & 0 & \(\mathrm{V}^{+}-1.5\) & \(V_{D C}\) \\
\hline Supply Current & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V}, \\
& \left(\mathrm{LM} 2902 \mathrm{~V}^{+}=26 \mathrm{~V}\right) \\
& \mathrm{R}_{\mathrm{L}}=\infty \text { On All Op Amps } \\
& \text { Over Full Temperature Range } \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
1.5 \\
0.7
\end{tabular} & \begin{tabular}{l}
3 \\
1.2
\end{tabular} & 1.5
0.7 & \[
\begin{gathered}
3 \\
1.2
\end{gathered}
\] & 1.5
0.7 & \[
\begin{gathered}
3 \\
1.2
\end{gathered}
\] & \[
\begin{aligned}
& 1.5 \\
& 0.7
\end{aligned}
\] & \[
\begin{gathered}
3 \\
1.2
\end{gathered}
\] & 1.5
0.7 & \[
\begin{gathered}
3 \\
1.2
\end{gathered}
\] & 1.5
0.7 & \[
\begin{gathered}
3 \\
1.2
\end{gathered}
\] & \(m A_{D C}\) \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \\
& \left(\mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V}, \text { to } 11 \mathrm{~V}_{\mathrm{DC}}\right)
\end{aligned}
\] & 50100 & & 50100 & & 25100 & & 50100 & & 25100 & & 25100 & & V/mV \\
\hline Common-Mode Rejection Ratio & \(D C, V_{C M}=0 V^{\text {to }} V^{+}-1.5 V_{D C}\) & \(70 \quad 85\) & & \(70 \quad 85\) & & 6585 & & \(70 \quad 85\) & & 6585 & & 5070 & & dB \\
\hline Power Supply Rejection Ratio & \[
\begin{aligned}
& \mathrm{DC}, \mathrm{~V}^{+}=5 \mathrm{~V}_{\mathrm{DC}} \text { to } 30 \mathrm{~V}_{\mathrm{DC}} \\
& \left(\mathrm{LM} 2902, \mathrm{~V}^{+}=5 \mathrm{~V}_{\mathrm{DC}} \text { to } 26 \mathrm{~V}_{\mathrm{DC}}\right)
\end{aligned}
\] & 65100 & & 65100 & & 65100 & & 65100 & & 65100 & & 50100 & & dB \\
\hline
\end{tabular}

Electrical Characteristics \(\mathrm{V}^{+}=+5.0 \mathrm{~V}_{\mathrm{DC}}\)（Note 4）unless otherwise stated（Continued）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Parameter}} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM124A} & \multicolumn{3}{|c|}{LM224A} & \multicolumn{3}{|c|}{LM324A} & \multicolumn{3}{|l|}{LM124／LM224} & \multicolumn{3}{|c|}{LM324} & \multicolumn{3}{|c|}{LM2902} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multicolumn{2}{|l|}{Amplifier－to－Amplifier Coupling（Note 8）} & \[
\begin{aligned}
& \mathrm{f}=1 \mathrm{kHz} \text { to } 20 \mathrm{kHz}, \\
& \text { (Input Referred) }
\end{aligned}
\] & \multicolumn{3}{|c|}{－120} & \multicolumn{3}{|c|}{－120} & \multicolumn{3}{|c|}{－120} & \multicolumn{3}{|c|}{－120} & \multicolumn{3}{|c|}{－120} & \multicolumn{3}{|c|}{－120} & dB \\
\hline \multirow[t]{3}{*}{Output Current} & Source & \[
\begin{aligned}
& \mathrm{V}_{I N}^{+}=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{IN}^{+}}=0 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\] & & 40 & & 20 & 40 & & 20 & 40 & & 20 & 40 & & 20 & 40 & & 20 & 40 & & \multirow[t]{2}{*}{\(m A_{D C}\)} \\
\hline & \multirow[t]{2}{*}{Sink} & \[
\begin{aligned}
& V_{\mathbb{N}^{-}=1} V_{D C}, V_{I N}+=0 V_{D C}, \\
& V^{+}=15 V_{D C}, V_{O}=2 V_{D C}
\end{aligned}
\] & & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & \\
\hline & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}^{-}=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{IN}^{+}}=0 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{O}}=200 \mathrm{~m} \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\] & & 50 & & 12 & 50 & & 12 & 50 & & 12 & 50 & & 12 & 50 & & 12 & 50 & & \(\mu A_{D C}\) \\
\hline \multicolumn{2}{|l|}{Short Circuit to Ground} & （Note 2） \(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 40 & 60 & & 40 & 60 & & 40 & 60 & & 40 & 60 & & 40 & 60 & & 40 & 60 & \(m A_{D C}\) \\
\hline \multicolumn{2}{|l|}{Input Offset Voltage} & （Note 5） & & & \(\pm 4\) & & & \(\pm 4\) & & & \(\pm 5\) & & & \(\pm 7\) & & & \(\pm 9\) & & & \(\pm 10\) & \(m V_{D C}\) \\
\hline \multicolumn{2}{|l|}{Input Offset Voltage Drift} & \(\mathrm{R}_{\mathrm{S}}=0 \Omega\) & & & \(\pm 20\) & & & \(\pm 20\) & & & \(\pm 30\) & & \(\pm 7\) & & & \(\pm 7\) & & & \(\pm 7\) & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Input Offset Current} & \(\ln (+)-\operatorname{lin}(-), \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & & & \(\pm 30\) & & & \(\pm 30\) & & & \(\pm 75\) & & & \(\pm 100\) & & & \(\pm 150\) & & \(\pm 45\) & \(\pm 200\) & \(n A_{D C}\) \\
\hline \multicolumn{2}{|l|}{Input Offset Current Drift} & \(\mathrm{R}_{\mathrm{S}}=0 \Omega\) & & \(\pm 10\) & \(\pm 200\) & & \(\pm 10\) & \(\pm 200\) & & \(\pm 10\) & \(\pm 200\) & & \(\pm 10\) & & & \(\pm 10\) & & & \(\pm 10\) & & \(\mathrm{pA}_{\mathrm{DC}} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Input Bias Current} & \(\ln (+)\) or \(\ln (-)\) & & 40 & 100 & & 40 & 100 & & & 200 & & & 300 & & & 500 & & & 500 & \(n A_{D C}\) \\
\hline \multicolumn{2}{|l|}{Input Common－Mode Voltage Range（Note 7）} & \[
\begin{aligned}
& \mathrm{V}^{+}=+30 \mathrm{~V}_{\mathrm{DC}} \\
& \left(\mathrm{LM} 2902, \mathrm{~V}^{+}=26 \mathrm{~V}_{\mathrm{DC}}\right)
\end{aligned}
\] & 0 & & \(\mathrm{v}^{+}-2\) & 0 & & \(\mathrm{v}^{+}-2\) & 0 & & \(\mathrm{v}^{+}-2\) & 0 & & \(\mathrm{v}^{+}-2\) & 0 & & \(\mathrm{V}^{+}-2\) & 0 & & \(\mathrm{v}^{+}-2\) & \(V_{D C}\) \\
\hline \multicolumn{2}{|l|}{Large Signal Voltage Gain} & \[
\begin{aligned}
& \mathrm{V}^{+}=+15 \mathrm{~V}_{\mathrm{DC}} \\
& \left(\mathrm{~V}_{\mathrm{O}} \text { Swing }=1 \mathrm{~V}_{\mathrm{DC}} \text { to } 11 \mathrm{~V}_{\mathrm{DC}}\right) \\
& \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\end{aligned}
\] & \multicolumn{3}{|l|}{25} & \multicolumn{3}{|l|}{25} & \multicolumn{3}{|l|}{15} & \multicolumn{3}{|l|}{25} & \multicolumn{3}{|l|}{15} & \multicolumn{3}{|l|}{15} & V／mV \\
\hline \multirow[t]{3}{*}{Output Voltage Swing} & \multirow[t]{2}{*}{VOH} & \(\mathrm{V}^{+}=+30 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & \multicolumn{3}{|l|}{26} & \multicolumn{3}{|l|}{26} & \multicolumn{3}{|l|}{26} & \multicolumn{3}{|l|}{26} & \multicolumn{3}{|l|}{26} & \multicolumn{3}{|l|}{22} & \multirow[b]{2}{*}{\(V_{D C}\)} \\
\hline & & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\
& \left(\mathrm{LM} 2902, \mathrm{~V}^{+}=26 \mathrm{~V} \mathrm{VC}\right)
\end{aligned}
\] & \multicolumn{3}{|l|}{\(27 \quad 28\)} & \multicolumn{3}{|l|}{\(27 \quad 28\)} & \multicolumn{3}{|l|}{\(27 \quad 28\)} & & \multicolumn{2}{|l|}{728} & \multicolumn{3}{|l|}{\(27 \quad 28\)} & \multicolumn{3}{|l|}{\(23 \quad 24\)} & \\
\hline & VOL & \(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\) & & 5 & 20 & & 5 & 20 & & 5 & 20 & & 5 & 20 & & 5 & 20 & & 5 & 100 & \(\mathrm{m} \mathrm{V}_{\mathrm{DC}}\) \\
\hline
\end{tabular}

\section*{Electrical Characteristics \(\mathrm{v}^{+}=+5.0 \mathrm{~V}\) DC (Note 4) unless otherwise stated (Continued)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Parameter}} & \multicolumn{2}{|r|}{\multirow[t]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LM124A} & \multicolumn{3}{|c|}{LM224A} & \multicolumn{3}{|c|}{LM324A} & \multicolumn{3}{|l|}{LM124/LM224} & \multicolumn{3}{|c|}{LM324} & \multicolumn{3}{|c|}{LM2902} & \multirow[t]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Output Current} & Source & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}}\)} & \[
\begin{array}{|l|}
\hline \mathrm{V}_{\mathrm{IN}}++1 \mathrm{~V}_{\mathrm{DC}}, \\
\mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}} \\
\hline
\end{array}
\] & 10 & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & ADC \\
\hline & Sink & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}^{-}}^{-}=+1 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~V}_{\mathrm{IN}}^{+}=0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\] & 10 & 15 & & 5 & 8 & & 5 & 8 & & 5 & 8 & & 5 & 8 & & 5 & 8 & & \\
\hline
\end{tabular}

 where possible, to allow the amplifier to saturate of to reduce the power which is dissipated in the integrated circuit.





 specifications are limited to \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\), and the LM 2902 specifications are limited to \(-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\)
Note 5: \(V_{O} \cong 1.4 V_{D C}, R_{S}=0 \Omega\) with \(V^{+}\)from \(5 V_{D C}\) to \(30 V_{D C}\); and over the full input common-mode range ( \(0 V_{D C}\) to \(V^{+}-1.5 V_{D C}\) ) at \(25^{\circ} C\); for \(L M 2902, V^{+}\)from \(5 V_{D C}\) to \(26 V_{D C}\)
Note 6: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
 inputs can go to \(+32 V_{D C}\) without damage ( \(+26 \mathrm{~V}_{D C}\) for LM2902), independent of the magnitude of \(\mathrm{V}^{+}\).
 Note 9: Refer to RETS124AX for LM124A military specifications and refer to RETS124X for LM124 military specifications.



Common Mode Rejection Ratio




\section*{Typical Performance Characteristics (LM2902 only)}


Input Current

\section*{Application Hints}

The LM124 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of \(0 \mathrm{~V}_{\mathrm{DC}}\). These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At \(25^{\circ} \mathrm{C}\) amplifier operation is possible down to a minimum supply voltage of \(2.3 \mathrm{~V}_{\mathrm{DC}}\).
The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8, and 14). Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than \(\mathrm{V}^{+}\)without damaging the device. Protection should be provided to prevent the input voltages from going negative more than \(-0.3 \mathrm{~V}_{\mathrm{DC}}\) (at \(25^{\circ} \mathrm{C}\) ). An input clamp diode with a resistor to the IC input terminal can be used.
To reduce the power supply drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.
For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion.


TL/H/9299-4

Where the load is directly coupled, as in dc applications, there is no crossover distortion.
Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.
The bias network of the LM124 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from \(3 \mathrm{~V}_{\mathrm{DC}}\) to \(30 \mathrm{~V}_{\mathrm{DC}}\).
Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at \(25^{\circ} \mathrm{C}\) provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC op amp.
The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of \(\mathrm{V}^{+} / 2\) ) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.

Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\)
Non-Inverting DC Gain (OV Input = OV Output)



TL/H/9299-5

DC Summing Amplifier
( \(\mathrm{V}_{\mathrm{IN}} \mathrm{D}_{\mathrm{S}} \geq 0 \mathrm{~V}_{\mathrm{DC}}\) and \(\mathrm{V}_{\mathrm{O}} \geq \mathrm{V}_{\mathrm{DC}}\) )


Power Amplifier


TL/H/9299-6
Where: \(V_{0}=v_{1}+v_{2}-v_{3}-v_{4}\)
\(\left(V_{1}+V_{2}\right) \geq\left(V_{3}+V_{4}\right)\) to keep \(V_{O}>0 V_{D C}\)


Typical Single-Supply Applications \(\left(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


Lamp Driver


TL/H/9299-11

Driving TTL


TL/H/9299-13


TL/H/9299-14


Typical Single-Supply Applications \(\left(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


TL/H/9299-16


TL/H/9299-17

High Compliance Current Sink


Low Drift Peak Detector


TL/H/9299-19

Ground Referencing a Differential Input Signal


Comparator with Hysteresis


TL/H/9299-20

\section*{Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)}

Voltage Controlled Oscillator Circuit


TL/H/9299-22
*Wide control voltage range: \(0 \mathrm{~V}_{\mathrm{DC}} \leq \mathrm{V}_{\mathrm{C}} \leq 2\left(\mathrm{~V}^{+}-1.5 \mathrm{~V}_{\mathrm{DC}}\right)\)

Photo Voltaic-Cell Amplifier


AC Coupled Inverting Amplifier


Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)



High Input Z, DC Differential Amplifier


Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


Using Symmetrical Amplifiers to Reduce Input Current (General Concept)


TL/H/9299-29

Bridge Current Amplifier


TL/H/9299-30

Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)

Bandpass Active Filter


National Semiconductor Corporation

\section*{LM143/LM343 High Voltage Operational Amplifier}

\section*{General Description}

The LM143 is a general purpose high voltage operational amplifier featuring operation to \(\pm 40 \mathrm{~V}\), complete input overvoltage protection up to \(\pm 40 \mathrm{~V}\) and input currents comparable to those of other super- \(\beta\) op amps. Increased slew rate, together with higher common-mode and supply rejection, insure improved performance at high supply voltages. Operating characteristics, in particular supply current, slew rate and gain, are virtually independent of supply voltage and temperature. Furthermore, gain is unaffected by output loading at high supply voltages due to thermal symmetry on the die. The LM143 is pin compatible with general purpose op amps and has offset null capability.
Application areas include those of general purpose op amps, but can be extended to higher voltages and higher output power when externally boosted. For example, when used in audio power applications, the LM143 provides a power bandwidth that covers the entire audio spectrum. In addition, the LM143 can be reliably operated in environments with large overvoltage spikes on the power supplies, where other internally-compensated op amps would suffer catastrophic failure.
The LM343 is similar to the LM143 for applications in less severe supply voltage and temperature environments.

\section*{Features}
- Wide supply voltage range \(\pm 4.0 \mathrm{~V}\) to \(\pm 40 \mathrm{~V}\)
- Large output voltage swing \(\pm 37 \mathrm{~V}\)
- Wide input common-mode range \(\pm 38 \mathrm{~V}\)
- Input overvoltage protection

Full \(\pm 40 \mathrm{~V}\)
- Supply current is virtually independent of supply voltage and temperature

\section*{Unique Characteristics}
\(\begin{array}{ll}\text { ■ Low input bias current } & 8.0 \mathrm{nA} \\ \text { ■ Low input offset current } & 1.0 \mathrm{nA}\end{array}\)
- High slew rate-essentially independent of temperature and supply voltage \(2.5 \mathrm{~V} / \mu \mathrm{s}\)
- High voltage gain-virtually independent of resistive loading, temperature, and supply voltage 100 k min
- Internally compensated for unity gain
- Output short circuit protection
- Pin compatible with general purpose op amps

\section*{Connection Diagram}


Order Number LM143H or LM343H See NS Package Number H08C

\section*{Absolute Maximum Ratings (Note 1)}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

\section*{(Note 4)}
\begin{tabular}{lcc} 
& LM143 & LM343 \\
Supply Voltage & \(\pm 40 \mathrm{~V}\) & \(\pm 34 \mathrm{~V}\) \\
Power Dissipation (Note 1) & 680 mW & 680 mW \\
Differential Input Voltage (Note 2) & 80 V & 68 V \\
Input Voltage (Note 2) & \(\pm 40 \mathrm{~V}\) & \(\pm 34 \mathrm{~V}\) \\
Operating Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Output Short Circuit Duration & 5 seconds & 5 seconds \\
Lead Temperature (Soldering, 10 sec.) & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) \\
ESD rating to be determined. & &
\end{tabular}

Electrical Characteristics
(Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM143} & \multicolumn{3}{|c|}{LM343} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & 5.0 & & 2.0 & 8.0 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.0 & 3.0 & & 1.0 & 10 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 8.0 & 20 & & 8.0 & 40 & nA \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 10 & 100 & & 10 & 200 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Output Voltage Swing & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}} \geq 5 \mathrm{k} \Omega\) & 22 & 25 & & 20 & 25 & & V \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}, \\
& R_{\mathrm{L}} \geq 100 \mathrm{k} \Omega
\end{aligned}
\] & 100k & 180k & & 70k & 180k & & V/V \\
\hline Common-Mode Rejection Ratio & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 80 & 90 & & 70 & 90 & & dB \\
\hline Input Voltage Range & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 24 & 26 & & 22 & 26 & & V \\
\hline Supply Current (Note 5) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & 4.0 & & 2.0 & 5.0 & mA \\
\hline Short Circuit Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 20 & & & 20 & & mA \\
\hline Slew Rate & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{A}_{V}=1\) & & 2.5 & & & 2.5 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Bandwidth & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{OUT}}=40 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, \\
& R_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{THD} \leq 1 \%
\end{aligned}
\] & & 20k & & & 20k & & Hz \\
\hline Unity Gain Frequency & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.0M & & & 1.0M & & Hz \\
\hline Input Offset Voltage & \[
\begin{aligned}
& T_{A}=\operatorname{Max} \\
& T_{A}=\operatorname{Min}
\end{aligned}
\] & & & \[
\begin{aligned}
& 6.0 \\
& 6.0 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 10 \\
& 10 \\
& \hline
\end{aligned}
\] & mV \\
\hline Input Offset Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\operatorname{Max} \\
& \mathrm{T}_{\mathrm{A}}=\operatorname{Min}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.8 \\
& 1.8 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 4.5 \\
& 7.0 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.8 \\
& 1.8 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 14 \\
& 14
\end{aligned}
\] & nA \\
\hline Input Bias Current & \[
\begin{aligned}
T_{A} & =\operatorname{Max} \\
T_{A} & =\operatorname{Min}
\end{aligned}
\] & & \[
\begin{array}{r}
5.0 \\
16 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 35 \\
& 35
\end{aligned}
\] & & \[
\begin{array}{r}
5.0 \\
16 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 55 \\
& 55
\end{aligned}
\] & nA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& R_{L} \geq 100 \mathrm{k} \Omega, \mathrm{~T}_{A}=\operatorname{Max} \\
& R_{L} \geq 100 \mathrm{k} \Omega, \mathrm{~T}_{A}=\operatorname{Min}
\end{aligned}
\] & \[
\begin{array}{r}
50 \mathrm{k} \\
50 \mathrm{k} \\
\hline
\end{array}
\] & \[
\begin{array}{r}
150 \mathrm{k} \\
220 \mathrm{k} \\
\hline
\end{array}
\] & & \[
\begin{array}{r}
50 \mathrm{k} \\
50 \mathrm{k} \\
\hline
\end{array}
\] & \[
\begin{array}{r}
150 \mathrm{k} \\
220 \mathrm{k} \\
\hline
\end{array}
\] & & V/V \\
\hline Output Voltage Swing & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}} \geq 5.0 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=\operatorname{Max} \\
& \mathrm{R}_{\mathrm{L}} \geq 5.0 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=\mathrm{Min} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 22 \\
& 22
\end{aligned}
\] & \[
\begin{aligned}
& 26 \\
& 25 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
20 \\
20 \\
\hline
\end{tabular} & \[
\begin{aligned}
& 26 \\
& 25
\end{aligned}
\] & & V \\
\hline
\end{tabular}

\footnotetext{
Note 1: Absolute maximum ratings are not necessarily concurrent, and care must be taken not to exceed the maximum junction temperature of the LM143 (150 \({ }^{\circ} \mathrm{C}\) ) or the LM343 \(\left(100^{\circ} \mathrm{C}\right)\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case.

Note 2: For supply voltage less than \(\pm 40 \mathrm{~V}\) for the LM143 and less than \(\pm 34 \mathrm{~V}\) for the LM 343 , the absolute maximum input voltage is equal to the supply voltage.
Note 3: These specifications apply for \(V_{S}= \pm 28 \mathrm{~V}\). For \(L M 143, T_{A}=\max =125^{\circ} \mathrm{C}\) and \(T_{A}=\min =-55^{\circ} \mathrm{C}\). For \(L M 343, T_{A}=\max =70^{\circ} \mathrm{C}\) and \(T_{A}=\min =\)
\(0^{\circ} \mathrm{C}\).
Note 4: Refer to RETS143X for LM143H and LM1536H military specifications.
Note 5: The maximum supply currents are guaranteed at \(V_{S}= \pm 40 \mathrm{~V}\) for the LM143 and \(V_{S}= \pm 34 \mathrm{~V}\) for the LM343.
}


\section*{Typical Performance Characteristics}








Voltage Follower Pulse
Response




Large Signal Frequency


Inverter Pulse Response


TL／H／7783－4

Typical Performance Characteristics (Continued)


\section*{Application Hints (See AN-127)}

The LM143 is designed for trouble free operation at any supply voltage up to and including the guaranteed maximum of \(\pm 40 \mathrm{~V}\). Input overvoltage protection, both common-mode and differential, is \(100 \%\) tested and guaranteed at the maximum supply voltage. Furthermore, all possible high voltage destructive modes during supply voltage turn-on have been eliminated by design. As with most IC op amps, however, certain precautions should be observed to insure that the LM143 remains virtually blow-out proof.
Although output short circuits to ground or either supply can be sustained indefinitely at lower supply voltages, these short circuits should be of limited duration when operating at higher supply voltages. Units can be destroyed by any combination of high ambient temperature, high supply voltages, and high power dissipation which results in excessive die temperature. This is also true when driving low impedance or reactive loads or loads that can revert to low impedance; for example, the LM143 can drive most general purpose op amps outside of the maximum input voltage range, causing heavy current to flow and possibly destroying both devices.
Precautions should be taken to insure that the power supplies never become reversed in polarity-even under transient conditions. With reverse voltage, the IC will conduct excessive current, fusing the internal aluminum interconnects. Voltage reversal between the power supplies will almost always result in a destroyed unit.

In high voltage applications which are sensitive to very low input currents, special precautions should be exercised. For example, with high source resistances, care should be taken to prevent the magnitude of the PC board leakage currents, although quite small, from approaching those of the op amp input currents. These leakage currents become larger at \(125^{\circ} \mathrm{C}\) and are made worse by high supply voltages. To prevent this, PC boards should be properly cleaned and coated to prevent contamination and to provide protection from condensed water vapor when operating below \(0^{\circ} \mathrm{C}\). A guard ring is also recommended to significantly reduce leakage currents from the op amp input pins to the adjacent high voltage pins in the standard op amp pin connection as shown in Figure 1. Figures 2, 3 and 4 show how the guard ring is connected for the three most common op amp configurations.
Finally, caution should be exercised in high voltage applications as electrical shock hazards are present. Since the negative supply is connected to the case, users may inadvertantly contact voltages equal to those across the power supplies.
The LM143 can be used as a plug-in replacement in most general purpose op amp applications. The circuits presented in the following section emphasize those applications which take advantage of the unique high voltage abilities of the LM143.

Application Hints (See AN-127) (Continued)


FIGURE 1. Printed Circuit Layout for Input Guarding with TO-5 Package


TL/H/7783-7
FIGURE 3. Guarded Non-Inverting Amplifier


TL/H/7783-6
FIGURE 2. Guarded Voltage Follower


TL/H/7783-8
FIGURE 4. Guarded Inverting Amplifier

Typical Applications \(\ddagger\) (For more detail see AN-127)



TL/H/7783-10
*R2 may be adjustable to trim the gain.
**R7 may be adjusted to compensate for the resistance tolerance of R4-R7 for best CMR.

Tracking \(\pm 65 \mathrm{~V}, 1\) Amp Power Supply with Short Circuit Protection

\(\ddagger\) The 38 V supplies allow for a \(5 \%\) voltage tolerance. All resistors are \(1 / 2\) watt, except as noted.

Typical Applications \(\ddagger\) (Continued) (For more detail see AN-127)


TL/H/7783-12

Typical Applications \(\ddagger\) (Continued) (For more detail see AN-127)

\(\ddagger\) The 38 V supplies allow for a \(5 \%\) voltage tolerance. All resistors are \(1 / 2\) watt, except as noted.

\section*{LM144/LM344 High Voltage, High Slew Rate Operational Amplifier}

\section*{General Description}

The LM144 is a general purpose high voltage, uncompensated operational amplifier featuring operation to \(\pm 36 \mathrm{~V}\), complete input overvoltage protection up to the supply voltages and input currents comparable to those of other super\(\beta\) op amps. Increased slew rate, together with high com-mon-mode and supply rejection, insure excellent performance at high supply voltages. Operating characteristics, in particular supply current, slew rate and gain, are virtually independent of supply voltage and temperature. Furthermore, due to thermal symmetry on the die, gain is unaffected by output loading at high supply voltages.
With the unique advantages of low input current, high gain, and high slew rate, the LM144 can increase accuracy and useful frequency range in many existing applications. For example, the LM144 is a plug-in replacement for the LM101A, as well as other general purpose op amps.
The LM144 can be compensated with a single capacitor, thus giving the user the ability to optimize ac parameters to suit the application. For example, in applications such as audio power amplifiers, the LM144 with a gain of 10 can provide a \(\pm 30 \mathrm{~V}\) output swing, a slew rate of approximately \(30 \mathrm{~V} / \mu \mathrm{s}\), and a 120 kHz full power bandwidth.

In applications where capacitive loads or cables must be driven, the LM144 can be overcompensated for increased stability.
The LM344 is similar to the LM144 for applications in less severe supply voltage and temperature environments.

\section*{Features}

四 External compensation provides
large power bandwidth ( \(A_{V} \geq 10\) )
120 kHz
(nide operating voltage range \(\pm 4.0 \mathrm{~V}\) to \(\pm 36 \mathrm{~V}\)
■ Large output voltage swing
\(\pm 30 \mathrm{~V}\)
a Wide input common-mode range
- Input overvoltage protection
- Electrical characteristics independent of supply voltage and temperature

\section*{Unique Characteristics}
\begin{tabular}{lr} 
a Low input bias current & 8.0 nA \\
Low input offset current & 1.0 nA \\
( High slew rate \(\left(\mathrm{A}_{\mathrm{V}} \geq 10\right)\) & \(30 \mathrm{~V} / \mu \mathrm{s}\) \\
a High voltage gain & 100 k min
\end{tabular}

国 Offset voltage null capability

\section*{Typical Application}

Large Power Bandwidth, Current Boosted Audio Line Driver


TL/H/7784-1

Absolute Maximum Ratings (These ratings are not concurrent)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 4)
\begin{tabular}{lcc} 
& LM144 & LM344 \\
Supply Voltage & \(\pm 40 \mathrm{~V}\) & \(\pm 34 \mathrm{~V}\) \\
Power Dissipation (Note 1) & 680 mW & 680 mW \\
Differential Input Voltage (Note 2) & 80 V & 68 V \\
Input Voltage (Note 2) & \(\pm 40 \mathrm{~V}\) & \(\pm 34 \mathrm{~V}\) \\
Operating Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Output Short Circuit Duration & 5 seconds & 5 seconds \\
Lead Temperature (Soldering, 10 sec ) & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) \\
ESD rating to be determined. & &
\end{tabular}

Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM144} & \multicolumn{3}{|c|}{LM344} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & 5.0 & & 2.0 & 8.0 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.0 & 3.0 & & 1.0 & 10 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 8.0 & 20 & & 8.0 & 40 & nA \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 10 & 100 & & 10 & 200 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Output Voltage Swing & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}} \geq 5 \mathrm{k} \Omega\) & 22 & 25 & & 20 & 25 & & V \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\
& R_{\mathrm{L}} \geq 100 \mathrm{k} \Omega
\end{aligned}
\] & 100k & 180k & & 70k & 180k & & V/V \\
\hline Common-Mode Rejection Ratio & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 80 & 90 & & 70 & 90 & & dB \\
\hline Input Voltage Range & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 24 & 26 & & 22 & 26 & & V \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & 4.0 & & 2.0 & 5.0 & mA \\
\hline Short Circuit Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 20 & & & 20 & & mA \\
\hline Slew Rate & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, A_{V}=1 \\
& T_{A}=25^{\circ} \mathrm{C}, A_{V}=10, \mathrm{C} 1=3 \mathrm{pF}
\end{aligned}
\] & & \[
\begin{aligned}
& 2.5 \\
& 30 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 2.5 \\
& 30 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& \mathrm{~V} / \mu \mathrm{s}
\end{aligned}
\] \\
\hline Power Bandwidth & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{OUT}}=40 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\
& \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{THD} \leq 1 \%, \mathrm{~A}_{\mathrm{V}}=1
\end{aligned}
\] & & 20k & & & 20k & & Hz \\
\hline Unity Gain Frequency & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.0M & & & 1.0M & & Hz \\
\hline Input Offset Voltage & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\mathrm{Max} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{Min} \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 6.0 \\
& 6.0 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 10 \\
& 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV} \\
& \hline
\end{aligned}
\] \\
\hline Input Offset Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\mathrm{Max} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{Min} \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.8 \\
& 1.8 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 4.5 \\
& 7.0 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 0.8 \\
& 1.8 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 14 \\
& 14 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input Bias Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\operatorname{Max} \\
& \mathrm{T}_{\mathrm{A}}=\operatorname{Min}
\end{aligned}
\] & & \[
\begin{array}{r}
5.0 \\
16 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 35 \\
& 35 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 5.0 \\
& 16 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 55 \\
& 55 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
nA \\
nA
\end{tabular} \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& R_{L} \geq 100 \mathrm{k} \Omega, T_{A}=\operatorname{Max} \\
& R_{L} \geq 100 \mathrm{k} \Omega, \mathrm{~T}_{A}=\operatorname{Min}
\end{aligned}
\] & \[
\begin{aligned}
& 50 \mathrm{k} \\
& 50 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& 150 \mathrm{k} \\
& 220 \mathrm{k}
\end{aligned}
\] & & \[
\begin{aligned}
& 50 \mathrm{k} \\
& 50 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& 150 \mathrm{k} \\
& 220 \mathrm{k}
\end{aligned}
\] & & \[
\begin{aligned}
& \text { V/V } \\
& \mathrm{V} / \mathrm{V}
\end{aligned}
\] \\
\hline Output Voltage Swing & \[
\begin{aligned}
& R_{L} \geq 5.0 \mathrm{k} \Omega, \mathrm{~T}_{A}=\operatorname{Max} \\
& R_{L} \geq 5.0 \mathrm{k} \Omega, \mathrm{~T}_{A}=\mathrm{Min} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 22 \\
& 22 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 26 \\
& 25
\end{aligned}
\] & & 20
20 & \[
\begin{aligned}
& 26 \\
& 25
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM144 is \(150^{\circ} \mathrm{C}\), while that of the LM 344 is \(100^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case.
Note 2: For supply voltage less than \(\pm 40 \mathrm{~V}\) for the LM144 and less than \(\pm 34 \mathrm{~V}\) for the LM344, the absolute maximum input voltage is equal to the supply voltage.
Note 3: These specifications apply for \(V_{S}= \pm 28 \mathrm{~V}\). For the \(\mathrm{LM} 144, \mathrm{~T}_{\mathrm{A}}=\max =125^{\circ} \mathrm{C}\) and \(\mathrm{T}_{\mathrm{A}}=\min =-55^{\circ} \mathrm{C}\). For the \(\mathrm{LM} 344, \mathrm{~T}_{\mathrm{A}}=\max =70^{\circ} \mathrm{C}\) and \(\mathrm{T}_{\mathrm{A}}=\) \(\min =0^{\circ} \mathrm{C}\).
Note 4: Refer to RETS144X for LM144H specifications.

\section*{Typical Performance Characteristics}




Input Current


Voltage Gain



\section*{Typical Performance Characteristics（Continued）}


\section*{Application Hints (See Also AN-127)}

The LM144 is designed for trouble-free operation at any supply voltage up to a maximum of \(\pm 40 \mathrm{~V}\). Input overvoltage protection, both common-mode and differential, is \(100 \%\) tested and guaranteed at the maximum supply voltage. Furthermore, all possible high voltage destructive modes during supply voltage turn-on have been eliminated by design. As with most IC op amps, however, certain precautions should be observed to insure that the LM144 remains virtually blow-out proof.
Although output short circuits to ground or either supply can be sustained indefinitely for supply voltages, below \(\pm 18 \mathrm{~V}\), these short circuits should be of limited duration when operating at higher supply voltages. Units can be destroyed by any combination of high ambient temperature, high supply voltages, and high power dissipation which results in excessive die temperature. This is also true when driving low impedance or reactive loads or loads that can revert to low impedance; for example, the LM144 can drive most general purpose op amps outside of their maximum input voltage range, causing heavy current to flow and possibly destroying both devices.
Precautions should be taken to insure that the power supplies never become reversed in polarity-even under transient conditions. With reverse voltage, the IC will conduct excessive current, fusing the internal aluminum interconnects. Voltage reversal between the power supplies will almost always result in a destroyed unit.
In high voltage applications which are sensitive to very low input currents, special precautions should be exercised.


TL/H/7784-5
Bottom View
FIGURE 1. Printed Circuit Layout for Input Guarding with TO-5 Package

\(R 3 \times \frac{R 1 \times R 2}{R 1+R 2} \quad R_{\text {SOURCE }}\)
TL/H/7784-7

For example, with high source resistances, care should be taken to prevent the magnitude of the PC board leakage currents, although quite small, from approaching those of the op amp input currents. These leakage currents become larger at \(125^{\circ} \mathrm{C}\) and are made worse by high supply voltages. To prevent this, PC boards should be properly cleaned and coated to prevent contamination and to provide protection from condensed water vapor when operating below \(0^{\circ} \mathrm{C}\). A guard ring is also recommended to significantly reduce leakage currents from the op amp input pins to the adjacent high voltge pins in the standard op amp pin connection as shown in Figure 1. Figures 2, 3 and 4 show how the guard ring is connected for the three most common op amp configurations.
The minimum values given for the frequency compensation capacitor are stable only for source resistances less than 10 \(\mathrm{k} \Omega\), stray capacitances on the summing junction less than 5 pF and capacitive loads smaller than 100 pF . If any of these conditions are not met, it becomes necessary to overcompensate the amplifier with a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors or an RC network can be added to isolate capacitive loads. See Figures 5, 6 and 7.
Finally, caution should be exercised in high voltage applications as electrical shock hazards are present. Since the negative supply is connected to the case, users may inadvertantly contact voltages equal to those across the power supplies.

\(R_{1}=R_{\text {SOURCE }}\)
TL/H/7784-6
FIGURE 2. Guarded Voltage Follower


TL/H/7784-8
FIGURE 4. Guarded Inverting Amplifier

\section*{Application Hints（Continued）}


FIGURE 5．Single Pole Compensation


FIGURE 7．Compensating For Stray Input Capacitances or Large Feedback Resistor


TL／H／7784－13
FIGURE 9．Balancing Circuit


TL／H／7784－10
FIGURE 6．Isolating Large Capacitive Loads


FIGURE 8．Protecting Against Gross Fault Conditions

\section*{Connection Diagram}


TL／H／7784－14
Top View
Pin 4 is connected to case
Order Number LM144H or LM344H See NS Package Number H08C


TL/H/7784-2

\section*{LM146/LM246/LM346 Programmable Quad Operational Amplifiers}

\section*{General Description}

The LM146 series of quad op amps consists of four independent, high gain, internally compensated, low power, programmable amplifiers. Two external resistors ( \(\mathrm{R}_{\mathrm{SET}}\) ) allow the user to program the gain bandwidth product, slew rate, supply current, input bias current, input offset current and input noise. For example, the user can trade-off supply current for bandwidth or optimize noise figure for a given source resistance. In a similar way, other amplifier characteristics can be tailored to the application. Except for the two programming pins at the end of the package, the LM146 pin-out is the same as the LM124 and LM148.

Features (ISET \(=10 \mu \mathrm{~A})\)
- Programmable electrical characteristics
- Battery-powered operation
- Low supply current
\(350 \mu \mathrm{~A}\) amplifier
- Guaranteed gain bandwidth product \(0.8 \mathrm{MHz} \min\)
- Large DC voltage gain
- Low noise voltage 120 dB
\(28 \mathrm{nV} / \sqrt{\mathrm{Hz}}\)
- Wide power supply range \(\pm 1.5 \mathrm{~V}\) to \(\pm 22 \mathrm{~V}\)
- Class \(A B\) output stage-no crossover distortion
- Ideal pin out for Biquad active filters

■ Input bias currents are temperature compensated

Connection Diagram (Dual-In-Line Package, Top View)


TL/H/5654-1
Order Number LM146J, LM246J, LM346J, LM346M or LM346N
See NS Package Number J16A, M16A or N16A

\section*{Schematic Diagram}


Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 5)
\begin{tabular}{|c|c|c|c|}
\hline & LM146 & LM246 & LM346 \\
\hline Supply Voltage & \(\pm 22 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
\hline Differential Input Voltage (Note 1) & \(\pm 30 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) \\
\hline CM Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) \\
\hline Power Dissipation (Note 2) & 900 mW & 500 mW & 500 mW \\
\hline Output Short-Circuit Duration (Note 3) & Indefinite & Indefinite & Indefinite \\
\hline Operating Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline Maximum Junction Temperature & \(150^{\circ} \mathrm{C}\) & \(110^{\circ} \mathrm{C}\) & \(100^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ}\) \\
\hline Lead Temperature (Soldering, 10 seconds) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
\hline Thermal Resistance ( \(\left.\theta_{\mathrm{j}} \mathrm{A}\right)\), (Note 2) & & & \\
\hline Cavity DIP (J) Pd & 900 mW & 900 mW & 900 mW \\
\hline \(\theta_{\mathrm{j}} \mathrm{A}\) & \(100^{\circ} \mathrm{C} / \mathrm{W}\) & \(100^{\circ} \mathrm{C} / \mathrm{W}\) & \(100^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Small Outline (M) \(\boldsymbol{\theta}_{\mathrm{jA}}\) & & & \(115^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Molded DIP (N) Pd & & & 500 mW \\
\hline \(\theta_{j} \mathrm{~A}\) & & & \(90^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Soldering Information & & & \\
\hline Dual-In-Line Package & & & \\
\hline Soldering (10 seconds) & \(+260^{\circ} \mathrm{C}\) & \(+260^{\circ} \mathrm{C}\) & \(+260^{\circ} \mathrm{C}\) \\
\hline Small Outline Package & & & \\
\hline Vapor Phase (60 seconds) & \(+215^{\circ} \mathrm{C}\) & \(+215^{\circ} \mathrm{C}\) & \(+215^{\circ} \mathrm{C}\) \\
\hline Infrared (15 seconds) & \(+220^{\circ} \mathrm{C}\) & \(+220^{\circ} \mathrm{C}\) & \(+220^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating is to be determined.
DC Electrical Characteristics \(\left(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{SET}}=10 \mu \mathrm{~A}\right.\), Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM146} & \multicolumn{3}{|c|}{LM246/LM346} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.5 & 5 & & 0.5 & 6 & mV \\
\hline Input Offset Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2 & 20 & & 2 & 100 & nA \\
\hline Input Bias Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 50 & 100 & & 50 & 250 & nA \\
\hline Supply Current (4 Op Amps) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.4 & 2.0 & & 1.4 & 2.5 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \Delta \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 100 & 1000 & & 50 & 1000 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Input CM Range & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 13.5\) & \(\pm 14\) & & \(\pm 13.5\) & \(\pm 14\) & & V \\
\hline CM Rejection Ratio & \(\mathrm{R}_{S} \leq 10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 80 & 100 & & 70 & 100 & & dB \\
\hline Power Supply Rejection Ratio & \(\mathrm{R}_{S} \leq 10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 80 & 100 & & 74 & 100 & & dB \\
\hline Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{T}_{A}=25^{\circ} \mathrm{C}\) & \(\pm 12\) & \(\pm 14\) & & \(\pm 12\) & \(\pm 14\) & & V \\
\hline Short-Circuit & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 5 & 20 & 35 & 5 & 20 & 35 & mA \\
\hline Gain Bandwidth Product & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.8 & 1.2 & & 0.5 & 1.2 & & MHz \\
\hline Phase Margin & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 60 & & & 60 & & Deg \\
\hline Slew Rate & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.4 & & & 0.4 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Input Noise Voltage & \(\mathrm{f}=1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 28 & & & 28 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline Channel Separation & \[
\begin{aligned}
& R_{L}=10 \mathrm{k} \Omega, \Delta V_{O U T}=0 \mathrm{~V} \text { to } \\
& \pm 12 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 120 & & & 120 & & dB \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.0 & & & 1.0 & & \(\mathrm{M} \Omega\) \\
\hline Input Capacitance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & & & 2.0 & & pF \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 50 \Omega\) & & 0.5 & 6 & & 0.5 & 7.5 & mV \\
\hline Input Offset Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & & 2 & 25 & & 2 & 100 & nA \\
\hline Input Bias Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & & 50 & 100 & & 50 & 250 & nA \\
\hline Supply Current (4 Op Amps) & & & 1.7 & 2.2 & & 1.7 & 2.5 & mA \\
\hline Large Signal Voltage Gain & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \Delta \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}\) & 50 & 1000 & & 25 & 1000 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline
\end{tabular}

DC Electrical Characteristics
(Continued) \(\left(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{SET}}=1 \mu \mathrm{~A}\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM146} & \multicolumn{3}{|c|}{LM246/LM346} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input CM Range & & \(\pm 13.5\) & \(\pm 14\) & & \(\pm 13.5\) & \(\pm 14\) & & V \\
\hline CM Rejection Ratio & \(\mathrm{R}_{S} \leq 50 \Omega\) & 70 & 100 & & 70 & 100 & & dB \\
\hline Power Supply Rejection Ratio & \(\mathrm{R}_{S} \leq 50 \Omega\) & 76 & 100 & & 74 & 100 & & dB \\
\hline Output Voltage Swing & \(R_{L} \geq 10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 14\) & & \(\pm 12\) & \(\pm 14\) & & V \\
\hline Input Offset Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 50 \Omega, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.5 & 5 & & 0.5 & 7 & mV \\
\hline Input Bias Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 7.5 & 20 & & 7.5 & 100 & nA \\
\hline Supply Current (4 Op Amps) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 140 & 250 & & 140 & 300 & \(\mu \mathrm{A}\) \\
\hline Gain Bandwidth Product & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 80 & 100 & & 50 & 100 & & kHz \\
\hline
\end{tabular}

DC Electrical Characteristics \(\left(\mathrm{V}_{\mathrm{S}}= \pm 1.5 \mathrm{~V}, \mathrm{I}_{\text {SET }}=10 \mu \mathrm{~A}\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM146} & \multicolumn{3}{|c|}{LM246/LM346} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \[
\begin{aligned}
& \mathrm{V}_{C M}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 50 \Omega, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.5 & 5 & & 0.5 & 7 & mV \\
\hline Input CM Range & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 0.7\) & & & \(\pm 0.7\) & & & V \\
\hline CM Rejection Ratio & \(\mathrm{R}_{S} \leq 50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 80 & & & 80 & & dB \\
\hline Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 0.6\) & & & \(\pm 0.6\) & & & V \\
\hline
\end{tabular}

Note 1: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 2: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by \(T_{j M A X}, \theta_{\mathrm{j} A}\), and the ambient temperature, \(T_{A}\). The maximum available power dissipation at any temperature is \(\mathrm{P}_{\mathrm{d}}=\left(\mathrm{T}_{\mathrm{jMAX}}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{jA}}\) or the \(25^{\circ} \mathrm{C} \mathrm{P}_{\mathrm{dMAX}}\), whichever is less.
Note 3: Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
Note 4: These specifications apply over the absolute maximum operating temperature range unless otherwise noted.
Note 5: Refer to RETS146X for LM146J military specifications.

\section*{Typical Performance Characteristics}









\section*{Typical Performance Characteristics}



Transient Response Test Circuit


\section*{Application Hints}

Avoid reversing the power supply polarity; the device will fail.

Common-Mode Input Voltage: The negative commonmode voltage limit is one diode drop above the negative supply voltage. Exceeding this limit on either input will result in an output phase reversal. The positive common-mode limit is typically 1 V below the positive supply voltage. No output phase reversal will occur if this limit is exceeded by either input.
Output Voltage Swing vs \(\mathbf{I S E T : ~}_{\text {: }}\) For a desired output voltage swing the value of the minimum load depends on the positive and negative output current capability of the op amp. The maximum available positive output current, ( \(\mathrm{I}_{\mathrm{CL}+}\) ), of the device increases with \(\mathrm{I}_{\text {SET }}\) whereas the negative output current ( \(\mathrm{I}_{\mathrm{CL}}\) ) is independent of \(\mathrm{I}_{\mathrm{SET}}\). Figure 1 illustrates the above.


TL/H/5654-7
FIGURE 1. Output Current Limit vs ISET

Input Capacitance: The input capacitance, \(\mathrm{C}_{\mathrm{IN}}\), of the LM146 is approximately 2 pF ; any stray capacitance, \(\mathrm{C}_{\mathrm{S}}\), (due to external circuit circuit layout) will add to \(\mathrm{C}_{\mid \mathrm{N}}\). When resistive or active feedback is applied, an additional pole is added to the open loop frequency response of the device. For instance with resistive feedback (Figure 2), this pole occurs at \(1 / 2 \pi(R 1 \| R 2)\left(\mathrm{C}_{\mathrm{I}}+\mathrm{C}_{\mathrm{S}}\right)\). Make sure that this pole occurs at least 2 octaves beyond the expected -3 dB frequency corner of the closed loop gain of the amplifier; if not, place a lead capacitor in the feedback such that the time constant of this capacitor and the resistance it parallels is equal to the \(R_{I}\left(C_{S}+C_{I N}\right)\), where \(R_{l}\) is the input resistance of the circuit.


TL/H/5654-9
FIGURE 2

Temperature Effect on the GBW: The GBW (gain bandwidth product), of the LM146 is directly proportional to ISET and inversely proportional to the absolute temperature. When using resistors to set the bias current, ISET, of the device, the GBW product will decrease with increasing temperature. Compensation can be provided by creating an ISET current directly proportional to temperature (see typical applications).

Isolation Between Amplifiers: The LM146 die is isothermally layed out such that crosstalk between all 4 amplifiers is in excess of \(-105 \mathrm{~dB}(\mathrm{DC})\). Optimum isolation (better than -110 dB ) occurs between amplifiers A and \(\mathrm{D}, \mathrm{B}\) and C ; that is, if amplifier A dissipates power on its output stage, amplifier \(D\) is the one which will be affected the least, and vice versa. Same argument holds for amplifiers B and C.
LM146 Typical Performance Summary: The LM146 typical behaviour is shown in Figure 3. The device is fully predictable. As the set current, I ISET, increases, the speed, the bias current, and the supply current increase while the noise power decreases proportionally and the \(\mathrm{V}_{\mathrm{OS}}\) remains constant. The usable GBW range of the op amp is 10 kHz to \(3.5-4 \mathrm{MHz}\).


TL/H/5654-8
FIGURE 3. LM146 Typical Characteristics

Low Power Supply Operation: The quad op amp operates down to \(\pm 1.3 \mathrm{~V}\) supply. Also, since the internal circuitry is biased through programmable current sources, no degradation of the device speed will occur.
Speed vs Power Consumption: LM146 vs LM4250 (single programmable). Through Figure 4, we observe that the LM146's power consumption has been optimized for GBW products above 200 kHz , whereas the LM4250 will reach a GBW of no more than 300 kHz . For GBW products below 200 kHz , the LM4250 will consume less power.


TL/H/5654-10

FIGURE 4. LM146 vs LM4250

Dual Supply or Negative Supply Biasing
\[
\mathrm{I}_{\mathrm{SET}} \cong \frac{|\mathrm{~V}-|-0.6 \mathrm{~V}}{\mathrm{R}_{\mathrm{SET}}}
\]

Current Source Biasing with Temperature Compensation

- The LM334 provides an ISET directly proportional to absolute temperature. This cancels the slight GBW product Temperature coefficient of the LM346.

\[
\mathrm{I}_{\mathrm{SET}} \cong \frac{\mathrm{~V}+-0.6 \mathrm{~V}}{\mathrm{R}_{\mathrm{SET}}}
\]

Biasing all 4 Amplifiers with Single Current Source


TL/H/5654-11
- For \(I_{\text {SET1 }} \cong I_{\text {SET2 }}\) resistors R1 and R2 are not required if a slight error between the 2 set currents can be tolerated. If not, then use R1 = R2 to create a 100 mV drop across these resistors.

\section*{Active Filters Applications}

Basic (Non-Inverting "State Variable") Active Filter Building Block


TL/H/5654-12
- The LM146 quad programmable op amp is especially suited for active filters because of their adequate GBW product
and low power consumption.
Circuit synthesis equations (for circuit analysis equations, consult with the LM148 data sheet).
Need to know desired: \(f_{0}=\) center frequency measured at the BP output
\(Q_{0}=\) quality factor measured at the BP output
\(H_{0}=\) gain at the output of interest (BP or HP or LP or all of them)
- Relation between different gains: \(H_{0(B P)}=0.316 \times Q_{0} \times H_{0(L P) ;} H_{0(L P)}=10 \times H_{0(H P)}\)
- \(\mathrm{R} \times \mathrm{C}=\frac{5.033 \times 10^{-2}}{\mathrm{f}_{\mathrm{o}}}(\mathrm{sec})\)
- For \(B P\) output: \(R_{Q}=\left(\frac{3.478 Q_{0}-H_{0(B P)}}{10^{5}}-\frac{H_{0(B P)}}{10^{5} \times 3.748 \times Q_{0}}\right)^{-1} ; R_{I N}=\frac{\left(\frac{3.478 Q_{0}}{H_{0(B P)}}-1\right)}{\frac{1}{R Q}+10^{-5}}\)
- For HP ouput: \(R_{Q}=\frac{1.1 \times 10^{5}}{3.478 Q_{0}\left(1.1-H_{O(H P)}\right)-H_{o(H P)}} ; \mathrm{R}_{I N}=\frac{\frac{1.1}{H_{0(H P)}}-1}{\frac{1}{R Q}+10^{-5}}\)

Note. All resistor values are given in ohms.
- For LP output: \(R_{Q}=\frac{11 \times 10^{5}}{3.478 Q_{0}\left(11-H_{0(L P)}\right)-H_{0(L P)}} ; R_{I N}=\frac{\frac{11}{H_{0(L P)}}-1}{\frac{1}{R Q}+10^{-5}}\)
- For BR (notch) output: Use the 4th amplifier of the LM146 to sum the LP and HP outputs of the basic filter.

\[
\sqrt{\frac{R_{H}}{R_{L}}}=0.316 \frac{f_{\text {notch }}}{f_{0}}
\]

- Where to use amplifier \(\mathbf{C}\) : Examine the above gain relations and determine the dynamics of the filter. Do not allow slew rate limiting in any output \(\left(V_{H P}, V_{B P}\right.\), \(V_{\mathrm{LP}}\) ), that is:
\[
V_{\text {IN(peak) }}<63.66 \times 10^{3} \times \frac{I_{\text {SET }}}{10 \mu \mathrm{~A}} \times \frac{1}{f_{0} \times H_{0}}(\text { Volts })
\]

If necessary, use amplifier C , biased at higher \(\mathrm{I}_{\mathrm{SET}}\), where you get the largest output swing.
Deviation from Theoretical Predictions: Due to the finite GBW products of the op amps the \(f_{0}, Q_{0}\) will be slightly different from the theoretical predictions.
\(f_{\text {real }} \cong \frac{f_{o}}{1+\frac{2 f_{0}}{G B W}}, Q_{\text {real }} \cong \frac{Q_{0}}{1-\frac{3.2 f_{0} \times Q_{0}}{G B W}}\)

\section*{Active Filters Applications (Continued)}

\section*{A Simple-to-Design BP, LP Filter Building Block}


TL/H/5654-14
- If resistive biasing is used to set the LM346 performance, the \(Q_{0}\) of this filter building block is nearly insensitive to the op amp's GBW product temperature drift; it has also better noise performance than the state variable filter.

\section*{Circuit Synthesis Equations}
\(H_{0(B P)}=Q_{0} H_{o(L P)} ; R \times C=\frac{0.159}{f_{0}} ; R_{Q}=Q_{0} \times R ; R_{I N}=\frac{R_{Q}}{H_{0(B P)}}=\frac{R}{H_{0(L P)}}\)
- For the eventual use of amplifier C , see comments on the previous page.

\section*{A 3-Amplifier Notch Filter (or Elliptic Filter Building Block)}


Circuit Synthesis Equations
\(R \times C=\frac{0.159}{f_{0}} ; R_{O}=Q_{O} \times R ; R_{I N}=\frac{0.159 \times f_{0}}{C^{\prime} \times f^{2}{ }_{\text {notch }}}\)
\(\left.H_{o(B R)}\right|_{f \ll f_{\text {notch }}}=\left.\frac{R}{R_{I N}} H_{0(B R)}\right|_{f \gg f_{\text {notch }}}=\frac{C^{\prime}}{C}\)
\(\bullet\) For nothing but a notch output: \(\mathrm{R}_{\mathrm{IN}}=\mathrm{R}, \mathrm{C}^{\prime}=\mathrm{C}\).

\section*{Active Filters Applications (Continued)}

\section*{Capacitorless Active Filters (Basic Circuit)}


TL/H/5654-16
- This is a BP, LP, BR filter. The filter characteristics are created by using the tunable frequency response of the LM346.
- Limitations: \(Q_{0}<10, f_{0} \times Q_{0}<1.5 \mathrm{MHz}\), output voltage should not exceed \(\operatorname{Vpeak}(\) out \() \leq \frac{63.66 \times 10^{3}}{f_{0}} \times \frac{\operatorname{lseT}_{\text {SET }}(\mu \mathrm{A})}{10 \mu \mathrm{~A}}\)
- Design equations: \(a=\frac{R 6+R 5}{R 6}, b=\frac{R 2}{R 1+R 2}, c=\frac{R 3}{R 3+R 4}, d=\frac{R 7}{R 8+R 7}, e=\frac{R 10}{R(+R 10}, f_{0(B P)}=f_{u} \sqrt{\frac{b}{a}}, H_{0(B P)}=a \times c, H_{0(L P)}=\frac{c}{b}, Q_{0}=\sqrt{a \times b}\)
\(f_{0(B R)}=f_{O(B P),}\left(1-\frac{c}{b}\right) \cong f_{O(B P)}(C \ll 1)\) provided that \(d=H_{0(B P)} \times e, H_{O(B R)}=\frac{R 10}{R 9}\).
- Advantage: \(f_{0} Q_{0}, H_{0}\) can be independently adjusted; that is, the filter is extremely easy to tune.
- Tuning procedure (ex. BP tuning)
1. Pick up a convenient value for \(b\); \((b<1)\)
2. Adjust \(Q_{0}\) through R5
3. Adjust \(\mathrm{H}_{\mathrm{O}}(\mathrm{BP})\) through R4
4. Adjust \(f_{0}\) through R RET

A 4th Order Butterworth Low Pass Capacitorless Filter


TL/H/5654-17
Ex: \(f_{c}=20 \mathrm{kHz}, H_{0}\) (gain of the filter) \(=1, Q_{01}=0.541, Q_{02}=1.306\).
- Since for this filter the GBW product of all 4 amplifiers has been designed to be the same ( \(\sim 1 \mathrm{MHz}\) ) only one current source can be used to bias the circuit. Fine tuning can be further accomplished through \(\mathrm{R}_{\mathrm{b}}\).

\section*{Miscellaneous Applications}

\section*{A Unity Gain Follower} with Bias Current Reduction

Circuit Shutdown


For better performance, use a matched NPN pair.


By pulling the SET pin(s) to \(\mathrm{V}^{-}\)the op amp(s) shuts down and its output goes to a high impedance state. According to this property, the LM346 can be used as a very low speed analog switch.

Voice Activated Switch and Amplifier


Miscellaneous Applications（Continued）
X10 Micropower Instrumentation Amplifier with Buffered Input Guarding


\section*{LM148／LM149 Series Quad 741 Op Amp}

\section*{LM148／LM248／LM348 Quad 741 Op Amps \\ LM149／LM249／LM349 Wide Band Decompensated（Av（MIN）\(=5\) ）}

\section*{General Description}

The LM148 series is a true quad 741．It consists of four independent，high gain，internally compensated，low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar 741 operational amplifier．In addition the total supply current for all four amplifiers is comparable to the supply current of a single 741 type op amp．Other features include input off－ set currents and input bias current which are much less than those of a standard 741．Also，excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize ther－ mal coupling．The LM149 series has the same features as the LM148 plus a gain bandwidth product of 4 MHz at a gain of 5 or greater．
The LM148 can be used anywhere multiple 741 or 1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required．

\section*{Features}

⿴囗㐅⿳一⿰𠄌丨女
卥 Low supply current drain \(0.6 \mathrm{~mA} /\) Amplifier
■ Class AB output stage－no crossover distortion
（ Pin compatible with the LM124
\(\begin{array}{lr}\text { Low input offset voltage } & 1 \mathrm{mV} \\ \text { Low input offset current } & 4 \mathrm{nA} \\ \text {（aw input bias current } & 30 \mathrm{nA}\end{array}\)
Gain bandwidth product
LM148（unity gain）
1.0 MHz

LM149（ \(A_{V} \geq 5\) ）
4 MHz
凹 High degree of isolation between amplifiers 120 dB
© Overload protection for inputs and outputs

\section*{Schematic Diagram}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 4)

Supply Voltage
Differential Input Voltage
Output Short Circuit Duration (Note 1)
Power Dissipation ( \(\mathrm{P}_{\mathrm{d}}\) at \(25^{\circ} \mathrm{C}\) ) and
Thermal Resistance ( \(\theta_{\mathrm{j}}\) ), (Note 2)
\begin{tabular}{cc} 
Molded DIP (N) & \(\mathrm{P}_{\mathrm{d}}\) \\
& \(\theta_{\mathrm{jA}}\) \\
Cavity DIP (J) & \(\mathrm{P}_{\mathrm{d}}\) \\
& \(\theta_{\mathrm{JA}}\)
\end{tabular}

Maximum Junction Temperature ( \(\mathrm{T}_{\mathrm{j} M A X}\) )
Operating Temperature Range
Storage Temperature Range
Lead Temperature (Soldering, 10 sec .) Ceramic
Lead Temperature (Soldering, 10 sec.) Plastic
Soldering Information
Dual-In-Line Package
\begin{tabular}{llll} 
Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & & & \\
Vapor Phase (60 seconds) & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) \\
Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\) & \(220^{\circ} \mathrm{C}\) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

Vapor Phase (60 seconds) Infrared (15 seconds)

LM148/LM149
\(\pm 22 \mathrm{~V}\)
\(\pm 44 \mathrm{~V}\)
Continuous
-
-
1100 mW
\(110^{\circ} \mathrm{C} / \mathrm{W}\)
\(150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \(300^{\circ} \mathrm{C}\)

LM248/LM249 \(\pm 18 \mathrm{~V}\)

LM348/LM349
\(\pm 36 \mathrm{~V}\)
Continuous
—

800 mW \(110^{\circ} \mathrm{C} / \mathrm{W}\)
\(110^{\circ} \mathrm{C}\)
\(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \(300^{\circ} \mathrm{C}\)
\(\pm 18 \mathrm{~V}\)
\(\pm 36 \mathrm{~V}\)
Continuous

750 mW \(100^{\circ} \mathrm{C} / \mathrm{W}\) 700 mW \(110^{\circ} \mathrm{C} / \mathrm{W}\) \(100^{\circ} \mathrm{C}\)
\(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(300^{\circ} \mathrm{C}\)
\(260^{\circ} \mathrm{C}\)

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|l|}{LM148/LM149} & \multicolumn{3}{|l|}{LM248/LM249} & \multicolumn{3}{|l|}{LM348/LM349} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & & 1.0 & 5.0 & & 1.0 & 6.0 & & 1.0 & 6.0 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4 & 25 & & 4 & 50 & & 4 & 50 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 30 & 100 & & 30 & 200 & & 30 & 200 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.8 & 2.5 & & 0.8 & 2.5 & & 0.8 & 2.5 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current All Amplifiers & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 2.4 & 3.6 & & 2.4 & 4.5 & & 2.4 & 4.5 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\end{aligned}
\] & 50 & 160 & & 25 & 160 & & 25 & 160 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Amplifier to Amplifier Coupling & \[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}
\] (Input Referred) See Crosstalk Test Circuit & & -120 & & & -120 & & & -120 & & dB \\
\hline Small Signal Bandwidth & \[
\begin{gathered}
\text { LM148 Series } \\
T_{A}=25^{\circ} \mathrm{C} \\
\text { LM149 Series }
\end{gathered}
\] & & \[
\begin{aligned}
& 1.0 \\
& 4.0
\end{aligned}
\] & & & \[
\begin{aligned}
& 1.0 \\
& 4.0
\end{aligned}
\] & & & \[
\begin{aligned}
& 1.0 \\
& 4.0
\end{aligned}
\] & & \begin{tabular}{l}
MHz \\
MHz
\end{tabular} \\
\hline Phase Margin & \[
\begin{aligned}
& \text { LM148 Series }\left(A_{V}=1\right) \\
& T_{A}=25^{\circ} C \\
& \text { LM149 Series }\left(A_{V}=5\right)
\end{aligned}
\] & & \[
\begin{aligned}
& 60 \\
& 60
\end{aligned}
\] & & & \[
\begin{aligned}
& 60 \\
& 60
\end{aligned}
\] & & & \[
\begin{aligned}
& 60 \\
& 60
\end{aligned}
\] & & \begin{tabular}{l}
degrees \\
degrees
\end{tabular} \\
\hline Slew Rate & \[
\begin{aligned}
& \text { LM148 Series }\left(A_{V}=1\right) \\
& T_{A}=25^{\circ} \mathrm{C} \\
& \text { LM149 Series }\left(A_{V}=5\right)
\end{aligned}
\] & & \[
\begin{aligned}
& 0.5 \\
& 2.0
\end{aligned}
\] & & & \[
\begin{aligned}
& 0.5 \\
& 2.0
\end{aligned}
\] & & & \[
\begin{aligned}
& 0.5 \\
& 2.0
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& \mathrm{~V} / \mu \mathrm{s}
\end{aligned}
\] \\
\hline Output Short Circuit Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 25 & & & 25 & & & 25 & & mA \\
\hline Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & & & 6.0 & & & 7.5 & & & 7.5 & mV \\
\hline Input Offset Current & & & & 75 & & & 125 & & & 100 & nA \\
\hline Input Bias Current & & & & 325 & & & 500 & & & 400 & nA \\
\hline
\end{tabular}

Electrical Characteristics (Note 3) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|l|}{LM148/LM149} & \multicolumn{3}{|l|}{LM248/LM249} & \multicolumn{3}{|l|}{LM348/LM349} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \\
& R_{\mathrm{L}}>2 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & 25 & & & 15 & & & 15 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Output Voltage Swing & \[
\begin{aligned}
\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} & =10 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{L}} & =2 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 12 \\
& +10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 13 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Input Voltage Range & \(V_{S}= \pm 15 \mathrm{~V}\) & \(\pm 12\) & & & \(\pm 12\) & & & \(\pm 12\) & & & V \\
\hline Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 & 90 & & 70 & 90 & & 70 & 90 & & dB \\
\hline Supply Voltage Rejection & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) & 77 & 96 & & 77 & 96 & & 77 & 96 & & dB \\
\hline
\end{tabular}

Note 1: Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
Note 2: The maximum power dissipation for these devices must be derated at elevated temperatures and is dicated by \(\mathrm{T}_{\mathrm{jMAX}}, \theta_{\mathrm{j} A}\), and the ambient temperature, \(T_{A}\). The maximum available power dissipation at any temperature is \(P_{d}=\left(T_{j M A X}-T_{A}\right) / \theta_{j A}\) or the \(25^{\circ} C P_{d M A X}\), whichever is less.
Note 3: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\) and over the absolute maximum operating temperature range ( \(T_{L} \leq T_{A} \leq T_{H}\) ) unless otherwise noted.
Note 4: Refer to RETS 148X for LM148 military specifications.

\section*{Cross Talk Test Circuit}



TL/H/7786-7

\(V_{S}= \pm 15 \mathrm{~V}\)
back connection) and the capacitance to reduce the phase shift resulting from the capacitive loading.
The output current of each amplifier in the package is limited. Short circuits from an output to either ground or the power supplies will not destroy the unit. However, if multiple output shorts occur simultaneously, the time duration should be short to prevent the unit from being destroyed as a result of excessive power dissipation in the IC chip.
As with most amplifiers, care should be taken lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole which capacitance from the input to ground creates.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

T B)

\section*{Application Hints}

The LM148 series are quad low power 741 op amps. In the proliferation of quad op amps, these are the first to offer the convenience of familiar, easy to use operating characteristics of the 741 op amp. In those applications where 741 op amps have been employed, the LM148 series op amps can be employed directly with no change in circuit performance.
The LM149 series has the same characteristics as the LM148 except it has been decompensated to provide a wider bandwidth. As a result the part requires a minimum gain of 5 .
The package pin-outs are such that the inverting input of each amplifier is adjacent to its output. In addition, the amplifier outputs are located in the corners of the package which simplifies PC board layout and minimizes package related capacitive coupling between amplifiers.
The input characteristics of these amplifiers allow differential input voltages which can exceed the supply voltages. In addition, if either of the input voltages is within the operating common-mode range, the phase of the output remains correct. If the negative limit of the operating common-mode range is exceeded at both inputs, the output voltage will be positive. For input voltages which greatly exceed the maximum supply voltages, either differentially or common-mode, resistors should be placed in series with the inputs to limit the current.
Like the LM741, these amplifiers can easily drive a 100 pF capacitive load throughout the entire dynamic output voltage and current range. However, if very large capacitive loads must be driven by a non-inverting unity gain amplifier, a resistor should be placed between the output (and feed-

\section*{Typical Performance Characteristics}



Common-Mode Rejection Ratio





Open Loop Frequency Response



Output Impedance



\section*{Typical Performance Characteristics (Continued)}



Typical Applications-LM148
One Decade Low Distortion Sinewave Generator

\(f=\frac{1}{2 \pi R 1 C 1} \times \sqrt{K}, K=\frac{R 4 R 5}{R 3}\left(\frac{1}{r_{D S}}+\frac{1}{R 4}+\frac{1}{R 5}\right), \quad r_{D S} \approx \frac{R_{O N}}{\left(1-\frac{V_{G S}}{V_{P}}\right)^{1 / 2}}\)
\(\mathrm{f}_{\mathrm{MAX}}=5 \mathrm{kHz}, \mathrm{THD} \leq 0.03 \%\)
\(\mathrm{R} 1=100 \mathrm{k}\) pot. \(\mathrm{C} 1=0.0047 \mu \mathrm{~F}, \mathrm{C} 2=0.01 \mu \mathrm{~F}, \mathrm{C} 3=0.1 \mu \mathrm{~F}, \mathrm{R} 2=\mathrm{R} 6=\mathrm{R} 7=1 \mathrm{M}\),
R3 \(=5.1 \mathrm{k}, \mathrm{R} 4=12 \Omega, \mathrm{R} 5=240 \Omega, \mathrm{Q}=\mathrm{NS} 5102, \mathrm{D} 1=1 \mathrm{~N} 914, \mathrm{D} 2=3.6 \mathrm{~V}\) avalanche
diode (ex. LM103), \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)
A simpler version with some distortion degradation at high frequencies can be made by using A1 as a simple inverting amplifier, and by putting back to back zeners in the feedback loop of A3.

Low Cost Instrumentation Amplifier


TL/H/7786-9
\(V_{\text {OUT }}=2\left(\frac{2 R}{R 1}+1\right), V_{\bar{S}}-3 V \leq V_{I N C M} \leq V_{S}{ }^{+}-3 V\),
\(V_{S}= \pm 15 \mathrm{~V}\)
\(R=R 2\), trim R2 to boost CMRR

\section*{Typical Applications-LM148 (Continued)}

Low Drift Peak Detector with Bias Current Compensation


\section*{Universal State-Space Filter}

\(\frac{V_{(s)}}{V_{I N(s)}}=\frac{N_{(s)}}{D_{(s)}}, D(s)=s^{2}+\frac{S \omega_{0}}{Q}+\omega_{0}{ }^{2}\)
TL/H/7786-11
\(N_{H P(s)}=S^{2} H_{O H P}, N_{B P(s)}=\frac{-s \omega_{\mathrm{O}} H_{\mathrm{OBP}}}{Q} N_{\mathrm{LP}}=\omega_{0}{ }^{2} H_{\mathrm{OLP}}\).
\(\mathrm{f}_{0}=\frac{1}{2 \pi} \sqrt{\frac{\mathrm{R} 6}{\mathrm{R} 5}} \sqrt{\frac{1}{\mathrm{t} 1 \mathrm{t} 2}}, \mathrm{t}_{\mathrm{i}}=\mathrm{R}_{\mathrm{i}} \mathrm{C}_{i}, \mathrm{Q}=\left(\frac{1+\mathrm{R} 4|\mathrm{R} 3+\mathrm{R} 4| \mathrm{R} 0}{1+\mathrm{R} 6 \mid \mathrm{R} 5}\right)\left(\frac{\mathrm{R} 6}{\mathrm{R} 5} \frac{\mathrm{t}_{1}}{\mathrm{t}_{2}}\right)^{1 / 2}\)
\(f_{\text {NOTCH }}=\frac{1}{2 \pi}\left(\frac{R_{H}}{R_{L} t_{1} t_{2}}\right)^{1 / 2}, H_{\text {OHP }}=\frac{1+\mathrm{R}_{2} \mid \mathrm{R} 5}{1+\mathrm{R} 3|\mathrm{RO} 0+\mathrm{R} 3| \mathrm{R} 4}, \mathrm{H}_{\mathrm{OBP}}=\frac{1+\mathrm{R} 4|\mathrm{R} 3+\mathrm{R} 4| \mathrm{R} 0}{1+\mathrm{R} 3|\mathrm{R} 0+\mathrm{R} 3| \mathrm{R} 4}\)
\(\mathrm{H}_{\mathrm{OLP}}=\frac{1+\mathrm{R} 5 \mid \mathrm{R} 6}{1+\mathrm{R} 3|\mathrm{RO} 0+\mathrm{R} 3| \mathrm{R} 4}\)

\section*{Typical Applications-LM148 (Continued)}

A 1 kHz 4 Pole Butterworth


TL/H/7786-12
Use general equations, and tune each section separately
\(Q_{1 \text { stSECTION }}=0.541, Q_{\text {2ndSECTION }}=1.306\)
The response should have 0 dB peaking

A 3 Amplifier Bi-Quad Notch Filter


TL/H/7786-13
\(Q=\sqrt{\frac{R 8}{R 7}} \times \frac{R 1 C 1}{\sqrt{R 3 C 2 R 2 C 1}}, f_{0}=\frac{1}{2 \pi} \sqrt{\frac{R 8}{R 7}} \times \frac{1}{\sqrt{R 2 R 3 C 1 C 2}}, f_{N O T C H}=\frac{1}{2 \pi} \sqrt{\frac{R 6}{R 3 R 5 R 7 C 1 C 2}}\)
Necessary condition for notch: \(\frac{1}{\mathrm{R} 6}=\frac{\mathrm{R} 1}{\mathrm{R} 4 \mathrm{R} 7}\)
\(E x: f_{\text {NOTCH }}=3 \mathrm{kHz}, \mathrm{Q}=5, \mathrm{R} 1=270 \mathrm{k}, \mathrm{R} 2=\mathrm{R} 3=20 \mathrm{k}, \mathrm{R} 4=27 \mathrm{k}, \mathrm{R} 5=20 \mathrm{k}, \mathrm{R} 6=\mathrm{R} 8=10 \mathrm{k}, \mathrm{R} 7=100 \mathrm{k}, \mathrm{C} 1=\mathrm{C} 2=0.001 \mu \mathrm{~F}\) Better noise performance than the state-space approach.

\section*{Typical Applications-LM148 (Continued)}

A 4th Order 1 kHz Elliptic Filter (4 Poles, 4 Zeros)


TL/H/7786-14
\(f_{C}=1 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=2 \mathrm{kHz}, \mathrm{f}_{\mathrm{p}}=0.543, \mathrm{f}_{\mathrm{Z}}=2.14, \mathrm{Q}=0.841, \mathrm{f}^{\prime} \mathrm{P}=0.987, \mathrm{f}^{\prime} \mathrm{z}=4.92, \mathrm{Q}^{\prime}=4.403\), normalized to ripple BW
\(f_{P}=\frac{1}{2 \pi} \sqrt{\frac{R 6}{R 5}} \times \frac{1}{t}, f_{Z}=\frac{1}{2 \pi} \sqrt{\frac{R_{H}}{R_{L}}} \times \frac{1}{t}, \mathrm{Q}=\left(\frac{1+\mathrm{R} 4|\mathrm{R} 3+\mathrm{R} 4| \mathrm{R} 0}{1+\mathrm{R} 6 \mid \mathrm{R}^{2}}\right) \times \sqrt{\frac{R 6}{\mathrm{R} 5}}, \mathrm{Q}^{\prime}=\sqrt{\frac{\mathrm{R}^{\prime} 6}{\mathrm{R} 5}} \frac{1+\mathrm{R}^{\prime} 4 \mid \mathrm{R}^{\prime} 0}{1+\mathrm{R}^{\prime} 6\left|\mathrm{R}^{\prime} 5+\mathrm{R}^{\prime} 6\right| \mathrm{R}_{\mathrm{P}}}\)
\(R_{P}=\frac{R_{H} R_{L}}{R_{H}+R_{L}}\)
Use the \(B P\) outputs to tune \(Q, Q^{\prime}\), tune the 2 sections separately
\(R 1=R 2=92.6 \mathrm{k}, \mathrm{R} 3=\mathrm{R} 4=\mathrm{R} 5=100 \mathrm{k}, \mathrm{R} 6=10 \mathrm{k}, \mathrm{R} 0=107.8 \mathrm{k}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k}, \mathrm{R}_{\mathrm{H}}=155.1 \mathrm{k}\),
\(R^{\prime} 1=R^{\prime} 2=50.9 \mathrm{k}, \mathrm{R}^{\prime} 4=R^{\prime} 5=100 \mathrm{k}, \mathrm{R}^{\prime} 6=10 \mathrm{k}, \mathrm{R}^{\prime} 0=5.78 \mathrm{k}, \mathrm{R}_{\mathrm{L}}^{\prime}=100 \mathrm{k}, \mathrm{R}_{\mathrm{H}}^{\prime}=248.12 \mathrm{k}, \mathrm{R}^{\prime} \mathrm{f}=100 \mathrm{k}\). All capacitors are \(0.001 \mu \mathrm{~F}\).


TL/H/7786-15

\section*{Typical Applications-LM149}

Minimum Gain to Insure LM149 Stability


TL/H/7786-16
\(A_{C L(S)}=\frac{V_{O U T}}{V_{I N}}=\frac{-4}{\left(1+\frac{5}{A_{O L(s)}}\right)} \cong-4\)
\(\left.V_{0}\right|_{V_{I N}=0} \cong \pm 5 V_{O S}\)
Power \(\mathrm{BW}=40 \mathrm{kHz}\)
Small Signal BW \(=\) G BW/5

The LM149 as a Unity Gain Inverter


TL/H/7786-17
\[
\begin{aligned}
& A_{\mathrm{CL}(\mathrm{~s})}=\frac{V_{\mathrm{OUT}}}{V_{I N}}=\left(\frac{-1}{1+\frac{6}{A_{\mathrm{OL}(\mathrm{~s})}}}\right) \cong-1 \\
& \left.V_{\mathrm{O}}\right|_{V_{I N}=0} \cong \pm 5 \mathrm{~V}_{\mathrm{OS}} \\
& \text { Small Signal } \mathrm{BW}=\mathrm{G} \text { BW } / 5
\end{aligned}
\]


TL/H/7786-18
For stability purposes: \(R 7=R 6 / 4,10 R 6=R 5, C_{C}=10 C\)
\(f_{O}=\frac{1}{2 \pi} \sqrt{\frac{R 5}{R 6}} \times \frac{1}{R C}, Q=\frac{R_{Q}}{R} \sqrt{\frac{R 5}{R 6}}, \mathrm{Ho}_{B P}=\frac{R_{Q}}{R_{I N}}\)
\(f^{\prime}(\) MAX \(), Q_{\text {MAX }}=20 \mathrm{kHz}, 10\)
Better \(Q\) sensitivity with respect to open loop gain variations than the state variable filter.
\(\mathrm{R} 7, \mathrm{C}_{\mathrm{C}}\) added for compensation

Typical Applications-LM149 (Continued)
Active Tone Control with Full Output Swing (No Slew Limiting at 20 kHz)

\(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=9.1 \mathrm{~V}_{\text {RMS }}\),
\(f_{\text {MAX }}=20 \mathrm{kHz}\), THD \(\leq 1 \%\)
Duplicate the above circuit for stereo
\(f_{L}=\frac{1}{2 \pi R 2 C 1}, f_{L B}=\frac{1}{2 \pi R 1 C 1}\)
\(\mathrm{f}_{\mathrm{H}}=\frac{1}{2 \pi \mathrm{R} 5 \mathrm{C} 3}, \mathrm{f}_{\mathrm{HB}}=\frac{1}{2 \pi(\mathrm{R} 1+2 \mathrm{R} 7) \mathrm{C} 3}\)
Max Bass Gain \(\cong(R 1+R 2) / R 1\)
Max Treble Gain \(\cong(R 1+2 R 7) / R 5\)
as shown: \(f_{L} \cong 32 \mathrm{~Hz}, f_{L B} \cong 320 \mathrm{~Hz}\)
\(f_{H} \cong 11 \mathrm{kHz}, f_{H B} \cong 1.1 \mathrm{~Hz}\)

Triangular Squarewave Generator

\(f=\frac{K \times V_{I N}}{8 V^{+} C 1 R 1}, K=R 2 / R^{\prime} 2, \frac{2 V_{1}}{K} \leq 25 V, V^{+}=V^{-}, V_{S}= \pm 15 \mathrm{~V}\)
Use LM1 25 for \(\pm 15 \mathrm{~V}\) supply
The circuit can be used as a low frequency \(V / F\) for process control.
Q1, Q3: KE4393, Q2, Q4: P1087E, D1-D4 = 1N914


\section*{Connection Diagram}

\section*{LM158/LM258/LM358, LM158A/LM258A/LM358A, LM2904 Low Power Dual Operational Amplifiers}

\section*{General Description}

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.
Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM158 series can be directly operated off of the standard \(+5 \mathrm{~V}_{\mathrm{DC}}\) power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional \(\pm 15\) \(V_{D C}\) power supplies.

\section*{Unique Characteristics}
- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated.
- The input bias current is also temperature compensated.
- Allows directly sensing near GND and VOUT also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation
- Pin-out same as LM1558/LM1458 dual operational amplifier

\section*{Features}
- Internally frequency compensated for unity gain
- Large dc voltage gain 100 dB
- Wide bandwidth (unity gain) \(\quad 1 \mathrm{MHz}\) (temperature compensated)
- Wide power supply range:
\[
\begin{array}{lr}
\text { Single supply } & 3 V_{D C} \text { to } 32 V_{D C} \\
\text { or dual supplies } & \pm 1.5 V_{D C} \text { to } \pm 16 V_{D C}
\end{array}
\]
- Very low supply current drain ( \(500 \mu \mathrm{~A}\) )-essentially independent of supply voltage ( \(1 \mathrm{~mW} / \mathrm{op}\) amp at \(\left.+5 \mathrm{~V}_{\mathrm{DC}}\right)\)
- Low input biasing current \(45 \mathrm{nA} D C\) (temperature compensated)
- Low input offset voltage \(2 \mathrm{mV}_{\mathrm{DC}}\) and offset current \(5 \mathrm{nA} \mathrm{AC}_{\mathrm{DC}}\)
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
\(■\) Large output voltage swing \(0 V_{D C}\) to \(V^{+}-1.5 V_{D C}\)

\section*{Advantages}
- Eliminates need for dual supplies
- Two internally compensated op amps in a single package

\section*{Connection Diagrams (Top Views)}


Order Number LM158AH, LM158H, LM258AH,
LM258H, LM358AH or LM358H
See NS Package Number H08C


TL/H/7787-2
Order Number LM158J, LM158AJ or LM358J See NS Package Number J08A
Order Number LM358M, LM358AM or LM2904M
See NS Package Number M08A
Order Number LM358AN, LM358N or LM2904N
See NS Package Number N08E

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 9)
\[
\begin{array}{cc}
\text { LM158/LM258/LM358 } \\
\text { LM158A/LM258A/LM358A } & \\
\hline
\end{array}
\]

Supply Voltage, \({ }^{+}+\)
Differential Input Voltage
Input Voltage
Power Dissipation (Note 1)
Molded DIP (LM358N)
Metal Can (LM158H/
LM258H/LM358H)
Small Outline Package
Output Short-Circuit to GND
(One Amplifier) (Note 2)
\(\mathrm{V}^{+} \leq 15 \mathrm{~V}_{\mathrm{DC}}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
32 \(\mathrm{VOC}_{\mathrm{D}} \pm 16 \mathrm{~V}_{\mathrm{DC}}\)
LM158/LM258/LM358 LM158A/LM258A/LM358A

LM2904
\begin{tabular}{cc}
\(32 V_{D C}\) or \(\pm 16 V_{D C}\) & \(26 V_{D C}\) or \(\pm 13 V_{D C}\) \\
\(32 V_{D C}\) & \(26 V_{D C}\) \\
\(-0.3 V_{D C}\) to \(+32 V_{D C}\) & \(-0.3 V_{D C}\) to \(+26 V_{D C}\)
\end{tabular}

Input Current \(\left(\mathrm{V}_{\mathrm{IN}}<-0.3 \mathrm{~V}_{\mathrm{DC}}\right)\) (Note 3)

50 mA
50 mA

Electrical Characteristics \(\mathrm{v}+=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise stated
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{2}{|l|}{LM158A} & \multicolumn{2}{|l|}{LM258A} & \multicolumn{2}{|l|}{LM358A} & \multicolumn{2}{|l|}{LM158/LM258} & \multicolumn{2}{|l|}{LM358} & \multicolumn{2}{|l|}{LM2904} & \multirow[t]{2}{*}{Units} \\
\hline & & Min Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & \\
\hline Input Offset Voltage & (Note 5) & \(\pm 1\) & \(\pm 2\) & \(\pm 1\) & \(\pm 3\) & \(\pm 2\) & \(\pm 3\) & \(\pm 2\) & \(\pm 5\) & \(\pm 2\) & \(\pm 7\) & \(\pm 2\) & \(\pm 7\) & mV VC \\
\hline Input Bias Current & \[
\begin{aligned}
& \operatorname{liN(+)} \text { or } \operatorname{liN(-),} \\
& \left.\mathrm{V}_{\mathrm{CM}}=0 \mathrm{O}, \text { (Note } 6\right)
\end{aligned}
\] & 20 & 50 & 40 & 80 & 45 & 100 & 45 & 150 & 45 & 250 & 45 & 250 & \(n A_{D C}\) \\
\hline Input Offset Current & \(\mathrm{I}_{\mathrm{N}(+)}-\mathrm{I}_{\mathrm{IN}(-)}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & & \(\pm 10\) & \(\pm 2\) & \(\pm 15\) & \(\pm 5\) & \(\pm 30\) & \(\pm 3\) & \(\pm 30\) & \(\pm 5\) & \(\pm 50\) & \(\pm 5\) & \(\pm 50\) & \(n A_{D C}\) \\
\hline Input Common-Mode Voltage Range & \[
\begin{aligned}
& \mathrm{V}^{+}=30 \mathrm{~V}_{\mathrm{DC}} \text { ( } \text { Note 7) } \\
& \left(\text { LM2904, } \mathrm{V}^{+}=26 \mathrm{~V}\right)
\end{aligned}
\] & 0 & \(V^{+}-1.5\) & 0 & \(V^{+}-1.5\) & 0 & \(V^{+}-1.5\) & 0 & \(V+-1.5\) & 0 & \(V^{+}-1.5\) & 0 & \(\mathrm{V}+-1.5\) & \(V_{D C}\) \\
\hline Supply Current & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V} \\
& \left(\mathrm{LM} 2904 \mathrm{~V}^{+}=26 \mathrm{~V}\right)
\end{aligned}
\] \\
\(R_{L}=\infty\) on all Op Amps Over Full Temperature Range
\end{tabular} & \[
\begin{gathered}
1 \\
0.7
\end{gathered}
\] & \[
\begin{gathered}
2 \\
1.2
\end{gathered}
\] & \[
\begin{gathered}
1 \\
0.7
\end{gathered}
\] & \[
\begin{gathered}
2 \\
1.2
\end{gathered}
\] & \[
\begin{gathered}
1 \\
0.7
\end{gathered}
\] & \[
\begin{gathered}
2 \\
1.2
\end{gathered}
\] & \[
\begin{gathered}
1 \\
0.7
\end{gathered}
\] & \[
\begin{gathered}
2 \\
1.2
\end{gathered}
\] & \[
\begin{gathered}
1 \\
0.7
\end{gathered}
\] & \[
\begin{gathered}
2 \\
1.2
\end{gathered}
\] & \[
\begin{gathered}
1 \\
0.7
\end{gathered}
\] & \[
\begin{gathered}
2 \\
1.2
\end{gathered}
\] & \[
\left\lvert\, \begin{aligned}
& \mathrm{mA}_{D C} \\
& \mathrm{AA}_{D C}
\end{aligned}\right.
\] \\
\hline
\end{tabular}

Electrical Characteristics (Continued) \(\mathrm{V}^{+}=+5.0 \mathrm{~V}_{\mathrm{DC}}\), Note 4 , unless otherwise stated
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM158A} & \multicolumn{3}{|c|}{LM258A} & \multicolumn{3}{|c|}{LM358A} & \multicolumn{3}{|l|}{LM158/LM258} & \multicolumn{3}{|c|}{LM358} & \multicolumn{3}{|c|}{LM2904} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}+=15 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \text {, (For } \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V} D C \\
& \text { to } 11 \mathrm{~V}_{\mathrm{DC}} \text { ) } \\
& \hline
\end{aligned}
\] & 50 & 100 & & 50 & 100 & & 25 & 100 & & 50 & 100 & & 25 & 100 & & 25 & 100 & & V/mV \\
\hline Common-Mode Rejection Ratio & \[
\begin{aligned}
& D C, \\
& V_{C M}=0 V \text { to } V+-1.5 V_{D C}
\end{aligned}
\] & 70 & 85 & & 70 & 85 & & 65 & 85 & & 70 & 85 & & 65 & 70 & & 50 & & 70 & dB \\
\hline Power Supply Rejection Ratio & \(D C, V^{+}=5 V_{D C}\) to \(30 V_{D C}\) (LM2904, \(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}\) to \(\left.26 \mathrm{~V}_{\mathrm{DC}}\right), \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 65 & 100 & & 65 & 100 & & 65 & 100 & & 65 & 100 & & 65 & 100 & & 50 & 100 & & dB \\
\hline Amplifier-to-Amplifier Coupling & \[
\begin{aligned}
& \mathrm{f}=1 \mathrm{kHz} \text { to } 20 \mathrm{kHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \text { (Input Referred), (Note 8) }
\end{aligned}
\] & & -120 & & & -120 & & & -120 & & & -120 & & & -120 & & & -120 & & dB \\
\hline Output Current Source & \[
\begin{aligned}
& \mathrm{V}_{I N^{+}}=1 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{IN}^{-}}=0 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & 20 & 40 & & & 40 & & 20 & 40 & & 20 & 40 & & 20 & 40 & & 20 & 40 & & \(m A_{D C}\) \\
\hline \multirow[t]{2}{*}{Sink} & \[
\begin{array}{|l}
\mathrm{V}_{I N^{-}}=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{I N}+=0 \mathrm{~V}_{\mathrm{DC}} \\
\mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, T_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
\mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}} \\
\hline
\end{array}
\] & & 20 & & & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & 10 & 20 & & \(m A_{D C}\) \\
\hline & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}^{-}}=1 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{IN}^{+}}=0 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{O}}=200 \mathrm{~m} \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}} \\
& \hline
\end{aligned}
\] & & 50 & & & 50 & & 12 & 50 & & 12 & 50 & & 12 & 50 & & 12 & 50 & & \(\mu A_{D C}\) \\
\hline Short Circuit to Ground & \[
\begin{aligned}
& \left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { (Note } 2\right), \\
& \mathrm{V}+=15 \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\] & & & 60 & & 40 & 60 & & 40 & 60 & & 40 & 60 & & 40 & 60 & & 40 & 60 & \(\mathrm{mA}_{\text {DC }}\) \\
\hline Input Offset Voltage & (Note 5) & & & \(\pm 4\) & & & \(\pm 4\) & & & \(\pm 5\) & & & \(\pm 7\) & & & \(\pm 9\) & & & \(\pm 10\) & \(\mathrm{m} \mathrm{V}_{\mathrm{DC}}\) \\
\hline Input Offset Voltage Drift & \(\mathrm{R}_{\mathrm{S}}=0 \Omega\) & & & 15 & & 7 & 15 & & & 20 & & 7 & & & 7 & & & 7 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & \(\ln (+)-\operatorname{lin}(-)\) & & & \(\pm 30\) & & & \(\pm 30\) & & & \(\pm 75\) & & & \(\pm 100\) & & & \(\pm 150\) & & \(\pm 45\) & \(\pm 200\) & \(n A_{D C}\) \\
\hline Input Offset Current Drift & \(\mathrm{R}_{\mathrm{S}}=0 \Omega\) & & 10 & 200 & & 10 & 200 & & 10 & 300 & & 10 & & & 10 & & & 10 & & \(\mathrm{pA}_{\mathrm{DC}}{ }^{1} \mathrm{C}\) \\
\hline Input Bias Current & \(\operatorname{lin}(+)\) or \(\operatorname{lin}(-)\) & & 40 & 100 & & 40 & 100 & & 40 & 200 & & 40 & 300 & & 40 & 500 & & 40 & 500 & \(n A_{D C}\) \\
\hline
\end{tabular}

Electrical Characteristics (Continued) \(\mathrm{V}^{+}=+5.0 \mathrm{~V}_{\mathrm{DC}}\), Note 4, unless otherwise stated
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM158A} & \multicolumn{3}{|c|}{LM258A} & \multicolumn{3}{|c|}{LM358A} & \multicolumn{3}{|l|}{LM158/LM258} & \multicolumn{3}{|c|}{LM358} & \multicolumn{3}{|c|}{LM2904} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Common-Mode Voltage Range & \[
\begin{aligned}
& \mathrm{V}+=30 \mathrm{~V}_{\mathrm{DC}}(\text { (Note } 7) \\
& \left(\mathrm{LM} 2904, \mathrm{~V}^{+}=26 \mathrm{~V}\right)
\end{aligned}
\] & 0 & & \(V+-2\) & 0 & & \(V+-2\) & 0 & & \(V+-2\) & 0 & & \(\mathrm{V}+-2\) & 0 & & \(V+-2\) & 0 &  & \(\mathrm{V}+-2\) & VDC \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}^{+}=+15 \mathrm{~V}_{\mathrm{DC}} \\
& \left(\mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{DC}} \text { to } 11 \mathrm{~V}_{\mathrm{DC}}\right) \\
& \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & 25 & & & 25 & & & 15 & & & 25 & & & 15 & & & 15 & & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Output Voltage Swing
\[
\mathrm{V}_{\mathrm{OH}}
\]
\[
\mathrm{V}_{\mathrm{OL}}
\] & \[
\begin{aligned}
& \mathrm{V}^{+}=+30 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\
& \left(\mathrm{LM} 2904, \mathrm{~V}+=26 \mathrm{~V}_{\mathrm{DC}}\right) \\
& \mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& 26 \\
& 27
\end{aligned}
\] & 28
5 & 20 & \begin{tabular}{l}
26 \\
27
\end{tabular} & 28
5 & 20 & \[
\begin{aligned}
& 26 \\
& 27
\end{aligned}
\] & 28
5 & 20 & \[
\begin{aligned}
& 26 \\
& 27
\end{aligned}
\] & \begin{tabular}{c}
28 \\
5 \\
\hline
\end{tabular} & \[
20
\] & 26
27 & 28
5 & \[
20
\] & \[
\begin{aligned}
& 22 \\
& 23
\end{aligned}
\] & 24
5 & \[
100
\] & \[
\begin{gathered}
V_{D C} \\
V_{D C} \\
m V_{D C} \\
\hline
\end{gathered}
\] \\
\hline \begin{tabular}{l}
Output Current Source \\
Sink
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~V}_{\mathrm{IN}}+=+1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{IN}^{-}}=0 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~V}_{\mathrm{IN}}^{-}=+1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{IN}}+=0 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~V}^{+}=15 \mathrm{~V}_{\mathrm{DC}} \\
& \hline
\end{aligned}
\] & & 20
15 & & & 20
8 & & & 20
8 & & 10
5 & 20
8 & & 10
5 & 20
8 & & 10
5 & 20
8 & & \[
\begin{aligned}
& m A_{D C} \\
& m A_{D C}
\end{aligned}
\] \\
\hline
\end{tabular}

 possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.





 specifications are limited to \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\), and the LM2904 specifications are limited to \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\).
Note 5: \(V_{O} \cong 1.4 V_{D C}, R_{S}=0 \Omega\) with \(V+\) from \(5 V_{D C}\) to \(30 V_{D C}\); and over the full input common-mode range ( \(0 V_{D C}\) to \(V^{+}-1.5 V_{D C}\) ) at \(25^{\circ} \mathrm{C}\). For \(L M 2904, V+\) from \(5 V_{D C}\) to \(26 V_{D C}\).
Note 6: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
 inputs can go to \(+32 \mathrm{~V}_{D C}\) without damage ( \(+26 \mathrm{~V}_{D C}\) for LM2904), independent of the magnitude of \(\mathrm{V}+\).
 Note 9: Refer to RETS158AX for LM158A military specifications and to RETS158X for LM158 military specifications.






Open Loop Frequency


Voltage Follower Pulse Response (Small Signal)


Output Characteristics






\section*{Typical Performance Characteristics (Continued) (LM2902 only)}



TL/H/7787-5

\section*{Application Hints}

The LM158 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of \(0 \mathrm{~V}_{\mathrm{DC}}\). These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At \(25^{\circ} \mathrm{C}\) amplifier operation is possible down to a minimum supply voltage of \(2.3 \mathrm{~V}_{\mathrm{DC}}\).
Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Large differential input voltages can be easily accomodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than \({ }^{+}\)without damaging the device. Protection should be provided to prevent the input voltages from going negative more than \(-0.3 \mathrm{~V}_{\mathrm{DC}}\left(\right.\) at \(25^{\circ} \mathrm{C}\) ). An input clamp diode with a resistor to the IC input terminal can be used.

To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.
For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class \(A\) bias current and prevent crossover distortion. Where the load is directly coupled, as in dc applications, there is no crossover distortion.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accomodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.
The bias network of the LM158 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of \(3 \mathrm{~V}_{\mathrm{DC}}\) to \(30 \mathrm{~V}_{\mathrm{DC}}\).
Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive function temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at \(25^{\circ} \mathrm{C}\) provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC op amp.
The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of \(\mathrm{V}+/ 2\) ) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.

Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\)
Non-Inverting DC Gain (OV Input = OV Output)


DC Summing Amplifier
\(\left(V_{I^{\prime} S} \geq 0 V_{D C}\right.\) and \(\left.V_{O} \geq 0 V_{D C}\right)\)


Where: \(V_{0}=V_{1}+v_{2}+V_{3}+V_{4}\)
\(\left(V_{1}+V_{2}\right) \geq\left(V_{3}+V_{4}\right)\) to keep \(V_{0}>0 V_{D C}\)


Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


Driving TTL


TL/H/7787-15


TL/H/7787-17


TL/H/7787-16

Typical Single-Supply Applications \(\left(\mathrm{v}^{+}=5.0 \mathrm{v}_{\mathrm{DC}}\right)\) (Continued)


High Compliance Current Sink


TL/H/7787-21

Typical Single-Supply Applications \(\left(v^{+}=5.0 \mathrm{v}_{\mathrm{DC}}\right)\) (Continued) Voltage Controlled Oscillator (VCO)

*WIDE CONTROL VOLTAGE RANGE: \(0 \mathrm{~V}_{\mathrm{DC}} \leq \mathrm{V}_{\mathrm{C}} \leq 2(\mathrm{~V}+-1.5 \mathrm{~V} \mathrm{DC})\)

AC Coupled Inverting Amplifier


Ground Referencing a Differential Input Signal


Typical Single-Supply Applications \(\left({ }^{+}+=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


TL/H/7787-26
DC Coupled Low-Pass RC Active Filter


TL/H/7787-27
Bandpass Active Filter


\section*{Typical Single-Supply Applications \(\left(\mathrm{V}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)}

High Input Z, DC Differential Amplifier


High Input Z Adjustable-Gain DC Instrumentation Amplifier


If R1 \(=\) R5 \& R3 \(=\) R4 \(=\) R6 = R7 (CMRR depends on match)
\[
V_{O}=1+\frac{2 R 1}{R 2}\left(V_{2}-V_{1}\right)
\]

As shown \(V_{O}=101\left(V_{2}-V_{1}\right)\)

Typical Single-Supply Applications \(\left(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)
Using Symmetrical Amplifiers to
Reduce Input Current (General Concept)


TL/H/7787-32
Schematic Diagram (Each Amplifier)


\section*{LM192／LM392，LM2924 Low Power Operational Amplifier／Voltage Comparator}

\section*{General Description}

The LM192 series consists of 2 independent building block circuits．One is a high gain，internally frequency compensat－ ed operational amplifier，and the other is a precision voltage comparator．Both the operational amplifier and the voltage comparator have been specifically designed to operate from a single power supply over a wide range of voltages．Both circuits have input stages which will common－mode input down to ground when operating from a single power supply． Operation from split power supplies is also possible and the low power supply current is independent of the magnitude of the supply voltage．
Application areas include transducer amplifier with pulse shaper，DC gain block with level detector，VCO，as well as all conventional operational amplifier or voltage comparator circuits．Both circuits can be operated directly from the stan－ dard \(5 \mathrm{~V}_{\mathrm{DC}}\) power supply voltage used in digital systems， and the output of the comparator will interface directly with either TTL or CMOS logic．In addition，the low power drain makes the LM192 extremely useful in the design of portable equipment．

\section*{Advantages}
［ Eliminates need for dual power supplies
붕 An internally compensated op amp and a precision comparator in the same package
＊Allows sensing at or near ground
橉 Power drain suitable for battery operation
＊Pin－out is the same as both the LM158 dual op amp and the LM193 dual comparator

\section*{Features}

■ Wide power supply voltage range

Single supply
3 V to 32 V Dual supply
\(\pm 1.5 \mathrm{~V}\) to \(\pm 16 \mathrm{~V}\)
（囦 Low supply current drain－essentially independent of supply voltage \(600 \mu \mathrm{~A}\)
图 Low input biasing current 50 nA
国 Low input offset voltage 2 mV
＊Low input offset current 5 nA
（1）Input common－mode voltage range includes ground
＊Differential input voltage range equal to the power sup－ ply voltage

ADDITIONAL OP AMP FEATURES
－Internally frequency compensated for unity gain
－Large DC voltage gain
100 dB
\(\square\) Wide bandwidth（unity gain）\(\quad 1 \mathrm{MHz}\)
四 Large output voltage swing
0 V to \(\mathrm{V}+-1.5 \mathrm{~V}\)

\section*{ADDITIONAL COMPARATOR FEATURES}
－Low output saturation voltage
250 mV at 4 mA
\(\square\) Output voltage compatible with all types of logic sys－ tems

\section*{Connection Diagram（Top View）}


TL／H／7793－1
Order Number LM192J or LM2924J
See NS Package Number J08A
Order Number LM392M
See NS Package Number M08A
Order Number LM392N or LM2924N
See NS Package Number N08E

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
\begin{tabular}{lcc} 
& LM192/LM392 & LM2924 \\
Supply Voltage, V + & 32 V or \(\pm 16 \mathrm{~V}\) & 26 V or \(\pm 13 \mathrm{~V}\) \\
Differential Input Voltage & 32 V & 26 V \\
Input Voltage & -0.3 V to +32 V & -0.3 V to +26 V \\
Power Dissipation (Note 1) & & \\
Molded DIP (LM392N, LM2924N) & 820 mW & 820 mW \\
Metal Can (LM192H/LM392H) & 680 mW & 530 mW \\
Small Outline Package & 530 mW & Continuous \\
Output Short-Circuit to Ground (Note 2) & Continuous & 50 mA \\
Input Current (VIN \(<-0.3 \mathrm{~V}\) DC) (Note 3) & 50 mA & \\
Operating Temperature Range & & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM392 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \\
\(\quad\) LM192 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 seconds) & \(260^{\circ} \mathrm{C}\) & \\
ESD rating to be determined. & & \\
Soldering Information & & \(260^{\circ} \mathrm{C}\) \\
Dual-in-Line Package & \(260^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) \\
Soldering (10 seconds) & & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ( \(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}\); specifications apply to both amplifiers unless otherwise stated)
(Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM192} & \multicolumn{3}{|c|}{LM392} & \multicolumn{3}{|c|}{LM2924} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\) Note 5) & & \(\pm 2\) & \(\pm 5\) & & \(\pm 2\) & \(\pm 5\) & & \(\pm 2\) & \(\pm 7\) & mV \\
\hline Input Bias Current & \[
\begin{aligned}
& \mathrm{IN}(+) \text { or } \operatorname{IN}(-), \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& \text { (Note 6), } \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}
\end{aligned}
\] & & 50 & 150 & & 50 & 250 & & 50 & 250 & nA \\
\hline Input Offset Current & \(\mathrm{IN}(+)-\mathrm{IN}(-), \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(\pm 3\) & \(\pm 25\) & & \(\pm 5\) & \(\pm 50\) & & \(\pm 5\) & \(\pm 50\) & nA \\
\hline Input Common-Mode Voltage Range & \[
\begin{aligned}
& \hline \mathrm{V}+=30 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& (\text { Note 7) (LM2924, } \\
& \left.\mathrm{V}^{+}=26 \mathrm{~V}_{\mathrm{DC}}\right) \\
& \hline
\end{aligned}
\] & 0 & & \(\mathrm{V}+\)-1.5 & 0 & & \(\mathrm{V}+-1.5\) & 0 & & \(\mathrm{V}+\)-1.5 & V \\
\hline Supply Current & \[
\begin{aligned}
& R_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V} \\
& \left(\mathrm{LM} 2924, \mathrm{~V}^{+}=26 \mathrm{~V}\right) \\
& \hline
\end{aligned}
\] & & 1 & 2 & & 1 & 2 & & 1 & 2 & mA \\
\hline Supply Current & \(\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}+=5 \mathrm{~V}\) & & 0.5 & 1 & & 0.5 & 1 & & 0.5 & 1 & mA \\
\hline Amplifier-to-Amplifier Coupling & \[
\begin{aligned}
& \mathrm{f}=1 \mathrm{kHz} \text { to } 20 \mathrm{kHz}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, Input Referred, } \\
& \text { (Note 8) } \\
& \hline
\end{aligned}
\] & & -100 & & & -100 & & & -100 & & dB \\
\hline Input Offset Voltage & (Note 5) & & & \(\pm 7\) & & & \(\pm 7\) & & & \(\pm 10\) & mV \\
\hline Input Bias Current & \(\mathrm{IN}(+)\) or \(\mathrm{IN}(-)\) & & & 300 & & & 400 & & & 500 & nA \\
\hline Input Offset Current & \(\mathrm{IN}(+)-\operatorname{IN}(-)\) & & & 100 & & & 150 & & & 200 & nA \\
\hline Input Common-Mode Voltage Range & \[
\begin{aligned}
& \hline \mathrm{V}^{+}=30 \mathrm{~V}_{\mathrm{DC}},(\text { (Note } 7) \\
& \left(\mathrm{LM} 2924, \mathrm{~V}^{+}=26 \mathrm{~V}_{\mathrm{DC}}\right) \\
& \hline
\end{aligned}
\] & 0 & & \(\mathrm{V}+\)-2 & 0 & & \(V^{+}-2\) & 0 & & \(V^{+}-2\) & V \\
\hline Differential Input Voltage & Keep All \(V_{\text {IN's }} \geq 0 V_{D C}\) (or \(\mathrm{V}^{-}\), if Used), (Note 9) & & & 32 & & & 32 & & & 26 & V \\
\hline \multicolumn{12}{|l|}{OP AMP ONLY} \\
\hline Large Signal Voltage Gain & \begin{tabular}{l}
\(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{0}\) swing \(=\) \(1 \mathrm{~V}_{\mathrm{DC}}\) to \(11 \mathrm{~V}_{\mathrm{DC}}\), \\
\(R_{L}=2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\end{tabular} & 50 & 100 & & 25 & 100 & & 25 & 100 & & V/mV \\
\hline
\end{tabular}

Electrical Characteristics \(\left(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}\right.\); specifications apply to both amplifiers unless otherwise stated)
(Note 4) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM192} & \multicolumn{3}{|c|}{LM392} & \multicolumn{3}{|c|}{LM2924} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multicolumn{12}{|l|}{OP AMP ONLY} \\
\hline Output Voltage Swing & \begin{tabular}{l}
\[
\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},
\] \\
(LM2924, \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\) )
\end{tabular} & 0 & & V+-1.5 & 0 & & \(\mathrm{V}^{+}-1.5\) & 0 & & V+-1.5 & V \\
\hline Common-Mode Rejection Ratio & \(\mathrm{DC}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=\) \(0 V_{D C}\) to \(V^{+}-1.5 V_{D C}\) & 70 & 85 & & 65 & 70 & & 50 & 70 & & dB \\
\hline Power Supply Rejection Ratio & \(\mathrm{DC}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 65 & 100 & & 65 & 100 & & 50 & 100 & & dB \\
\hline Output Current Source & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{IN}(+)}=1 \mathrm{~V}_{\mathrm{DC}}\), \\
\(\mathrm{V}_{\mathrm{IN}(-)}=0 \mathrm{~V}_{\mathrm{DC}}\), \\
\(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{O}}=\) \\
\(2 V_{D C}, T_{A}=25^{\circ} \mathrm{C}\)
\end{tabular} & 20 & 40 & & 20 & 40 & & 20 & 40 & & mA \\
\hline \multirow[t]{2}{*}{Output Current Sink} & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{IN}(-)}=1 \mathrm{~V}_{\mathrm{DC}}\), \\
\(\mathrm{V}_{\mathrm{IN}(+)}=0 \mathrm{~V}_{\mathrm{DC}}\), \\
\(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{O}}=\)
\(2 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\end{tabular} & 10 & 20 & & 10 & 20 & & 10 & 20 & & mA \\
\hline & \(\mathrm{V}_{\mathrm{IN}(-)}=1 \mathrm{~V}_{\mathrm{DC}}\), \(\mathrm{V}_{\mathrm{IN}(+)}=0 \mathrm{~V}_{\mathrm{DC}}\), \(\mathrm{V}+=15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{O}}=\)
\(200 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 12 & 50 & & 12 & 50 & & 12 & 50 & & \(\mu \mathrm{A}\) \\
\hline Input Offset Voltage Drift & \(\mathrm{R}_{\mathrm{S}}=0 \Omega\) & & 7 & & & 7 & & & 7 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current Drift & \(\mathrm{R}_{\mathrm{S}}=0 \Omega\) & & 10 & & & 10 & & & 10 & & \(\mathrm{pA}_{\text {DC }}{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

COMPARATOR ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Voltage Gain & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}} \geq 15 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 50 & 200 & & 50 & 200 & & 25 & 100 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Large Signal Response Time & \[
\begin{aligned}
& \hline \mathrm{V}_{\mathrm{IN}}=\mathrm{TTL} \text { Logic Swing, } \\
& \mathrm{V}_{\mathrm{REF}}=1.4 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~V}_{\mathrm{RL}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 300 & & & 300 & & & 300 & & ns \\
\hline Response Time & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { Note } 10)
\end{aligned}
\] & & 1.3 & & & 1.3 & & & 1.5 & & \(\mu \mathrm{S}\) \\
\hline Output Sink Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}(-)}=1 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{IN}(+)}=0 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{0} \geq 1.5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & 6 & 16 & & 6 & 16 & & 6 & 16 & & mA \\
\hline \multirow[t]{2}{*}{Saturation Voltage} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}(-)} \geq 1 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{IN}(+)}=0, \\
& \mathrm{I}_{\mathrm{SINK}} \leq 4 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 250 & 400 & & 250 & 400 & & & 400 & mV \\
\hline & \[
\begin{aligned}
& \hline \mathrm{V}_{\mathrm{IN}(-)} \geq 1 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{IN}(+)}=0, \\
& \mathrm{I}_{\mathrm{SINK}} \leq 4 \mathrm{~mA} \\
& \hline
\end{aligned}
\] & & & 700 & & & 700 & & & 700 & mV \\
\hline \multirow[t]{2}{*}{Output Leakage Current} & \[
\begin{aligned}
& \mathrm{V}_{I N(-)}=0, \\
& \mathrm{~V}_{\mathrm{IN}(+)} \geq 1 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 0.1 & & & 0.1 & & & 0.1 & & nA \\
\hline & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}(-)}=0, \\
& \mathrm{~V}_{\mathrm{IN}(+)} \geq 1 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{0}=30 \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\] & & & 1.0 & & & 1.0 & & & 1.0 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note 1: For operating at temperatures above \(25^{\circ} \mathrm{C}\), the LM392N and the LM2924N must be derated based on a \(125^{\circ} \mathrm{C}\) maximum junction temperature and a thermal resistance of \(122^{\circ} \mathrm{C} / \mathrm{W}\) which applies for the device soldered in a printed circuit board, operating in still air ambient. The LM192H/LM392H must be derated based on a \(150^{\circ} \mathrm{C}\) maximum junction temperature and a thermal resistance of \(184^{\circ} \mathrm{C} / \mathrm{W}\). The dissipation is the total of both amplifiers-use external resistors, where possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.
Note 2: Short circuits from the output to \(V^{+}\)can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA for the op amp and 30 mA for the comparator independent of the magnitude of \(\mathrm{V}^{+}\). At values of supply voltage in excess of 15 V , continuous short circuits can exceed the power dissipation ratings and cause eventual destruction.
Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the amplifiers to go to the \(\mathrm{V}^{+}\)voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 V (at \(25^{\circ} \mathrm{C}\) ).

Note 4: These specifications apply for \(\mathrm{V}^{+}=5 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\), unless otherwise stated. For the LM 392 , temperature specifications are limited to \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) and the LM2924 temperature specifications are limited to \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\).
Note 5: At output switch point, \(\mathrm{V}_{\mathrm{O}} \cong 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega\) with \(\mathrm{V}+\) from 5 V to 30 V ; and over the full input common-mode range ( 0 V to \(\mathrm{V}^{+}-1.5 \mathrm{~V}\) ).
Note 6: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

Note 7: The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is \(\mathrm{V}^{+}-1.5 \mathrm{~V}\), but either or both inputs can go to 32 V without damage ( 26 V for LM2924).
Note 8: Due to proximity of external components, insure that coupling is not originating via the stray capacitance between these external parts. This typically can be detected as this type of capacitive increases at higher frequencies.
Note 9: Positive excursions of input voltage may exceed the power supply level. As long as the other input voltage remains within the common-mode range, the comparator will provide a proper output state. The input voltage to the op amp should not exceed the power supply level. The input voltage state must not be less than -0.3 V (or 0.3 V below the magnitude of the negative power supply, if used) on either amplifier.
Note 10: The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained.

\section*{Schematic Diagram}


\section*{Application Hints}

Please refer to the application hints section of the LM193 and the LM158 datasheets.

National
Semiconductor Corporation

\section*{LM359 Dual, High Speed, Programmable, Current Mode (Norton) Amplifiers}

\section*{General Description}

The LM359 consists of two current differencing (Norton) input amplifiers. Design emphasis has been placed on obtaining high frequency performance and providing user programmable amplifier operating characteristics. Each amplifier is broadbanded to provide a high gain bandwidth product, fast slew rate and stable operation for an inverting closed loop gain of 10 or greater. Pins for additional external frequency compensation are provided. The amplifiers are designed to operate from a single supply and can accommodate input common-mode voltages greater than the supply.

\section*{Applications}

■ General purpose video amplifiers
四 High frequency, high Q active filters
- Photo-diode amplifiers

Wide frequency range waveform generation circuits
- All LM3900 AC applications work to much higher frequencies

\section*{Features}
© User programmable gain bandwidth product, slew rate, input bias current, output stage biasing current and total device power dissipation
- High gain bandwidth product ( \(\mathrm{I}_{\mathrm{SET}}=0.5 \mathrm{~mA}\) ) 400 MHz for \(A_{V}=10\) to 100 30 MHz for \(A_{V}=1\)
- High slew rate ( \(\mathrm{I}_{\mathrm{SET}}=0.5 \mathrm{~mA}\) ) \(60 \mathrm{~V} / \mu \mathrm{s}\) for \(\mathrm{A}_{\mathrm{V}}=10\) to 100 \(30 \mathrm{~V} / \mu \mathrm{s}\) for \(\mathrm{A}_{\mathrm{V}}=1\)
(T) Current differencing inputs allow high common-mode input voltages
- Operates from a single 5 V to 22 V supply

图 Large inverting amplifier output swing, 2 mV to \(\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}\)
(4) Low spot noise, \(6 \mathrm{nV} / \sqrt{\mathrm{Hz}}\), for \(\mathrm{f}>1 \mathrm{kHz}\)

\section*{Typical Application}


TL/H/7788-1
- \(A_{V}=20 \mathrm{~dB}\)
- -3 dB bandwidth \(=2.5 \mathrm{~Hz}\) to 25 MHz
- Differential phase error \(<1^{\circ}\) at 3.58 MHz
- Differential gain error \(<0.5 \%\) at 3.58 MHz

\section*{Connection Diagram}


TL/H/7788-2
Top View
Order Number LM359J, LM359M or LM359N
See NS Package Number J14A, M14A or N14A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage & \begin{tabular}{rr}
\(22 \mathrm{~V}_{\mathrm{DC}}\) \\
& or \(\pm 11 \mathrm{~V} \mathrm{DC}\)
\end{tabular} \\
Power Dissipation (Note 1) & 1 W \\
J Package & 750 mW \\
N Package & \\
Maximum TJ & \\
J Package & \(+150^{\circ} \mathrm{C}\) \\
N Package & \(+125^{\circ} \mathrm{C}\)
\end{tabular}

Thermal Resistance
J Package
\(\theta_{\mathrm{jA}} \quad 147^{\circ} \mathrm{C} / \mathrm{W}\) still air
\(110^{\circ} \mathrm{C} / \mathrm{W}\) with 400 linear feet/min air flow
N Package
\(\theta_{\mathrm{jA}} \quad 100^{\circ} \mathrm{C} / \mathrm{W}\) still air
\(75^{\circ} \mathrm{C} / \mathrm{W}\) with 400 linear feet/min air flow

Input Currents, \(l_{\mathbb{N}}(+)\) or \(l_{\mathbb{N}}(-) \quad 10 \mathrm{~mA}_{D C}\)
Set Currents, \(\mathrm{I}_{\text {SET(IN) }}\) or \(\mathrm{I}_{\text {SET(OUT) }} \quad 2 \mathrm{~mA}_{\mathrm{DC}}\)
Operating Temperature Range
LM359
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range \(\quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec.\() \quad 260^{\circ} \mathrm{C}\)
Soldering Information Dual-In-Line Package Soldering (10 sec.)
\(260^{\circ} \mathrm{C}\)
Small Outline Package Vapor Phase ( 60 sec.\() \quad 215^{\circ} \mathrm{C}\) Infrared ( 15 sec .) \(220^{\circ} \mathrm{C}\)
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

Electrical Characteristics \(\mathrm{I}_{\text {SET }(\mathbb{N})}=\mathrm{I}_{\text {SET(OUT })}=0.5 \mathrm{~mA}, \mathrm{~V}_{\text {supply }}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM359} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & \\
\hline Open Loop Voltage Gain & \[
\begin{aligned}
& V_{\text {supply }}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{f}=100 \mathrm{~Hz} \\
& T_{A}=125^{\circ} \mathrm{C}
\end{aligned}
\] & 62 & \[
\begin{aligned}
& 72 \\
& 68
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline Bandwidth Unity Gain & \(\mathrm{R}_{\mathrm{IN}}=1 \mathrm{k} \Omega, \mathrm{C}_{\text {comp }}=10 \mathrm{pF}\) & 15 & 30 & & MHz \\
\hline Gain Bandwidth Product Gain of 10 to 100 & \(\mathrm{R}_{\mathrm{IN}}=50 \Omega\) to \(200 \Omega\) & 200 & 400 & & MHz \\
\hline Slew Rate Unity Gain Gain of 10 to 100 & \[
\begin{aligned}
& R_{I N}=1 \mathrm{k} \Omega, C_{c o m p}=10 \mathrm{pF} \\
& \mathrm{R}_{\mathrm{IN}}<200 \Omega
\end{aligned}
\] & & \[
\begin{aligned}
& 30 \\
& 60 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& \mathrm{~V} / \mu \mathrm{s}
\end{aligned}
\] \\
\hline Amplifier to Amplifier Coupling & \(\mathrm{f}=100 \mathrm{~Hz}\) to \(100 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}\) & & -80 & & dB \\
\hline Mirror Gain (Note 2) & \begin{tabular}{l}
at \(2 \mathrm{~mA} \|_{\operatorname{IN}}(+), \mathrm{I}_{\mathrm{SET}}=5 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) \\
at \(0.2 \mathrm{~mA} \mathrm{I}_{\mathrm{N}}(+)\), \(\mathrm{I}_{\mathrm{SET}}=5 \mu \mathrm{~A}\) \\
Over Temp. \\
at \(20 \mu \mathrm{~A} \mathrm{I}_{\mathrm{IN}}(+), \mathrm{I}_{\mathrm{SET}}=5 \mu \mathrm{~A}\) \\
Over Temp.
\end{tabular} & \[
\begin{aligned}
& 0.9 \\
& 0.9 \\
& 0.9
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.1 \\
& 1.1
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A} / \mu \mathrm{A}\) \\
\(\mu \mathrm{A} / \mu \mathrm{A}\) \\
\(\mu \mathrm{A} / \mu \mathrm{A}\)
\end{tabular} \\
\hline \[
\begin{aligned}
& \Delta \text { Mirror Gain } \\
& \text { (Note 2) }
\end{aligned}
\] & \begin{tabular}{l}
at \(20 \mu \mathrm{~A}\) to \(0.2 \mathrm{~mA} \operatorname{liN}_{\mathrm{N}}(+)\) \\
Over Temp, ISET \(=5 \mu \mathrm{~A}\)
\end{tabular} & & 3 & 5 & \% \\
\hline Input Bias Current & Inverting Input, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Over Temp. & & 8 & \[
\begin{aligned}
& 15 \\
& 30 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline Input Resistance ( \(\beta \mathrm{re}\) ) & Inverting Input & & 2.5 & & \(\mathrm{k} \Omega\) \\
\hline Output Resistance & I OUT \(=15 \mathrm{~mA} \mathrm{rms} \mathrm{f}=,1 \mathrm{MHz}\) & & 3.5 & & \(\Omega\) \\
\hline \begin{tabular}{l}
Output Voltage Swing V OUT High \\
Vout Low
\end{tabular} & \[
\begin{aligned}
& R_{L}=600 \Omega \\
& I_{N}(-) \text { and } \operatorname{IIN}_{N}(+) \text { Grounded } \\
& I_{N}(-)=100 \mu A, I_{I N}(+)=0
\end{aligned}
\] & 9.5 & \[
\begin{gathered}
10.3 \\
2 \\
\hline
\end{gathered}
\] & 50 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{mV}
\end{gathered}
\] \\
\hline Output Currents Source Sink (Linear Region) Sink (Overdriven) & \[
\begin{aligned}
& \operatorname{liN}_{\mathrm{IN}}(-) \text { and } \operatorname{liN}_{\mathrm{N}}(+) \text { Grounded, } \mathrm{R}_{\mathrm{L}}=100 \Omega \\
& \mathrm{~V}_{\text {comp }}-0.5 \mathrm{~V}=\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}, \operatorname{liN}^{(+)}=0 \\
& \operatorname{liN}_{\mathrm{IN}}(-)=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{IN}}(+)=0, \\
& \mathrm{~V}_{\text {OUT }} \text { Force }=1 \mathrm{~V}
\end{aligned}
\] & 16
1.5 & \[
\begin{gathered}
40 \\
4.7 \\
3
\end{gathered}
\] & & mA mA mA \\
\hline Supply Current & Non-Inverting Input Grounded, \(\mathrm{R}_{\mathrm{L}}=\infty\) & & 18.5 & 22 & mA \\
\hline Power Supply Rejection (Note 3) & \(f=120 \mathrm{~Hz}, \mathrm{l}_{\mathrm{N}}(+)\) Grounded & 40 & 50 & & dB \\
\hline
\end{tabular}

Note 1: See Maximum Power Dissipation graph.
Note 2: Mirror gain is the current gain of the current mirror which is used as the non-inverting input. \(\left(A_{I}=\frac{\operatorname{lin}^{I}(-)}{I_{I N}(+)}\right) \Delta\) Mirror Gain is the \% change in \(A_{I}\) for two different mirror currents at any given temperature.
Note 3: See Supply Rejection graphs.



Gain Bandwidth Product


SET CURRENT (mA)


Mirror Gain


Note: Shaded area refers to LM359


Note: Shaded area refers to LM359


SET CURRENT (mA)


Note: Shaded area refers to LM359


Gain and Phase
Feedback Gain \(=\mathbf{- 1 0 0}\)



Typical Performance Characteristics (Continued)


\section*{Application Hints}

The LM359 consists of two wide bandwidth, decompensated current differencing (Norton) amplifiers. Although similar in operation to the original LM3900, design emphasis for these amplifiers has been placed on obtaining much higher frequency performance as illustrated in Figure 1.
This significant improvement in frequency response is the result of using a common-emitter/common-base (cascode) gain stage which is typical in many discrete and integrated video and RF circuit designs. Another versatile aspect of these amplifiers is the ability to externally program many internal amplifier parameters to suit the requirements of a wide variety of applications in which this type of amplifier can be used.


FIGURE 1

\section*{Application Hints (Continued)}

\section*{DC BIASING}

The LM359 is intended for single supply voltage operation which requires DC biasing of the output. The current mirror circuitry which provides the non-inverting input for the amplifier also facilitates DC biasing the output. The basic operation of this current mirror is that the current (both \(D C\) and DC) flowing into the non-inverting input will force an equal amount of current to flow into the inverting input. The mirror gain \(\left(A_{1}\right)\) specification is the measure of how closely these two currents match. For more details see National Application Note AN-72.

DC biasing of the output is accomplished by establishing a reference \(D C\) current into the \((+)\) input, \(\mathcal{I}_{N}(+)\), and requiring the output to provide the ( - ) input current. This forces the output DC level to be whatever value necessary (within the output voltage swing of the amplifier) to provide this DC reference current, Figure 2.

\(V_{o(D C)}=V_{B E}(-)+I_{F B} R_{f}\)
TL/H/7788-7
\(I_{F E}=I_{I N}(+) A_{I}+I_{b}(-)\)
\(\mathrm{I}_{\mathrm{IN}}(+)=\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{BE}}(+)}{R_{\mathrm{b}}}\)
\(\mathrm{I}_{\mathrm{b}}(-)\) is the inverting input bias current

\section*{FIGURE 2}

The \(D C\) input voltage at each input is a transistor \(V_{B E}\) ( \(\cong 0.6 \mathrm{~V}_{\mathrm{DC}}\) ) and must be considered for \(D C\) biasing. For most applications, the supply voltage, \(\mathrm{V}^{+}\), is suitable and convenient for establishing \(\mathrm{l}_{\mathbb{N}}(+)\). The inverting input bias current, \(\mathrm{l}_{\mathrm{b}}(-)\), is a direct function of the programmable input stage current (see current programmability section) and to obtain predictable output DC biasing set \(\mathrm{I}_{\mathrm{N}}(+) \geq 10 \mathrm{l}_{\mathrm{b}}(-)\). The following figures illustrate typical biasing schemes for AC amplifiers using the LM359:


FIGURE 3. Biasing an Inverting AC Amplifier


FIGURE 4. Biasing a Non-Inverting AC Amplifier

\(V_{O(D C)}=V_{B E}(-)\left(1+\frac{R_{f}}{R_{B}}\right)+I_{b}(-) R_{f}\)
TL/H/7788-10

\section*{FIGURE 5. nV \({ }_{\text {BE }}\) Biasing}

The \(\mathrm{nV}_{\mathrm{BE}}\) biasing configuration is most useful for low noise applications where a reduced input impedance can be accommodated (see typical applications section).

\section*{OPERATING CURRENT PROGRAMMABILITY (ISET)}

The input bias current, slew rate, gain bandwidth product, output drive capability and total device power consumption of both amplifiers can be simultaneously controlled and optimized via the two programming pins ISET(OUT) and ISET(IN).

\section*{ISET(OUT)}

The output set current (ISET(OUT)) is equal to the amount of current sourced from pin 1 and establishes the class A biasing current for the Darlington emitter follower output stage. Using a single resistor from pin 1 to ground, as shown in Figure 6, this current is equal to:

\(I_{S E T(O U T)}=\frac{V^{+}-V_{B E}}{R_{S E T(O U T)}+500 \Omega}\)

TL/H/7788-11
FIGURE 6. Establishing the Output Set Current

\section*{Application Hints (Continued)}

The output set current can be adjusted to optimize the amount of current the output of the amplifier can sink to drive load capacitance and for loads connected to \(\mathrm{V}^{+}\). The maximum output sinking current is approximately 10 times ISETIOUT). This set current is best used to reduce the total device supply current if the amplifiers are not required to drive small load impedances.

\section*{ISET(IN)}

The input set current \(I_{S E T(I N)}\) is equal to the current flowing into pin 8 . A resistor from pin 8 to \(\mathrm{V}^{+}\)sets this current to be:



TL/H/7788-12
FIGURE 7. Establishing the Input Set Current
\(I_{\text {SET }}(\mathbb{N})\) is most significant in controlling the AC characteristics of the LM359 as it directly sets the total input stage current of the amplifiers which determines the maximum slew rate, the frequency of the open loop dominant pole, the input resistance of the ( - ) input and the biasing current \(\mathrm{l}_{\mathrm{b}}(-)\). All of these parameters are significant in wide band amplifier design. The input stage current is approximately 3 times \(I_{S E T(I N)}\) and by using this relationship the following first order approximations for these AC parameters are:
\[
\begin{aligned}
& \mathrm{S}_{\mathrm{r}(\mathrm{MAX})}=\text { max slew rate } \cong \frac{3 \mathrm{I}_{\mathrm{SET}(\mathrm{IN})}\left(10^{-6}\right)}{\mathrm{C}_{\mathrm{COmp}}}(\mathrm{~V} / \mu \mathrm{s}) \\
& \begin{array}{c}
\text { frequency of } \\
\text { dominant pole }
\end{array} \frac{3 \mathrm{I}_{\mathrm{SET}(\mathrm{IN})}}{2 \pi \mathrm{C}_{\operatorname{comp}} A_{\mathrm{VOL}}(0.026 \mathrm{~V})}(\mathrm{Hz}) \\
& \text { input resistance }=\beta \mathrm{re} \cong \frac{150(0.026 \mathrm{~V})}{3 \mathrm{I}_{\operatorname{SET}(\mathrm{IN})}}(\Omega)
\end{aligned}
\]
where \(\mathrm{C}_{\text {comp }}\) is the total capacitance from the compensation pin (pin 3 or pin 13) to ground, \(\mathrm{A}_{\mathrm{VoL}}\) is the low frequency open loop voltage gain in V/V and an ambient tempera-
ture of \(25^{\circ} \mathrm{C}\) is assumed ( \(\mathrm{KT} / \mathrm{q}=26 \mathrm{mV}\) and \(\beta_{\text {typ }}=150\) ). ISET(IN) also controls the DC input bias current by the expression:
\[
\mathrm{I}_{\mathrm{b}}(-)=\frac{3 \mathrm{I}_{\mathrm{SET}}}{\beta} \cong \frac{\mathrm{I}_{\mathrm{SET}}}{50} \text { for } \mathrm{NPN} \beta=150
\]
which is important for DC biasing considerations.
The total device supply current (for both amplifiers) is also a direct function of the set currents and can be approximated by:
\[
I_{\text {supply }} \cong 27 \times I_{\text {SET(OUT) }}+11 \times I_{\text {SET(IN) }}
\]
with each set current programmed by individual resistors.

\section*{PROGRAMMING WITH A SINGLE RESISTOR}

Operating current programming may also be accomplished using only one resistor by letting ISET(IN) equal ISET(OUT). The programming current is now referred to as ISET and it is created by connecting a resistor from pin 1 to pin 8 (Figure 8 ).


TL/H/7788-13
\[
I_{S E T(N)}=I_{S E T}(O U T)=I_{S E T}
\]

FIGURE 8. Single Resistor Programming of ISET
This configuration does not affect any of the internal set current dependent parameters differently than previously discussed except the total supply current which is now equal to:
\[
I_{\text {supply }} \cong 37 \times I_{\text {SET }}
\]

Care must be taken when using resistors to program the set current to prevent significantly increasing the supply voltage above the value used to determine the set current. This would cause an increase in total supply current due to the resulting increase in set current and the maximum device power dissipation could be exceeded. The set resistor value(s) should be adjusted for the new supply voltage.

\section*{Application Hints (Continued)}

One method to avoid this is to use an adjustable current source which has voltage compliance to generate the set current as shown in Figure 9.


FIGURE 9. Current Source Programming of ISET
This circuit allows ISET to remain constant over the entire supply voltage range of the LM359 which also improves power supply ripple rejection as illustrated in the Typical Performance Characteristics. It should be noted, however, that the current through the LM334 as shown will change linearly with temperature but this can be compensated for (see LM334 data sheet).
Pin 1 must never be shorted to ground or pin 8 never shorted to \(\mathrm{V}^{+}\)without limiting the current to 2 mA or less to prevent catastrophic device failure.

\section*{CONSIDERATIONS FOR HIGH FREQUENCY OPERATION}

The LM359 is intended for use in relatively high frequency applications and many factors external to the amplifier itself must be considered. Minimization of stray capacitances and their effect on circuit operation are the primary requirements. The following list contains some general guidelines to help accomplish this end:
1. Keep the leads of all external components as short as possible.
2. Place components conducting signal current from the output of an amplifier away from that amplifier's non-inverting input.
3. Use reasonably low value resistances for gain setting and biasing.
4. Use of a ground plane is helpful in providing a shielding effect between the inputs and from input to output. Avoid using vector boards.
5. Use a single-point ground and single-point supply distribution to minimize crosstalk. Always connect the two grounds (one from each amplifier) together.
6. Avoid use of long wires (> \(2^{\prime \prime}\) ) but if necessary, use shielded wire.
7. Bypass the supply close to the device with a low inductance, low value capacitor (typically a \(0.01 \mu \mathrm{~F}\) ceramic) to create a good high frequency ground. If long supply leads are unavoidable, a small resistor ( \(\sim 10 \Omega\) ) in series with the bypass capacitor may be needed and using shielded wire for the supply leads is also recommended.

\section*{COMPENSATION}

The LM359 is internally compensated for stability with closed loop inverting gains of 10 or more. For an inverting gain of less than 10 and all non-inverting amplifiers (the amplifier always has \(100 \%\) negative current feedback regardless of the gain in the non-inverting configuration) some external frequency compensation is required because the stray capacitance to ground from the ( - ) input and the feedback resistor add additional lagging phase within the feedback loop. The value of the input capacitance will typically be in the range of 6 pF to 10 pF for a reasonably constructed circuit board. When using a feedback resistance of \(30 \mathrm{k} \Omega\) or less, the best method of compensation, without sacrificing slew rate, is to add a lead capacitor in parallel with the feedback resistor with a value on the order of 1 pF to 5 pF as shown in Figure 10.


TL/H/7788-15
FIGURE 10. Best Method of Compensation
Another method of compensation is to increase the effective value of the internal compensation capacitor by adding capacitance from the COMP pin of an amplifier to ground. An external 20 pF capacitor will generally compensate for all gain settings but will also reduce the gain bandwidth product and the slew rate. These same results can also be obtained by reducing \(I_{S E T(I N)}\) if the full capabilities of the amplifier are not required. This method is termed over-compensation.
Another area of concern from a stability standpoint is that of capacitive loading. The amplifier will generally drive capacitive loads up to 100 pF without oscillation problems. Any larger C loads can be isolated from the output as shown in Figure 11. Over-compensation of the amplifier can also be used if the corresponding reduction of the GBW product can be afforded.


TL/H/7788-16
FIGURE 11. Isolating Large Capacitive Loads

\section*{Application Hints (Continued)}

In most applications using the LM359, the input signal will be AC coupled so as not to affect the DC biasing of the amplifier. This gives rise to another subtlety of high frequency circuits which is the effective series inductance (ESL) of the coupling capacitor which creates an increase in the impedance of the capacitor at high frequencies and can cause an unexpected gain reduction. Low ESL capacitors like solid tantalum for large values of C and ceramic for smaller values are recommended. A parallel combination of the two types is even better for gain accuracy over a wide frequency range.

\section*{AMPLIFIER DESIGN EXAMPLES}

The ability of the LM359 to provide gain at frequencies higher than most monolithic amplifiers can provide makes it most useful as a basic broadband amplification stage. The design of standard inverting and non-inverting amplifiers, though different than standard op amp design due to the current differencing inputs, also entail subtle design differences between the two types of amplifiers. These differences will be best illustrated by design examples. For these examples a practical video amplifier with a passband of 8 Hz to 10 MHz and a gain of 20 dB will be used. It will be assumed that the input will come from a \(75 \Omega\) source and proper signal termination will be considered. The supply voltage is \(12 V_{D C}\) and single resistor programming of the operating current, ISET, will be used for simplicity.

\section*{AN INVERTING VIDEO AMPLIFIER}
1. Basic circuit configuration:


TL/H/7788-17
2. Determine the required \(I_{\text {SET }}\) from the characteristic curves for gain bandwidth product.
\[
\mathrm{GBW}_{\mathrm{MIN}}=10 \times 10 \mathrm{MHz}=100 \mathrm{MHz}
\]

For a flat response to 10 MHz a closed loop response to two octaves above \(10 \mathrm{MHz}(40 \mathrm{MHz})\) will be sufficient.
Actual GBW \(=10 \times 40 \mathrm{MHz}=400 \mathrm{MHz}\)
\(\mathrm{I}_{\mathrm{SET}}\) required \(=0.5 \mathrm{~mA}\)
\(R_{S E T}=\frac{V^{+}-2 V_{B E}}{I_{S E T}}-1 \mathrm{k} \Omega=\frac{10.8 \mathrm{~V}}{0.5 \mathrm{~mA}}-1 \mathrm{k} \Omega=20.6 \mathrm{k} \Omega\)
3. Determine maximum value for \(\mathrm{R}_{\mathrm{f}}\) to provide stable \(D C\) biasing
\[
\mathrm{I}_{\mathrm{f}(\mathrm{MIN})} \geq 10 \times \frac{3 \mathrm{I}_{\mathrm{SET}}}{\beta}=\underset{\text { feedback current }}{100 \mu \mathrm{~A} \text { minimum DC }}
\]

Optimum output DC level for maximum symmetrical swing without clipping is:
\[
\begin{aligned}
V_{O D C(o p t)} & =\frac{V_{O(M A X)}-V_{O(M I N)}}{2}+V_{o(M I N)} \\
& \approx \frac{\left(V^{+}-3 V_{B E}\right)-2 \mathrm{mV}}{2} \\
V_{O D C(o p t)} & \cong \frac{12-1.8 \mathrm{~V}}{2}=\frac{10.2 \mathrm{~V}}{2}=5.1 \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\]
\(\mathrm{R}_{\mathrm{f}(\mathrm{MAX})}\) can now be found:
\(R_{f(M A X)}=\frac{V_{O D C}(\mathrm{opt})-V_{B E}(-)}{I_{f(M I N)}}=\frac{5.1 \mathrm{~V}-0.6 \mathrm{~V}}{100 \mu \mathrm{~A}}=45 \mathrm{k} \Omega\) This value should not be exceeded for predictable DC biasing.
4. Select \(R_{S}\) to be large enough so as not to appreciably load the input termination resistance:
\[
\mathrm{R}_{\mathrm{S}} \geq 750 \Omega \text { Let } \mathrm{R}_{\mathrm{S}}=750 \Omega
\]
5. Select \(R_{f}\) for appropriate gain:
\[
A_{V}=-\frac{R_{f}}{R_{S}} \text { so; } R_{f}=10 R_{S}=7.5 \mathrm{k} \Omega
\]
\(7.5 \mathrm{k} \Omega\) is less than the calculated \(\mathrm{R}_{\mathrm{f}(\mathrm{MAX})}\) so DC predictability is insured.
6. Since \(R_{f}=7.5 \mathrm{k}\), for the output to be biased to \(5.1 \mathrm{~V}_{\mathrm{DC}}\), the reference current \(\mathrm{l}_{\mathrm{IN}}(+)\) must be:
\[
\mathrm{I}_{\mathrm{N}}(+)=\frac{5.1 \mathrm{~V}-\mathrm{V}_{\mathrm{BE}}(-)}{R_{\mathrm{f}}}=\frac{5.1 \mathrm{~V}-0.6 \mathrm{~V}}{7.5 \mathrm{k} \Omega}=600 \mu \mathrm{~A}
\]

Now \(R_{b}\) can be found by:
\[
R_{b}=\frac{V^{+}-V_{B E}(+)}{I_{\mathrm{IN}}(+)}=\frac{12-0.6}{600 \mu \mathrm{~A}}=19 \mathrm{k} \Omega
\]
7. Select \(\mathrm{C}_{\mathrm{i}}\) to provide the proper gain for the 8 Hz minimum input frequency:
\[
\mathrm{C}_{\mathrm{i}} \geq \frac{1}{2 \pi \mathrm{R}_{\mathrm{s}}\left(\mathrm{f}_{\mathrm{low}}\right)}=\frac{1}{2 \pi(750 \Omega)(8 \mathrm{~Hz})}=26 \mu \mathrm{~F}
\]

A larger value of \(C_{i}\) will allow a flat frequency response down to 8 Hz and a \(0.01 \mu \mathrm{~F}\) ceramic capacitor in parallel with \(C_{i}\) will maintain high frequency gain accuracy.
8. Test for peaking of the frequency response and add a feedback "lead" capacitor to compensate if necessary.

\section*{Application Hints (Continued)}

Final Circuit Using Standard 5\% Tolerance Resistor Values:


TL/H/7788-18


\section*{A NON-INVERTING VIDEO AMPLIFIER}

For this case several design considerations must be dealt with.
- The output voltage ( \(A C\) and \(D C\) ) is strictly a function of the size of the feedback resistor and the sum of \(A C\) and DC "mirror current" flowing into the ( + ) input.
- The amplifier always has \(100 \%\) current feedback so external compensation is required. Add a small ( \(1 \mathrm{pF}-5 \mathrm{pF}\) ) feedback capacitance to leave the amplifier's open loop response and slew rate unaffected.
- To prevent saturating the mirror stage the total AC and DC current flowing into the amplifier's ( + ) input should be less than 2 mA .
- The output's maximum negative swing is one diode above ground due to the \(V_{B E}\) diode clamp at the ( - ) input.

\section*{DESIGN EXAMPLE:}
\(\mathrm{e}_{\mathrm{IN}}=50 \mathrm{mV}\) (MAX), \(\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}\) (MAX), desired circuit \(B W=20 \mathrm{MHz}, A_{V}=20 \mathrm{~dB}\), driving source impedance \(=\) \(75 \Omega, \mathrm{~V}^{+}=12 \mathrm{~V}\).
1. Basic circuit configuration:


TL/H/7788-20
2. Select ISET to provide adequate amplifier bandwidth so that the closed loop bandwidth will be determined by \(\mathrm{R}_{\mathrm{f}}\) and \(\mathrm{C}_{\mathrm{f}}\). To do this, the set current should program an amplifier open loop gain of at least 20 dB at the desired closed loop bandwidth of the circuit. For this example, an \(I_{\text {SET }}\) of 0.5 mA will provide 26 dB of open loop gain at 20 MHz which will be sufficient. Using single resistor programming for ISET:
\[
\mathrm{R}_{\mathrm{SET}}=\frac{\mathrm{V}^{+}-2 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{I}_{\mathrm{SET}}}-1 \mathrm{k} \Omega=20.6 \mathrm{k} \Omega
\]
3. Since the closed loop bandwidth will be determined by
\[
R_{f} \text { and } C_{f}\left(f-3 d B=\frac{1}{2 \pi R_{f} C_{f}}\right)
\]

\section*{Application Hints (Continued)}
to obtain a 20 MHz bandwidth, both \(R_{f}\) and \(C_{f}\) should be kept small. It can be assumed that \(\mathrm{C}_{\mathrm{f}}\) can be in the range of 1 pF to 5 pF for carefully constructed circuit boards to insure stability and allow a flat frequency response. This will limit the value of \(R_{f}\) to be within the range of:
\[
\begin{aligned}
& \frac{1}{2 \pi 5 \mathrm{pF} 20 \mathrm{MHz}} \leq \mathrm{R}_{\mathrm{f}} \leq \frac{1}{2 \pi 1 \mathrm{pF} 20 \mathrm{MHz}} \\
& \text { or } 1.6 \mathrm{k} \Omega \leq \mathrm{R}_{\mathrm{f}} \leq 7.96 \mathrm{k} \Omega
\end{aligned}
\]

Also, for a closed loop gain of \(+10, R_{f}\) must be 10 times \(R_{S}+r_{e}\) where \(r_{e}\) is the mirror diode resistance.
4. So as not to appreciably load the \(75 \Omega\) input termination resistance the value of \(\left(R_{s}+r_{e}\right)\) is set to \(750 \Omega\).
5. For \(A_{v}=10 ; R_{f}\) is set to \(7.5 \mathrm{k} \Omega\).
6. The optimum output DC level for symmetrical AC swing is:
\[
\begin{aligned}
V_{O D C(\text { opt })} & =\frac{V_{O(M A X)}-V_{O(M I N)}}{2}+V_{o(M I N)} \\
& =\frac{(12-1.8) \mathrm{V}-0.6 \mathrm{~V}}{2}+0.6 \mathrm{~V}=5.4 \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\]
7. The DC feedback current must be:
\[
\begin{aligned}
\mathrm{I}_{\mathrm{FB}} & =\frac{\mathrm{V}_{\mathrm{ODC}(\text { opt })}-\mathrm{V}_{\mathrm{BE}}(-)}{\mathrm{R}_{\mathrm{f}}}=\frac{5.4 \mathrm{~V}-0.6 \mathrm{~V}}{7.5 \mathrm{k}} \\
& =640 \mu \mathrm{~A}=\mathrm{I}_{\mathrm{I}}(+)
\end{aligned}
\]

DC biasing predictability will be insured because \(640 \mu \mathrm{~A}\) is greater than the minimum of \(I_{\text {SET }} / 5\) or \(100 \mu \mathrm{~A}\).

For gain accuracy the total \(A C\) and \(D C\) mirror current should be less than 2 mA . For this example the maximum \(A C\) mirror current will be;
\[
\frac{ \pm e_{\text {in peak }}}{R_{s}+r_{e}}=\frac{ \pm 50 \mathrm{mV}}{750 \Omega}= \pm 66 \mu \mathrm{~A}
\]
therefore the total mirror current range will be \(574 \mu \mathrm{~A}\) to \(706 \mu \mathrm{~A}\) which will insure gain accuracy.
8. \(R_{b}\) can now be found:
\[
\mathrm{R}_{\mathrm{b}}=\frac{\mathrm{V}^{+}-\mathrm{V}_{\mathrm{BE}}(+)}{\mathrm{I}_{\mathrm{IN}}(+)}=\frac{12-0.6}{640 \mu \mathrm{~A}}=17.8 \mathrm{k} \Omega
\]
9. Since \(R_{S}+r_{e}\) will be \(750 \Omega\) and \(r_{e}\) is fixed by the DC mirror current to be:
\[
r_{e}=\frac{\mathrm{KT}}{\mathrm{q} \operatorname{liN}(+)}=\frac{26 \mathrm{mV}}{640 \mu \mathrm{~A}} \cong 40 \Omega \text { at } 25^{\circ} \mathrm{C}
\]
\(R_{S}\) must be \(750 \Omega-40 \Omega\) or \(710 \Omega\) which can be a \(680 \Omega\) resistor in series with a \(30 \Omega\) resistor which are standard \(5 \%\) tolerance resistor values.
10. As a final design step, \(\mathrm{C}_{\mathrm{i}}\) must be selected to pass the lower passband frequency corner of 8 Hz for this example.
\(\mathrm{C}_{\mathrm{i}}=\frac{1}{2 \pi\left(\mathrm{R}_{\mathrm{s}}+\mathrm{r}_{\mathrm{e}}\right) \mathrm{f}_{\mathrm{low}}}=\frac{1}{2 \pi(750 \Omega)(8 \mathrm{~Hz})}=26.5 \mu \mathrm{~F}\)
A larger value may be used and a \(0.01 \mu \mathrm{~F}\) ceramic capacitor in parallel with \(\mathrm{C}_{\mathrm{i}}\) will maintain high frequency gain accuracy.

Final Circuit Using Standard 5\% Tolerance Resistor Values


\section*{Application Hints (Continued)}

\section*{Circuit Performance}


TL/H/7788-22
\(V_{0(D C)}=5.4 \mathrm{~V}\)
Differential phase error \(<0.5^{\circ}\)
Differential gain error < 2\%
\(f_{-3} \mathrm{~dB}\) low \(=2.5 \mathrm{~Hz}\)

\section*{GENERAL PRECAUTIONS}

The LM359 is designed primarily for single supply operation but split supplies may be used if the negative supply voltage is well regulated as the amplifiers have no negative supply rejection.
The total device power dissipation must always be kept in mind when selecting an operating supply voltage, the programming current, ISET, and the load resistance, particularly when DC coupling the output to a succeeding stage. To prevent damaging the current mirror input diode, the mirror current should always be limited to 10 mA , or less, which is important if the input is susceptible to high voltage transients. The voltage at any of the inputs must not be forced more negative than -0.7 V without limiting the current to 10 mA .
The supply voltage must never be reversed to the device; however, plugging the device into a socket backwards would then connect the positive supply voltage to the pin that has no internal connection (pin 5) which may prevent inadvertent device failure

\section*{Typical Applications}

\section*{DC Coupled Inputs}


Application Hints (Continued)

\section*{Noise Reduction using nV \(\mathrm{BE}_{\mathrm{BE}}\) Biasing}


TL/H/7788-25

Typical Input Referred Noise Performance


TL/H/7788-27
\(n V_{B E}\) Biasing with a Negative Supply


TL/H/7788-26
- R1 and C2 provide additional filtering of the negative biasing supply

Adding a JFET Input Stage

- FET input voltage mode op amp
- For \(A_{V}=+1 ; B W=40 \mathrm{MHz}, \mathrm{S}_{\mathrm{r}}=60 \mathrm{~V} / \mu \mathrm{s} ; \mathrm{C}_{\mathrm{C}}=51 \mathrm{pF}\)
- For \(A_{V}=+11 ; B W=24 \mathrm{MHz}, \mathrm{S}_{\mathrm{r}}=130 \mathrm{~V} / \mu \mathrm{s} ; \mathrm{C}_{\mathrm{C}}=5 \mathrm{pF}\)
- For \(A_{V}=+100 ; B W=4.5 \mathrm{MHz}, \mathrm{S}_{\mathrm{r}}=150 \mathrm{~V} / \mu \mathrm{s} ; \mathrm{C}_{\mathrm{C}}=2 \mathrm{pF}\)
- \(V_{O S}\) is typically \(<25 \mathrm{mV} ; 100 \Omega\) potentiometer allows a \(V_{O S}\) adjust range of \(\approx \pm 200 \mathrm{mV}\)
- Inputs must be DC biased for single supply operation

Photo Diode Amplifier


D1 ~ RCA N-Type Silicon P-I-N Photodiode
- Frequency response of greater than 10 MHz
- If slow rise and fall times can be tolerated the gate on the output can be removed. In this case the rise and the fall time of the LM359 is 40 ns .
- \(T_{P D L}=45 \mathrm{~ns}, T_{P D H}=50 \mathrm{~ns}-T^{2} \mathrm{~L}\) output

Balanced Line Driver


TL/H/7788-30
For \(\mathrm{V}_{0} 1=\mathrm{V}_{0} 2=\frac{\mathrm{V}^{+}}{2}, \frac{\mathrm{R} 3}{\mathrm{R} 2}=\frac{\mathrm{V}^{+}-2 \phi}{2\left(\mathrm{~V}^{+}-\phi\right)}, \frac{\mathrm{R} 6}{\mathrm{R} 5}=\frac{\mathrm{V}^{+}-2 \phi}{\phi}\) where \(\phi \approx 0.6 \mathrm{~V}\)
\(A_{V}=\frac{R 3}{R 1}\left(\frac{R 6}{R 4}+1\right)\)
- \(1 \mathrm{MHz}-3 \mathrm{~dB}\) bandwidth with gain of 10 and 0 dbm into \(600 \Omega\)
- \(0.3 \%\) distortion at full bandwidth; reduced to \(0.05 \%\) with bandwidth of 10 kHz
- Will drive \(\mathrm{C}_{\mathrm{L}}=1500 \mathrm{pF}\) with no additional compensation, \(\pm 0.01 \mu \mathrm{~F}\) with \(\mathrm{C}_{\text {comp }}=180 \mathrm{pF}\)
- 70 dB signal to noise ratio at 0 dbm into \(600 \Omega, 10 \mathrm{kHz}\) bandwidth

\section*{Typical Applications (Continued)}

Difference Amplifier

\(V_{0(D C)}=\frac{R 4}{R 3}\left(V^{+}-\phi\right)\) where \(\phi=0.6 V\)
TL/H/7788-31
\(A_{V}=\frac{R 4}{R 1}\) for \(R 1=R 2\)
*CMRR is adjusted for max at expected CM input signal
\(\mathrm{R} 6 \approx \frac{\mathrm{R} 5}{5}\), for \(\mathrm{R} 5=100 \mathrm{k} \Omega\)
- Wide bandwidth
- 70 dB CMRR typ
- Wide CM input voltage range

Voltage Controlled Oscillator


TL/H/7788-32
\[
f_{0}=\frac{V_{I N}-\phi}{4 C \Delta V R 1}
\]
\[
\text { where: } R 2=2 R 1
\]
\[
\phi=\text { amplifier input voltage }=0.6 \mathrm{~V}
\]
\[
\Delta V=\text { DM7414 hysteresis, typ } 1 \mathrm{~V}
\]
- 5 MHz operation
- T2L output


\section*{Squarewave Generator}

\(f=1 \mathrm{MHz}\)
Output is TTL compatible
Frequency is adjusted by R1 \& C (R1 < R2)


Crystal Controlled Sinewave Oscillator
\(\mathrm{V}_{0}=500 \mathrm{mVp}-\mathrm{p}\)
\(\mathrm{f}=9.1 \mathrm{MHz}\)
THD \(<2.5 \%\)


Typical Applications (Continued)
High Performance 2 Amplifier Biquad Filter(s)

- The high speed of the LM359 allows the center frequency \(Q_{0}\) product of the filter to be: \(\mathrm{f}_{\mathrm{o}} \times \mathrm{Q}_{\mathrm{o}} \leq 5 \mathrm{MHz}\)
- The above filter( s ) maintains performance over wide temperature range
- One half of LM359 acts as a true non-inverting integrator so only 2 amplifiers (instead of 3 or 4 ) are needed for the biquad filter structure
\(D C\) Biasing Equations for \(V_{O 1(D C)} \cong V_{O 2(D C)} \cong V^{+} / 2\)
\begin{tabular}{|l|l|}
\hline Type I & \(\frac{2 \mathrm{~V}_{I N(\mathrm{DC})}}{\mathrm{V}^{+}\left(\mathrm{R}_{\mathrm{i} 2}\right)}+\frac{1}{\mathrm{R}}+\frac{1}{\mathrm{R}_{\mathrm{Q}}}=\frac{2}{\mathrm{R}_{\mathrm{b}}} ; \mathrm{R1}=2 \mathrm{R}\) \\
\hline Type II & \(\frac{1}{\mathrm{R}}+\frac{1}{\mathrm{R}_{\mathrm{Q}}}=\frac{2}{\mathrm{R}_{\mathrm{b}}} ; \mathrm{R} 1=2 \mathrm{R}\) \\
\hline Type III & \(\frac{1}{\mathrm{R}}+\frac{1}{\mathrm{R}_{\mathrm{Q}}}=\frac{2}{\mathrm{R}_{\mathrm{b}}} ; \frac{1}{\mathrm{R} 1}=\frac{\mathrm{V}_{I N(D C)}}{\mathrm{V}^{+}\left(\mathrm{R}_{\mathrm{i} 1}\right)}+\frac{1}{2 \mathrm{R}}\) \\
\hline
\end{tabular}

\section*{Analysis and Design Equations}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Type & \(\mathrm{V}_{01}\) & \(\mathbf{V}_{02}\) & \(\mathrm{C}_{1}\) & \(\mathbf{R}_{\mathbf{1 2}}\) & \(\mathrm{R}_{\mathrm{i1}}\) & \(\mathrm{f}_{0}\) & \(\mathbf{Q}_{0}\) & \(\mathrm{f}_{\mathrm{Z}}\) (notch) & \(\mathrm{H}_{0}\) (LP) & \(\mathrm{H}_{0}\) (BP) & \(\mathrm{H}_{0}(\mathrm{HP})\) & \(H_{0(B R)}\) \\
\hline 1 & BP & LP & 0 & \(\mathrm{R}_{\mathrm{i} 2}\) & \(\infty\) & \(1 / 2 \pi \mathrm{RC}\) & \(\mathrm{R}_{\mathrm{Q}} / \mathrm{R}\) & - & \(\mathrm{R} / \mathrm{R}_{\mathrm{i} 2}\) & \(\mathrm{R}_{\mathrm{Q}} / \mathrm{R}_{\mathrm{i} 2}\) & - & - \\
\hline 11 & HP & BP & \(\mathrm{C}_{i}\) & \(\infty\) & \(\infty\) & \(1 / 2 \pi \mathrm{RC}\) & \(\mathrm{R}_{\mathrm{Q}} / \mathrm{R}\) & - & - & \(\mathrm{R}_{\mathrm{Q}} \mathrm{C}_{\mathrm{i}} / \mathrm{RC}\) & \(C_{i} / \mathrm{C}\) & - \\
\hline III & Notch/ BR & - & \(\mathrm{C}_{i}\) & \(\infty\) & \(\mathrm{R}_{11}\) & \(1 / 2 \pi \mathrm{RC}\) & \(\mathrm{R}_{\mathrm{Q}} / \mathrm{R}\) & \(1 / 2 \pi \sqrt{R R_{i} \mathrm{CC}_{i}}\) & - & - & - &  \\
\hline & & & & & & & & & & & &  \\
\hline
\end{tabular}

Typical Applications (Continued)


\section*{LM604A/LM604 4 Channel Mux-Amp}

\section*{General Description}

The LM604 Mux-Amp is an op-amp with four selectable differential inputs, combining the functions of a multiplexer with an op-amp. The LM604 can select, buffer, and amplify one of four different input signals, providing a complete system for multiplexing analog signals. It also has the unique Bi-State output which allows two or more Mux-Amps to be connected together at their outputs to increase the number of multiplexed channels. Channel selection and the Bi-State output are controlled by internal logic that interfaces directly to a microprocessor. Besides these unique features, the LM604 has excellent AC and DC op-amp specifications and is internally compensated.
Applications include signal multiplexing and linear circuits that are controlled by digital signals (i.e., programmable gain blocks, filters, and other op-amp circuits).

\section*{Features}
- Multiplexes four differential input channels to a single op-amp
- Easy to interface to microprocessor, or operates "stand alone"
a Bi-State output: Operates in two states, Active and Disabled. When disabled, it becomes a high impedance.
- Wide operating voltage range single supply

4 V to 32 V split supply
\(\pm 2 \mathrm{~V}\) to \(\pm 16 \mathrm{~V}\)
四 Wide input common mode range \(\quad \mathrm{V}\) - to \(\mathrm{V}+-1 \mathrm{~V}\)
(ast channel to channel switching time \(5 \mu \mathrm{~s}\)
- Output will drive a \(600 \Omega\) load

\section*{Block Diagram}

\begin{tabular}{l}
\multicolumn{5}{c|}{ Channel Selection } \\
\begin{tabular}{|cccc|c|}
\hline A & B & \(\overline{\text { WR }}\) & \(\overline{\mathbf{C S}}\) & Channel \\
\hline 0 & 0 & 0 & 0 & 1 \\
0 & 1 & 0 & 0 & 2 \\
1 & 0 & 0 & 0 & 3 \\
1 & 1 & 0 & 0 & 4 \\
X & X & X & 1 & Unchanged \\
X & X & 1 & X & Unchanged \\
\hline \multicolumn{5}{|c|}{ Bi-State Output Control } \\
\hline\(\overline{\text { EN }}\) & \(\overline{\mathrm{WR}}\) & \(\overline{\mathbf{C S}}\) & Output State \\
\hline \(\mathbf{0}\) & 0 & 0 & Enabled \\
1 & 0 & 0 & Disabled, High Z \\
X & X & 1 & Unchanged \\
X & 1 & X & Unchanged \\
\hline
\end{tabular}
\end{tabular}

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage
36 V or \(\pm 18 \mathrm{~V}\)
Differential Input Voltage
Input Voltage Range
Output Short Circuit to Gnd
ESD Tolerance ( \(\mathrm{C}_{\text {ZAP }}=120 \mathrm{pF}\),
\(R_{\text {ZAP }}=1500 \Omega\) )
Lead Temperature (Soldering, 5 sec .)
Storage Temperature Range

Operating Ambient
Temperature Range
LM604AM
LM604I
LM604AC, LM604C
\(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\)
\(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\)
\(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\)
J Pkg. \(\quad \mathrm{M}\) Pkg. \(\quad \mathrm{N}\) Pkg.
Power Dissipation (Note 2) 1,600 mW 1,500 mW 1,900 mW
\(\mathrm{T}_{\text {JMAX }} \quad 150^{\circ} \mathrm{C} \quad 150^{\circ} \mathrm{C} \quad 150^{\circ} \mathrm{C}\)
\(\theta_{\mathrm{JA}}\) (Typical, \(\quad 75^{\circ} \mathrm{C} / \mathrm{W} \quad 83^{\circ} \mathrm{C} / \mathrm{W} \quad 65^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{DC Electrical Characteristics \(\mathrm{V}_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\) (Note 3 )}


DC Electrical Characteristics \(\mathrm{V}_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\) (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typical} & \multicolumn{2}{|l|}{LM604AM} & \multicolumn{2}{|r|}{LM604I} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { LM604AC } \\
& \text { LM604C }
\end{aligned}
\]} & \multirow[b]{2}{*}{\begin{tabular}{l}
Units \\
(Limit)
\end{tabular}} \\
\hline & & & Tested
Limit
(Note 4) & Design
Limit
(Note 5) & Tested
Limit
(Note 4) & Design
Limit
(Note 5) & Tested
Limit
(Note 4) & Design
Limit
(Note 5) & \\
\hline Power Supply Rejection Ratio & \(\mathrm{V}_{\text {SUPPLY }}= \pm 5.0 \mathrm{~V}\) to \(\pm 16.0 \mathrm{~V}\) & 100 & \[
\begin{aligned}
& 80 \\
& 70 \\
& \hline
\end{aligned}
\] & & 80 & 70 & 80 & 70 & \[
\begin{gathered}
\mathrm{dB} \\
(\mathrm{Min})
\end{gathered}
\] \\
\hline Output Short Circuit Current & & \(\pm 35\) & \[
\begin{array}{r} 
\pm 50 \\
\pm 60 \\
\hline
\end{array}
\] & & \(\pm 50\) & \(\pm 60\) & \(\pm 50\) & \(\pm 60\) & \[
\begin{gathered}
\mathrm{mA} \\
(\mathrm{Max}) \\
\hline
\end{gathered}
\] \\
\hline Output Leakage Current & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{OUT}}=-13.5 \mathrm{~V}\) to 13.0 V \\
Bi-State Output Disabled
\end{tabular} & 4.0 & \[
\begin{array}{r}
10.0 \\
20.0 \\
\hline
\end{array}
\] & & 10.0 & 20.0 & 10.0 & 20.0 & \[
\begin{gathered}
\mu \mathrm{A} \\
(\mathrm{Max})
\end{gathered}
\] \\
\hline Output Capacitance & Bi-State Output Disabled See Figure 1 & 10 & & & & & & & pF \\
\hline Supply Current & & 7.0 & \[
\begin{gathered}
9.0 \\
10.0
\end{gathered}
\] & & 9.0 & 10.0 & 9.0 & 10.0 & mA (Max) \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics \(\mathrm{v}_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\) (Note 3)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Conditions}} & \multirow[b]{2}{*}{Typical} & \multicolumn{2}{|l|}{LM604AM} & \multicolumn{2}{|r|}{LM604I} & \multicolumn{2}{|l|}{LM604AC LM604C} & \multirow[b]{2}{*}{Units (Limit)} \\
\hline & & & & Tested Limit (Note 4) &  &  & Design
Limit
(Note 5) &  &  & \\
\hline Slew Rate & \(A_{V}=1, R_{L}\) & & 3.0 & \[
\begin{aligned}
& 2.0 \\
& 1.5
\end{aligned}
\] & & 2.0 & 1.5 & 2.0 & 1.5 & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& (\mathrm{Min})
\end{aligned}
\] \\
\hline Gain Bandwidth Product & \(\mathrm{f}=100 \mathrm{kHz}\) & & 7.0 & \[
\begin{aligned}
& 6.0 \\
& 3.0
\end{aligned}
\] & & 6.0 & 3.0 & 6.0 & 3.0 & \begin{tabular}{l}
MHz \\
(Min)
\end{tabular} \\
\hline Unity Gain Frequency & & & 3.0 & & 2.5 & & 2.5 & & 2.5 & \[
\begin{aligned}
& \mathrm{MHz} \\
& (\mathrm{Min})
\end{aligned}
\] \\
\hline Phase Margin & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\), & & 50 & & & & & & & Degrees \\
\hline Settling Time to \(0.1 \%\) of Final Value & \[
\begin{aligned}
& A_{V}=-1, V_{C} \\
& R_{L}=2 \mathrm{k} \Omega
\end{aligned}
\] & V to 5.0 V & 4.0 & & & & & & & \(\mu \mathrm{s}\) \\
\hline Channel Switching Time & See Figure 2 & \begin{tabular}{l}
\({ }^{\text {tsw }} 1\) \\
\(t_{S W}\)
\end{tabular} & \[
\begin{aligned}
& 4.0 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& 5.5 \\
& 6.5
\end{aligned}
\] & 6.5 & 5.5 & 6.5
\[
6.5
\] & 5.5 & 6.5
\[
6.5
\] & \[
\begin{gathered}
\mu \mathrm{S} \\
(\mathrm{Max})
\end{gathered}
\] \\
\hline Channel to Channe Isolation & \[
\begin{aligned}
& R_{S}=10 \mathrm{k} \Omega, \\
& \mathrm{~V}_{\mathrm{IN}}=10.0 \mathrm{~V}_{\mathrm{p}}
\end{aligned}
\] & & 100 & & & & & & & dB \\
\hline Input Noise Voltage & \(\mathrm{R}_{\mathrm{S}}=100 \Omega\), & & 20 & & & & & & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline Input Noise Current & \(\mathrm{f}=1 \mathrm{kHz}\) & & 0.3 & & & & & & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline Mux-Amp Enable Time & See Figure 3 & \begin{tabular}{l}
\(t_{\text {EN1 }}\) \\
\(\mathrm{t}_{\mathrm{EN} 2}\)
\end{tabular} & \[
\begin{aligned}
& 3.0 \\
& 4.0
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 5.0
\end{aligned}
\] & 5.5 & 4.0 & \[
\begin{aligned}
& 5.0 \\
& 5.5 \\
& \hline
\end{aligned}
\] & 4.0 & \begin{tabular}{l}
5.0 \\
5.5
\end{tabular} & \[
\begin{gathered}
\mu \mathrm{S} \\
\text { (Max) }
\end{gathered}
\] \\
\hline Mux-Amp Disable Time (tDIS) & See Figure 3 & & 1.0 & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & & 2.0 & 3.0 & 2.0 & 3.0 & \[
\begin{gathered}
\mu \mathrm{S} \\
(\mathrm{Max})
\end{gathered}
\] \\
\hline
\end{tabular}

DC Electrical Characteristics \(\mathrm{V}_{\text {SUPPLY }}=5 \mathrm{~V}\) (Note 3)



TL/H/9131-3

TL/H/9131-2
\(\mathrm{C}_{\text {OUT }}=\frac{\Delta t}{10 \mathrm{~V}} \times 100 \mu \mathrm{~A}\)

FIGURE 1. Output Capacitance Test

Digital Input Electrical Characteristics \(\mathrm{V}_{\text {sUPPLY }}= \pm 15 \mathrm{~V}\) (Note 6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typical} & \multicolumn{2}{|r|}{LM604AM} & \multicolumn{2}{|c|}{LM604I} & \multicolumn{2}{|l|}{LM604AC LM604C} & \multirow[b]{2}{*}{Units (Limit)} \\
\hline & & &  &  &  & Design Limit (Note 5) &  & Design Limit (Note 5) & \\
\hline \(\mathrm{V}_{\text {INHI }}\) & & & \[
\begin{aligned}
& 1.8 \\
& 2.0
\end{aligned}
\] & & 1.8 & 2.0 & 1.8 & 2.0 & \[
\begin{gathered}
V \\
(\mathrm{Min})
\end{gathered}
\] \\
\hline VINLO & & & \[
\begin{aligned}
& 1.0 \\
& 0.8
\end{aligned}
\] & & 1.0 & 0.8 & 1.0 & 0.8 & \begin{tabular}{l}
V \\
(Max)
\end{tabular} \\
\hline IINHI & & & \[
\begin{gathered}
5.0 \\
10.0
\end{gathered}
\] & & 5.0 & 10.0 & 5.0 & 10.0 & \(\mu \mathrm{A}\) (Max) \\
\hline \(\mathrm{I}_{\text {INLO }}\) & & & \[
\begin{gathered}
5.0 \\
10.0
\end{gathered}
\] & & 5.0 & 10.0 & 5.0 & 10.0 & \[
\begin{gathered}
\mu A \\
(\operatorname{Max}) \\
\hline
\end{gathered}
\] \\
\hline Minimum Pulse Width for WR \& CS & & & & 100 & & 100 & & 100 & \[
\begin{gathered}
\mathrm{ns} \\
\text { (Min) }
\end{gathered}
\] \\
\hline \begin{tabular}{l}
Minimum Set-Up \\
Time ( t s)
\end{tabular} & See Figures 3 and 5 & & & 100 & & 100 & & 100 & \[
\begin{gathered}
\mathrm{ns} \\
\text { (Min) }
\end{gathered}
\] \\
\hline \begin{tabular}{l}
Minimum Hold \\
Time ( \(\mathrm{t}_{\mathrm{H}}\) )
\end{tabular} & See Figures 3 and 5 & & & 50 & & 50 & & 50 & \[
\begin{gathered}
\mathrm{ns} \\
\text { (Min) } \\
\hline
\end{gathered}
\] \\
\hline Input Capacitance & & 5 & & & & & & & pF \\
\hline
\end{tabular}

Note 1: Applies to both single and split supply operation. Continuous short circuit operation can result in exceeding the maximum allowed junction temperature.
Note 2: When operating at \(T_{A}>25^{\circ} \mathrm{C}\), the maximum power dissipation must be derated based on \(\theta_{\mathrm{JA}}\).
Note 3: Unless specified otherwise, all limits are guaranteed for \(T_{A}=T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}\), and \(\mathrm{R}_{\mathrm{L}}>1 \mathrm{Meg} \Omega\). Boldface limits apply at \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 70^{\circ} \mathrm{C}\) for LM604AC and LM604C, \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 85^{\circ} \mathrm{C}\) for LM604I, and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{J} 125^{\circ} \mathrm{C}\) for LM604AM.
Note 4: Guaranteed and \(100 \%\) production tested.
Note 5: Guaranteed but not \(100 \%\) production tested. These numbers are not used to calculate outgoing quality levels.
Note 6: Unless specified otherwise, all units are guaranteed at \(T_{A}=T_{J}=25^{\circ} \mathrm{C}\). Boldface limits apply at the junction temperature extremes specified in note 3 . Input voltage levels are with respect to digital ground (pin 4) which must be at least 4.0 V below \(\mathrm{V}^{+}\).

Switching from Channel 1 to 2 with Channel Select preset to \(\bar{A} B\) before \(\overline{\mathrm{WR}}=\) 0 . This test applies to all channels.



FIGURE 2. Channel Switching Time Test


Typical Performance Characteristics (Note 7)


Output Voltage Swing vs Supply Voltage


Common-Mode Rejection Ratio vs Frequency


Undistorted Output Voltage Swing vs Frequency




Power Supply Rejection Ratio vs Frequency


Distortion vs Frequency




Output Impedance vs Frequency


Equivalent Input Noise Voltage vs Frequency


\section*{Typical Performance Characteristics (Note 7)}



TL/H/9131-7

Note 7: Unless specified otherwise, \(T_{A}=T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{OV}, \mathrm{V}_{\mathrm{OUT}}=\mathrm{OV}\), and \(\mathrm{R}_{\mathrm{L}}>1 \mathrm{Meg}\).

\section*{Connection Diagrams}


FIGURE 4

Timing Diagrams


FIGURE 5. Channel Switching Timing Diagram

\section*{Functional Description}

\section*{input channel selection}

The LM604 contains four differential input channels that are selected one at a time. An input is selected by writing its binary code to pins \(A\) and \(B\) when \(\overline{C S}\) and \(\overline{W R}\) are a logic 0 , see block diagram. The LM604 always has one of its inputs selected. In order to isolate all four channels from the output, the Bi-State output can be disabled.
Figure 5 illustrates how the LM604 switches from one channel to another. The switching begins on the falling edge of \(\overline{W R}\) if \(A\) and \(B\) are valid before \(\overline{W R}\) is a logic 0 , or when \(A\) and \(B\) become valid while \(\overline{W R}\) is a logic 0 . In either case, the channel switching time ( \(\mathrm{t} \mathrm{sw}_{2}\) ) remains the same. If a channel is to remain selected, its binary code must be valid during the rising edge of \(\overline{W R}\) as specified by \(t_{S}\) and \(t_{H}\).
Channel switching time is specified by \(\mathrm{t}_{\mathrm{SW}}\) and \(\mathrm{t}_{\mathrm{SW} 2}\) as shown in Figure 2. \(\mathrm{t}_{\mathrm{SW}} 1\) is the time it takes the output to first reach its new value, and \(\mathrm{t}_{\mathrm{SW}} 2\) is the time it takes the output to settle to within \(0.1 \%\) of its new value. Clearly, tsw2 is a more useful parameter for specifying switching time, but it is difficult to test on a production basis. Therefore, \(\mathrm{t}_{\mathrm{SW}}\) 號 tested and this allows tsw2 to be guaranteed. Channel switching time will vary as a function of how far the output swings to reach its new value. This is shown in Figure 6 where tsw2 is plotted as a function of output voltage swing ( \(\Delta \mathrm{V}_{\text {OUT }}\) ).


TL/H/9131-12
\(\Delta V_{\text {OUT }}=V_{\text {OUT }}\) (Selected Channel) \(-\mathrm{V}_{\text {OUT }}\) (Previous Channel)
FIGURE 6. tsw2 vs \(\Delta \mathbf{V}_{\text {OUT }}\)

\section*{BI-STATE OUTPUT}

The Bi-State output can be either enabled (on) or disabled (off). When disabled, the output becomes a high impedance load that can be driven by another output stage. This allows several Mux-Amps to be connected together at their outputs by having only one output enabled at one time. Thus, several Mux-Amps can be in parallel to the same output to increase the number of multiplexed channels. The Bi-State output is controlled by \(\overline{\mathrm{EN}}\) when \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) are a logic 0 , see block diagram.
When the output is disabled and driven by another output, it behaves like a small capacitive load with a few microamps of leakage current. The data sheet specifies this with the
parameters "Output Capacitance" and "Output Leakage Current". Both parameters vary with temperature, as shown in Figure 7.


FIGURE 7. ILEAKAGE and Cout vs Temperature
Figure 8 illustrates switching between two Mux-Amps that are connected in parallel to the same output. Switching begins on the falling edge of \(\overline{W R}\) if the \(\overline{E N}\) signals are correctly set before \(\overline{W R}\) is a logic 0 , or when the EN signals become valid while \(\overline{W R}\) is a logic 0 . The Bi-State output takes less time to become disabled than it does to become enabled, and this insures the outputs are switched in a "break before make" method. If an in output is to remain enabled or disabled after \(\overline{W R}\) becomes a logic \(1, \overline{E N}\) must be valid during the rising edge of \(\overline{W R}\) as specified by \(\mathrm{t}_{\mathrm{S}}\) and \(\mathrm{t}_{\mathrm{H}}\). Note that when a Mux-Amp has its output enabled, the binary code for the selected input channel must also be written.
Bi-State output enable time ( \(t_{E N 1}\) and \(\mathrm{t}_{\mathrm{EN} 2}\) ) and disable time ( \(\mathrm{t}_{\text {DIS }}\) ) are defined in Figure 3. \(\mathrm{t}_{\text {EN } 1}\) is the time it takes the output to first reach its enabled value ( \(\mathrm{V}_{\mathrm{EN}}\) ), and \(\mathrm{t}_{\mathrm{EN} 2}\) is the time it takes the output to settle to within \(0.1 \%\) of \(\mathrm{V}_{\mathrm{EN}}\). As with channel switching time, \(\mathrm{t}_{\mathrm{EN} 1}\) is a tested parameter that allows \(t_{E N 2}\) to be guaranteed. \(t_{\text {DIS }}\) is the time it takes the output to become a high impedance. Output enable time will vary according to how far the output swings from \(V_{\text {DIS }}\) to \(\mathrm{V}_{\mathrm{EN}}\), and this is plotted in Figure 9.

Functional Description (Continued)


TL/H/9131-15
FIGURE 8. Timing Diagram for Switching Bi-State Outputs


FIGURE 9. \(\mathrm{t}_{\mathrm{EN} 2}\) vs \(\Delta \mathrm{V}_{\text {OUT }}\)

\section*{DIGITAL CONTROL}

As mentioned in the previous sections, the input channels and Bi -State output are controlled by logic levels on pins A , \(B\), and \(\overline{E N}\). There are two ways to apply logic levels to these pins. 1) Hardwire \(\overline{W R}\) and \(\overline{C S}\) directly to digital ground so that the LM604 operates in a "stand alone" mode. This allows input logic levels to directly control the LM604. 2) Write digital signals to A, B, and EN as shown in the timing diagrams of Figures 5 and 8 . This method is used when the LM604 interfaces to a microprocessor. Note that \(\overline{C S}\) and WR can occur simultaneously, so set-up and hold times are not required for \(\overline{\mathrm{CS}}\). Also, notice that \(\overline{\mathrm{WR}}\) must remain a logic 1 during the hold time period.
Input logic levels are referenced to a 1.4 V threshold voltage, making the LM604 compatible with TTL and CMOS logic. This threshold voltage is referenced to digital ground. The voltage level of digital ground can be as low as \(\mathrm{V}^{-}\)(pin 15) and as high as 4 V below \(\mathrm{V}^{+}\)(pin 5).

\section*{Application Hints}

\section*{USING MULTIPLE FEEDBACK LOOPS}

Each input channel of the LM604 is used as a single opamp with its own feedback loop. Two examples of this are circuits with multiple inverting gain channels and non-inverting gain channels (Figure 10). These circuits have multiple feedback loops connected to the same output with one feedback loop connected to a selected channel and the others connected to "off" channels. The feedback loop of the selected channel determines the gain of these circuits. The off channel feedback loops affect these circuits in two ways. 1) They create an additional load at the output. 2) Feedback loops for inverting gain channels provide feedthrough paths from the inputs of the off channels to the output.
In Figure 10, the loading affect of multiple feedback loops is given in terms of current flowing through the feedback loops ( \(I_{F}\) ). In circuits with non-inverting gain channels, \(I_{F}\) is a function of \(\mathrm{V}_{\text {OUT }}\) and the resistance of the feedback loops. In circuits with inverting gain channels, \(I_{F}\) is different for each channel selected because it is also a function of the off channel input voltages. This additional loading must be accounted for when designing Mux-Amp circuits. Otherwise, the output load resistance will be less than anticipated.


TL/H/9131-19


Figure 11 illustrates feedthrough in an off inverting gain channel. Feedthrough occurs because the feedback resistors and the Mux-Amp output impedance ( \(r_{0}\) ) form a voltage divider. This divider allows a portion of the off channel's input signal to appear at the output. The amount of signal that feeds through depends on the ratio of output impedance to feedback loop resistance. Output impedance varies according to Mux-Amp gain (gain of the selected channel) and the frequency of the feedthrough signal. This variation must be considered when calculating feedthrough, and it is plotted in the "Typical Device Characteristics" section.


FIGURE 11. Inverting Gain Channel Feedthrough


TL/H/9131-18
\begin{tabular}{c|c|c} 
Channel & \(V_{0}\) & \(\mathbf{I}_{F}\) \\
\hline 1 & \(-V_{1}\left(\frac{R 2}{R 1}\right)\) & \(\frac{V_{0}}{R 2}+\frac{V_{0}-V_{2}}{R 3+R 4}+\frac{V_{0}-V_{3}}{R 5+R 6}+\frac{V_{0}-V_{4}}{R 7+R 8}\) \\
\hline 2 & \(-V_{2}\left(\frac{R 4}{R 3}\right)\) & \(\frac{V_{0}}{R 4}+\frac{V_{0}-V_{1}}{R 1+R 2}+\frac{V_{0}-V_{3}}{R 5+R 6}+\frac{V_{0}-V_{4}}{R 7+R 8}\) \\
\hline 3 & \(-V_{3}\left(\frac{R 6}{R 5}\right)\) & \(\frac{V_{0}}{R 6}+\frac{V_{0}-V_{1}}{R 1+R 2}+\frac{V_{0}-V_{2}}{R 3+R 4}+\frac{V_{0}-V_{4}}{R 7+R 8}\) \\
\hline 4 & \(-V_{4}\left(\frac{R 8}{R 7}\right)\) & \(\frac{V_{0}}{R 8}+\frac{V_{0}-V_{1}}{R 1+R 2}+\frac{V_{0}-V_{2}}{R 3+R 4}+\frac{V_{0}-V 3}{R 5+R 6}\) \\
\hline
\end{tabular}

Multiple Inverting Gain Channels

\section*{Application Hints (Continued)}

\section*{INPUT CHARGE INJECTION}

When the Mux-Amp switches channels, charge is injected from the inputs of the selected and previous channels, see Figure 12. This causes a positive error voltage at the input of the selected channel and a negative voltage at the previous channel. The amplitude of this error voltage equals \(Q_{I N J} / C_{I N}\), where \(C_{I N}\) is the total capacitance at the input and \(Q_{\mathbb{N J}}\) is the charge injected. As plotted in Figure 13, \(Q_{I N J}\) increases proportionally with the difference in voltage between a channel's input common mode voltage and the negative supply. The RC time constant of \(\mathrm{C}_{\mathrm{IN}}\) times resistance seen from the input will determine how long the error voltage remains at the input.


FIGURE 12. Error Voltage From Input Charge Injection


FIGURE 13. \(Q_{I N J}\) vs \(V_{C M}-V^{-}\)

\section*{MAXIMUM OUTPUT LOAD CONDITIONS}

The Mux-Amp is guaranteed to drive a \(600 \Omega\) load as specified over its entire operating range. Reducing the load resistance below this value may cause the output to current
limit. It may also cause the junction temperature limit to be exceeded when operating the part near its maximum ambient temperature.
The Mux-Amp is unconditionally stable with as much as 500 pF connected from the output to ground. If the output is required to drive a larger capacitive load, the Mux-Amp may need to operate with at least a gain of 10 . Otherwise, it may become unstable when sinking current.

\section*{DIGITAL FEEDTHROUGH}

When interfacing the Mux-Amp to a microprocessor, pins A, \(\mathrm{B}, \mathrm{EN}\), and \(\overline{\mathrm{WR}}\) are connected to an address bus where high frequency digital signals are present. The fast edges of these signals can propagate into the Mux-Amp's analog signal path, causing fast transients to appear at the output. To avoid this problem, the following precautions should be taken.
1) Analog and digital ground must be kept separate. They can only be connected together back at the power supply or supply bus.
2) Bypass capacitors should have low inductance to prevent noise spikes on the voltage supply pins. A ceramic disc capacitor of \(0.1 \mu \mathrm{~F}\) is usually sufficient.
3) All lead lengths should be kept short to prevent them from picking up digital signals.

By using these rules, digital signals can be attenuated at the input channels by typically 100 dB .
Lab measurements have shown a minimum digital feedthrough signal of 2 mV occurs at the output even when the best layout precautions are taken. This is fine for many applications, but to completely eliminate digital feedthrough, any signals coming directly from the bus must be sent to the Mux-Amp via a Tri-State buffer, see Figure 14. This isolates the Mux-Amp's digital pins from the address bus to prevent pin to pin feedthrough. CS can be used to enable the TriState buffers when signals are sent to the Mux-Amp from the address bus.


TL/H/9131-22
FIGURE 14. Isolating Mux-Amp from Address Bus by Using a Tri-State Buffer

\section*{Typical Applications}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|r|}{Mux-Amp} & \multicolumn{3}{|c|}{Mux-Amp} & \multirow[t]{2}{*}{Input} \\
\hline A & B & EN & A & B & \(\overline{E N}\) & \\
\hline 0 & 0 & 0 & X & X & 1 & V1 \\
\hline 0 & 1 & 0 & X & X & 1 & V2 \\
\hline 1 & 0 & 0 & X & X & 1 & V3 \\
\hline 1 & 1 & 0 & X & X & 1 & V4 \\
\hline X & X & 1 & 0 & 0 & 0 & V5 \\
\hline X & X & 1 & 0 & 1 & 0 & V6 \\
\hline X & X & 1 & 1 & 0 & 0 & V7 \\
\hline X & X & 1 & 1 & 1 & 0 & V8 \\
\hline
\end{tabular}


Programmable Bandpass Filter: Each channel has a 2 kHz bandwidth and a gain of 1 at the center frequency

National
Semiconductor
Corporation

\section*{LM607/LM607A/LM607B Precision Operational Amplifier}

\section*{General Description}

The LM607 series of precision operational amplifiers are trimmed at wafer sort to extremely low values of offset voltage. Advanced circuit design and testing techniques allow guaranteed drift specifications as low as \(0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) with offsets as low as \(25 \mu \mathrm{~V}\).

Other input parameters are equally impressive. The typical open loop voltage gain of 5 Million yields extremely low error in high-gain applications. CMRR and PSRR are typically 140 dB .

Using Super-Beta transistors in the front end enables the LM607 to operate at high input stage current while maintaining low values of input bias current ( 1 nA typ.) This gives the part its low input voltage noise: \(6.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}\).

High operating currents also help give the LM607 its high gain-bandwidth product of 1.8 MHz and slew rate of \(0.7 \mathrm{~V} / \mu \mathrm{s}\). Despite its higher speed, the LM607 draws less supply current than OP-07 types: only 1 mA at \(\pm 15 \mathrm{~V}\) supplies.

Features
\begin{tabular}{|c|c|c|}
\hline Low Vos & LM607A: & \(25 \mu \mathrm{~V}\) max \\
\hline Low drift & LM607A: & \(0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max \\
\hline \multicolumn{3}{|l|}{■ Drift 100\% tested: A and B grades} \\
\hline High gain & LM607A: & 5 million min \\
\hline - High CMRR & LM607A: & 124 dB min \\
\hline - High PSRR & LM607A: & 120 dB min \\
\hline ■ Low noise & & \[
\begin{array}{r}
6.5 \mathrm{nV} / \sqrt{\mathrm{Hz}} @ 1 \mathrm{kHz} \\
9 \mathrm{nV} / \sqrt{\mathrm{Hz}} @ 10 \mathrm{~Hz}
\end{array}
\] \\
\hline ■ High speed & & 1.8 MHz gain-bandwidth \(0.7 \mathrm{~V} / \mu \mathrm{s}\) slew rate \\
\hline \multicolumn{2}{|l|}{- Low supply current} & 1 mA \\
\hline \multicolumn{2}{|l|}{- Wide input common mode} & \(\pm 13 \mathrm{~V}\) \\
\hline \multicolumn{2}{|l|}{- Wide supply range} & \(\pm 3 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) \\
\hline \multicolumn{2}{|l|}{- Overcompensation} & Allows driving high \(\mathrm{C}_{\mathrm{L}}\) \\
\hline
\end{tabular}

\section*{Typical Performance Characteristics}


Voltage Gain

TL/H/8787-1


TL/H/8787-2

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\(\begin{array}{lr}\text { Differential Input Overdrive Current (Note 7) } & \pm 25 \mathrm{~mA} \\ \text { Supply Voltage } & 44 \mathrm{~V} \\ \text { Input Voltage } & \text { Supply Voltage } \\ \text { Output Short Circuit to Gnd } & \text { Continuous } \\ \text { Power Dissipation } & 500 \mathrm{~mW}\end{array}\)

Storage Temperature Range
\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
Operating Junction Temperature Range (Note 9)
LM607AM/LM607BM \(\quad-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\)
LM607C/LM607AC/LM607BC \(\quad 0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec .) \(260^{\circ} \mathrm{C}\)
ESD Tolerance \(\mathrm{C}_{\text {ZAP }}=100 \mathrm{pF}\) 2000V
\[
\mathrm{R}_{\mathrm{ZAP}}=1.5 \mathrm{k} \Omega
\]

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM607AM} & \multicolumn{2}{|c|}{LM607BM} & \multirow[b]{2}{*}{Units} \\
\hline & & & Tested Limit (Note 5) & Design Limit (Note 6) & Tested Limit (Note 5) & Design Limit (Note 6) & \\
\hline Input Offset Voltage & (Note 2) & 15 & \[
\begin{aligned}
& 25 \\
& \mathbf{8 0} \\
& \hline
\end{aligned}
\] & & \[
\begin{gathered}
60 \\
\mathbf{1 2 0} \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
\mu \mathrm{V} \\
\mathrm{Max}
\end{gathered}
\] \\
\hline Input Offset Voltage Drift & (Note 3) & 0.2 & 0.3 & & 0.6 & & \begin{tabular}{l}
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
Max
\end{tabular} \\
\hline Input Offset Voltage Long Term Stability & (Note 4) & 0.2 & & & & & \(\mu \mathrm{V} / \mathrm{mo}\) Max \\
\hline Input Bias Current & & 1 & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & & \[
\begin{aligned}
& 3 \\
& 6 \\
& \hline
\end{aligned}
\] & & nA Max \\
\hline Input Offset Current & & 0.5 & \[
\begin{aligned}
& 2 \\
& 4 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
2.8 \\
5.6 \\
\hline
\end{array}
\] & & \begin{tabular}{l}
nA \\
Max
\end{tabular} \\
\hline Input Noise Voltage & 0.1 to 10 Hz & 0.2 & & 0.5 & & 0.5 & \begin{tabular}{l}
\(\mu \vee \mathrm{p}-\mathrm{p}\) \\
Max
\end{tabular} \\
\hline Input Noise Voltage Density & \[
\begin{aligned}
& f=10 \mathrm{~Hz} \\
& f=100 \mathrm{~Hz} \\
& f=1 \mathrm{kHz}
\end{aligned}
\] & \[
\begin{gathered}
9 \\
7 \\
6.5
\end{gathered}
\] & & \[
\begin{gathered}
18 \\
10 \\
8
\end{gathered}
\] & & \[
\begin{gathered}
18 \\
10 \\
8 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{nV} / \sqrt{\mathrm{Hz}} \\
\mathrm{Max}
\end{gathered}
\] \\
\hline Input Noise Current & 0.1 to 10 Hz & 14 & & & & & \begin{tabular}{l}
pA p-p \\
Max
\end{tabular} \\
\hline Input Noise Current Density & \[
\begin{aligned}
& f=10 \mathrm{~Hz} \\
& f=100 \mathrm{~Hz} \\
& f=1 \mathrm{kHz}
\end{aligned}
\] & \[
\begin{aligned}
& 0.32 \\
& 0.14 \\
& 0.12
\end{aligned}
\] & & & & & \[
\begin{gathered}
\mathrm{pA} / \sqrt{\mathrm{Hz}} \\
\mathrm{Max}
\end{gathered}
\] \\
\hline Input Resistance & Differential Mode Common Mode & \[
\begin{gathered}
2 \\
100 \\
\hline
\end{gathered}
\] & & & & & \[
\begin{aligned}
& \mathrm{M} \Omega \\
& \mathrm{G} \Omega
\end{aligned}
\] \\
\hline Input Voltage Range & & \(\pm 13.5\) & \[
\begin{gathered}
\pm 13 \\
\pm \mathbf{1 2 . 5}
\end{gathered}
\] & & \[
\begin{gathered}
\pm 13 \\
\pm \mathbf{1 2 . 5} \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
\text { V } \\
\text { Min }
\end{gathered}
\] \\
\hline Common-Mode Rejection Ratio & \[
\begin{aligned}
& V_{\mathrm{CM}}= \pm 13 \mathrm{~V} \\
& \mathbf{V}_{\mathrm{CM}}= \pm \mathbf{1 2 . 5 V}
\end{aligned}
\] & 140 & \[
\begin{aligned}
& 124 \\
& 120
\end{aligned}
\] & & \[
\begin{aligned}
& 116 \\
& \mathbf{1 1 2}
\end{aligned}
\] & & \begin{tabular}{l}
dB \\
Min
\end{tabular} \\
\hline Power Supply Rejection Ratio & \[
\begin{aligned}
& V_{S}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\
& \text { (Note 8) }
\end{aligned}
\] & 140 & \[
\begin{aligned}
& 120 \\
& 117 \\
& \hline
\end{aligned}
\] & & \[
\begin{gathered}
114 \\
112
\end{gathered}
\] & & \begin{tabular}{l}
dB \\
Min
\end{tabular} \\
\hline Large-Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10000 \\
& 5000
\end{aligned}
\] & \[
\begin{gathered}
5000 \\
\mathbf{2 0 0 0} \\
1500
\end{gathered}
\] & & \[
\begin{gathered}
2000 \\
1500 \\
1000
\end{gathered}
\] & & \(\mathrm{V} / \mathrm{mV}\) Min \\
\hline
\end{tabular}

Electrical Characteristics (Note 1) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM607AM} & \multicolumn{2}{|c|}{LM607BM} & \multirow[b]{2}{*}{Units} \\
\hline & & & Tested Limit (Note 5) & Design Limit (Note 6) &  & Design Limit (Note 6) & \\
\hline Output Voltage Swing & \[
\begin{aligned}
& R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega
\end{aligned}
\] & \(\pm 13.8\) & \[
\begin{gathered}
\pm 13 \\
\pm 12.5 \\
\pm 12.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
\pm 13 \\
\pm 12.5 \\
\pm 12.5
\end{gathered}
\] & & \[
\begin{gathered}
\text { V } \\
\text { Min }
\end{gathered}
\] \\
\hline Slew Rate & & 0.7 & & 0.4 & & 0.4 & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& \mathrm{Min} \\
& \hline
\end{aligned}
\] \\
\hline Gain-Bandwidth Product & \(f=100 \mathrm{kHz}\) & 1.8 & & 1.0 & & 1.0 & \begin{tabular}{l}
MHz \\
Min
\end{tabular} \\
\hline \begin{tabular}{l}
Open-Loop \\
Output Resistance
\end{tabular} & & 50 & & & & & \(\Omega\) \\
\hline Supply Current & & 1 & \[
\begin{array}{r}
1.5 \\
2.0 \\
\hline
\end{array}
\] & & \[
\begin{array}{r}
1.5 \\
2.0 \\
\hline
\end{array}
\] & & \begin{tabular}{l}
mA \\
Max
\end{tabular} \\
\hline Offset Adjust Range & & 1.5 & & & & & mV \\
\hline
\end{tabular}

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|r|}{LM607AC} & \multicolumn{2}{|r|}{LM607BC} & \multicolumn{2}{|c|}{LM607C} & \multirow[b]{2}{*}{Units} \\
\hline & & & Tested Limit (Note 5) & Design Limit (Note 6) & Tested Limit (Note 5) & Design Limit (Note 6) & \begin{tabular}{l}
Tested Limit \\
(Note 5)
\end{tabular} & Design Limit (Note 6) & \\
\hline Input Offset Voltage & (Note 2) & 15 & \[
\begin{aligned}
& 25 \\
& 40
\end{aligned}
\] & & \[
\begin{aligned}
& 60 \\
& \mathbf{9 0}
\end{aligned}
\] & & 150 & 250 & \begin{tabular}{l}
\(\mu \mathrm{V}\) \\
Max
\end{tabular} \\
\hline Input Offset Voltage Drift & (Note 3) & 0.2 & 0.3 & & 0.6 & & & 2.5 & \begin{tabular}{l}
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
Max
\end{tabular} \\
\hline Input Offset Voltage Long Term Stability & (Note 4) & 0.2 & & & & & & & \(\mu \mathrm{V} / \mathrm{mo}\) Max \\
\hline Input Bias Current & & 1 & 2 & 4 & 3 & 6 & 10 & 14 & nA Max \\
\hline Input Offset Current & & 0.5 & 2 & 4 & 2.8 & 5.6 & 6 & 10 & nA Max \\
\hline Input Noise Voltage & 0.1 to 10 Hz & 0.2 & & 0.5 & & 0.5 & & 0.5 & \[
\mu \vee \text { p-p }
\]
Max \\
\hline Input Voltage Noise Density & \[
\begin{aligned}
& f=10 \mathrm{~Hz} \\
& f=100 \mathrm{~Hz} \\
& f=1 \mathrm{kHz}
\end{aligned}
\] & \[
\begin{gathered}
9 \\
7 \\
6.5
\end{gathered}
\] & & \[
\begin{gathered}
18 \\
10 \\
8
\end{gathered}
\] & & \[
\begin{gathered}
18 \\
10 \\
8
\end{gathered}
\] & & \[
\begin{gathered}
20 \\
13.5 \\
11.5
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{nV} / \sqrt{\mathrm{Hz}} \\
\mathrm{Max}
\end{gathered}
\] \\
\hline Input Noise Current & 0.1 to 10 Hz & 14 & & & & & & & \begin{tabular}{l}
pA p-p \\
Max
\end{tabular} \\
\hline Input Noise Current Density & \[
\begin{aligned}
& f=10 \mathrm{~Hz} \\
& f=100 \mathrm{~Hz} \\
& f=1 \mathrm{kHz}
\end{aligned}
\] & \[
\begin{aligned}
& 0.32 \\
& 0.14 \\
& 0.12
\end{aligned}
\] & & & & & & & \[
\begin{gathered}
\mathrm{pA} / \sqrt{\mathrm{Hz}} \\
\mathrm{Max}
\end{gathered}
\] \\
\hline Input Resistance & Differential Mode Common Mode & \[
\begin{gathered}
2 \\
100 \\
\hline
\end{gathered}
\] & & & & & & & \[
\begin{aligned}
& \mathrm{M} \Omega \\
& \mathrm{G} \Omega \\
& \hline
\end{aligned}
\] \\
\hline Input Voltage Range & & \(\pm 13.5\) & \(\pm 13\) & \(\pm 12.5\) & \(\pm 13\) & \(\pm 12.5\) & \(\pm 13\) & \(\pm 12.5\) & \[
\begin{gathered}
\text { V } \\
\text { Min } \\
\hline
\end{gathered}
\] \\
\hline Common-Mode Rejection Ratio & \[
\begin{aligned}
& V_{\mathrm{CM}}= \pm 13 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{CM}}= \pm 12.5 \mathrm{v} \\
& \hline
\end{aligned}
\] & 140 & 124 & 120 & 116 & 112 & 110 & 108 & \begin{tabular}{l}
dB \\
Min
\end{tabular} \\
\hline Power Supply Rejection Ratio & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\
& \text { (Note 8) }
\end{aligned}
\] & 140 & 120 & 117 & 114 & 112 & 110 & 108 & \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{Min}
\end{gathered}
\] \\
\hline
\end{tabular}

Electrical Characteristics (Note 1) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM607AC} & \multicolumn{2}{|c|}{LM607BC} & \multicolumn{2}{|c|}{LM607C} & \multirow[b]{2}{*}{Units} \\
\hline & & &  &  &  &  & Tested Limit (Note 5) &  & \\
\hline Large-Signal Voltage Gain & \[
\begin{aligned}
& V_{O}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& R_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
10000 \\
5000
\end{gathered}
\] & \[
\begin{aligned}
& 5000 \\
& 1500
\end{aligned}
\] & 2000 & \[
\begin{aligned}
& 2000 \\
& 1000
\end{aligned}
\] & 1500 & \[
\begin{aligned}
& 1500 \\
& 1000
\end{aligned}
\] & 1000 & \[
\begin{gathered}
\mathrm{V} / \mathrm{mV} \\
\mathrm{Min}
\end{gathered}
\] \\
\hline Output Voltage Swing & \[
\begin{aligned}
& R_{L} \geq 2 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \(\pm 13.8\) & \[
\begin{gathered}
\pm 13 \\
\pm 12.5
\end{gathered}
\] & \(\pm 12.5\) & \[
\begin{gathered}
\pm 13 \\
\pm 12.5 \\
\hline
\end{gathered}
\] & \(\pm 12.5\) & \[
\begin{gathered}
\pm 12.5 \\
\pm 12 \\
\hline
\end{gathered}
\] & \(\pm 12\) & \[
\begin{gathered}
\text { V } \\
\text { Min } \\
\hline
\end{gathered}
\] \\
\hline Slew Rate & & 0.7 & & 0.4 & & 0.4 & & 0.4 & \[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{s} \\
& \mathrm{Min}
\end{aligned}
\] \\
\hline Gain-Bandwidth Product & \(f=100 \mathrm{kHz}\) & 1.8 & & 1.0 & & 1.0 & & 1.0 & \[
\mathrm{MHz}
\]
Min \\
\hline \begin{tabular}{l}
Open-Loop \\
Output Resistance
\end{tabular} & & 50 & & & & & & & \(\Omega\) \\
\hline Supply Current & & 1 & 1.5 & 2.0 & 1.5 & 2.0 & 1.8 & 2.2 & \begin{tabular}{l}
mA \\
Max
\end{tabular} \\
\hline Offset Adjust Range & & 1.5 & & & & & & & mV \\
\hline
\end{tabular}

Note 1: All limits guaranteed for \(T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{O}}=0\) and \(\pm 15 \mathrm{~V}\) supplies unless otherwise specified. Boldface limits apply at temperature extremes.
Note 2: Input offset voltage for A and B grades is tested and guaranteed with the device fully warmed up. See Figure 1 in the Application Hints for test circuit. Warmup drift is typically \(3 \mu \mathrm{~V}\) settling out in 5 minutes. The LM607C offset voltage is measured by automated test equipment within 200 ms of applying power.
Note 3: Input offset voltage drift is defined as \(\left[V_{\mathrm{OS}}\left(70^{\circ} \mathrm{C}\right)-\mathrm{V}_{\mathrm{OS}}\left(-5^{\circ} \mathrm{C}\right)\right] / 75^{\circ} \mathrm{C}\) for the commercial temperature range. For the military temperature range, the input offset voltage drift is measured from room temperature to both extremes: both \(\left[V_{\mathrm{OS}}\left(25^{\circ} \mathrm{C}\right)-\mathrm{V}_{\mathrm{OS}}\left(-55^{\circ} \mathrm{C}\right)\right] / 80^{\circ} \mathrm{C}\) and \(\left[\mathrm{V}_{\mathrm{OS}}\left(125^{\circ} \mathrm{C}\right)-\mathrm{V}_{\mathrm{OS}}\left(25^{\circ} \mathrm{C}\right)\right] / 100^{\circ} \mathrm{C}\).
Note 4: Input offset voltage long term stability refers to the average trend line of \(V_{O S}\) vs. time over extended periods of time after the first 30 days of operation. Excluding the initial hour of operation, changes in \(\mathrm{V}_{\mathrm{OS}}\) during the first 30 days are typically \(2 \mu \mathrm{~V}\).
Note 5: Guaranteed and \(100 \%\) production tested.
Note 6: Guaranteed but not \(100 \%\) production tested. These limits are not used to calculate outgoing quality levels.
Note 7: Inputs are protected by back-to-back diodes to prevent zener breakdown of the input transistors. Series limiting resistors have not been included since they degrade noise performance. Excessive current may flow if a differential voltage in excess of 0.7 V is applied.
Note 8: Power Supply Rejection Ratio is tested by moving both power supplies together from their minimum to maximum values.
Note 9: Typical thermal resistance of the molded package is \(95^{\circ} \mathrm{C} / \mathrm{W}\) junction-to-ambient. Typical thermal resistance of the metal can package is \(150^{\circ} \mathrm{C} / \mathrm{W}\) junction-to-ambient and \(17^{\circ} \mathrm{C} / \mathrm{W}\) junction-to-case.

\section*{Application Hints}

\section*{OFFSET VOLTAGE}

Offset voltage of the LM607 is internally trimmed to a very low value. The data sheet \(\mathrm{V}_{O S}\) specification applies at \(\mathrm{T}_{\mathrm{J}}=\) \(25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0\) and \(\pm 15 \mathrm{~V}\) supplies. For other conditions, temperature drift, common-mode rejection and power-supply rejection errors must be taken into account.
Although the LM607C is specified as \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\), the \(3 \mu \mathrm{~V}\) typical warmup drift is a small fraction of its \(100 \mu \mathrm{~V} \max\) offset. For the \(25 \mu \mathrm{~V}\) LM607A and \(50 \mu \mathrm{~V}\) LM607B grades, the offset voltage is measured fully warmed up with the circuit of Figure 1 approximately 5 minutes after applying power.
To measure \(\mathrm{V}_{\text {OS }}\) with high accuracy, gain must be taken right at the device as shown, otherwise the offset voltage would get swamped out by noise and thermoelectric voltages. Thermocouples occur in the devices, the IC socket and the resistor across the device inputs (R2), all of which must be held isothermal. Usually best results are obtained by placing the circuit in a box or chamber to minimized air-
flow and employing a long thermal soak time. R2 should be mounted symmetrically with respect to potential thermal gradients: e.g. not perpendicular to the board but instead parallel to the board and the device socket. In addition, R2 should have low thermal emf. Cermet or nichrome metal film types are acceptable; avoid tin-oxide resistors.


TL/H/8787-3
FIGURE 1. Offset Voltage Test Circuit

\section*{OFFSET NULLING}

This is usually not required on the LM607 family since its offset voltage is internally trimmed. An offset adjust range of

\section*{Application Hints (Continued)}
approximately \(\pm 1.5 \mathrm{mV}\) is available using a single 10 or 20 \(\mathrm{k} \Omega\) potentiometer as shown in Figure 2. With these values, the adjustment is relatively linear over the entire range. If a \(100 \mathrm{k} \Omega\) potentiometer is used, the adjustment becomes very coarse at the extremes (above \(700 \mu \mathrm{~V}\) ) but fine in the center, which makes it easier to precisely null the offset. For even more sensitivity, employ a pot in conjunction with two fixed resistors. For example the circuit of Figure 3 has an adjustment range of \(\pm 150 \mu \mathrm{~V}\).


TL/H/8787-4
FIGURE 2. Offset Adjust Circuit


TL/H/8787-5
FIGURE 3. Improved Sensitivity Offset Adjust
Because adjusting the offset voltage of an LM607 will alter its offset voltage temperature drift, caution is advised. Every \(100 \mu \mathrm{~V}\) of offset will produce a \(0.33 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) drift component. For this reason the offset adjust potentiometer should not be used to null out a sensor offset if system temperature drift is important; rather a stable voltage reference must be added to the sensor voltage. Offset voltage drift is guaranteed by design for the LM607C either with or without external nulling. The higher precision A and B grades are 100\% drift tested and guaranteed without nulling only.

\section*{OVERCOMPENSATION}

Without any external compensation, the LM607 is stable at unity gain and up to 750 pF load capacitance. It has a slew rate of \(0.7 \mathrm{~V} / \mu \mathrm{s}\) and a gain-bandwidth product of 1.8 MHz . If desired, the amplifier may be overcompensated by adding external components as shown in Figure 4. This increases maximum capacitive loading to \(0.01 \mu \mathrm{~F}\) while decreasing
slew rate to \(0.13 \mathrm{~V} / \mu \mathrm{s}\) and bandwidth to 200 kHz . If overcompensation is not desired, pin 5 should be left open.


TL/H/8787-6
FIGURE 4. Overcompensation

\section*{NOISE}

The LM607 achieves lower voltage noise than the OP-07 primarily by operating at higher input stage current. Its superbeta input transistors and trimmed bias-current compensation prevent the bias current from increasing. When measuring spot noise, a circuit as shown in Figure 5 is recommended. The DUT runs at a gain of 100 will not roll off until approximately 15 kHz . Another gain of 100 amplifier following brings total DUT-input-referred gain up to 10,000 to minimize sensitivity to EMI in the environment. When measuring spot noise at 100 Hz , it is recommended that the bandwidth be 20 Hz or less to minimize pickup of 120 Hz , the second harmonic of line frequency.


TL/H/8787-7
FIGURE 5. Spot Noise Test Circuit
The circuit used to measure peak-to-peak noise in the 0.1 to 10 Hz range is shown in Figure 6. The device should be warmed up for about 2 minutes and shielded from air currents to minimize warmup drift and thermoelectric voltages. The test time should be limited to only 10 seconds, as this limits noise contributions below 0.1 Hz , in addition to the single zero rolloff. The measuring equipment must be flat beyond this bandwidth. DC coupling must be employed to ensure this. Certain types of \(X-Y\) plotters may not be usable because of severe rolloff above a few Hz .

\section*{Application Hints (Continued)}


FIGURE 6. 0.1 to 10 Hz Noise Test Circuit

\section*{Input Overdrive}

The LM607's input-protection diodes prevent zener breakdown of the input transistors and the ensuing degradation of input DC parameters. Current limiting resistors have not been included as they would degrade input noise voltage. Input current should be limited to \(\pm 25 \mathrm{~mA}\) to avoid potential damage to the IC metallization.
In voltage follower applications, large input voltage steps may be coupled directly to the op amp's output via the protection diodes. If the input and feedback resistances are low in value, the output stage may be driven temporarily into current limit. The resulting output waveform exhibits an initial fast step when the diodes are conducting followed by a slight glitch as the amplifier comes out of current limit before true slewing is observed. For best results, use input and feedback resistors of \(2 \mathrm{k} \Omega\) each in parallel with 30 pF capacitors. The capacitors eliminate input and feedback poles which respectively cause signal rolloff and instabilities.

\section*{Typical Performance Characteristics}

Gain and Phase vs. Frequency


PHASE SHIFT (DEGREES)

\title{
LM611 Adjustable Micropower Floating Voltage Reference and Single-Supply Operational Amplifier
}

\section*{General Description}

The voltage reference is a three-terminal shunt-type bandgap similar to the adjustable LM185 series, but with improved voltage accuracy. To \(\pm 0.4 \%\) accuracy by wafer trim. Two resistors program the reference from 1.24 V to 6.3V. Operation over a shunt current range of \(16 \mu \mathrm{~A}\) to 20 mA , low dynamic impedance, broad capacitive load range, and cathode terminal voltage ranging from a diodedrop below \(\mathrm{V}^{-}\)to above \(\mathrm{V}^{+}\)result in easy application.
The operational amplifier is a versatile common-mode-to-the-negative-supply ("single-supply") type similar to the LM124 series, but with improved slew rate, improved power bandwidth, reduced cross-over distortion, and low supply current even while driven beyond swing limits. Lateral PNP input transistors enable low input currents for large differential input voltages and swings above \(\mathrm{V}^{+}\).

\section*{Connection Diagrams}


TL/H/9221-1
Top View
See NS Package Number J08A or N08E


TL/H/9221-2

Top View
See NS Package Number M14A M Narrow (0.15")

Features (Guaranteed over temperature and supply)
- Low operating current \(300 \mu \mathrm{~A}\) (per op amp)
- Large supply voltage range 3 V to 36 V
- Large output swing ( 10 k load) \(\left(\mathrm{V}^{-}+1 \mathrm{~V}\right)\) to \(\left(\mathrm{V}^{+}-1.8 \mathrm{~V}\right)\)
- Input common-mode range includes \(\mathrm{V}^{-}\)to ( \(\mathrm{V}^{+}-1.4 \mathrm{~V}\) )
- Op amps match LM124 pin-out
- Wide input differential voltage
\(\pm 36 \mathrm{~V}\)
- Reference voltage adjustable 1.2V to 6.3 V
- Reference initial tolerance
- Reference temp. coefficient
\(\pm 0.4 \%\)
- Reference load capacitance
\(\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- Cost effective

\section*{Applications}
- Power supplies
- Signal conditioning

\section*{Order Number}

Prime Military
LM611MJ
\(\left(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\right)\)
tested at \(-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\)
drift tested at \(-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\)
Prime Industrial
LM611AIN
\(\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)\)
tested at \(+25^{\circ} \mathrm{C}\)
drift tested at \(-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}\)
Industrial
LM611IN
\(\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right) \quad\) LM6111M
tested at \(+25^{\circ} \mathrm{C}\) LM6111N
Commercial
LM611CN
\(\left(0 \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\) LM611CM
tested at \(+25^{\circ} \mathrm{C}\)

National

\section*{LM614 Adjustable Micropower Floating Voltage Reference and Four Single－Supply Operational Amplifiers}

\section*{General Description}

The voltage reference is a three－terminal shunt－type design similar to the adjustable LM185 series，but with improved voltage tolerance and temperature coefficient．It is adjusta－ ble from 1.23 to 6.3 V and operates over a wide shunt cur－ rent range of \(12 \mu \mathrm{~A}\) to 20 mA ．Trimming provides accuracy to \(\pm 1 / 3 \%\) ．The low dynamic impedance and wide capacitive load range result in easy application．
The four operational amplifiers are versatile single－supply types similar to the LM124 series，but with improved slew rate（ \(0.8 \mathrm{~V} / \mu \mathrm{s}\) typ．）and power bandwidth，reduced cross－ over distortion，and low current consumption even while driven beyond swing limits．

\section*{Connection Diagram}


\section*{Features}

■ Low operating current
\(185 \mu \mathrm{~A}\)（per op amp） \(12 \mu \mathrm{~A}\)（reference）
a Wide supply voltage range 3 V to 36 V
■ Large output swing \(\quad\left(\mathrm{V}^{-}+0.9 \mathrm{~V}\right)\) to \(\left(\mathrm{V}^{+}-1.7 \mathrm{~V}\right)\)
国 Input common－mode range includes V －
Reference voltage adjustable
1.2 V to 6.3 V

国 Reference initial tolerance
\(\pm 0.33 \%\)
国 Reference temp coefficient
\(\pm 20\) PPM／C
－Reference tolerant of capacitive loads

\section*{Applications}
＠Instrumentation
－Switching power supplies
四 Battery operated devices

\section*{Order Number}

Prime Military
LM614MJ
\(\left(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\right)\)
tested at \(-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\)
drift tested at \(-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}\)
Prime Industrial
LM614AIJ
\(\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)\)
tested at \(+25^{\circ} \mathrm{C}\)
drift tested at \(-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}\)
Industrial
LM614IN
\(\left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\right)\)
LM614IJ
tested at \(+25^{\circ} \mathrm{C} \quad\) LM614IM
Commercial
LM614CN
\(\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\right)\)
LM614CM
tested at \(+25^{\circ} \mathrm{C}\)

\section*{LM675 Power Operational Amplifier}

\section*{General Description}

The LM675 is a monolithic power operational amplifier featuring wide bandwidth and low input offset voltage, making it equally suitable for \(A C\) and DC applications.
The LM675 is capable of delivering output currents in excess of 3 amps , operating at supply voltages of up to 60 V . The device overload protection consists of both internal current limiting and thermal shutdown. The amplifier is also internally compensated for gains of 10 or greater.

\section*{Features}
- 3A current capability
- Avo typicaly 90 dB
- 5.5 MHz gain bandwidth product
- \(8 \mathrm{~V} / \mu \mathrm{s}\) slew rate
- Wide power bandwidth 70 kHz

■ 1 mV typical offset voltage
- Short circuit protection
- Thermal protection with parole circuit ( \(100 \%\) tested)
- 16V-60V supply range
- Wide common mode range
- Internal output protection diodes
- 90 dB ripple rejection
- Plastic power package TO-220

\section*{Applications}
- High performance power op amp
- Bridge amplifiers
- Motor speed controls
- Servo amplifiers
- Instrument systems

\section*{Connection Diagram}

TO-220 Power Package (T)


\section*{Typical Applications}

Non-Inverting Amplifier


TL/H/6739-2

Order Number LM675T
See NS Package T05B

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\(\begin{array}{lr}\text { Supply Voltage } & \pm 30 \mathrm{~V} \\ \text { Input Voltage } & -V_{E E} \text { to } V_{C C}\end{array}\)
\begin{tabular}{lr} 
Operating Temperature & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Junction Temperature & \(150^{\circ} \mathrm{C}\) \\
Power Dissipation (Note 1) & 30 W \\
Lead Temperature (Soldering, 10 seconds) & \(260^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise specified.
\begin{tabular}{l|l|c|c|c}
\hline \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{|c|}{ Conditions } & Typical & Tested Limit & Units \\
\hline Supply Current & \(\mathrm{P}_{\mathrm{OUT}}=0 \mathrm{~W}\) & 18 & \(50(\mathrm{max})\) & mA \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 1 & \(10(\mathrm{max})\) & mV \\
\hline Input Bias Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 0.2 & \(2(\mathrm{max})\) & \(\mathrm{\mu A}\) \\
\hline Input Offset Current & \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & 50 & \(500(\mathrm{max})\) & nA \\
\hline Open Loop Gain & \(\mathrm{R}_{\mathrm{L}}=\infty \Omega\) & 90 & \(70(\mathrm{~min})\) & dB \\
\hline PSRR & \(\Delta \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}\) & 90 & \(70(\mathrm{~min})\) & dB \\
\hline CMRR & \(\mathrm{V}_{\mathrm{IN}}= \pm 20 \mathrm{~V}\) & 90 & \(70(\mathrm{~min})\) & dB \\
\hline Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}}=8 \Omega\) & \(\pm 21\) & \(\pm 18(\mathrm{~min})\) & V \\
\hline Offset Voltage Drift Versus Temperature & \(\mathrm{R}_{S}<100 \mathrm{k} \Omega\) & 25 & & \(\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Voitage Drift Versus Output Power & & 25 & & \(\mu \mathrm{~V} / \mathrm{W}\) \\
\hline Output Power & \(\mathrm{THD}=1 \%, \mathrm{fo}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=8 \Omega\) & 25 & 20 & W \\
\hline Gain Bandwidth Product & \(\mathrm{fO}=20 \mathrm{kHz}, \mathrm{AVCL}=1000\) & 5.5 & & MHz \\
\hline Max Slew Rate & & 8 & & \(\mathrm{~V} / \mu \mathrm{s}\) \\
\hline Input Common Mode Range & & \(\pm 22\) & \(\pm 20(\mathrm{~min})\) & V \\
\hline
\end{tabular}

Note 1: Assumes \(\mathrm{T}_{\mathrm{A}}\) equal to \(70^{\circ} \mathrm{C}\). For operation at higher tab temperatures, the LM675 must be derated based on a maximum junction temperature of \(150^{\circ} \mathrm{C}\).
Typical Applications (Continued)

Generating a Split Supply From a Single Supply

\(V_{S}= \pm 8 \mathrm{~V} \rightarrow \pm 30 \mathrm{~V}\)

\section*{Typical Performance Characteristics}



\section*{Application Hints}

\section*{STABILITY}

The LM675 is designed to be stable when operated at a closed-loop gain of 10 or greater, but, as with any other high-current amplifier, the LM675 can be made to oscillate under certain conditions. These usually involve printed circuit board layout or output/input coupling.
When designing a printed circuit board layout, it is important to return the load ground, the output compensation ground, and the low level (feedback and input) grounds to the circuit board ground point through separate paths. Otherwise, large currents flowing along a ground conductor will generate voltages on the conductor which can effectively act as signals at the input, resulting in high frequency oscillation or excessive distortion. It is advisable to keep the output compensation components and the \(0.1 \mu \mathrm{~F}\) supply decoupling capacitors as close as possible to the LM675 to reduce the effects of PCB trace resistance and inductance. For the same reason, the ground return paths for these components should be as short as possible.
Occasionally, current in the output leads (which function as antennas) can be coupled through the air to the amplifier input, resulting in high-frequency oscillation. This normally happens when the source impedance is high or the input leads are long. The problem can be eliminated by placing a small capacitor (on the order of 50 pF to 500 pF ) across the circuit input.
Most power amplifiers do not drive highly capacitive loads well, and the LM675 is no exception. If the output of the LM675 is connected directly to a capacitor with no series resistance, the square wave response will exhibit ringing if the capacitance is greater than about \(0.1 \mu \mathrm{~F}\). The amplifier can typically drive load capacitances up to \(2 \mu \mathrm{~F}\) or so without oscillating, but this is not recommended. If highly capacitive loads are expected, a resistor (at least \(1 \Omega\) ) should be placed in series with the output of the LM675. A method commonly employed to protect amplifiers from low impedances at high frequencies is to couple to the load through a \(10 \Omega\) resistor in parallel with a \(5 \mu \mathrm{H}\) inductor.

\section*{CURRENT LIMIT AND SAFE OPERATING AREA (SOA) PROTECTION}

A power amplifier's output transistors can be damaged by excessive applied voltage, current flow, or power dissipation. The voltage applied to the amplifier is limited by the design of the external power supply, while the maximum current passed by the output devices is usually limited by internal circuitry to some fixed value. Short-term power dissipation is usually not limited in monolithic operational power amplifiers, and this can be a problem when driving reactive loads, which may draw large currents while high voltages appear on the output transistors. The LM675 not only limits current to around 4A, but also reduces the value of the limit current when an output transistor has a high voltage across it.
When driving nonlinear reactive loads such as motors or loudspeakers with built-in protection relays, there is a possibility that an amplifier output will be connected to a load whose terminal voltage may attempt to swing beyond the power supply voltages applied to the amplifier. This can cause degradation of the output transistors or catastrophic failure of the whole circuit. The standard protection for this
type of failure mechanism is a pair of diodes connected between the output of the amplifier and the supply rails. These are part of the internal circuitry of the LM675, and needn't be added externally when standard reactive loads are driven.

\section*{THERMAL PROTECTION}

The LM675 has a sophisticated thermal protection scheme to prevent long-term thermal stress to the device. When the temperature on the die reaches \(170^{\circ} \mathrm{C}\), the LM675 shuts down. It starts operating again when the die temperature drops to about \(145^{\circ} \mathrm{C}\), but if the temperature again begins to rise, shutdown will occur at only \(150^{\circ} \mathrm{C}\). Therefore, the device is allowed to heat up to a relatively high temperature if the fault condition is temporary, but a sustained fault will limit the maximum die temperature to a lower value. This greatly reduces the stresses imposed on the IC by thermal cycling, which in turn improves its reliability under sustained fault conditions. This circuitry is \(100 \%\) tested without a heat sink.
Since the die temperature is directly dependent upon the heat sink, the heat sink should be chosen for thermal resistance low enough that thermal shutdown will not be reached during normal operaton. Using the best heat sink possible within the cost and space constraints of the system will improve the long-term reliability of any power semiconductor.

\section*{POWER DISSIPATION AND HEAT SINKING}

The LM675 should always be operated with a heat sink, even though at idle worst case power dissipation will be only \(1.8 \mathrm{~W}(30 \mathrm{~mA} \times 60 \mathrm{~V})\) which corresponds to a rise in die temperature of \(97^{\circ} \mathrm{C}\) above ambient assuming \(\theta_{\mathrm{jA}}=54^{\circ} \mathrm{C} / \mathrm{W}\) for a TO-220 package. This in itself will not cause the thermal protectioncircuitrytoshutdowntheamplifierwhenoperatingat roomtemperature, butamere 0.9 W of additionalpowerdissipation will shut the amplifier down since \(\mathrm{T}_{\mathrm{J}}\) will then increase from \(122^{\circ} \mathrm{C}\left(97^{\circ} \mathrm{C}+25^{\circ} \mathrm{C}\right)\) to \(170^{\circ} \mathrm{C}\).
In order to determine the appropriate heat sink for a given application, the power dissipation of the LM675 in that application must be known. When the load is resistive, the maximum average power that the IC will be required to dissipate is approximately:
\[
P_{D(M A X)} \approx \frac{V_{S^{2}}}{2 \pi^{2} R_{\mathrm{L}}}+\mathrm{P}_{\mathrm{Q}}
\]
where \(\mathrm{V}_{\mathrm{S}}\) is the total power supply voltage across the LM675, \(R_{L}\) is the load resistance and \(P_{Q}\) is the quiescent power dissipation of the amplifier. The above equation is only an approximation which assumes an "ideal" class B output stage and constant power dissipation in all other parts of the circuit. As an example, if the LM675 is operated on a 50 V power supply with a resistive load of \(8 \Omega\), it can develop up to 19 W of internal power dissipation. If the die temperature is to remain below \(150^{\circ} \mathrm{C}\) for ambient temperatures up to \(70^{\circ} \mathrm{C}\), the total junction-to-ambient thermal resistance must be less than
\[
\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{19 \mathrm{~W}}=4.2^{\circ} \mathrm{C} / \mathrm{W}
\]

Using \(\theta_{\mathrm{JC}}=2^{\circ} \mathrm{C} / \mathrm{W}\), the sum of the case-to-heat sink interface thermal resistance and the heat-sink-to-ambient

\section*{Application Hints (Continued)}
thermal resistance must be less than \(2.2^{\circ} \mathrm{C} / \mathrm{W}\). The case-to-heat-sink thermal resistance of the TO-220 package varies with the mounting method used. A metal-to-metal interface will be about \(1^{\circ} \mathrm{C} / \mathrm{W}\) if lubricated, and about \(1.2^{\circ} \mathrm{C} / \mathrm{W}\) if dry. If a mica insulator is used, the thermal resistance will be about \(1.6^{\circ} \mathrm{C} / \mathrm{W}\) lubricated and \(3.4^{\circ} \mathrm{C} / \mathrm{W}\) dry. For this example, we assume a lubricated mica insulator between the LM675 and the heat sink. The heat sink thermal resistance must then be less than
\[
4.2^{\circ} \mathrm{C} / \mathrm{W}-2^{\circ} \mathrm{C} / \mathrm{W}-1.6^{\circ} \mathrm{C} / \mathrm{W}=0.6^{\circ} \mathrm{C} / \mathrm{W} .
\]

This is a rather large heat sink and may not be practical in some applications. If a smaller heat sink is required for reasons of size or cost, there are two alternatives. The maximum ambient operating temperature can be restricted to \(50^{\circ} \mathrm{C}\left(122^{\circ} \mathrm{F}\right)\), resulting in a \(1.6^{\circ} \mathrm{C} / \mathrm{W}\) heat sink, or the heat
sink can be isolated from the chassis so the mica washer is not needed. This will change the required heat sink to a \(1.2^{\circ} \mathrm{C} / \mathrm{W}\) unit if the case-to-heat-sink interface is lubricated. The thermal requirements can become more difficult when an amplifier is driving a reactive load. For a given magnitude of load impedance, a higher degree of reactance will cause a higher level of power dissipation within the amplifier. As a general rule, the power dissipation of an amplifier driving a \(60^{\circ}\) reactive load will be roughly that of the same amplifier driving the resistive part of that load. For example, some reactive loads may at some frequency have an impedance with a magnitude of \(8 \Omega\) and a phase angle of \(60^{\circ}\). The real part of this load will then be \(8 \Omega \times \cos 60^{\circ}\) or \(4 \Omega\), and the amplifier power dissipation will roughly follow the curve of power dissipation with a \(4 \Omega\) load.

\section*{Typical Applications (Continued)}

\(\mathrm{R}_{1} \mathrm{C} \geq \frac{1}{2 \pi 500 \mathrm{kHz}}\)
\(\mathrm{R}_{1} \leq \frac{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{2}}{10}\)
\(\mathrm{Av}_{(\mathrm{DC})}=1\)
UNITY GAIN BANDWIDTH \(\cong 50 \mathrm{kHz}\)

\(\mathrm{R}_{1} \mathrm{C} \geq \frac{1}{2 \pi 500 \mathrm{kHz}}\)
\(\mathrm{R}_{1} \leq \frac{\mathrm{R}_{2}}{10}\)
\(A_{v_{(D C)}}=-1\)
UNITY GAIN BANDWIDTH \(\cong 50 \mathrm{kHz}\)

Typical Applications (Continued)

\section*{Servo Motor Control}


TL/H/6739-8

High Current Source/Sink


\section*{LM741/LM741A/LM741C/LM741E Operational Amplifier}

\section*{General Description}

The LM741 series are general purpose operational amplifiers which feature improved performance over industry standards like the LM709. They are direct, plug-in replacements for the 709C, LM201, MC1439 and 748 in most applications.
The amplifiers offer many features which make their application nearly foolproof: overload protection on the input and
output, no latch-up when the common mode range is exceeded, as well as freedom from oscillations.
The LM741C/LM741E are identical to the LM741/LM741A except that the LM741C/LM741E have their performance guaranteed over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range, instead of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{Schematic and Connection Diagrams (Top Views)}


TL/H/9341-1

Metal Can Package


TL/H/9341-2
Order Number LM741H, LM741AH,
LM741CH or LM741EH See NS Package Number H08C

Dual-In-Line or S.O. Package


TL/H/9341-3
Order Number LM741CJ, LM741CM, LM741CN or LM741EN
See NS Package Number J08A, M08A or N08E

\section*{Absolute Maximum Ratings}

If Military／Aerospace specified devices are required，contact the National Semiconductor Sales Office／Distributors for availability and specifications．
（Note 5）
Supply Voltage
Power Dissipation（Note 1）
Differential Input Voltage Input Voltage（Note 2）
Output Short Circuit Duration
Operating Temperature Range
Storage Temperature Range
Junction Temperature
Soldering Information
\begin{tabular}{lllll}
\begin{tabular}{lll} 
N－Package（10 seconds） \\
J－or H－Package（10 seconds） \\
M－Package
\end{tabular} & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
VaporPhase（60 seconds） & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) & \(300^{\circ} \mathrm{C}\) \\
Infrared（ 15 seconds） & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

See AN－450＂Surface Mounting Methods and Their Effect on Product Reliability＂（Appendix D）for other methods of soldering surface mount devices．

Electrical Characteristics（Note 3）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|l|}{LM741A／LM741E} & \multicolumn{3}{|c|}{LM741} & \multicolumn{3}{|c|}{LM741C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Input Offset Voltage} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{S}} \leq 50 \Omega \\
& \hline
\end{aligned}
\] & & 0.8 & 3.0 & & 1.0 & 5.0 & & 2.0 & 6.0 & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline & \[
\begin{aligned}
& T_{\text {AMIN }} \leq T_{A} \leq T_{\text {AMAX }} \\
& R_{S} \leq 50 \Omega \\
& R_{S} \leq 10 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & & & 4.0 & & & 6.0 & & & 7.5 & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Average Input Offset Voltage Drift & & & & 15 & & & & & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Voltage Adjustment Range & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}\) & \(\pm 10\) & & & & \(\pm 15\) & & & \(\pm 15\) & & mV \\
\hline \multirow[t]{2}{*}{Input Offset Current} & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3.0 & 30 & & 20 & 200 & & 20 & 200 & nA \\
\hline & \(\mathrm{T}_{\text {AMIN }} \leq \mathrm{T}_{\text {A }} \leq \mathrm{T}_{\text {AMAX }}\) & & & 70 & & 85 & 500 & & & 300 & nA \\
\hline Average Input Offset Current Drift & & & & 0.5 & & & & & & & \(n \mathrm{~A} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 30 & 80 & & 80 & 500 & & 80 & 500 & nA \\
\hline & \(\mathrm{T}_{\text {AMIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {AMAX }}\) & & & 0.210 & & & 1.5 & & & 0.8 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Resistance} & \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 20 \mathrm{~V}\) & 1.0 & 6.0 & & 0.3 & 2.0 & & 0.3 & 2.0 & & \(\mathrm{M} \Omega\) \\
\hline & \[
\begin{aligned}
& \mathrm{T}_{\text {AMIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {AMAX }} \\
& \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}
\end{aligned}
\] & 0.5 & & & & & & & & & \(\mathrm{M} \Omega\) \\
\hline \multirow[t]{2}{*}{Input Voltage Range} & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & & & & & \(\pm 12\) & \(\pm 13\) & & V \\
\hline & \(\mathrm{T}_{\text {AMIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {AMAX }}\) & & & & \(\pm 12\) & \(\pm 13\) & & & & & V \\
\hline \multirow[t]{2}{*}{Large Signal Voltage Gain} & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& \mathrm{~V}_{\mathrm{S}}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}
\end{aligned}
\] & 50 & & & 50 & 200 & & 20 & 200 & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline & \begin{tabular}{l}
\(\mathrm{T}_{\text {AMIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {AMAX }}\) ， \\
\(R_{L} \geq 2 \mathrm{k} \Omega\) ，
\[
\begin{aligned}
& V_{S}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 15 \mathrm{~V} \\
& V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 2 \mathrm{~V}
\end{aligned}
\]
\end{tabular} & \[
\begin{aligned}
& 32 \\
& 10 \\
& \hline
\end{aligned}
\] & & & 25 & & & 15 & & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline
\end{tabular}

Electrical Characteristics (Note 3) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|l|}{LM741A/LM741E} & \multicolumn{3}{|c|}{LM741} & \multicolumn{3}{|c|}{LM741C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Output Voltage Swing} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 16 \\
& \pm 15
\end{aligned}
\] & & & & & & & & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\
& R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & & & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 14 \\
& \pm 13 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 12 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 14 \\
& \pm 13
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Output Short Circuit Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\text {AMIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {AMAX }}
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & 25 & \[
\begin{aligned}
& 35 \\
& 40
\end{aligned}
\] & & 25 & & & 25 & & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline Common-Mode Rejection Ratio & \[
\begin{aligned}
& T_{\text {AMIN }} \leq T_{A} \leq T_{\text {AMAX }} \\
& R_{S} \leq 10 \mathrm{k} \Omega, V_{C M}= \pm 12 \mathrm{~V} \\
& R_{S} \leq 50 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}
\end{aligned}
\] & 80 & 95 & & 70 & 90 & & 70 & 90 & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB} \\
& \hline
\end{aligned}
\] \\
\hline Supply Voltage Rejection Ratio & \[
\begin{aligned}
& \mathrm{T}_{\text {AMIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{AMAX}} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 20 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \\
& R_{\mathrm{S}} \leq 50 \Omega \\
& R_{\mathrm{S}} \leq 10 \mathrm{k} \Omega
\end{aligned}
\] & 86 & 96 & & 77 & 96 & & 77 & 96 & & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline Transient Response Rise Time Overshoot & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), Unity Gain & & \[
\begin{gathered}
0.25 \\
6.0
\end{gathered}
\] & \[
\begin{aligned}
& 0.8 \\
& 20
\end{aligned}
\] & & \[
\begin{gathered}
0.3 \\
5
\end{gathered}
\] & & & \[
\begin{gathered}
0.3 \\
5
\end{gathered}
\] & & \[
\begin{aligned}
& \mu \mathrm{s} \\
& \%
\end{aligned}
\] \\
\hline Bandwidth (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.437 & 1.5 & & & & & & & & MHz \\
\hline Slew Rate & \(\mathrm{T}_{A}=25^{\circ} \mathrm{C}\), Unity Gain & 0.3 & 0.7 & & & 0.5 & & & 0.5 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & & & 1.7 & 2.8 & & 1.7 & 2.8 & mA \\
\hline Power Consumption & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C} \\
& V_{S}= \pm 20 \mathrm{~V} \\
& V_{S}= \pm 15 \mathrm{~V}
\end{aligned}
\] & & 80 & 150 & & 50 & 85 & & 50 & 85 & \[
\begin{aligned}
& \mathrm{mW} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline LM741A & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {AMIN }} \\
& \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {AMAX }} \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 165 \\
& 135
\end{aligned}
\] & & & & & & & \[
\begin{aligned}
& \mathrm{mW} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline LM741E & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {AMIN }} \\
& \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {AMAX }}
\end{aligned}
\] & & & \[
\begin{aligned}
& 150 \\
& 150
\end{aligned}
\] & & & & & & & \[
\begin{aligned}
& \mathrm{mW} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline LM741 & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{AMIN}} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{AMAX}} \\
& \hline
\end{aligned}
\] & & & & & \[
\begin{aligned}
& 60 \\
& 45 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
100 \\
75 \\
\hline
\end{gathered}
\] & & & & \[
\begin{aligned}
& \mathrm{mW} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: For operation at elevated temperatures, these devices must be derated based on thermal resistance, and \(T_{j}\) max. (listed under "Absolute Maximum Ratings' \() . T_{j}=T_{A}+\left(\theta_{j A} P_{D}\right)\).
\begin{tabular}{|c|c|c|c|c|}
\hline Thermal Resistance & Cerdip (J) & DIP (N) & TO-5 (H) & SO-8 (M) \\
\hline\(\theta_{\mathrm{jA}}\) (Junction to Ambient) & \(100^{\circ} \mathrm{C} / \mathrm{W}\) & \(100^{\circ} \mathrm{C} / \mathrm{W}\) & \(150^{\circ} \mathrm{C} / \mathrm{W}\) & \(195^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline\(\theta_{\mathrm{jC}}\) (Junction to Case) & \(\mathrm{N} / \mathrm{A}\) & \(\mathrm{N} / \mathrm{A}\) & \(80^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathrm{N} / \mathrm{A}\) \\
\hline
\end{tabular}

Note 2: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 3: Unless otherwise specified, these specifications apply for \(V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) (LM741/LM741A). For the LM741C/LM741E, these specifications are limited to \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\).
Note 4: Calculated value from: BW \((\mathrm{MHz})=0.35 /\) Rise Time \((\mu \mathrm{s})\).
Note 5: For military specifications see RETS741X for LM741 and RETS741AX for LM741A.

\section*{LM833 Dual Audio Operational Amplifier}

\section*{General Description}

The LM833 is a dual general purpose operational amplifier designed with particular emphasis on performance in audio systems.
This dual amplifier IC utilizes new circuit and processing techniques to deliver low noise, high speed and wide bandwidth without increasing external components or decreasing stability. The LM833 is internally compensated for all closed loop gains and is therefore optimized for all preamp and high level stages in PCM and HiFi systems.
The LM833 is pin-for-pin compatible with industry standard dual operational amplifiers.

\section*{Features}
- Wide dynamic range
- Low input noise voltage
- High slew rate
- High gain bandwidth product
- Wide power bandwidth
- Low distortion
- Low offset voltage
- Large phase margin

Connection Diagram


TL/H/5218-2
Order Number LM833M or LM833N
See NS Package Number M08A or N08E

Schematic Diagram (1/2 Lм 833 )


TL/H/5218-1

Typical Application RIAA Preamp


TL/H/5218-3
\begin{tabular}{ll}
\(A_{V}=35 \mathrm{~dB}\) & \(f=1 \mathrm{kHz}\) \\
\(E_{\mathrm{n}}=0.33 \mu \mathrm{~V}\) & A Weighted \\
\(\mathrm{S} / \mathrm{N}=90 \mathrm{~dB}\) & A Weighted, \(V_{I N}=10 \mathrm{mV}\) \\
& \(@ f=1 \mathrm{kHz}\)
\end{tabular}

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{llr} 
Supply Voltage & VCC \(^{-}\)V \(_{\text {EE }}\) & 36 V \\
Differential Input Voltage (Note 1) & VID \(^{2}\) & \(\pm 30 \mathrm{~V}\) \\
Input Voltage Range (Note 1) & VIC & \(\pm 15 \mathrm{~V}\) \\
Power Dissipation (Note 2) & PD & 500 mW \\
Operating Temperature Range & TOPR & \(-40 \sim 85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & TSTG & \(-60 \sim 150^{\circ} \mathrm{C}\)
\end{tabular}

Soldering Information
\begin{tabular}{ll}
\begin{tabular}{ll} 
Dual-In-Line Package \\
Soldering (10 seconds)
\end{tabular} & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
Vapor Phase (60 seconds) & \(215^{\circ} \mathrm{C}\) \\
Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

DC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\right)\)
\begin{tabular}{l|l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{|c|}{ Conditions } & Min & Typ & Max & Units \\
\hline\(V_{O S}\) & Input Offset Voltage & \(R_{S}=10 \Omega\) & & 0.3 & 5 & mV \\
\hline \(\mathrm{I}_{\mathrm{OS}}\) & Input Offset Current & & & 10 & 200 & nA \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & & & 500 & 1000 & nA \\
\hline \(\mathrm{A}_{\mathrm{V}}\) & Voltage Gain & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\) & 90 & 110 & & dB \\
\hline \(\mathrm{~V}_{\mathrm{OM}}\) & Output Voltage Swing & \begin{tabular}{l}
\(R_{\mathrm{L}}=10 \mathrm{k} \Omega\) \\
\(R_{\mathrm{L}}=2 \mathrm{k} \Omega\)
\end{tabular} & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline \(\mathrm{~V}_{\mathrm{CM}}\) & Input Common-Mode Range & & \(\pm 10\) & \(\pm 13.4\) & & V \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{V}_{\mathrm{IN}}= \pm 12 \mathrm{~V}\) & \(\pm 12\) & \(\pm 14.0\) & & V \\
\hline PSRR & Power Supply Rejection Ratio & \(\mathrm{V}_{\mathrm{S}}=15 \sim 5 \mathrm{~V},-15 \sim-5 \mathrm{~V}\) & 80 & 100 & & dB \\
\hline \(\mathrm{I}_{\mathrm{Q}}\) & Supply Current & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{Both} \mathrm{Amps}\) & & 5 & 8 & mA \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\right)\)}
\begin{tabular}{l|l|c|c|c|c|c}
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Units \\
\hline SR & Slew Rate & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & 5 & 7 & & \(\mathrm{~V} / \mu \mathrm{s}\) \\
\hline GBW & Gain Bandwidth Product & \(\mathrm{f}=100 \mathrm{kHz}\) & 10 & 15 & & MHz \\
\hline
\end{tabular}

Design Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\right)\)
The following parameters are not tested or guaranteed.
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Typ & Units \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average Temperature Coefficient of Input Offset Voltage & & 2 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline THD & Distortion & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{f}=20 \sim 20 \mathrm{kHz} \\
& \mathrm{~V}_{\mathrm{OUT}}=3 \mathrm{Vrms}, A_{V}=1
\end{aligned}
\] & 0.002 & \% \\
\hline \(e_{n}\) & Input Referred Noise Voltage & \(\mathrm{R}_{S}=100 \Omega, \mathrm{f}=1 \mathrm{kHz}\) & 4.5 & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(\mathrm{in}_{n}\) & Input Referred Noise Current & \(\mathrm{f}=1 \mathrm{kHz}\) & 0.7 & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline PBW & Power Bandwidth & \(\mathrm{V}_{\mathrm{O}}=27 \mathrm{~V}_{\mathrm{pp}}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\), THD \(\leq 1 \%\) & 120 & kHz \\
\hline fu & Unity Gain Frequency & Open Loop & 9 & MHz \\
\hline \(\phi_{M}\) & Phase Margin & Open Loop & 60 & deg \\
\hline & Input Referred Cross Talk & \(\mathrm{f}=20 \sim 20 \mathrm{kHz}\) & -120 & dB \\
\hline
\end{tabular}

Note 1: If supply voltage is less than \(\pm 15 \mathrm{~V}\), it is equal to supply voltage.
Note 2: This is the permissible value at \(\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\).

\section*{Typical Performance Characteristics}


TL/H/5218-4
Supply Current vs Supply Voltage


TL/H/5218-7

Input Bias Current vs Ambient Temperature


DC Voltage Gain vs Ambient Temperature


TL/H/5218-8

Gain Bandwidth Product vs Ambient Temperature


TL/H/5218-11

Input Bias Current vs Supply Voltage



TL/H/5218-9
Gain Bandwidth vs Supply Voltage


TL/H/5218-12

Typical Performance Characteristics (Continued)



TL/H/5218-19

Slew Rate vs


\section*{Maximum}

Output Voltage vs
Ambient Temperature


Distortion vs Frequency




Typical Performance Characteristics (Continued)


\section*{Application Hints}

The LM833 is a high speed op amp with excellent phase margin and stability. Capacitive loads up to 50 pF will cause little change in the phase characteristics of the amplifiers and are therefore allowable.

Capacitive loads greater than 50 pF must be isolated from the output. The most straightforward way to do this is to put a resistor in series with the output. This resistor will also prevent excess power dissipation if the output is accidentally shorted.

Complete shielding is required to prevent induced pick up from external sources. Always check with oscilloscope for power line noise.


TL/H/5218-27
Total Gain: \(115 \mathbf{d B}\) @f \(=\mathbf{1 k H z}\) Input Referred Noise Voltage: \(\mathrm{e}_{\mathrm{n}}=\mathrm{V} 0 / 560,000\) (V)


TL/H/5218-28

\section*{Typical Applications}

NAB Preamp



TL/H/5218-31

Balanced to Single Ended Converter


Second Order High Pass Filter (Butterworth)


Adder/Subtracter


Sine Wave Oscillator


Second Order Low Pass Filter
(Butterworth)


TL/H/5218-36
if \(\mathrm{R} 1=\mathrm{R} 2=\mathrm{R}\)
\(\mathrm{C}_{1}=\frac{\sqrt{2}}{\omega_{0} \mathrm{R}}\)
\(\mathrm{C} 2=\frac{\mathrm{C} 1}{2}\)
Illustration is \(f_{0}=1 \mathrm{kHz}\)

Typical Applications (Continued)

\(f_{0}=\frac{1}{2 \pi C 1 R 1}, Q=\frac{1}{2}\left(1+\frac{R 2}{R 0}+\frac{R 2}{R G}\right), A_{B P}=Q A_{L P}=Q A_{L H}=\frac{R 2}{R G}\)
Illustration is \(f_{0}=1 \mathrm{kHz}, \mathrm{Q}=10, A_{B P}=1\)


TL/H/5218-38


TL/H/5218-39


\section*{Typical Application (Continued)}

\[
\begin{aligned}
& f_{L}=\frac{1}{2 \pi R 2 \mathrm{C} 1^{\prime}}, \mathrm{f}_{\mathrm{LB}}=\frac{1}{2 \pi \mathrm{R} 1 \mathrm{C} 1} \\
& f_{H}=\frac{1}{2 \pi \mathrm{R} 5 \mathrm{C} \mathrm{C}^{\prime}} \mathrm{f}_{\mathrm{HB}}=\frac{1}{2 \pi(\mathrm{R1}+\mathrm{R} 5+2 \mathrm{R} 3) \mathrm{C} 2} \\
& \text { Illustration is: } \\
& f_{\mathrm{L}}=32 \mathrm{~Hz}, \mathrm{f}_{\mathrm{LB}}=320 \mathrm{~Hz} \\
& f_{H}=11 \mathrm{kHz}, f_{H B}=1.1 \mathrm{kHz}
\end{aligned}
\]


\section*{Balanced Input Mic Amp}


10 Band Graphic Equalizer

\begin{tabular}{|c|c|c|c|c|}
\hline fo(Hz) & \(\mathbf{C}_{\mathbf{1}}\) & \(\mathbf{C}_{\mathbf{2}}\) & \(\mathbf{R}_{\mathbf{1}}\) & \(\mathbf{R}_{\mathbf{2}}\) \\
\hline 32 & \(0.12 \mu \mathrm{~F}\) & \(4.7 \mu \mathrm{~F}\) & \(75 \mathrm{k} \Omega\) & \(500 \Omega\) \\
64 & \(0.056 \mu \mathrm{~F}\) & \(3.3 \mu \mathrm{~F}\) & \(68 \mathrm{k} \Omega\) & \(510 \Omega\) \\
125 & \(0.033 \mu \mathrm{~F}\) & \(1.5 \mu \mathrm{~F}\) & \(62 \mathrm{k} \Omega\) & \(510 \Omega\) \\
250 & \(0.015 \mu \mathrm{~F}\) & \(0.82 \mu \mathrm{~F}\) & \(68 \mathrm{k} \Omega\) & \(470 \Omega\) \\
500 & 8200 pF & \(0.39 \mu \mathrm{~F}\) & \(62 \mathrm{k} \Omega\) & \(470 \Omega\) \\
1 k & 3900 pF & \(0.22 \mu \mathrm{~F}\) & \(68 \mathrm{k} \Omega\) & \(470 \Omega\) \\
2 k & 2000 pF & \(0.1 \mu \mathrm{~F}\) & \(68 \mathrm{k} \Omega\) & \(470 \Omega\) \\
4 k & 1100 pF & \(0.056 \mu \mathrm{~F}\) & \(62 \mathrm{k} \Omega\) & \(470 \Omega\) \\
8 k & 510 pF & \(0.022 \mu \mathrm{~F}\) & \(68 \mathrm{k} \Omega\) & \(510 \Omega\) \\
16 k & 330 pF & \(0.012 \mu \mathrm{~F}\) & \(51 \mathrm{k} \Omega\) & \(510 \Omega\) \\
\hline
\end{tabular}

At volume of change \(= \pm 12 \mathrm{~dB}\)
\[
Q=1.7
\]

Reference: "AUDIO/RADIO HANDBOOK", National Semiconductor, 1980, Page 2-61

National
Semiconductor Corporation

PRELIMINARY

\section*{LM837 Low Noise Quad Operational Amplifier}

\section*{General Description}

The LM837 is a quad operational amplifier designed for low noise, high speed and wide bandwidth performance. It has a new type of output stage which can drive a \(600 \Omega\) load, making it ideal for almost all digital audio, graphic equalizer, preamplifiers, and professional audio applications. Its high performance characteristics also make it suitable for instrumentation applications where low noise is the key consideration.
The LM837 is internally compensated for unity gain operation. It is pin compatible with most other standard quad op amps and can therefore be used to upgrade existing systems with little or no change.

\section*{Features}
- High slew rate
- Wide gain bandwidth product
- Power bandwidth
- High output current
m Excellent output drive performance
Low input noise voltage
- Low total harmonic distortion

■ Low offset voltage
\(10 \mathrm{~V} / \mu \mathrm{s}\) (typ) \(8 \mathrm{~V} / \mu \mathrm{s}\) (min) 25 MHz (typ) \(15 \mathrm{MHz}(\mathrm{min})\) 200 kHz (typ) \(\pm 40 \mathrm{~mA}\) \(>600 \Omega\)
\(4.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) 0.0015\%
0.3 mV

\section*{Schematic and Connection Diagrams}


Dual-In-Line Package


Order Number LM837M or LM837N See NS Package Number M14A or N14A

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lcc} 
& \(\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{EE}}\) & \(\pm 18 \mathrm{~V}\) \\
Supply Voltage & \(\pm 30 \mathrm{~V}\) \\
Differential Input Voltage (Note 1) & \(\mathrm{V}_{\mathrm{ID}}\) & \\
\begin{tabular}{l} 
Common Mode Input Voltage
\end{tabular} & & \(\pm 15 \mathrm{~V}\) \\
\(\quad\) (Note 1) & \(\mathrm{V}_{\mathrm{IC}}\) & \(1.2 \mathrm{~W}(\mathrm{~N})\) \\
Power Dissipation (Note 2) & \(\mathrm{P}_{\mathrm{D}}\) & \(830 \mathrm{~mW}(\mathrm{M})\) \\
& & \(\mathrm{TOPR}^{\circ}\) \\
& \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Operating Temperature Range & \(\mathrm{T}_{\mathrm{O}}\) \\
Storage Temperature Range & \(\mathrm{T}_{\text {STG }}\) & \(-60^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\end{tabular}

Soldering Information
Dual-In-Line Package
\begin{tabular}{ll} 
Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
Vapor Phase ( 60 seconds) & \(215^{\circ} \mathrm{C}\) \\
Infrared ( 15 seconds) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

ESD rating is to be determined.
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

DC Electrical Characteristics \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)
\begin{tabular}{l|l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{|c|}{ Condition } & Min & Typ & Max & Units \\
\hline \(\mathrm{V}_{\mathrm{OS}}\) & Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & & 0.3 & 5 & mV \\
\hline \(\mathrm{I}_{\mathrm{OS}}\) & Input Offset Current & & & 10 & 200 & nA \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & & & 500 & 1000 & nA \\
\hline \(\mathrm{A}_{\mathrm{V}}\) & Large Signal Voltage Gain & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}\) & 90 & 110 & & dB \\
\hline \multirow{2}{*}{\(\mathrm{~V}_{\mathrm{OM}}\)} & Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 13.5\) & & V \\
\cline { 3 - 6 } & & \(\mathrm{R}_{\mathrm{L}}=600 \Omega\) & \(\pm 10\) & \(\pm 12.5\) & & V \\
\hline \(\mathrm{~V}_{\mathrm{CM}}\) & Common Mode Input Voltage & & \(\pm 12\) & \(\pm 14.0\) & & V \\
\hline CMRR & Common Mode Rejection Ratio & \(\mathrm{V}_{\mathrm{IN}}= \pm 12 \mathrm{~V}\) & 80 & 100 & & dB \\
\hline PSRR & Power Supply Rejection Ratio & \(\mathrm{V}_{\mathrm{S}}=15 \sim 5,-15 \sim-5\) & 80 & 100 & & dB \\
\hline \(\mathrm{I}_{\mathrm{S}}\) & Power Supply Current & \(\mathrm{R}_{\mathrm{L}}=\infty\), Four Amps & & 10 & 15 & mA \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)}
\begin{tabular}{l|l|l|c|c|c|c}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{|c|}{ Condition } & Min & Typ & Max & Units \\
\hline SR & Slew Rate & \(\mathrm{R}_{\mathrm{L}}=600 \Omega\) & 8 & 10 & & \(\mathrm{~V} / \mu \mathrm{s}\) \\
\hline GBW & Gain Bandwidth Product & \(\mathrm{f}=100 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=600 \Omega\) & 15 & 25 & & MHz \\
\hline
\end{tabular}

Design Electrical Characteristics \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Condition & Min & Typ & Max & Units \\
\hline PBW & Power Bandwidth & \(\mathrm{V}_{\mathrm{O}}=25 \mathrm{~V}_{\text {P-P }}, \mathrm{R}_{\mathrm{L}}=600 \Omega\), THD \(<1 \%\) & & 200 & & kHz \\
\hline \(\mathrm{e}_{\mathrm{n} 1}\) & Equivalent Input Noise Voltage & JIS A, \(\mathrm{R}_{S}=100 \Omega\) & & 0.5 & & \(\mu \mathrm{V}\) \\
\hline \(\mathrm{e}_{\mathrm{n} 2}\) & Equivalent Input Noise Voltage & \(\mathrm{f}=1 \mathrm{kHz}\) & & 4.5 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \(\mathrm{f}=1 \mathrm{kHz}\) & & 0.7 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline THD & Total Harmonic Distortion & \[
\begin{aligned}
& A_{V}=1, V_{\text {OUT }}=3 \mathrm{Vrms}, \\
& f=20 \sim 20 \mathrm{kHz}, R_{L}=600 \Omega
\end{aligned}
\] & & 0.0015 & & \% \\
\hline fu & Zero Cross Frequency & Open Loop & & 12 & & MHz \\
\hline \multirow[t]{2}{*}{\(\phi_{\mathrm{m}}\)} & Phase Margin & Open Loop & & 45 & & deg \\
\hline & Input-Referred Crosstalk & \(\mathrm{f}=20 \sim 20 \mathrm{kHz}\) & & -120 & & dB \\
\hline \(\Delta \mathrm{V}_{\mathrm{OS}} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & & & 2 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified the absolute maximum input voltage is equal to the power supply voltage.
Note 2: For operation at ambient temperatures above \(25^{\circ} \mathrm{C}\), the device must be derated based on a \(150^{\circ} \mathrm{C}\) maximum junction temperature and a thermal resistance, junction to ambient, as follows: LM837N, \(90^{\circ} \mathrm{C} / \mathrm{W} ; \mathrm{LM} 837 \mathrm{M}, 150^{\circ} \mathrm{C} / \mathrm{W}\).
Note 3: The following parameters are not tested or guaranteed.

\section*{Detailed Schematic}


\section*{Typical Performance Characteristics}



Maximum Output Voltage vs Ambient Temperature



Supply Current vs



Maximum Output Voltage vs Ambient Temperature


Normalized Input Bias Current vs Ambient Temperature




\section*{Power Bandwidth}


TL/H/9047-4

Typical Performance Characteristics (Continued)


Typical Performance Characteristics (Continued)


TIME ( \(0.1 \mu \mathrm{~s} / \mathrm{DIV}\) )

Large Signal Non-Inverting
\(\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=\mathbf{6 0 0} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\)


TIME ( \(1 \mu \mathrm{~s} / \mathrm{DIV}\) )
TL/H/9047-6

Current Limit
\(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=100 \Omega, A_{V}=1\)


TIME ( 0.1 ms / DIV)
TL/H/9047-7


TIME ( \(1 \mu \mathrm{~s} / \mathrm{DIV}\) )


National
Semiconductor
Corporation

\section*{LM1558/LM1458 Dual Operational Amplifier}

\section*{General Description}

The LM1558 and the LM1458 are general purpose dual operational amplifiers. The two amplifiers share a common bias network and power supply leads. Otherwise, their operation is completely independent.
The LM1458 is identical to the LM1558 except that the LM1458 has its specifications guaranteed over the temperature range from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) instead of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

\section*{Features}
- No frequency compensation required
- Short-circuit protection
- Wide common-mode and differential voltage ranges
- Low-power consumption
- 8-lead TO-5 and 8-lead mini DIP
- No latch up when input common mode range is exceeded

\section*{Schematic and Connection Diagrams}


TL/H/7886-1
Note: Numbers in parentheses are pin numbers for amplifier B.

Metal Can Package


TL/H/7886-2
Top View
Order Number LM1558H or LM1458H
See NS Package Number H08C

Dual-In-Line Package


TL/H/7886-3
Top View

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 4)
Supply Voltage
LM1558 \(\pm 22 \mathrm{~V}\)

Power Dissipation (Note 1)
LM1558H/LM1458H
500 mW
LM1458N 400 mW
Differential Input Voltage
\(\pm 30 \mathrm{~V}\)
Input Voltage (Note 2)
Output Short-Circuit Duration

Operating Temperature Range
\begin{tabular}{lr} 
LM1558 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM1458 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec. ) & \(260^{\circ} \mathrm{C}\) \\
Soldering Information & \\
Dual-In-Line Package & \(260^{\circ} \mathrm{C}\) \\
Soldering (10 seconds) & \(215^{\circ} \mathrm{C}\) \\
Small Outline Package & \(220^{\circ} \mathrm{C}\) \\
Vapor Phase ( 60 seconds) & \\
Infrared (15 seconds) & \\
See AN-450 "Surface Mounting Methods and Their Effect \\
on Product Reliability" for other methods of soldering sur- \\
face mount devices. & \\
ESD rating to be determined.
\end{tabular}

Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM1558} & \multicolumn{3}{|c|}{LM1458} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & & 1.0 & 5.0 & & 1.0 & 6.0 & mV \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 80 & 200 & & 80 & 200 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 200 & 500 & & 200 & 500 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 0.3 & 1.0 & & 0.3 & 1.0 & & \(\mathrm{M} \Omega\) \\
\hline Supply Current Both Amplifiers & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 3.0 & 5.0 & & 3.0 & 5.6 & mA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\end{aligned}
\] & 50 & 160 & & 20 & 160 & & V/mV \\
\hline Input Offset Voltage & \(\mathrm{R}_{S} \leq 10 \mathrm{k} \Omega\) & & & 6.0 & & & 7.5 & mV \\
\hline Input Offset Current & & & & 500 & & & 300 & nA \\
\hline Input Bias Current & & & & 1.5 & & & 0.8 & \(\mu \mathrm{A}\) \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}} \geq \mathrm{k} \Omega
\end{aligned}
\] & 25 & & & 15 & & & V/mV \\
\hline \multirow[t]{2}{*}{Output Voltage Swing} & \multirow[t]{2}{*}{\[
\begin{aligned}
\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} & =10 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{L}} & =2 \mathrm{k} \Omega
\end{aligned}
\]} & \(\pm 12\) & \(\pm 14\) & & \(\pm 12\) & \(\pm 14\) & & V \\
\hline & & \(\pm 10\) & \(\pm 13\) & & \(\pm 10\) & \(\pm 13\) & & V \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 12\) & & & \(\pm 12\) & & & V \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 & 90 & & 70 & 90 & & dB \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 77 & 96 & & 77 & 96 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM1558 is \(150^{\circ} \mathrm{C}\), while that of the LM1458 is \(100^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-
5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. For the DIP the device must be derated based on a thermal resistance of \(187^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 2: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 3: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}\), unless otherwise specified. With the LM1458, however, all specifications are limited to \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\).
Note 4: Refer to RETS 1558V for LM1558J and LM1558H military specifications.


National
Semiconductor
Corporation

\section*{LM2900/LM3900, LM3301, LM3401 Quad Amplifiers}

\section*{General Description}

The LM2900 series consists of four independent, dual input, internally compensated amplifiers which were designed specifically to operate off of a single power supply voltage and to provide a large output voltage swing. These amplifiers make use of a current mirror to achieve the non-inverting input function. Application areas include: ac amplifiers, RC active filters, low frequency triangle, squarewave and pulse waveform generation circuits, tachometers and low speed, high voltage digital logic gates.

\section*{Features}
- Wide single supply voltage \(4 V_{D C}\) to \(32 V_{D C}\) Range or dual supplies \(\pm 2 V_{D C}\) to \(\pm 16 V_{D C}\)
■ Supply current drain independent of supply voltage
- Low input biasing current
- High open-loop gain
- Wide bandwidth
- Large output voltage swing
2.5 MHz (unity gain)
- Internally frequency compensated for unity gain
- Output short-circuit protection

\section*{Schematic and Connection Diagrams}


CURRENT MIRROR

Dual-In-Line and Flat Package


Order Number LM2900N, LM3900N, LM3301N or LM3401N See NS Package Number N14A

TL/H/7936-1
Order Number LM3900M See NS Package Number M14A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
\begin{tabular}{|c|c|c|c|}
\hline apecicatons. & LM2900/LM3900 & LM3301 & LM3401 \\
\hline Supply Voltage & \[
\begin{gathered}
32 V_{D C} \\
\pm 16 V_{D C}
\end{gathered}
\] & \[
\begin{gathered}
28 V_{D C} \\
\pm 14 V_{D C}
\end{gathered}
\] & \[
\begin{aligned}
& 18 V_{D C} \\
& \pm 9 V_{D C}
\end{aligned}
\] \\
\hline ```
Power Dissipation (T
    Molded DIP
``` & \[
\begin{aligned}
& 1220 \mathrm{~mW} \\
& 1080 \mathrm{~mW}
\end{aligned}
\] & 1080 mW & 1080 mW \\
\hline Input Currents, \(\mathrm{I}_{\mathbb{N}}+\) or \(\mathrm{IN}^{-}\) & 20 mADC & 20 mADC & 20 mA AC \\
\hline Output Short-Circuit Duration-One Amplifier \(T_{A}=25^{\circ} \mathrm{C}\) (See Application Hints) & Continuous & Continuous & Continuous \\
\hline Operating Temperature Range
LM2900
LM3900 & \[
\begin{gathered}
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{gathered}
\] & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering, 10 sec.) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
\hline Soldering Information Dual-In-Line Package & & & \\
\hline Soldering (10 sec.) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) \\
\hline Small Outline Package & & & \\
\hline Vapor Phase (60 sec.) & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) \\
\hline Infrared (15 sec.) & \(220^{\circ} \mathrm{C}\) & \(220^{\circ} \mathrm{C}\) & \(220^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.
Electrical Characteristics \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V} \mathrm{DC}\), unless otherwise stated
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Parameter}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LM2900} & \multicolumn{3}{|c|}{L.M3900} & \multicolumn{3}{|c|}{LM3301} & \multicolumn{3}{|c|}{LM3401} & \multirow[b]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{4}{*}{Open Loop} & Voltage Gain & \multicolumn{2}{|l|}{\multirow[t]{4}{*}{Over Temp. \(\Delta V_{O}=10 V_{D C}\) Inverting Input}} & & & & & & & & & & 0.8 & & & \multirow[b]{2}{*}{\(\mathrm{V} / \mathrm{mV}\)} \\
\hline & Voltage Gain & & & 1.2 & 2.8 & & 1.2 & 2.8 & & 1.2 & 2.8 & & 1.2 & 2.8 & & \\
\hline & Input Resistance & & & & 1 & & & 1 & & & 1 & & 0.1 & 1 & & \(\mathrm{M} \Omega\) \\
\hline & Output Resistance & & & & 8 & & & 8 & & & 9 & & & 8 & & k \(\Omega\) \\
\hline \multicolumn{2}{|l|}{Unity Gain Bandwidth} & \multicolumn{2}{|l|}{Inverting Input} & & 2.5 & & & 2.5 & & & 2.5 & & & 2.5 & & MHz \\
\hline \multicolumn{2}{|l|}{Input Bias Current} & \multicolumn{2}{|l|}{Inverting Input, \(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}\) Inverting Input} & & 30 & 200 & & 30 & 200 & & 30 & 300 & & 30 & \[
\begin{aligned}
& 300 \\
& 500 \\
& \hline
\end{aligned}
\] & nA \\
\hline \multicolumn{2}{|l|}{Slew Rate} & \multicolumn{2}{|l|}{Positive Output Swing Negative Output Swing} & & \[
\begin{aligned}
& 0.5 \\
& 20 \\
& \hline
\end{aligned}
\] & & & \[
\begin{array}{|l}
\hline 0.5 \\
20 \\
\hline
\end{array}
\] & & & \[
\begin{aligned}
& 0.5 \\
& 20 \\
& \hline
\end{aligned}
\] & & & \[
\begin{array}{|l|}
\hline 0.5 \\
20 \\
\hline
\end{array}
\] & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multicolumn{2}{|l|}{Supply Current} & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{L}}=\infty\) On All Amplifiers} & & 6.2 & 10 & & 6.2 & 10 & & 6.2 & 10 & & 6.2 & 10 & \(\mathrm{mA}_{\text {DC }}\) \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Output \\
Voltage \\
Swing
\end{tabular}} & V OUT High & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
\begin{aligned}
& R_{L}=2 k, \\
& V^{+}=15.0 V_{D C}
\end{aligned}
\] \\
\(\mathrm{V}^{+}=\)Absolute Maximum Ratings
\end{tabular}} & \[
\begin{aligned}
& \operatorname{liN}^{-}=0, \\
& \operatorname{liN}^{+}=0
\end{aligned}
\] & 13.5 & & & 13.5 & & & 13.5 & & & 13.5 & & & \multirow{3}{*}{\(V_{D C}\)} \\
\hline & Vout Low & & \[
\begin{aligned}
& \operatorname{liN}^{-}=10 \mu \mathrm{~A}, \\
& \operatorname{liN}^{+}=0
\end{aligned}
\] & & 0.09 & 0.2 & & 0.09 & 0.2 & & 0.09 & 0.2 & & 0.09 & 0.2 & \\
\hline & Vout High & & \[
\begin{aligned}
& \operatorname{lN}^{-}=0, \\
& \operatorname{lN}^{+}=0 \\
& R_{\mathrm{L}}=\infty,
\end{aligned}
\] & 29.5 & & & 29.5 & & & 26.0 & & & 16.0 & & & \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Output \\
Current \\
Capability
\end{tabular}} & Source & & & 6 & 18 & & 6 & 10 & & 5 & 18 & & 5 & 10 & & \multirow{3}{*}{\(m A_{D C}\)} \\
\hline & Sink & \multicolumn{2}{|l|}{(Note 2)} & 0.5 & 1.3 & & 0.5 & 1.3 & & 0.5 & 1.3 & & 0.5 & 1.3 & & \\
\hline & ISINK & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OL}}=1 \mathrm{~V}, \mathrm{I}_{\mathrm{N}^{-}}=5 \mu \mathrm{~A}\)} & & 5 & & & 5 & & & 5 & & & 5 & & \\
\hline
\end{tabular}

Electrical Characteristics (Note 6), \(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\), unless otherwise stated (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM2900} & \multicolumn{3}{|c|}{LM3900} & \multicolumn{3}{|c|}{LM3301} & \multicolumn{3}{|c|}{LM3401} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Power Supply Rejection & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=100 \mathrm{~Hz}\) & & 70 & & & 70 & & & 70 & & & 70 & & dB \\
\hline Mirror Gain & @ \(20 \mu \mathrm{~A}\) (Note 3)
@ \(200 \mu \mathrm{~A}(\) Note 3) & \[
\begin{aligned}
& 0.90 \\
& 0.90
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 0.90 \\
& 0.90
\end{aligned}
\] & & \[
\begin{aligned}
& 1.1 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 0.90 \\
& 0.90
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1.10 \\
& 1.10
\end{aligned}
\] & \[
\begin{aligned}
& 0.90 \\
& 0.90
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1.10 \\
& 1.10
\end{aligned}
\] & \(\mu \mathrm{A} / \mu \mathrm{A}\) \\
\hline \(\Delta\) Mirror Gain & @ \(20 \mu \mathrm{~A}\) to \(200 \mu \mathrm{~A}\) (Note 3) & & 2 & 5 & & 2 & 5 & & 2 & 5 & & 2 & 5 & \% \\
\hline Mirror Current & (Note 4) & & 10 & 500 & & 10 & 500 & & 10 & 500 & & 10 & 500 & \(\mu A_{D C}\) \\
\hline Negative Input Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 5) & & 1.0 & & & 1.0 & & & 1.0 & & & 1.0 & & \(m A_{D C}\) \\
\hline Input Bias Current & Inverting Input & & 300 & & & 300 & & & & & & & & nA \\
\hline
\end{tabular}

Note 1: For operating at high temperatures, the device must be derated based on a \(125^{\circ} \mathrm{C}\) maximum junction temperature and a thermal resistance of \(92^{\circ} \mathrm{C} / \mathrm{W}\) which applies for the device soldered in a printed circuit board, operating in a still air ambient.
Note 2: The output current sink capability can be increased for large signal conditions by overdriving the inverting input. This is shown in the section on Typical Characteristics.
Note 3: This spec indicates the current gain of the current mirror which is used as the non-inverting input.
Note 4: Input \(V_{B E}\) match between the non-inverting and the inverting inputs occurs for a mirror current (non-inverting input current) of approximately \(10 \mu \mathrm{~A}\). This is therefore a typical design center for many of the application circuits.
Note 5: Clamp transistors are included on the IC to prevent the input voltages from swinging below ground more than approximately \(-0.3 \mathrm{~V}_{\mathrm{DC}}\). The negative input currents which may result from large signal overdrive with capacitance input coupling need to be externally limited to values of approximately 1 mA . Negative input currents in excess of 4 mA will cause the output voltage to drop to a low voltage. This maximum current applies to any one of the input terminals. If more than one of the input terminals are simultaneously driven negative smaller maximum currents are allowed. Common-mode current biasing can be used to prevent negative input voltages; see for example, the "Differentiator Circuit" in the applications section.
Note 6: These specs apply for \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), unless otherwise stated.

\section*{Application Hints}

When driving either input from a low-impedance source, a limiting resistor should be placed in series with the input lead to limit the peak input current. Currents as large as 20 mA will not damage the device, but the current mirror on the non-inverting input will saturate and cause a loss of mirror gain at mA current levels-especially at high operating temperatures.
Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. For example, when operating from a well-regulated \(+5 \mathrm{~V}_{\text {DC }}\) power supply at \(T_{A}=25^{\circ} \mathrm{C}\) with a \(100 \mathrm{k} \Omega\) shunt-feedback resistor (from the output to the inverting input) a short directly to the power supply will not cause catastrophic failure but the current magnitude will be approximately 50 mA and the junction temperature will be above \(T_{J} \max\). Larger feedback resistors will reduce the current, \(11 \mathrm{M} \Omega\) provides approximately 30 mA , an open circuit provides 1.3 mA , and a direct connection from the output to the non-inverting input will result in catastrophic failure when the output is shorted to \(\mathrm{V}^{+}\)as this then places the base-emitter junction of the input transistor directly across the power supply. Short-circuits to ground will have magnitudes of approximately 30 mA and will not cause catastrophic failure at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).

Unintentional signal coupling from the output to the non-inverting input can cause oscillations. This is likely only in breadboard hook-ups with long component leads and can be prevented by a more careful lead dress or by locating the non-inverting input biasing resistor close to the IC. A quick check of this condition is to bypass the non-inverting input to ground with a capacitor. High impedance biasing resistors used in the non-inverting input circuit make this input lead highly susceptible to unintentional AC signal pickup.
Operation of this amplifier can be best understood by noticing that input currents are differenced at the inverting-input terminal and this difference current then flows through the external feedback resistor to produce the output voltage. Common-mode current biasing is generally useful to allow operating with signal levels near ground or even negative as this maintains the inputs biased at \(+\mathrm{V}_{\mathrm{BE}}\). Internal clamp transistors (see note 5) catch-negative input voltages at approximately \(-0.3 \mathrm{~V}_{\mathrm{DC}}\) but the magnitude of current flow has to be limited by the external input network. For operation at high temperature, this limit should be approximately \(100 \mu \mathrm{~A}\). This new "Norton" current-differencing amplifier can be used in most of the applications of a standard IC op amp. Performance as a DC amplifier using only a single supply is not as precise as a standard IC op amp operating with split supplies but is adequate in many less critical applications. New functions are made possible with this amplifier which are useful in single power supply systems. For example, biasing can be designed separately from the AC gain as was shown in the "inverting amplifier," the "difference integrator" allows controlling the charging and the discharging of the integrating capacitor with positive voltages, and the "frequency doubling tachometer" provides a simple circuit which reduces the ripple voltage on a tachometer output DC voltage.

\section*{Typical Performance Characteristics}






Voltage Gain

Supply Current

 Mirror Gain






Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V} \mathrm{DC}\right)\)


Triangle/Square Generator


TL/H/7936-4



TL/H/7936-6

Negative Supply Biasing


Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


TL/H/7936-10


Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)
Voltage-Controlled Current Source (Transconductance Amplifier)


TL/H/7936-12

HI \(V_{I N}\), Lo \(\left(V_{I N}-V_{O}\right)\) Self-Regulator


Ground-Referencing a Differential Input Signal


Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V}\right.\) DC) (Continued)


Voltage-Controlled Current Sink
(Transconductance Amplifier)


TL/H/7936-17

Tachometer


\section*{Typical Applications \(\left(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)}


Power Comparator


TL/H/7936-21

Schmitt-Trigger


TL/H/7936-23

Square-Wave Oscillator


Pulse Generator


Frequency Differencing Tachometer

\[
V_{O D C}=A\left(f_{1}-f_{2}\right)
\]

TL/H/7936-26

Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


TL/H/7936-27


TL/H/7936-29

Differentiator (Common-Mode
Biasing Keeps Input at \(+\mathrm{V}_{\mathrm{BE}}\) )


TL/H/7936-31

Difference Integrator



Bandpass Active Filter


Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


Free-Running Staircase Generator/Pulse Counter


TL/H/7936-39

\section*{Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)}

Supplying \(\mathrm{I}_{\mathbf{N}}\) with Aux. Amp (to Allow Hi-Z Feedback Networks)


TL/H/7936-40



Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V} \mathrm{DC}\right)(\) Continued)
Channel Selection by DC Control (or Audio Mixer)



TL/H/7936-43

\section*{Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V} \mathrm{DC}\right)(\) Continued \()\)}


TL/H/7936-44


High Pass Active Filter


Typical Applications \(\left(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\) (Continued)


Sawtooth Generator


Typical Applications \(\left(\mathrm{v}^{+}=15 \mathrm{~V} \mathrm{DC}\right)(\) Continued \()\)
Phase-Locked Loop


Boosting to \(\mathbf{3 0 0} \mathbf{m A}\) Loads


TL/H/7936-50

Split-Supply Applications \(\left(\mathrm{V}^{+}=+15 \mathrm{~V}_{\mathrm{DC}} \& \mathrm{~V}^{-}=-15 \mathrm{~V}_{\mathrm{DC}}\right)\)

\section*{Non-Inverting DC Gain}


TL/H/7936-51


National

\section*{LM3080/LM3080A}

\section*{Operational Transconductance Amplifier}

\section*{General Description}

The LM3080 is a programmable transconductance block intended to fulfill a wide variety of variable gain applications. The LM3080 has differential inputs and high impedance push-pull outputs. The device has high input impedance and its transconductance \(\left(\mathrm{g}_{\mathrm{m}}\right)\) is directly proportional to the amplifier bias current ( \(l_{A B C}\) ).
High slew rate together with programmable gain make the LM3080 an ideal choice for variable gain applications such as sample and hold, multiplexing, filtering, and multiplying.
The LM3080N and LM3080AN are guaranteed from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{Features}
re Slew rate (unity gain compensated): \(50 \mathrm{~V} / \mu \mathrm{s}\)
- Fully adjustable gain: 0 to \(g_{m} \bullet R_{L}\) limit

Extended \(g_{m}\) linearity: 3 decades
(a) Flexible supply voltage range: \(\pm 2 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
m Adjustable power consumption

\section*{Schematic and Connection Diagrams}


Dual-In-Line Package


Top View
Order Number LM3080AN or LM3080N
See NS Package Number N08E

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (Note 2)
\begin{tabular}{lr} 
LM3080 & \(\pm 18 \mathrm{~V}\) \\
LM3080A & \(\pm 22 \mathrm{~V}\) \\
Power Dissipation & 250 mW \\
Differential Input Voltage & \(\pm 5 \mathrm{~V}\)
\end{tabular}
\begin{tabular}{lr} 
Amplifier Bias Current (laBC) & \begin{tabular}{r}
2 mA \\
DC Input Voltage
\end{tabular} \\
\begin{tabular}{lr} 
Output Short Circuit Duration & \(V_{S}\) to \(-V_{S}\) \\
Indefinite
\end{tabular} \\
Operating Temperature Range & \\
\(\quad\) LM3080N or LM3080AN & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(260^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM3080} & \multicolumn{3}{|c|}{LM3080A} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & Over Specified Temperature Range
\[
\mathrm{I}_{\mathrm{ABC}}=5 \mu \mathrm{~A}
\] & & \[
\begin{aligned}
& 0.4 \\
& 0.3
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 6
\end{aligned}
\] & & \[
\begin{array}{r}
0.4 \\
0.3 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 5 \\
& 2 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
mV \\
mV \\
mV
\end{tabular} \\
\hline Input Offset Voltage Change & \(5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A}\) & & 0.1 & & & 0.1 & 3 & mV \\
\hline Input Offset Current & & & 0.1 & 0.6 & & 0.1 & 0.6 & \(\mu \mathrm{A}\) \\
\hline Input Bias Current & Over Specified Temperature Range & & \[
\begin{gathered}
0.4 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 5 \\
& 7
\end{aligned}
\] & & \[
\begin{gathered}
0.4 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 5 \\
& 8
\end{aligned}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline Forward Transconductance ( \(\mathrm{gm}_{\mathrm{m}}\) ) & Over Specified Temperature Range & \[
\begin{aligned}
& 6700 \\
& 5400 \\
& \hline
\end{aligned}
\] & 9600 & 13000 & \[
\begin{aligned}
& 7700 \\
& 4000 \\
& \hline
\end{aligned}
\] & 9600 & 12000 & \(\mu \mathrm{mho}\) \(\mu \mathrm{mho}\) \\
\hline Peak Output Current & \begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=0, I_{\mathrm{ABC}}=5 \mu \mathrm{~A} \\
& \mathrm{R}_{\mathrm{L}}=0 \\
& \mathrm{R}_{\mathrm{L}}=0
\end{aligned}
\] \\
Over Specified Temperature Range
\end{tabular} & \[
\begin{aligned}
& 350 \\
& 300
\end{aligned}
\] & \[
\begin{gathered}
5 \\
500
\end{gathered}
\] & 650 & \[
\begin{gathered}
3 \\
350 \\
300
\end{gathered}
\] & \[
\begin{gathered}
5 \\
500
\end{gathered}
\] & \[
\begin{gathered}
7 \\
650
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Peak Output Voltage Positive Negative & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=\infty, 5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A} \\
& \mathrm{R}_{\mathrm{L}}=\infty, 5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& +12 \\
& -12 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
+14.2 \\
-14.4
\end{array}
\] & & \[
\begin{aligned}
& +12 \\
& -12 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +14.2 \\
& -14.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Amplifier Supply Current & & & 1.1 & & & 1.1 & & mA \\
\hline \begin{tabular}{l}
Input Offset Voltage Sensitivity \\
Positive \\
Negative
\end{tabular} & \begin{tabular}{l}
\(\Delta \mathrm{V}_{\text {OFFSET }} / \Delta \mathrm{V}+\) \\
\(\Delta V_{\text {OFFSET }} / \Delta V-\)
\end{tabular} & & \[
\begin{array}{r}
20 \\
20 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 150 \\
& 150 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
20 \\
20 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 150 \\
& 150 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{V} / \mathrm{V} \\
& \mu \mathrm{~V} / \mathrm{V}
\end{aligned}
\] \\
\hline Common Mode Rejection Ratio & & 80 & 110 & & 80 & 110 & & dB \\
\hline Common Mode Range & & \(\pm 12\) & \(\pm 14\) & & \(\pm 12\) & \(\pm 14\) & & V \\
\hline Input Resistance & & 10 & 26 & & 10 & 26 & & k \(\Omega\) \\
\hline Magnitude of Leakage Current & \(I_{A B C}=0\) & & 0.2 & 100 & & 0.2 & 5 & nA \\
\hline Differential Input Current & \(\mathrm{I}_{\mathrm{ABC}}=0\), Input \(= \pm 4 \mathrm{~V}\) & & 0.02 & 100 & & 0.02 & 5 & nA \\
\hline Open Loop Bandwidth & & & 2 & & & 2 & & MHz \\
\hline Slew Rate & Unity Gain Compensated & & 50 & & & 50 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 1: These specifications apply for \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), amplifier bias current ( \(\mathrm{l}_{\mathrm{ABC}}\) ) \(=500 \mu \mathrm{~A}\), unless otherwise specified.
Note 2: Selection to supply voltage above \(\pm 22 \mathrm{~V}\), contact the factory.

Typical Performance Characteristics


Typical Performance Characteristics (Continued)


National
Semiconductor Corporation

\section*{LM4250／LM4250C Programmable Operational Amplifier}

\section*{General Description}

The LM4250 and LM4250C are extremely versatile pro－ grammable monolithic operational amplifiers．A single exter－ nal master bias current setting resistor programs the input bias current，input offset current，quiescent power consump－ tion，slew rate，input noise，and the gain－bandwidth product． The device is a truly general purpose operational amplifier． The LM4250C is identical to the LM4250 except that the LM4250C has its performance guaranteed over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range instead of the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range of the LM4250．

\section*{Features}

■ \(\pm 1 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) power supply operation
－ 3 nA input offset current
－Standby power consumption as low as 500 nW
－No frequency compensation required
－Programmable electrical characteristics
■ Offset voltage nulling capability
－Can be powered by two flashlight batteries
－Short circuit protection

\section*{Typical Applications}

X5 Difference Amplifier


Quiescent \(P_{D}=0.6 \mathrm{~mW}\)

500 Nano－Watt X10 Amplifier


TL／H／9300－4
Quiescent \(P_{P}=500 \mathrm{~mW}\)

\section*{Connection Diagrams}


Top View
Order Number LM4250H or LM4250CH See NS Package Number H08C

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 2)
\begin{tabular}{lcc} 
& LM4250 & LM42500 \\
Supply Voltage & \(\pm 18 \mathrm{~V}\) & \(\pm 18 \mathrm{~V}\) \\
Operating Temp. Range & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) \\
Differential Input Voltage & \(\pm 30 \mathrm{~V}\) & \(\pm 30 \mathrm{~V}\) \\
Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\) & \(\pm 15 \mathrm{~V}\) \\
ISET Current & 150 nA & 150 nA \\
Output Short Circuit Duration & Indefinite & Indefinite \\
TJMAX & & \\
H-Package & \(150^{\circ} \mathrm{C}\) & \(100^{\circ} \mathrm{C}\) \\
N-Package & & \(100^{\circ} \mathrm{C}\) \\
J-Package & \(150^{\circ} \mathrm{C}\) & \(100^{\circ} \mathrm{C}\) \\
M-Package & & \(100^{\circ} \mathrm{C}\)
\end{tabular}

Power Dissipation at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
H-Package (Still Air)
(400 LF/Min Air Flow)

N-Package
J-Package
\(500 \mathrm{~mW} \quad 300 \mathrm{~mW}\)
\(1200 \mathrm{~mW} \quad 1200 \mathrm{~mW}\)
500 mW
600 mW 350 mW

Thermal Resistance (Typical) \(\boldsymbol{\theta}_{\mathrm{JA}}\) H-Package (Still Air)
(400 LF/Min Air Flow)
N-Package
J-Package

\(90^{\circ} \mathrm{C} / \mathrm{W} \quad 90^{\circ} \mathrm{C} / \mathrm{W}\)
\(130^{\circ} \mathrm{C} / \mathrm{W}\)
\(108^{\circ} \mathrm{C} / \mathrm{W}\)
\(190^{\circ} \mathrm{C} / \mathrm{W}\)
(Typical) \(\theta_{\text {JC }}\) H-Package (Still Air)
(400 LF/Min Air Flow)
Storage Temperature Range
Soldering Information
Dual-In-Line Package Soldering (10 seconds) \(260^{\circ} \mathrm{C}\)
Small Outline Package
Vapor Phase ( 60 seconds) \(\quad 215^{\circ} \mathrm{C}\)
Infrared ( 15 seconds) \(220^{\circ} \mathrm{C}\)
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.
Note 1: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 2: Refer to RETS4250X for military specifications.

\section*{Resistor Biasing}

Set Current Setting Resistor to \(\mathbf{V}^{-}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{ISET} \\
\hline \(\mathbf{V}_{\mathbf{S}}\) & \(0.1 \mu \mathrm{~A}\) & \(0.5 \mu \mathrm{~A}\) & \(1.0 \mu \mathrm{~A}\) & \(5 \mu \mathrm{~A}\) & \(10 \mu \mathrm{~A}\) \\
\hline \(\pm 1.5 \mathrm{~V}\) & \(25.6 \mathrm{M} \Omega\) & \(5.04 \mathrm{M} \Omega\) & \(2.5 \mathrm{M} \Omega\) & \(492 \mathrm{k} \Omega\) & \(244 \mathrm{k} \Omega\) \\
\hline \(\pm 3.0 \mathrm{~V}\) & \(55.6 \mathrm{M} \Omega\) & \(11.0 \mathrm{M} \Omega\) & \(5.5 \mathrm{M} \Omega\) & \(1.09 \mathrm{M} \Omega\) & \(544 \mathrm{k} \Omega\) \\
\hline \(\pm 6.0 \mathrm{~V}\) & \(116 \mathrm{M} \Omega\) & \(23.0 \mathrm{M} \Omega\) & \(11.5 \mathrm{M} \Omega\) & \(2.29 \mathrm{M} \Omega\) & \(1.14 \mathrm{M} \Omega\) \\
\hline \(\pm 9.0 \mathrm{~V}\) & \(176 \mathrm{M} \Omega\) & \(35.0 \mathrm{M} \Omega\) & \(17.5 \mathrm{M} \Omega\) & \(3.49 \mathrm{M} \Omega\) & \(1.74 \mathrm{M} \Omega\) \\
\hline \(\pm 12.0 \mathrm{~V}\) & \(236 \mathrm{M} \Omega\) & \(47.0 \mathrm{M} \Omega\) & \(23.5 \mathrm{M} \Omega\) & \(4.69 \mathrm{M} \Omega\) & \(2.34 \mathrm{M} \Omega\) \\
\hline \(\pm 15.0 \mathrm{~V}\) & \(296 \mathrm{M} \Omega\) & \(59.0 \mathrm{M} \Omega\) & \(29.5 \mathrm{M} \Omega\) & \(5.89 \mathrm{M} \Omega\) & \(2.94 \mathrm{M} \Omega\) \\
\hline
\end{tabular}

Electrical Characteristics \(\mathrm{LM} 4250\left(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\right.\) unless otherwise specified. \() \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\mathrm{S}}= \pm 1.5 \mathrm{~V}\)} \\
\hline & & \multicolumn{2}{|r|}{\(\mathrm{I}_{\text {SET }}=1 \mu \mathrm{~A}\)} & \multicolumn{2}{|r|}{\(\mathrm{I}_{\text {SET }}=10 \mu \mathrm{~A}\)} \\
\hline & & Min & Max & Min & Max \\
\hline Vos & \(\mathrm{R}_{S} \leq 100 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 mV & & 5 mV \\
\hline los & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 nA & & 10 nA \\
\hline Ibias & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 7.5 nA & & 50 nA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& R_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 0.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 40k & & 50k & \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(7.5 \mu \mathrm{~A}\) & & \(80 \mu \mathrm{~A}\) \\
\hline Power Consumption & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(23 \mu \mathrm{~W}\) & & \(240 \mu \mathrm{~W}\) \\
\hline Vos & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & & 4 mV & & 6 mV \\
\hline los & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
5 \mathrm{nA}
\]
\[
3 \mathrm{nA}
\] & & 10 nA 10 nA \\
\hline Ibias & & & 7.5 nA & & 50 nA \\
\hline Input Voltage Range & & \(\pm 0.6 \mathrm{~V}\) & & \(\pm 0.6 \mathrm{~V}\) & \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{\mathrm{O}}= \pm 0.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 30k & & 30k & \\
\hline Output Voltage Swing & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & \(\pm 0.6 \mathrm{~V}\) & & \(\pm 0.6 \mathrm{~V}\) & \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 dB & & 70 dB & \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 76 dB & & 76 dB & \\
\hline Supply Current & & & \(8 \mu \mathrm{~A}\) & & \(90 \mu \mathrm{~A}\) \\
\hline Power Consumption & & & \(24 \mu \mathrm{~W}\) & & \(270 \mu \mathrm{~W}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\mathbf{S}}= \pm 15 \mathrm{~V}\)} \\
\hline & & \multicolumn{2}{|c|}{\(\mathrm{I}_{\text {SET }}=1 \mu \mathrm{~A}\)} & \multicolumn{2}{|l|}{\(\mathrm{I}_{\text {SET }}=10 \mu \mathrm{~A}\)} \\
\hline & & Min & Max & Min & Max \\
\hline \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 mV & & 5 mV \\
\hline los & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 nA & & 10 nA \\
\hline Ibias & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 7.5 nA & & 50 nA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& R_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 100k & & 100k & \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(10 \mu \mathrm{~A}\) & & \(90 \mu \mathrm{~A}\) \\
\hline Power Consumption & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(300 \mu \mathrm{~W}\) & & 2.7 mW \\
\hline Vos & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & & 4 mV & & 6 mV \\
\hline los & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{gathered}
25 \mathrm{nA} \\
3 \mathrm{nA}
\end{gathered}
\] & & \[
\begin{aligned}
& 25 \mathrm{nA} \\
& 10 \mathrm{nA} \\
& \hline
\end{aligned}
\] \\
\hline Ibias & & & 7.5 nA & & 50 nA \\
\hline Input Voltage Range & & \(\pm 13.5 \mathrm{~V}\) & & \(\pm 13.5 \mathrm{~V}\) & \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 50k & & 50k & \\
\hline Output Voltage Swing & \[
\begin{aligned}
& R_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \(\pm 12 \mathrm{~V}\) & & \(\pm 12 \mathrm{~V}\) & \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 dB & & 70 dB & \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 76 dB & & 76 dB & \\
\hline Supply Current & & & \(11 \mu \mathrm{~A}\) & & \(100 \mu \mathrm{~A}\) \\
\hline Power Consumption & & & \(330 \mu \mathrm{~W}\) & & 3 mW \\
\hline
\end{tabular}

Electrical Characteristics \(\mathrm{LM} 4250 \mathrm{C}\left(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \text { unless otherwise specified. }\right)_{A}=T_{J}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\mathrm{S}}= \pm 1.5 \mathrm{~V}\)} \\
\hline & & \multicolumn{2}{|r|}{\(\mathrm{I}_{\text {SET }}=1 \mu \mathrm{~A}\)} & \multicolumn{2}{|l|}{\(\mathrm{I}_{\text {SET }}=10 \mu \mathrm{~A}\)} \\
\hline & & Min & Max & Min & Max \\
\hline Vos & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5 mV & & 6 mV \\
\hline los & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 6 nA & & 20 nA \\
\hline \(I_{\text {bias }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 10 nA & & 75 nA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& R_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 0.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 25k & & 25k & \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(8 \mu \mathrm{~A}\) & & \(90 \mu \mathrm{~A}\) \\
\hline Power Consumption & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(24 \mu \mathrm{~W}\) & & \(270 \mu \mathrm{~W}\) \\
\hline \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & & 6.5 mV & & 7.5 mV \\
\hline los & & & 8 nA & & 25 nA \\
\hline \(l_{\text {bias }}\) & & & 10 nA & & 80 nA \\
\hline Input Voltage Range & & \(\pm 0.6 \mathrm{~V}\) & & \(\pm 0.6 \mathrm{~V}\) & \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}= \pm 0.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 25 k & & 25k & \\
\hline Output Voltage Swing & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & \(\pm 0.6 \mathrm{~V}\) & & \(\pm 0.6 \mathrm{~V}\) & \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 dB & & 70 dB & \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 74 dB & & 74 dB & \\
\hline Supply Current & & & \(8 \mu \mathrm{~A}\) & & \(90 \mu \mathrm{~A}\) \\
\hline Power Consumption & & & \(24 \mu \mathrm{~W}\) & & \(270 \mu \mathrm{~W}\) \\
\hline & & & & & \\
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{4}{|c|}{\(\mathrm{V}_{\mathbf{S}}= \pm 15 \mathrm{~V}\)} \\
\hline & & \multicolumn{2}{|c|}{\(\mathrm{I}_{\text {SET }}=1 \mu \mathrm{~A}\)} & \multicolumn{2}{|l|}{\(\mathrm{I}_{\text {SET }}=10 \mu \mathrm{~A}\)} \\
\hline & & Min & Max & Min & Max \\
\hline Vos & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5 mV & & 6 mV \\
\hline los & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 6 nA & & 20 nA \\
\hline \(l_{\text {bias }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 10 nA & & 75 nA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& R_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 60k & & 60k & \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(11 \mu \mathrm{~A}\) & & \(100 \mu \mathrm{~A}\) \\
\hline Power Consumption & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(330 \mu \mathrm{~W}\) & & 3 mW \\
\hline \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & & 6.5 mV & & 7.5 mV \\
\hline los & & & 8 nA & & 25 nA \\
\hline Ibias & & & 10 nA & & 80 nA \\
\hline Input Voltage Range & & \(\pm 13.5 \mathrm{~V}\) & & \(\pm 13.5 \mathrm{~V}\) & \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 50k & & 50k & \\
\hline Output Voltage Swing & \[
\begin{aligned}
& R_{\mathrm{L}}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & \(\pm 12 \mathrm{~V}\) & & \(\pm 12 \mathrm{~V}\) & \\
\hline Common Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 dB & & 70 dB & \\
\hline Supply Voltage Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 74 dB & & 74 dB & \\
\hline Supply Current & & & \(11 \mu \mathrm{~A}\) & & \(100 \mu \mathrm{~A}\) \\
\hline Power Consumption & & & \(330 \mu \mathrm{~W}\) & & 3 mW \\
\hline
\end{tabular}

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)


Typical Applications (Continued)


Floating Input Meter Amplifier 100 nA Full Scale

*Meter movement ( \(0-100 \mu \mathrm{~A}, 2 \mathrm{k} \Omega\) ) marked for 0-100 nA full scale.

\section*{X100 Instrumentation Amplifier \(10 \mu \mathrm{~W}\)}


Note 1: Quiescent \(\mathrm{P}_{\mathrm{D}}=10 \mu \mathrm{~W}\).
TL/H/9300-9
Note 2: R2, R3, R4, R5, R6 and R7 are 1\% resistors.
Note 3: R11 and C1 are for DC and AC common mode rejection adjustments.

Typical Applications (Continued)
\(\mathbf{R S E T}_{\text {SE }}\) Connected to \(\mathbf{V}\) -


TL/H/9300-10

Transistor Current Sourcing Biasing


TL/H/9300-12
*R1 limits ISET maximum

\section*{Schematic Diagram}

R \(_{\text {SET }}\) Connected to Ground


TL/H/9300-11

FET Current Sourcing Biasing


Offset Null Circuit


TL/H/9300-14
 +5 V . devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

National Semiconductor Corporation

\section*{LM6161/LM6261/LM6361 High Speed Operational Amplifier}

\section*{General Description}

The LM6161 family of high-speed amplifiers exhibits an excellent speed-power product in delivering \(300 \mathrm{~V} / \mu \mathrm{s}\) and 50 MHz unity gain stability with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to

These amplifiers are built with National's new VIPTM (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN

\section*{Features}
- High slew rate
- Low differential gain
- Low differential phase

■ Wide supply range
■ Stable with unlimited capacitive load
- Well behaved; easy to apply

\section*{Typical AC Characteristics}


Gain \& Phase; Av = + 100


TL/H/9057-2

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage ( \(\mathrm{V}^{+}-\mathrm{V}^{-}\)) & 36 V \\
Differential Input Voltage (Note 8) & \(\pm 8 \mathrm{~V}\) \\
CM Voltage & \(\left(\mathrm{V}^{+}-0.7 \mathrm{~V}\right)\) \\
Oto \(\left(\mathrm{V}^{-}-7 \mathrm{~V}\right)\) \\
Output Short Circuit to GND (Note 1) & Continuous \\
Lead Temperature (Soldering, 10 sec.) & \(260^{\circ} \mathrm{C}\)
\end{tabular}

Storage Temp Range
Operating Temperature Range
(Note 2)
\begin{tabular}{lr} 
LM6161 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM6261 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM6361 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Max Junction Temperature & \(150^{\circ} \mathrm{C}\) \\
ESD Tolerance (Notes 8 and 9) & \(\pm 700 \mathrm{~V}\) \\
Operating Supply Voltage Range & 4.75 V to 32 V
\end{tabular}

\section*{DC Electrical Characteristics (Note 3)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM6161} & \multicolumn{2}{|r|}{LM6261} & \multicolumn{2}{|c|}{LM6361} & \multirow[b]{2}{*}{Units} \\
\hline & & & \[
\begin{aligned}
& \text { Tested } \\
& \text { Limit } \\
& \text { (Note 4) } \\
& \hline
\end{aligned}
\] & Design Limit (Note 5) & Tested Limit (Note 4) & \[
\begin{aligned}
& \text { Design } \\
& \text { Limit } \\
& \text { (Note 5) } \\
& \hline
\end{aligned}
\] & Tested Limit (Note 4) & Design Limit (Note 5) & \\
\hline Input Offset Voltage & & 5 & \[
\begin{gathered}
7 \\
10 \\
\hline
\end{gathered}
\] & & 7 & 9 & 20 & 22 & \[
\begin{aligned}
& \mathrm{mV} \\
& \max
\end{aligned}
\] \\
\hline Input Offset Voltage Average Drift & & 10 & & & & & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & & 2 & \[
\begin{aligned}
& 3 \\
& 6 \\
& \hline
\end{aligned}
\] & & 3 & 5 & 5 & 6 & \[
\mu \mathrm{A}
\]
\[
\max
\] \\
\hline Input Offset Current & & 150 & \[
\begin{aligned}
& 350 \\
& \mathbf{8 0 0} \\
& \hline
\end{aligned}
\] & & 350 & 600 & 1500 & 1900 & \[
\begin{gathered}
\mathrm{nA} \\
\text { max } \\
\hline
\end{gathered}
\] \\
\hline Input Offset Current Average Drift & & 0.4 & & & & & & & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline Input Resistance & Differential & 325 & & & & & & & \(\mathrm{k} \Omega\) \\
\hline Input Capacitance & \(\mathrm{Av}=+1\) @ 10 MHz & 1.5 & & & & & & & pF \\
\hline \multirow[t]{2}{*}{Large Signal Voltage Gain} & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
& \text { (Note 11) }
\end{aligned}
\] & 750 & \[
\begin{aligned}
& 550 \\
& \mathbf{3 0 0} \\
& \hline
\end{aligned}
\] & & 550 & 400 & 400 & 350 & \[
\begin{aligned}
& \mathrm{V} / \mathrm{V} \\
& \mathrm{~min}
\end{aligned}
\] \\
\hline & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & 2900 & & & & & & & V/V \\
\hline \multirow[t]{4}{*}{Input Common-Mode Voltage Range} & \multirow[t]{2}{*}{Supply \(= \pm 15 \mathrm{~V}\)} & +14.0 & \[
\begin{array}{r}
+13.9 \\
+13.8 \\
\hline
\end{array}
\] & & +13.9 & +13.8 & +13.8 & + 13.7 & Volts min \\
\hline & & -13.2 & \[
\begin{array}{r}
-12.9 \\
-12.7 \\
\hline
\end{array}
\] & & -12.9 & -12.7 & -12.8 & -12.7 & Volts min \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }=+5 \mathrm{~V} \\
& \text { (Note 6) }
\end{aligned}
\]} & 4.0 & \[
\begin{aligned}
& 3.9 \\
& 3.8
\end{aligned}
\] & & 3.9 & 3.8 & 3.8 & 3.7 & Volts min \\
\hline & & 1.8 & \[
\begin{aligned}
& 2.0 \\
& 2.2
\end{aligned}
\] & & 2.0 & 2.2 & 2.1 & 2.2 & Volts max \\
\hline Common-Mode Rejection Ratio & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 94 & \[
\begin{aligned}
& 80 \\
& \mathbf{7 4} \\
& \hline
\end{aligned}
\] & & 80 & 76 & 72 & 70 & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~min}
\end{aligned}
\] \\
\hline Power Supply Rejection Ratio & \(\pm 10 \mathrm{~V} \leq \mathrm{V} \pm \leq \pm 16 \mathrm{~V}\) & 90 & \[
\begin{aligned}
& 80 \\
& \mathbf{7 4} \\
& \hline
\end{aligned}
\] & & 80 & 76 & 72 & 70 & \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{~min} \\
\hline
\end{gathered}
\] \\
\hline \multirow[t]{4}{*}{Output Voltage Swing} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }= \pm 15 \mathrm{~V} \\
& \text { and } R_{L}=2 \mathrm{k} \Omega
\end{aligned}
\]} & +14.2 & \[
\begin{array}{r}
+13.5 \\
+13.3 \\
\hline
\end{array}
\] & & +13.5 & +13.3 & +13.4 & +13.3 & Volts min \\
\hline & & -13.4 & \[
\begin{array}{r}
-13.0 \\
-12.7 \\
\hline
\end{array}
\] & & -13.0 & -12.8 & -12.9 & -12.8 & Volts min \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }=+5 \mathrm{~V} \\
& \text { and } R_{L}=2 \mathrm{k} \Omega \text { (Note } 6 \text { ) }
\end{aligned}
\]} & 4.2 & \[
\begin{aligned}
& 3.5 \\
& 3.3 \\
& \hline
\end{aligned}
\] & & 3.5 & 3.3 & 3.4 & 3.3 & Volts min \\
\hline & & 1.3 & \[
\begin{aligned}
& 1.7 \\
& 2.0
\end{aligned}
\] & & 1.7 & 1.9 & 1.8 & 1.9 & \begin{tabular}{l}
Volts \\
max
\end{tabular} \\
\hline \multirow[t]{2}{*}{Output Short Circuit Current} & Souce & 65 & \[
\begin{aligned}
& 30 \\
& 20 \\
& \hline
\end{aligned}
\] & & 30 & 25 & 30 & 25 & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~min}
\end{aligned}
\] \\
\hline & Sink & 65 & \[
\begin{aligned}
& 30 \\
& \mathbf{2 0}
\end{aligned}
\] & & 30 & 25 & 30 & 25 & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~min} \\
& \hline
\end{aligned}
\] \\
\hline Supply Current & & 5.0 & \[
\begin{array}{r}
6.5 \\
6.8
\end{array}
\] & & 6.5 & 6.7 & 6.8 & 6.9 & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{max} \\
& \hline
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Notes 3 \& 7)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM6161} & \multicolumn{2}{|c|}{LM6261} & \multicolumn{2}{|c|}{LM6361} & \multirow[b]{2}{*}{Units} \\
\hline & & &  & Design Limit (Note 5) & Tested Limit (Note 4) &  &  & Design Limit (Note 5) & \\
\hline \multirow[t]{2}{*}{Gain-Bandwidth Product} & @ F \(=20 \mathrm{MHz}\) & 50 & \[
\begin{array}{r}
40 \\
\mathbf{3 2} \\
\hline
\end{array}
\] & & 40 & 35 & 35 & 32 & \begin{tabular}{l}
MHZ \\
min
\end{tabular} \\
\hline & \(\mathrm{V}+= \pm 5 \mathrm{~V}\) & 35 & & & & & & & MHz \\
\hline \multirow[t]{2}{*}{Slew Rate} & \(A v=+1\) (Note 10) & 300 & \[
\begin{aligned}
& 225 \\
& 200
\end{aligned}
\] & & 225 & 210 & 200 & 180 & \[
\begin{gathered}
\mathrm{V} / \mu \mathrm{S} \\
\mathrm{~min}
\end{gathered}
\] \\
\hline & \(\mathrm{V}+= \pm 5 \mathrm{~V}\) & 200 & & & & & & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Bandwidth & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}_{\text {pp }}\) & 4.5 & & & & & & & MHz \\
\hline Settling Time & \[
\begin{aligned}
& 10 \mathrm{~V} \text { Step to } 0.1 \% \\
& \mathrm{Av}=-1, R_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\] & 120 & & & & & & & ns \\
\hline Phase Margin & & 45 & & & & & & & Deg \\
\hline Differential Gain & NTSC, Av \(=+4\) & <0.1 & & & & & & & \% \\
\hline Differential Phase & NTSC, Av \(=+4\) & 0.1 & & & & & & & Deg \\
\hline Input Noise Voltage & \(f=10 \mathrm{kHz}\) & 15 & & & & & & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline Input Noise Current & \(\mathrm{f}=10 \mathrm{kHz}\) & 1.5 & & & & & & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of \(150^{\circ} \mathrm{C}\).
Note 2: The typical junction-to-ambient thermal resistance of the molded plastic DIP ( N ) is \(105^{\circ} \mathrm{C} / \mathrm{W}\), the molded plastic SO (M) package is \(155^{\circ} \mathrm{C} / \mathrm{W}\), the cerdip ( J ) package is \(125^{\circ} \mathrm{C} / \mathrm{W}\), and the TO-5 (H) package is \(155^{\circ} \mathrm{C} / \mathrm{W}\). All numbers apply for packages soldered directly into a printed circuit board.
Note 3: Unless otherwise specified, all limits guaranteed for \(T_{A}=T_{j}=25^{\circ} \mathrm{C}\) with supply voltage \(= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}\), and \(\mathrm{R}_{\mathrm{L}} \geq 100 \mathrm{k} \Omega\). Boldface limits apply over the range listed under "Operating Temperature Range" with \(T_{A}=T_{j}\) in the "Absolute Maximum Ratings" section.
Note 4: Guaranteed and \(100 \%\) production tested. These limits are used to calculate outgoing AQL levels.
Note 5: Guaranteed but not \(100 \%\) production tested. These limits are not used to calculate outgoing AQL levels.
Note 6: For single supply operation, the following conditions apply: \(\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.5 \mathrm{~V}\). Pin \(1 \&\) Pin 8 (Vos Adjust) are each connected to Pin \(4\left(\mathrm{~V}^{-}\right)\)to realize maximum output swing. This connection will degrade \(\mathrm{V}_{\mathrm{OS}}, \mathrm{V}_{\mathrm{OS}}\) Drift, and Input Voltage Noise.
Note 7: \(\mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}\).
Note 8: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially Vos, los, and Noise).
Note 9: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with \(1500 \Omega\).
Note 10: \(\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}\) step. For \(\mathrm{V}^{+}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}\) step.
Note 11: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.

\section*{Simplified Schematic and Pin Assignments}

National Semiconductor Corporation

\section*{LM6164/LM6264/LM6364 High Speed Operational Amplifier}

\section*{General Description}

The LM6164 family of high-speed amplifiers exhibits an excellent speed-power product in delivering 300 V per \(\mu \mathrm{s}\) and 175 MHz GBW (stable to a gain of +5 ) with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5 V .
These amplifiers are built with National's new VIPTM (Vertically Integrated PNP) process which produces fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

\section*{Features}
- High Slew Rate \(300 \mathrm{~V} / \mu \mathrm{s}\)
- High GBW Product 175 MHz
- Low Supply Current
- Fast settling

100 ns to \(0.1 \%\)
- Low differential gain
<0.1\%
\(<0.1^{\circ}\)
- Wide Supply Range
4.75 V to 32 V
- Wide Supply Range
- Stable with unlimited capacitive load

Well behaved; easy to apply

\section*{Typical AC Characteristics}


TL/H/9153-1
Step Response; \(\mathbf{A}_{\mathbf{v}}=\mathbf{+ 5}\)


Gain \& Phase; \(\mathbf{A}_{\mathbf{V}}=+\mathbf{3 0 0}\)

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage ( \(\mathrm{V}^{+}-\mathrm{V}^{-}\)) & 36 V \\
Differential Input Voltage (Note 8) & \(\pm 8 \mathrm{~V}\) \\
CM Input Voltage & \(\left(\mathrm{V}^{+}-0.7 \mathrm{~V}\right)\) \\
to ( \(\left.\mathrm{V}^{-}-7 \mathrm{~V}\right)\) \\
Output Short Circuit to Gnd (Note 1) & Continuous \\
Lead Temp. (Soldering, 10 sec.) & \(260^{\circ} \mathrm{C}\)
\end{tabular}
\begin{tabular}{lr} 
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Operating Temperature Range (Note 2) & \\
LM6164 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM6264 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM6364 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Max Junction Temperature (Note 2) & \(150^{\circ} \mathrm{C}\) \\
ESD Tolerance (Notes 8 \& 9) & \(\pm 700 \mathrm{~V}\)
\end{tabular}

DC Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM6164} & \multicolumn{2}{|c|}{LM6264} & \multicolumn{2}{|c|}{LM6364} & \multirow[b]{2}{*}{Units} \\
\hline & & & \begin{tabular}{l}
Tested Limit \\
(Note 4)
\end{tabular} & Design Limit (Note 5) &  & Design Limit (Note 5) & Tested Limit (Note 4) & \begin{tabular}{l}
Design Limit \\
(Note 5)
\end{tabular} & \\
\hline Input Offset Voltage & & 2 & \[
\begin{aligned}
& 4 \\
& 6
\end{aligned}
\] & & 4 & 6 & 9 & 11 & mV max \\
\hline Input Offset Voltage Average Drift & & 6 & & & & & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & & 2.5 & \[
\begin{aligned}
& 3 \\
& 6
\end{aligned}
\] & & 3 & 5 & 5 & 6 & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
max
\end{tabular} \\
\hline Input Offset Current & & 150 & \[
\begin{gathered}
350 \\
\mathbf{8 0 0}
\end{gathered}
\] & & 350 & 600 & 1500 & 1900 & nA max \\
\hline Input Offset Current Average Drift & & 0.3 & & & & & & & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline Input Resistance & Differential & 100 & & & & & & & k \(\Omega\) \\
\hline Input Capacitance & & 3.0 & & & & & & & pF \\
\hline \multirow[t]{2}{*}{Large Signal Voltage Gain} & \[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
& \text { (Note 11) }
\end{aligned}
\] & 2.5 & \[
\begin{aligned}
& 1.8 \\
& 0.9
\end{aligned}
\] & & 1.8 & 1.2 & 1.3 & 1.1 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} / \mathrm{mV} \\
\mathrm{~min}
\end{gathered}
\]} \\
\hline & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & 9 & & & & & & & \\
\hline \multirow[t]{4}{*}{Input Common-Mode Voltage Range} & \multirow[t]{2}{*}{Supply \(= \pm 15 \mathrm{~V}\)} & +14.0 & \[
\begin{array}{r}
+13.9 \\
+13.8
\end{array}
\] & & +13.9 & +13.8 & +13.8 & + 13.7 & \[
\begin{gathered}
\vee \\
\mathrm{min}
\end{gathered}
\] \\
\hline & & \(-13.5\) & \[
\begin{gathered}
-13.3 \\
-\mathbf{1 3 . 1}
\end{gathered}
\] & & -13.3 & -13.1 & -13.2 & -13.1 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min}
\end{gathered}
\] \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }=+5 \mathrm{~V} \\
& \text { (Note 6) }
\end{aligned}
\]} & 4.0 & \[
\begin{aligned}
& 3.9 \\
& 3.8
\end{aligned}
\] & & 3.9 & 3.8 & 3.8 & 3.7 & \[
\begin{gathered}
V \\
\min
\end{gathered}
\] \\
\hline & & 1.5 & \[
\begin{aligned}
& 1.7 \\
& 1.9
\end{aligned}
\] & & 1.7 & 1.9 & 1.8 & 1.9 & \[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\] \\
\hline Common-Mode Rejection Ratio & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 105 & \[
\begin{aligned}
& 86 \\
& \mathbf{8 0}
\end{aligned}
\] & & 86 & 82 & 80 & 78 & \[
\begin{gathered}
\mathrm{dB} \\
\min
\end{gathered}
\] \\
\hline Power Supply Rejection Ratio & \(\pm 10 \mathrm{~V} \leq \mathrm{V} \pm \leq \pm 16 \mathrm{~V}\) & 96 & \[
\begin{aligned}
& 86 \\
& 80
\end{aligned}
\] & & 86 & 82 & 80 & 78 & \begin{tabular}{l}
dB \\
min
\end{tabular} \\
\hline \multirow[t]{4}{*}{Output Voltage Swing} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }= \pm 15 \mathrm{~V} \\
& \text { and } \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\]} & +14.2 & \[
\begin{array}{r}
+13.5 \\
+13.3
\end{array}
\] & & +13.5 & +13.3 & +13.4 & +13.3 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min}
\end{gathered}
\] \\
\hline & & -13.4 & \[
\begin{array}{r}
-13.0 \\
-\mathbf{1 2 . 7}
\end{array}
\] & & -13.0 & -12.8 & -12.9 & -12.8 & \[
\begin{gathered}
V \\
\min
\end{gathered}
\] \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }=+5 \mathrm{~V} \text { and } \\
& R_{L}=2 \mathrm{k} \Omega \text { (Note } 6 \text { ) }
\end{aligned}
\]} & 4.2 & \[
\begin{aligned}
& 3.5 \\
& 3.3
\end{aligned}
\] & & 3.5 & 3.3 & 3.4 & 3.3 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min}
\end{gathered}
\] \\
\hline & & 1.3 & \[
\begin{aligned}
& 1.7 \\
& 2.0
\end{aligned}
\] & & 1.7 & 1.9 & 1.8 & 1.9 & \[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\] \\
\hline
\end{tabular}

DC Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM6164} & \multicolumn{2}{|c|}{LM6264} & \multicolumn{2}{|c|}{LM6364} & \multirow[b]{2}{*}{Units} \\
\hline & & & Tested Limit (Note 4) &  &  &  &  & Design Limit (Note 5) & \\
\hline \multirow[t]{2}{*}{Output Short Circuit Current} & Source & 65 & \[
\begin{aligned}
& 30 \\
& 20
\end{aligned}
\] & & 30 & 25 & 30 & 25 & \begin{tabular}{l}
mA \\
min
\end{tabular} \\
\hline & Sink & 65 & \[
\begin{aligned}
& 30 \\
& 20
\end{aligned}
\] & & 30 & 25 & 30 & 25 & \begin{tabular}{l}
mA \\
min
\end{tabular} \\
\hline Supply Current & & 5.0 & \[
\begin{aligned}
& 6.5 \\
& 6.8
\end{aligned}
\] & & 6.5 & 6.7 & 6.8 & 6.9 & \begin{tabular}{l}
mA \\
max
\end{tabular} \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Notes 3 \& 7)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|c|}{LM6164} & \multicolumn{2}{|c|}{LM6264} & \multicolumn{2}{|c|}{LM6364} & \multirow[b]{2}{*}{Units} \\
\hline & & & Tested Limit (Note 4) & Design Limit (Note 5) & Tested Limit (Note 4) &  & Tested Limit (Note 4) & Design Limit (Note 5) & \\
\hline \multirow[t]{2}{*}{Gain-Bandwidth Product} & @ F \(=20 \mathrm{MHz}\) & 175 & \[
\begin{gathered}
140 \\
100 \\
\hline
\end{gathered}
\] & & 140 & 120 & 120 & 100 & \multirow[t]{2}{*}{\begin{tabular}{l}
MHz \\
min
\end{tabular}} \\
\hline & \(\mathrm{V}+= \pm 5 \mathrm{~V}\) & 120 & & & & & & & \\
\hline \multirow[t]{2}{*}{Slew Rate} & \(A_{V}=+20\) (Note 10) & 300 & \[
\begin{array}{r}
225 \\
200 \\
\hline
\end{array}
\] & & 225 & 210 & 200 & 180 & \multirow[t]{2}{*}{\(\mathrm{V} / \mu \mathrm{s}\) min} \\
\hline & \(\mathrm{V}+= \pm 5 \mathrm{~V}\) & 200 & & & & & & & \\
\hline Power Bandwidth & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{~V}_{\text {PP }}\) & 4.5 & & & & & & & MHz \\
\hline Setting Time & 10 V Step to \(0.1 \%\)
\[
A_{V}=-4, R_{L}=2 \mathrm{k} \Omega
\] & 100 & & & & & & & ns \\
\hline Phase Margin & \(A_{V}=+5\) & 45 & & & & & & & Deg \\
\hline Differential Gain & NTSC, \(A_{V}=+10\) & <0.1 & & & & & & & \% \\
\hline Differential Phase & NTSC, \(A_{V}=+10\) & \(<0.1\) & & & & & & & Deg \\
\hline Input Noise Voltage & \(\mathrm{F}=10 \mathrm{kHz}\) & 8 & & & & & & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline Input Noise Current & \(\mathrm{F}=10 \mathrm{kHz}\) & 1.5 & & & & & & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of \(150^{\circ} \mathrm{C}\).
Note 2: The typical junction-to-ambient thermal resistance of the molded plastic DIP ( N ) is \(105^{\circ} \mathrm{C} /\) Watt, the molded plastic SO (M) package is \(155^{\circ} \mathrm{C} /\) Watt, the cerdip (J) package is \(125^{\circ} \mathrm{C} /\) Watt, and the TO-5 \((\mathrm{H})\) package is \(155^{\circ} \mathrm{C} /\) Watt. All numbers apply for packages soldered directly into a printed circuit board.
Note 3: Unless otherwise specified, all limits guranteed for \(T_{A}=T_{J}=25^{\circ} \mathrm{C}\) with supply voltage \(= \pm 15 \mathrm{~V}, \mathrm{~V}_{C M}=0 \mathrm{~V}\), and \(\mathrm{R}_{\mathrm{L}} \geq 100 \mathrm{k} \Omega\). Boldface limits apply over the range listed under "Operating Temperature Range".
Note 4: Guaranteed and \(100 \%\) production tested. These limits are used to calculate outgoing AQL levels.
Note 5: Guaranteed but not \(100 \%\) production tested. These limits are not used to calculate outgoing AQL levels.
Note 6: For single supply operation, the following conditions apply: \(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.5 \mathrm{~V}\). Pin \(1 \&\) Pin 8 ( \(\mathrm{V}_{\mathrm{OS}}\) Adjust) are each connected to Pin \(4(\mathrm{~V}-)\) to realize maximum output swing. This connection will degrade \(\mathrm{V}_{\mathrm{OS}}\).
Note 7: \(\mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}\).
Note 8: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially VOS, los, and Noise).
Note 9: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with \(1500 \Omega\).
Note 10: \(\mathrm{V}_{\mathrm{IN}}=4 \mathrm{~V}\) step. For \(\mathrm{V}+= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{~V}\) step.
Note 11: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.

\section*{Simplified Schematic \& Pin Assignments}


Vos Adjust Circuit


TL/H/9153-4

Order Number LM6264J, LM6164J, LM6364N or LM6264N See NS Package Number J08A or N08E

\section*{LM6165/LM6265/LM6365 \\ High Speed Operational Amplifier}

\section*{General Description}

The LM6165 family of high-speed amplifiers exhibits an excellent speed-power product in delivering 300 V per \(\mu \mathrm{s}\) and 725 MHz GBW (stable to a gain of +25 ) with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to +5 V .
These amplifiers are built with National's new VIPTM (Vertically Integrated PNP) process which produces fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

Features
- High slew rate \(300 \mathrm{~V} / \mu \mathrm{s}\)

■ High GBW product 725 MHz
■ Low supply current 5 mA
- Fast settling

80 ns to \(0.1 \%\)
<0.1\%
\(<0.1^{\circ}\)
4.75 V to 32 V
- Wide supply range
- Stable with unlimited capacitive load
- Well behaved; easy to apply

Typical AC Characteristics


Gain \& Phase; \(\mathbf{A}_{\mathbf{V}}=+\mathbf{3 0 0}\)


TL/H/9152-1

\section*{Absolute Maximum Rating}

\begin{tabular}{lr} 
Storage Temp Range & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
Operating Temperature Range (Note 2) & \\
LM6165 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM6265 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM6365 & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
Max Junction Temperature (Note 2) & \(150^{\circ} \mathrm{C}\) \\
ESD Tolerance (Notes \(8 \& 9)\) & \(\pm 700 \mathrm{~V}\)
\end{tabular}

DC Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multirow{3}{*}{Typ} & \multicolumn{2}{|c|}{LM6165} & \multicolumn{2}{|r|}{LM6265} & \multicolumn{2}{|r|}{LM6365} & \multirow{3}{*}{Units} \\
\hline & & & \multirow[t]{2}{*}{\begin{tabular}{|c|}
\hline \begin{tabular}{c} 
Tested \\
Limit
\end{tabular} \\
\hline (Note 4) \\
\hline
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Design Limit \\
(Note 5)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{|c|}
\hline \begin{tabular}{c} 
Tested \\
Limit
\end{tabular} \\
\hline (Note 4)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{c}
\begin{tabular}{c} 
Design \\
Limit
\end{tabular} \\
\hline (Note 5)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Tested \\
Limit \\
(Note 4)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{c}
\begin{tabular}{c} 
Design \\
Limit
\end{tabular} \\
\hline (Note 5)
\end{tabular}} & \\
\hline & & & & & & & & & \\
\hline Input Offset Voltage & & 1 & \[
\begin{aligned}
& 3 \\
& 4
\end{aligned}
\] & & 3 & 4 & 6 & 7 & \[
\begin{gathered}
\mathrm{mV} \\
\max
\end{gathered}
\] \\
\hline Input Offset Voltage Average Drift & & 3 & & & & & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & & 2.5 & \[
\begin{aligned}
& 3 \\
& 6
\end{aligned}
\] & & 3 & 5 & 5 & 6 & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
max
\end{tabular} \\
\hline Input Offset Current & & 150 & \[
\begin{aligned}
& 350 \\
& \mathbf{8 0 0} \\
& \hline
\end{aligned}
\] & & 350 & 600 & 1500 & 1900 & \[
\begin{gathered}
\text { na } \\
\text { max }
\end{gathered}
\] \\
\hline Input Offset Current Average Drift & & 0.3 & & & & & & & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline Input Resistance & Differential & 20 & & & & & & & k \(\Omega\) \\
\hline Input Capacitance & & 6.0 & & & & & & & pF \\
\hline \multirow[t]{2}{*}{Large Signal Voltage Gain} & \[
\begin{aligned}
& V_{\text {OUT }}= \pm 10 \mathrm{~V}, \\
& R_{L}=2 \mathrm{k} \Omega \text { (Note 11) } \\
& \hline
\end{aligned}
\] & 10.5 & \[
\begin{array}{r}
7.5 \\
\mathbf{5 . 0} \\
\hline
\end{array}
\] & & 7.5 & 6.0 & 5.5 & 5.0 & \multirow[t]{2}{*}{\(\mathrm{V} / \mathrm{mV}\) min} \\
\hline & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & 38 & & & & & & & \\
\hline \multirow[t]{4}{*}{Input Common-Mode Voltage Range} & \multirow[t]{2}{*}{Supply \(= \pm 15 \mathrm{~V}\)} & + 14.0 & \[
\begin{array}{r}
+13.9 \\
+13.8
\end{array}
\] & & +13.9 & +13.8 & +13.8 & + 13.7 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min}
\end{gathered}
\] \\
\hline & & -13.6 & \[
\begin{gathered}
-13.4 \\
-13.2
\end{gathered}
\] & & -13.4 & -13.2 & -13.3 & -13.2 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min}
\end{gathered}
\] \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }=+5 \mathrm{~V} \\
& \text { (Note 6) }
\end{aligned}
\]} & 4.0 & \[
\begin{aligned}
& 3.9 \\
& 3.8
\end{aligned}
\] & & 3.9 & 3.8 & 3.8 & 3.7 & \[
\begin{gathered}
V \\
\min
\end{gathered}
\] \\
\hline & & 1.4 & \[
\begin{aligned}
& 1.6 \\
& \mathbf{1 . 8}
\end{aligned}
\] & & 1.6 & 1.8 & 1.7 & 1.8 & \[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\] \\
\hline \begin{tabular}{l}
Common-Mode \\
Rejection Ratio
\end{tabular} & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 102 & \[
\begin{aligned}
& 88 \\
& 82
\end{aligned}
\] & & 88 & 84 & 80 & 78 & \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{~min} \\
\hline
\end{gathered}
\] \\
\hline Power Supply Rejection Ratio & \(\pm 10 \mathrm{~V} \leq \mathrm{V} \pm \leq \pm 16 \mathrm{~V}\) & 104 & \[
\begin{array}{r}
88 \\
\mathbf{8 2} \\
\hline
\end{array}
\] & & 88 & 84 & 80 & 78 & \begin{tabular}{l}
dB \\
min
\end{tabular} \\
\hline \multirow[t]{4}{*}{Output Voltage Swing} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }= \pm 15 \mathrm{~V} \\
& \text { and } R_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\]} & +14.2 & \[
\begin{array}{r}
+13.5 \\
+13.3 \\
\hline
\end{array}
\] & & +13.5 & + 13.3 & + 13.4 & +13.3 & \[
\begin{gathered}
V \\
\min
\end{gathered}
\] \\
\hline & & -13.4 & \[
\begin{array}{r|}
\hline-13.0 \\
-12.7 \\
\hline
\end{array}
\] & & -13.0 & -12.8 & -12.9 & -12.8 & \[
\begin{gathered}
\mathrm{V} \\
\min
\end{gathered}
\] \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Supply }=+5 \mathrm{~V} \text { and } \\
& R_{\mathrm{L}}=2 \mathrm{k} \Omega \text { (Note } 6 \text { ) }
\end{aligned}
\]} & 4.2 & \[
\begin{aligned}
& 3.5 \\
& 3.3
\end{aligned}
\] & & 3.5 & 3.3 & 3.4 & 3.3 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min} \\
\hline
\end{gathered}
\] \\
\hline & & 1.3 & \[
\begin{aligned}
& 1.7 \\
& 2.0
\end{aligned}
\] & & 1.7 & 1.9 & 1.8 & 1.9 & \[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\] \\
\hline
\end{tabular}

DC Electrical Characteristics (Note 3) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multirow{3}{*}{Typ} & \multicolumn{2}{|c|}{LM6165} & \multicolumn{2}{|c|}{LM6265} & \multicolumn{2}{|c|}{LM6365} & \multirow{3}{*}{Units} \\
\hline & & & \begin{tabular}{l}
Tested \\
Limit
\end{tabular} & Design Limit & \begin{tabular}{l}
Tested \\
Limit
\end{tabular} & Design Limit & Tested Limit & \begin{tabular}{l}
Design \\
Limit
\end{tabular} & \\
\hline & & & (Note 4) & (Note 5) & (Note 4) & (Note 5) & (Note 4) & (Note 5) & \\
\hline \multirow[t]{2}{*}{Output Short Circuit Current} & Source & 65 & \[
\begin{aligned}
& 30 \\
& 20 \\
& \hline
\end{aligned}
\] & & 30 & 25 & 30 & 25 & \[
\mathrm{mA}
\]
\[
\min
\] \\
\hline & Sink & 65 & \[
\begin{aligned}
& 30 \\
& 20
\end{aligned}
\] & & 30 & 25 & 30 & 25 & \begin{tabular}{l}
mA \\
min
\end{tabular} \\
\hline Supply Current & & 5.0 & \[
\begin{aligned}
& 6.5 \\
& 6.8
\end{aligned}
\] & & 6.5 & 6.7 & 6.8 & 6.9 & \begin{tabular}{l}
mA \\
max
\end{tabular} \\
\hline
\end{tabular}

AC Electrical Characteristics (Notes 3 \& 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multirow{3}{*}{Typ} & \multicolumn{2}{|c|}{LM6165} & \multicolumn{2}{|c|}{LM6265} & \multicolumn{2}{|c|}{LM6365} & \multirow{3}{*}{Units} \\
\hline & & & Tested Limit & \begin{tabular}{l}
Design \\
Limit
\end{tabular} & \begin{tabular}{l}
Tested \\
Limit
\end{tabular} & \begin{tabular}{l}
Design \\
Limit
\end{tabular} & Tested Limit & \begin{tabular}{l}
Design \\
Limit
\end{tabular} & \\
\hline & & & (Note 4) & (Note 5) & (Note 4) & (Note 5) & (Note 4) & (Note 5) & \\
\hline \multirow[t]{2}{*}{Gain-Bandwidth Product} & \(@ \mathrm{~F}=20 \mathrm{MHz}\) & 725 & \[
\begin{array}{r}
575 \\
\mathbf{4 0 0} \\
\hline
\end{array}
\] & & 575 & 475 & 500 & 400 & \multirow[t]{2}{*}{\begin{tabular}{l}
MHz \\
min
\end{tabular}} \\
\hline & \(\mathrm{V}+= \pm 5 \mathrm{~V}\) & 500 & & & & & & & \\
\hline \multirow[t]{2}{*}{Slew Rate} & \(A_{V}=+25\) (Note 10) & 300 & \[
\begin{array}{r}
225 \\
200 \\
\hline
\end{array}
\] & & 225 & 210 & 200 & 180 & \multirow[t]{2}{*}{\(\mathrm{V} / \mu \mathrm{s}\) min} \\
\hline & \(\mathrm{V}+= \pm 5 \mathrm{~V}\) & 200 & & & & & & & \\
\hline Power Bandwidth & \(\mathrm{V}_{\text {OUT }}=20 \mathrm{VPP}\) & 4.5 & & & & & & & MHz \\
\hline Setting Time & 10V Step to \(0.1 \%\)
\[
A_{V}=-25, R_{L}=2 \mathrm{k} \Omega
\] & 80 & & & & & & & ns \\
\hline Phase Margin & \(A_{V}=+25\) & 45 & & & & & & & Deg \\
\hline Differential Gain & NTSC, \(A_{V}=+25\) & \(<0.1\) & & & & & & & \% \\
\hline Differential Phase & NTSC, \(A_{V}=+25\) & <0.1 & & & & & & & Deg \\
\hline Input Noise Voltage & \(\mathrm{F}=10 \mathrm{kHz}\) & 5 & & & & & & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline Input Noise Current & \(\mathrm{F}=10 \mathrm{kHz}\) & 1.5 & & & & & & & \(\mathrm{pA} / \sqrt{ } \mathrm{Hz}\) \\
\hline
\end{tabular}

Note 1: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of \(150^{\circ} \mathrm{C}\).
Note 2: The typical junction-to-ambient thermal resistance of the molded plastic DIP (N) is \(105^{\circ} \mathrm{C} /\) Watt, the molded plastic SO (M) package is \(155^{\circ} \mathrm{C} / \mathrm{Watt}\), the cerdip ( J ) package is \(125^{\circ} \mathrm{C} /\) Watt, and the TO-5 \((\mathrm{H})\) package is \(155^{\circ} \mathrm{C} /\) Watt. All numbers apply for packages soldered directly into a printed circuit board.
Note 3: Unless otherwise specified, all limits guaranteed for \(T_{a}=T_{j}=25^{\circ} \mathrm{C}\) with supply voltage \(= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}\), and \(\mathrm{R}_{\mathrm{L}} \geq 100 \mathrm{k} \Omega\). Boldface limits apply over the range listed under "Operating Temperature Range".
Note 4: Guaranteed and \(100 \%\) production tested. These limits are used to calculate outgoing AQL levels.
Note 5: Guaranteed but not \(100 \%\) production tested. These limits are not used to calculate outgoing AQL levels.
Note 6: For single supply operation, the following conditions apply: \(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=\mathrm{OV}, \mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{C}, \mathrm{V}_{\mathrm{OUT}}=2.5 \mathrm{~V}\). Pin \(1 \&\) Pin 8 ( V OS Adjust) are each connected to Pin \(4(\mathrm{~V}-)\) to realize maximum output swing. This connection will degrade \(\mathrm{V}_{\mathrm{OS}}\).
Note 7: \(\mathrm{C}_{\mathrm{L}} \leq 5 \mathrm{pF}\).
Note 8: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exeeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially \(V_{O S}\), IOS, and Noise).
Note 9: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with \(1500 \Omega\).
Note 10: \(\mathrm{V}_{\mathbb{I N}}=0.7 \mathrm{~V}\) step. For \(\mathrm{V}+= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.2 \mathrm{~V}\) step.
Note 11: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.


National Semiconductor Corporation

\section*{LM13080 Programmable Power Op Amp}

\section*{General Description}

The LM13080 is an internally compensated medium power operational amplifier designed for use in those applications requiring load currents of several hundred milliamperes. This amplifier has the added advantage of having an input stage programmed with an external resistor. The user is able to optimize the amplifier performance for each individual application with this feature. Applications include servo amplifiers and drivers, high input impedance audio amplifiers, DC-to-DC converters, precision power comparators which can either sink or source current and motor speed controls.
The LM13080 may be powered from either single or dual power supplies, and will operate from as little as 3 V .
As a power operational amplifier, the LM13080 is capable of delivering 0.25 A to a load. This feature allows the system designer to fulfill his medium power circuit requirements without having to add external current boost transistors to the output of a standard operational amplifier.

By selecting the proper input stage bias resistor it is possible to tailor the performance of the input stage to meet the needs of any particular system. Trade-offs between input offset voltage, input bias current and gain bandwidth are easily made.
An unusual feature of the LM13080 is an electronic shutdown capability.

\section*{Features}
- High output current-250 mA
- Externally programmable input stage
- Low power supply operation-3V
- Electronic shut-down capability
- Internally compensated for unity gain
- Low input bias current

\section*{Schematic Diagram}


\section*{Connection Diagram}


TL/H/7978-1

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage Operation Range
Power Dissipation (Note 1)
Differential Input Voltage (Note 2)

3 V to 15 V \(\pm 1.5 \mathrm{~V}\) to \(\pm 7.5 \mathrm{~V}\)

1250 mW 15 V
\begin{tabular}{lr} 
Input Voltage Range (Note 3) & -0.3 V to +15 V \\
Input Current (VIN \(S-0.3 \mathrm{~V}\) ) (Note 4) & 20 mA \\
Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec. ) & \(300^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=680 \mathrm{k}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\), unless otherwise specified (Continued)
\begin{tabular}{l|l|c|c|c|c}
\hline \multicolumn{1}{c|}{ Parameter } & \multicolumn{1}{|c|}{ Conditions } & Min & Typ & Max & Units \\
\hline Large Signal Voltage Gain & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=100 \mathrm{~Hz}\) & 1 & & & \(\mathrm{~V} / \mathrm{mV}\) \\
\hline \begin{tabular}{l} 
Input Common-Mode \\
Voltage Range
\end{tabular} & \(\mathrm{V}_{\mathrm{S}} \leq 15 \mathrm{~V}(\) Note 3) & 1.25 & & \(\mathrm{~V}_{\mathrm{S}}-1.75\) & V \\
\hline Common-Mode Rejection Ratio & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 63 & 85 & & dB \\
\hline Total Harmonic Distortion & \begin{tabular}{l}
\(\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vrms}\), \\
\(\mathrm{f}=1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\end{tabular} & & 0.5 & 5 & \(\%\) \\
\hline
\end{tabular}

Note 1: For operation at high temperatures, the LM13080 must be derated based upon a maximum junction temperature of \(150^{\circ} \mathrm{C}\) and a thermal resistance of \(100^{\circ} \mathrm{C} / \mathrm{W}\). The thermal resistance values given are for a still air ambient with the package soldered into a printed circuit board.
Note 2: Differential input voltages up to the magnitude of the power supply voltage will not damage the input circuitry. However, input voltages outside the input common-mode voltage range will not be able to properly control the output of the amplifier.
Note 3: The input voltage applied to either input should not be allowed to go more than 0.3 V below the potential applied to pin 4; however, either input can be taken as high as 15 V without causing damage to the circuit. Input voltages below the minimum common-mode voltage range may cause a phase reversal in the output.
Note 4: This input current will exist only when the voltage at either input lead is driven negative. It is due to the base-isolation junction of the PNP transistor tub becoming forward biased and thereby acting as an input diode clamp. In addition to this diode action, there is also lateral NPN parasitic action on the IC chip. This transistor action can cause the output to take an undefined state for the time duration that an input is driven negative.
Note 5: \(\mathrm{V}_{\mathrm{O}}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega\), and over the full input common-mode voltage range.
Note 6: Supply current is measured with the amplifier connected in a unity gain follower configuration and the positive input set to one-half of the supply voltage.

\section*{Typical Performance Characteristics}


\section*{Typical Performance Characteristics (Continued)}


\section*{Application Hints}

The LM13080 is a power op amp capable of sourcing or sinking more than 250 mA and does not include internal current limit or thermal shut-down. Therefore, the user must make sure that his application will not cause the power dissipation rating of the package to be exceeded. The LM13080 is rated at a maximum dissipation of 1250 mW at \(25^{\circ} \mathrm{C}\). For operation at temperatures above \(25^{\circ} \mathrm{C}\), the maximum dissipation must be derated using the equation:
\[
P_{D}=\frac{T_{J}-T_{A}}{\Theta_{J A}}
\]
where \(P_{D}\) is the maximum allowable power dissipation, \(T_{J}\) is the maximum junction temperature \(\left(150^{\circ} \mathrm{C}\right), \mathrm{T}_{\mathrm{A}}\) is the ambient temperature and \(\Theta_{\mathrm{JA}}\) is the thermal resistance of the package operated in a still air environment. \(\Theta_{J A}\) for the LM13080N is \(100^{\circ} \mathrm{C} / \mathrm{W}\). For example, if the LM13080N is used in free air in a \(70^{\circ} \mathrm{C}\) ambient, the maximum power that can be dissipated is:
\[
\mathrm{P}_{\mathrm{D}}=\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{100^{\circ} \mathrm{C} / \mathrm{W}}=800 \mathrm{~mW}
\]

The LM13080 derives its ability to sink current through the use of a composite NPN/PNP output configuration. This local loop must be compensated by the series connection of a \(0.05 \mu \mathrm{~F}\) capacitor and a \(10 \Omega\) resistor between the output of the op amp (pin 5) and the negative power supply (pin 4). The RC does not just filter out the oscillation from the output waveform but actually stabilizes the loop.
If the inputs of the LM13080 are driven below the input com-mon-mode voltage range, it is possible that the output will experience a phase reversal. This is particularly true for the non-inverting input \(\left(\mathrm{V}_{\mathrm{IN}}(+)\right.\) ). If either input is driven to a voltage level 0.3 V below the substrate (pin 4) a parasitic NPN transistor will be turned ON. The emitter of this parasitic transistor is the normal input transistor epi (N-type, base) region, the base is the substrate ( P -type) and the collector is every other epi region on the die. Circuit operation in this mode is unpredictable. If an input is forced below the substrate, the current flowing out of that input should be limited to 20 mA to insure that the amplifier will not be destroyed.
Programming the LM13080 is accomplished by selecting the value of \(\mathrm{R}_{\text {SET }}\), the input stage bias resistor, to optimize the amplifier for each particular application. An example would be an application with low source resistance which requires a low offset voltage to make a precise DC measurement. By selecting an RSET of \(100 \mathrm{k} \Omega\), the normal offset voltage would be reduced to approximately one-fourth the value it would be if a 680 k resistor was used. By studying the curves, it can be seen that the bias current will increase but an increase here has very little effect due to the small source impedance. It should also be noted that with a 100k input set resistor the gain bandwidth product will also increase, and in fact, the amplifier must be operated with a closed loop voltage gain of 6 to assure stability.
The effect of R RET \(^{2}\) on the total quiescent supply current will be very small ( \(\Delta \mathrm{I}_{\mathrm{S}}<5 \% \mathrm{I}_{\mathrm{S}}\) ) as long as \(\mathrm{R}_{\text {SET }}\) is 100 k or greater.

To employ electronic shut-down the output bias pin, pin 2, and the negative end of the input bias resistor, \(R_{\text {SET }}\), are connected to the negative power supply (or ground in a single power system) through a saturated NPN transistor (or other electronic switch). When the transistor is turned OFF, all of the bias currents inside the op amp are turned OFF and all input and output terminals will float. When first turned ON, the output will take about \(5 \mu \mathrm{~s}\) to reach the correct level. To insure that the LM13080 is OFF, leakage in the control device must be below the level that will allow pins 2 and 7 to fall to 0.4 V below \(\mathrm{V}+\).
Power supply rejection is a function of the change in voltage across the input bias resistor, RSET. To improve the PSRR of the LM13080, the user must be careful to bypass pin 7 to pin 6 or to establish a floating voltage referenced to the positive power supply to serve as a connection point for \(\mathrm{R}_{\text {SET }}\). In applications where PSRR is important, it is imperative that a supply bypass capacitor(s) be used.

\section*{Typical Applications}

\section*{LINE DRIVER}

The line driver circuit in Figure 1 is able to accept an unbalanced, high impedance input and convert it to a balanced output suitable for driving a low impedance line. This is particularly useful in an environment where magnetically induced hum or noise pickup is a problem.
The outputs of the 2 LM13080s are of opposite polarity; therefore, terminating the line with a balanced load (i.e., a differential amplifier or a transformer) will cause commonmode interference pickup to be cancelled.
This circuit will drive a 20 Vp -p signal into a \(50 \Omega\) load for frequencies up to 10 kHz . Above 10 kHz the output signal is slew rate limited, but the line driver will still supply a \(13 \mathrm{Vp}-\mathrm{p}\) signal at 20 kHz . The voltage gain of the network is 2 , and the low frequency roll-off is determined by:
\[
f_{L}=\frac{1}{2 \pi R C}
\]

It can be seen that if the load is connected directly between the outputs of the amplifiers, the line driver becomes a simple bridge amplifier capable of delivering 2 W into a \(16 \Omega\) load.

\section*{PIEZOELECTRIC ALARM}

The piezoelectric alarm shown in Figure 2 uses a 3-terminal transducer (Gulton 101FB or equivalent) to produce an 80 dB SPL alarm.
The transducer has a feedback terminal which is connected to the non-inverting input of the LM13080, causing oscillation at the resonant frequency of the piezoelectric crystal. The alarm can be controlled through the use of the electronic shut-down feature of the amplifier. The 100k resistor and \(0.1 \mu \mathrm{~F}\) capacitor are used to provide a reference voltage at the inverting input and to keep the duty cycle of the crystal oscillation close to \(50 \%\). The RC time constant of this feedback network should be much greater than the time constant of the transducer.

Typical Applications (Continued)


TL/H/7978-5
FIGURE 1. Line Driver-Unbalanced Input to Balanced Output


TL/H/7978-6
FIGURE 2. Piezoelectric Alarm
SIRENS
Two separate circuits for sirens are shown. The first, Figure 3 , is a 2-state or ON-OFF type siren where the LM13080 oscillates at an audio frequency and drives an \(8 \Omega\) speaker and the LM339 acts as a switch which controls the audio burst rate. The second siren, Figure 4, provides a constant audio output but alternates between 2 separate tones. The LM13080 is set to oscillate at one basic frequency and this frequency is changed by adding a \(200 \mathrm{k} \Omega\) charging resistor in parallel with the feedback resistor, R2.

\section*{LAMP FLASHER-RELAY DRIVER}

The LM13080 is easily adaptable to such applications as low frequency warning devices. The output of the oscillator is a squarewave that is used to drive lamps or small relays. As shown in Figure 5, the circuit alternately flashes 2 incandescent lamps.
\[
\mathrm{f}_{\text {AUDIO }}=\frac{1}{1.4 \mathrm{R1C} 1}
\]
\[
=190 \mathrm{~Hz}
\]


FIGURE 3. 2-State Siren


FIGURE 4. 2-Tone Sirer


FIGURE 5. Low Frequency Lamp Flasher/Relay Driver

\section*{MOTOR SPEED CONTROL}

The LM13080 can be used to construct a very simple speed control for small motors requiring less than 0.5 A start current. This circuit operates by impressing the multiple of a reference voltage across the motor, and then varying the reference by means of a quasi-positive feedback to change the voltage across the motor any time the load on the motor changes.
To understand the circuit operation, it is easiest to let the voltage at the cathode of diode D1, Figure 6, be the input
voltage, \(\mathrm{V}_{1 \mathrm{~N}}\), to the system. Diode D 1 is actually a level shift diode to bring \(\mathrm{V}_{\mathrm{IN}}\) into the common-mode range of the amplifier. A reference voltage is established by the combined voltage drop through the \(10 \Omega\) potentiometer, R3 and the reference diode, D2 and is applied to the non-inverting input of the LM13080. Resistor R4 is a bias resistor used to keep D2 active. The 10 k speed adjust potentiometer is 2 resistors in 1, where section R1 is the input resistance and section R2 is the negative feedback resistance. It can be seen that the voltage impressed across the motor is equal to:
\[
\mathrm{V}_{\mathrm{MOTOR}}=\frac{\left(\mathrm{V}_{\mathrm{BE} 2}+\mathrm{l}_{3} \mathrm{R} 3\right) \mathrm{R} 2}{\mathrm{R} 1}+\mathrm{V}_{\mathrm{BE}}
\]

\section*{Typical Applications (Continued)}

The positive feedback is developed as a change in the voltage across R3 due to the change in the motor current caused by a variation in the motor's load. Resistor R3 is shown as a potentiometer so that the amount of positive feedback can be adjusted for smooth operation of the motor. Capacitor C1 and resistor R5 serve as a filter for the reference voltage at the non-inverting input of the amplifier.

\section*{VOLTAGE REGULATORS}

In normal, positive or negative regulator application such as those shown in Figure 7 and Figure 8, the LM13080 has 2 major advantages over standard operational amplifiers. The LM13080 has its own on-chip pass device and in addition can either sink or source 250 mA of load current.


FIGURE 6. Motor Speed Control


FIGURE 7. Positive Variable Voltage Regulator
Note: Pin numbers apply to miniDIP.


TL/H/7978-13
\(-15 \mathrm{~V} \geq \mathrm{V}_{\text {OUT }} \geq-\left(\mathrm{V}_{\text {IN }}-2 \mathrm{~V}\right)\)
FIGURE 8. Negative Variable Voltage Regulator

National Semiconductor Corporation

\section*{LM13600/LM13600A}

\section*{Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers}

\section*{General Description}

The LM13600 series consists of two current controlled transconductance amplifiers each with differential inputs and a push-pull output. The two amplifiers share common supplies but otherwise operate independently. Linearizing diodes are provided at the inputs to reduce distortion and allow higher input levels. The result is a 10 dB signal-tonoise improvement referenced to 0.5 percent THD. Controlled impedance buffers are provided which are especially designed to complement the dynamic range of the amplifiers.

Features
- gm \(_{\mathrm{m}}\) adjustable over 6 decades
- Excellent \(g_{m}\) linearity
- Excellent matching between amplifiers
- Linearizing diodes
- Controlled impedance buffers
- High output signal-to-noise ratio

■ Wide supply range \(\pm 2 \mathrm{~V}\) to \(\pm 22 \mathrm{~V}\)

\section*{Applications}

■ Current-controlled amplifiers
- Current-controlled impedances
- Current-controlled filters
- Current-controlled oscillators
- Multiplexers
- Timers

■ Sample and hold circuits

\section*{Connection Diagram}

Dual-In-Line and Small Outline Packages


TL/H/7980-2
Top View
Order Number LM13600M, LM13600N or LM13600AN
See NS Package Number M16A or N16A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (Note 1)

\section*{LM13600 \\ LM13600A}

Power Dissipation (Note 2) \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
Differential Input Voltage
Diode Bias Current (ID)
Amplifier Bias Current ( \(\mathrm{I}_{\mathrm{ABC}}\) )
Output Short Circuit Duration
Buffer Output Current (Note 3)
\[
\begin{array}{r}
36 \mathrm{~V}_{D C} \text { or } \pm 18 \mathrm{~V} \\
44 \mathrm{~V} \text { DC or } \pm 22 \mathrm{~V} \\
570 \mathrm{~mW} \\
\pm 5 \mathrm{~V} \\
2 \mathrm{~mA} \\
2 \mathrm{~mA} \\
\text { Indefinite } \\
20 \mathrm{~mA}
\end{array}
\]
\begin{tabular}{|c|c|}
\hline Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DC Input Voltage & \(+\mathrm{V}_{\mathrm{S}}\) to \(-\mathrm{V}_{\mathrm{S}}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Soldering Information & \\
\hline Dual-In-Line Package & \\
\hline Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) \\
\hline Small Outline Package & \\
\hline Vapor Phase (60 seconds) & \(215^{\circ} \mathrm{C}\) \\
\hline Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\) \\
\hline See AN-450 "Surface Mounting on Product Reliability" for othe face mount devices. & ds and Their Effect ds of soldering sur- \\
\hline
\end{tabular}

Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM13600} & \multicolumn{3}{|c|}{LM13600A} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage (VOS) & Over Specified Temperature Range
\[
I_{\mathrm{ABC}}=5 \mu \mathrm{~A}
\] & & \[
\begin{aligned}
& 0.4 \\
& 0.3
\end{aligned}
\] & 4 4 & & \[
0.4
\]
\[
0.3
\] & \[
\begin{aligned}
& 1 \\
& 2 \\
& 1
\end{aligned}
\] & mV mV mV \\
\hline \(V_{\text {OS }}\) Including Diodes & Diode Bias Current ( \(\mathrm{ID}_{\mathrm{D}}\) ) \(=500 \mu \mathrm{~A}\) & & 0.5 & 5 & & 0.5 & 2 & mV \\
\hline Input Offset Change & \(5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A}\) & & 0.1 & 3 & & 0.1 & 1 & mV \\
\hline Input Offset Current & & & 0.1 & 0.6 & & 0.1 & 0.6 & \(\mu \mathrm{A}\) \\
\hline Input Bias Current & Over Specified Temperature Range & & \[
\begin{gathered}
0.4 \\
1
\end{gathered}
\] & \[
\begin{aligned}
& 5 \\
& 8
\end{aligned}
\] & & \[
\begin{gathered}
0.4 \\
1
\end{gathered}
\] & \[
\begin{aligned}
& 5 \\
& 7
\end{aligned}
\] & \[
\mu \mathrm{A}
\]
\[
\mu \mathrm{A}
\] \\
\hline \begin{tabular}{l}
Forward \\
Transconductance ( \(\mathrm{g}_{\mathrm{m}}\) )
\end{tabular} & Over Specified Temperature Range & \[
\begin{aligned}
& 6700 \\
& 5400
\end{aligned}
\] & 9600 & 13000 & \[
\begin{aligned}
& 7700 \\
& 4000
\end{aligned}
\] & 9600 & 12000 & \begin{tabular}{l}
\(\mu \mathrm{mho}\) \\
\(\mu \mathrm{mho}\)
\end{tabular} \\
\hline \(\mathrm{gm}_{\mathrm{m}}\) Tracking & & & 0.3 & & & 0.3 & & dB \\
\hline Peak Output Current & \[
\begin{aligned}
& R_{L}=0, I_{A B C}=5 \mu \mathrm{~A} \\
& R_{L}=0, I_{A B C}=500 \mu \mathrm{~A} \\
& R_{L}=0, \text { Over Specified Temp Range }
\end{aligned}
\] & \[
\begin{aligned}
& 350 \\
& 300
\end{aligned}
\] & \[
\begin{gathered}
5 \\
500
\end{gathered}
\] & 650 & \[
\begin{gathered}
3 \\
350 \\
300
\end{gathered}
\] & \[
\begin{gathered}
5 \\
500
\end{gathered}
\] & \[
\begin{gathered}
7 \\
650
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Peak Output Voltage Positive Negative & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=\infty, 5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A} \\
& \mathrm{R}_{\mathrm{L}}=\infty, 5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& +12 \\
& -12
\end{aligned}
\] & \[
\begin{aligned}
& +14.2 \\
& -14.4
\end{aligned}
\] & & \[
\begin{aligned}
& +12 \\
& -12 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +14.2 \\
& -14.4
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Supply Current & \(\mathrm{I}_{\text {ABC }}=500 \mu \mathrm{~A}\), Both Channels & & 2.6 & & & 2.6 & & mA \\
\hline \(V_{\text {OS }}\) Sensitivity Positive Negative & \[
\begin{aligned}
& \Delta \mathbf{V}_{\mathrm{OS}} / \Delta \mathbf{V}+ \\
& \Delta \mathbf{V O S}_{\mathrm{OS}} / \Delta \mathbf{V}- \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
20 \\
20 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 150 \\
& 150
\end{aligned}
\] & & \[
\begin{aligned}
& 20 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 150
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{V} / \mathrm{V} \\
& \mu \mathrm{~V} / \mathrm{V}
\end{aligned}
\] \\
\hline CMRR & & 80 & 110 & & 80 & 110 & & dB \\
\hline Common Mode Range & & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline Crosstalk & Referred to Input (Note 5)
\[
20 \mathrm{~Hz}<\mathrm{f}<20 \mathrm{kHz}
\] & & 100 & & & 100 & & dB \\
\hline Differential Input Current & \(\mathrm{I}_{\mathrm{ABC}}=0\), Input \(= \pm 4 \mathrm{~V}\) & & 0.02 & 100 & & 0.02 & 10 & nA \\
\hline Leakage Current & \(\mathrm{I}_{\mathrm{ABC}}=0\) (Refer to Test Circuit) & & 0.2 & 100 & & 0.2 & 5 & nA \\
\hline
\end{tabular}

Electrical Characteristics (Note 4) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM13600} & \multicolumn{3}{|c|}{LM13600A} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Resistance & & 10 & 26 & & 10 & 26 & & k \(\Omega\) \\
\hline Open Loop Bandwidth & & & 2 & & & 2 & & MHz \\
\hline Slew Rate & Unity Gain Compensated & & 50 & & & 50 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Buffer Input Current & (Note 5), Except \(\mathrm{I}_{\text {ABC }}=0 \mu \mathrm{~A}\) & & 0.2 & 0.4 & & 0.2 & 0.4 & \(\mu \mathrm{A}\) \\
\hline Peak Buffer Output Voltage & (Note 5) & 10 & & & 10 & & & V \\
\hline
\end{tabular}

Note 1: For selections to a supply voltage above \(\pm 22 \mathrm{~V}\), contact factory.
Note 2: For operating at high temperatures, the device must be derated based on a \(150^{\circ} \mathrm{C}\) maximum junction temperature and a thermal resistance of \(175^{\circ} \mathrm{C} / \mathrm{W}\) which applies for the device soldered in a printed circuit board, operating in still air.
Note 3: Buffer output current should be limited so as to not exceed package dissipation.
Note 4: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), amplifier bias current \(\left(l_{\mathrm{ABC}}\right)=500 \mu \mathrm{~A}\), pins 2 and 15 open unless otherwise specified. The inputs to the buffers are grounded and outputs are open.
Note 5: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{ABC}}=500 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{OUT}}=5 \mathrm{k} \Omega\) connected from the buffer output to \(-\mathrm{V}_{\mathrm{S}}\) and the input of the buffer is connected to the transconductance amplifier output.

\section*{Schematic Diagram}

One Operational Transconductance Amplifier


TL/H/7980-1

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)


\section*{Circuit Description}

The differential transistor pair \(Q_{4}\) and \(Q_{5}\) form a transconductance stage in that the ratio of their collector currents is defined by the differential input voltage according to the transfer function:
\[
\begin{equation*}
V_{I N}=\frac{k T}{q} \ln \frac{I_{5}}{I_{4}} \tag{1}
\end{equation*}
\]
where \(\mathrm{V}_{\mathrm{IN}}\) is the differential input voltage, \(\mathrm{kT} / \mathrm{q}\) is approximately 26 mV at \(25^{\circ} \mathrm{C}\) and \(\mathrm{I}_{5}\) and \(\mathrm{I}_{4}\) are the collector currents of transistors \(Q_{5}\) and \(Q_{4}\) respectively. With the exception of \(Q_{3}\) and \(Q_{13}\), all transistors and diodes are identical in size. Transistors \(Q_{1}\) and \(Q_{2}\) with Diode \(D_{1}\) form a current mirror which forces the sum of currents \(I_{4}\) and \(I_{5}\) to equal \(l_{\text {ABC; }}\)
\[
\begin{equation*}
I_{4}+I_{5}=I_{A B C} \tag{2}
\end{equation*}
\]
where \(I_{A B C}\) is the amplifier bias current applied to the gain pin.
For small differential input voltages the ratio of \(I_{4}\) and \(I_{5}\) approaches unity and the Taylor series of the In function can be approximated as:
\[
\begin{align*}
& \frac{k T}{q} \ln \frac{l_{5}}{l_{4}} \approx \frac{k T}{q} \frac{l_{5}-I_{4}}{l_{4}}  \tag{3}\\
& I_{4} \approx I_{5} \approx \frac{I_{A B C}}{2} \\
& V_{I N}\left[\frac{I_{A B C} q}{2 k T}\right]=I_{5}-I_{4} \tag{5}
\end{align*}
\]

Collector currents \(\mathrm{I}_{4}\) and \(\mathrm{I}_{5}\) are not very useful by themselves and it is necessary to subtract one current from the
other. The remaining transistors and diodes form three current mirrors that produce an output current equal to \(\mathrm{I}_{5}\) minus \(I_{4}\) thus:
\[
\begin{equation*}
\mathrm{V}_{\mathrm{IN}}\left[\frac{\mathrm{I}_{\mathrm{ABC}} \mathrm{q}}{2 \mathrm{kT}}\right]=\mathrm{I}_{\mathrm{OUT}} \tag{5}
\end{equation*}
\]

The term in brackets is then the transconductance of the amplifier and is proportional to \(I_{\mathrm{ABC}}\).

\section*{Linearizing Diodes}

For differential voltages greater than a few millivolts, Equation 3 becomes less valid and the transconductance becomes increasingly nonlinear. Figure 1 demonstrates how the internal diodes can linearize the transfer function of the amplifier. For convenience assume the diodes are biased with current sources and the input signal is in the form of current \(I_{\text {s }}\). Since the sum of \(I_{4}\) and \(I_{5}\) is \(I_{A B C}\) and the difference is lout, currents \(\mathrm{I}_{4}\) and \(\mathrm{I}_{5}\) can be written as follows:
\[
I_{4}=\frac{I_{\mathrm{ABC}}}{2}-\frac{I_{\mathrm{OUT}}}{2}, I_{5}=\frac{I_{\mathrm{ABC}}}{2}+\frac{I_{\mathrm{OUT}}}{2}
\]

Since the diodes and the input transistors have identical geometries and are subject to similar voltages and temperatures, the following is true:
\[
\begin{align*}
& \frac{k T}{q} \ln \frac{\frac{I_{D}}{2}+I_{S}}{\frac{I_{D}}{2}-I_{S}}=\frac{k T}{q} \ln \frac{\frac{I_{A B C}}{2}+\frac{I_{\text {out }}}{2}}{\frac{I_{A B C}}{2}-\frac{I_{\text {out }}}{2}} \\
& \therefore I_{\text {out }}=I_{S}\left(\frac{21_{A B C}}{I_{D}}\right) \quad \text { for }\left|I_{S}\right|<\frac{I_{D}}{2} \tag{6}
\end{align*}
\]


\section*{Linearizing Diodes (Continued)}

Notice that in deriving Equation 6 no approximations have been made and there are no temperature-dependent terms. The limitations are that the signal current not exceed \(\mathrm{I}_{\mathrm{D}} / 2\) and that the diodes be biased with currents. In practice, replacing the current sources with resistors will generate insignificant errors.

\section*{Controlled Impedance Buffers}

The upper limit of transconductance is defined by the maximum value of \(I_{A B C}(2 \mathrm{~mA})\). The lowest value of \(\mathrm{I}_{\mathrm{ABC}}\) for which the amplifier will function therefore determines the overall dynamic range. At very low values of \(I_{A B C}\), a buffer which has very low input bias current is desirable. An FET follower satisfies the low input current requirement, but is somewhat non-linear for large voltage swing. The controlled impedance buffer is a Darlington which modifies its input bias current to suit the need. For low values of \(I_{A B C}\), the buffer's input current is minimal. At higher levels of \(\mathrm{I}_{\mathrm{ABC}}\) transistor \(Q_{3}\) biases up \(Q_{12}\) with a current proportional to \(l_{A B C}\) for fast slew rate.

\section*{Applications-Voltage Controlled Amplifiers}

Figure 2 shows how the linearizing diodes can be used in a voltage-controlled amplifier. To understand the input biasing, it is best to consider the \(13 \mathrm{k} \Omega\) resistor as a current source and use a Thevenin equivalent circuit as shown in Figure 3. This circuit is similar to Figure 1 and operates the same. The potentiometer in Figure 2 is adjusted to minimize the effects of the control signal at the output.

For optimum signal-to-noise performance, \(\mathrm{I}_{\mathrm{ABC}}\) should be as large as possible as shown by the Output Voltage vs. Amplifier Bias Current graph. Larger amplitudes of input signal also improve the \(\mathrm{S} / \mathrm{N}\) ratio. The linearizing diodes help here by allowing larger input signals for the same output distortion as shown by the Distortion vs. Differential Input Voltage graph. \(\mathrm{S} / \mathrm{N}\) may be optimized by adjusting the magnitude of the input signal via \(\mathrm{R}_{\mathbb{I N}}\) (Figure 2) until the output distortion is below some desired level. The output voltage swing can then be set at any level by selecting \(R_{L}\).
Although the noise contribution of the linearizing diodes is negligible relative to the contribution of the amplifier's internal transistors, \(I_{D}\) should be as large as possible. This minimizes the dynamic junction resistance of the diodes ( \(r_{a}\) ) and maximizes their linearizing action when balanced against \(R_{I N}\). A value of 1 mA is recommended for \(I_{D}\) unless the specific application demands otherwise.


FIGURE 2. Voltage Controlled Amplifier


\section*{Stereo Volume Control}

The circuit of Figure 4 uses the excellent matching of the two LM13600 amplifiers to provide a Stereo Volume Control with a typical channel-to-channel gain tracking of 0.3 dB . \(\mathrm{R}_{\mathrm{P}}\) is provided to minimize the output offset voltage and may be replaced with two \(510 \Omega\) resistors in AC-coupled applications. For the component values given, amplifier gain is derived for Figure 2 as being:

If \(\mathrm{V}_{\mathrm{C}}\) is derived from a second signal source then the circuit becomes an amplitude modulator or two-quadrant multiplier as shown in Figure 5, where:
\[
\mathrm{I}_{0}=\frac{-2 \mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{D}}}\left(\mathrm{I}_{\mathrm{ABC}}\right)=\frac{-2 \mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{D}}} \frac{\mathrm{~V}_{\mathrm{IN}_{2}}}{\mathrm{R}_{\mathrm{C}}}-\frac{2 \mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{D}}} \frac{(\mathrm{~V}-+1.4 \mathrm{~V})}{\mathrm{R}_{\mathrm{C}}}
\]
\[
\frac{V_{O}}{V_{I N}}=940 \times I_{A B C}
\]


TL/H/7980-11
FIGURE 4. Stereo Volume Control


TL/H/7980-12
FIGURE 5. Amplitude Modulator

\section*{Stereo Volume Control (Continued)}

The constant term in the above equation may be cancelled by feeding \(\mathrm{I}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{C}} / 2\left(\mathrm{~V}^{-}+1.4 \mathrm{~V}\right)\) into I . The circuit of Figure 6 adds \(\mathrm{R}_{\mathrm{M}}\) to provide this current, resulting in a fourquadrant multiplier where \(\mathrm{R}_{\mathrm{C}}\) is trimmed such that \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) for \(\mathrm{V}_{\mathrm{IN} 2}=0 \mathrm{~V}\). \(\mathrm{R}_{\mathrm{M}}\) also serves as the load resistor for \(\mathrm{I}_{\mathrm{O}}\). Noting that the gain of the LM13600 amplifier of Figure 3 may be controlled by varying the linearizing diode current \(\mathrm{l}_{\mathrm{D}}\) as well as by varying I IABC , Figure 7 shows as AGC Amplifier using this approach. As \(\mathrm{V}_{\mathrm{O}}\) reaches a high enough amplitude ( \(3 \mathrm{~V}_{\mathrm{BE}}\) ) to turn on the Darlington transistors and the linearizing diodes, the increase in \(I_{D}\) reduces the amplifier gain so as to hold \(V_{O}\) at that level.

\section*{Voltage Controlled Resistors}

An Operational Transconductance Amplifier (OTA) may be used to implement a Voltage Controlled Resistor as shown
in Figure 8. A signal voltage applied at \(\mathrm{R}_{\mathrm{X}}\) generates a \(\mathrm{V}_{\mathrm{IN}}\) to the LM13600 which is then multiplied by the \(\mathrm{g}_{\mathrm{m}}\) of the amplifier to produce an output current, thus:
\[
R_{X}=\frac{R+R_{A}}{g_{m} R_{A}}
\]
where \(\mathrm{g}_{\mathrm{m}} \approx 19.2 \mathrm{I}_{\mathrm{ABC}}\) at \(25^{\circ} \mathrm{C}\). Note that the attenuation of \(V_{O}\) by \(R\) and \(R_{A}\) is necessary to maintain \(V_{I N}\) within the linear range of the LM13600 input.
Figure 9 shows a similar VCR where the linearizing diodes are added, essentially improving the noise performance of the resistor. A floating VCR is shown in Figure 10, where each "end" of the "resistor" may be at any voltage within the output voltage range of the LM13600.


FIGURE 6. Four-Quadrant Multiplier


FIGURE 7. AGC Amplifier


\section*{Voltage Controlled Filters}

OTA's are extremely useful for implementing voltage controlled filters, with the LM13600 having the advantage that the required buffers are included on the I.C. The VC Lo-Pass Filter of Figure 11 performs as a unity-gain buffer amplifier at frequencies below cut-off, with the cut-off frequency being the point at which \(\mathrm{X}_{\mathrm{C}} / \mathrm{g}_{\mathrm{m}}\) equals the closed-loop gain of ( \(R / R_{A}\) ). At frequencies above cut-off the circuit provides a single RC roll-off ( 6 dB per octave) of the input signal amplitude with a -3 dB point defined by the given equation,
where \(\mathrm{g}_{\mathrm{m}}\) is again \(19.2 \times \mathrm{I}_{\mathrm{ABC}}\) at room temperature. Figure 12 shows a VC High-Pass Filter which operates in much the same manner, providing a single RC roll-off below the defined cut-off frequency.

Additional amplifiers may be used to implement higher order filters as demonstrated by the two-pole Butterworth Lo-Pass Filter of Figure 13 and the state variable filter of Figure 14. Due to the excellent \(\mathrm{g}_{\mathrm{m}}\) tracking of the two amplifiers and the varied bias of the buffer Darlingtons, these filters perform well over several decades of frequency.


TL/H/7980-16
FIGURE 9. Voltage Controlled Resistor with Linearizing Diodes


TL/H/7980-17
FIGURE 10. Floating Voltage Controlled Resistor


TL/H/7980-18
FIGURE 11. Voltage Controlled Low-Pass Filter

\section*{Voltage Controlled Filters (Continued)}


FIGURE 12. Voltage Controlled Hi-Pass Filter


TL/H/7980-20
FIGURE 13. Voltage Controlled 2-Pole Butterworth Lo-Pass Filter


FIGURE 14. Voltage Controlled State Variable Filter

\section*{Voltage Controlled Oscillators}

The classic Triangular/Square Wave VCO of Figure 15 is one of a variety of Voltage Controlled Oscillators which may be built utilizing the LM13600. With the component values shown, this oscillator provides signals from 200 kHz to below 2 Hz as \(\mathrm{I}_{\mathrm{C}}\) is varied from 1 mA to 10 nA . The output amplitudes are set by \(I_{A} \times R_{A}\). Note that the peak differential input voltage must be less than 5 V to prevent zenering the inputs.
A few modifications to this circuit produce the ramp/pulse VCO of Figure 16. When \(\mathrm{V}_{\mathrm{O} 2}\) is high, \(\mathrm{I}_{\mathrm{F}}\) is added to \(\mathrm{I}_{\mathrm{C}}\) to
increase amplifier A1's bias current and thus to increase the charging rate of capacitor \(C\). When \(\mathrm{V}_{\mathrm{O} 2}\) is low, \(\mathrm{I}_{\mathrm{F}}\) goes to zero and the capacitor discharge current is set by \(\mathrm{I}_{\mathrm{C}}\).
The VC Lo-Pass Filter of Figure 11 may be used to produce a high-quality sinusoidal VCO. The circuit of Figure 16 employs two LM13600 packages, with three of the amplifiers configured as lo-pass filters and the fourth as a limiter/inverter. The circuit oscillates at the frequency at which the loop phase-shift is \(360^{\circ}\) or \(180^{\circ}\) for the inverter and \(60^{\circ}\) per filter stage. This VCO operates from 5 Hz to 50 kHz with less than 1\% THD.


TL/H/7980-22
FIGURE 15. Triangular/Square-Wave VCO


\section*{Voltage Controlled Oscillators (Continued)}


TL/H/7980-24
FIGURE 17. Sinusoidal VCO


FIGURE 18. Single Amplifier VCO
Figure 18 shows how to build a VCO using one amplifier when the other amplifier is needed for another function.

\section*{Additional Applications}

Figure 19 presents an interesting one-shot which draws no power supply current until it is triggered. A positive-going trigger pulse of at least 2 V amplitude turns on the amplifier through \(\mathrm{R}_{\mathrm{B}}\) and pulls the non-inverting input high. The amplifier regenerates and latches its output high until capacitor \(C\) charges to the voltage level on the non-inverting input. The output then switches low, turning off the amplifier and discharging the capacitor. The capacitor discharge rate is increased by shorting the diode bias pin to the inverting input so than an additional discharge current flows through \(D_{1}\) when the amplifier output switches low. A special feature of this timer is that the other amplifier, when biased from \(\mathrm{V}_{\mathrm{O}}\), can perform another function and draw zero stand-by power as well.

The operation of the multiplexer of Figure 20 is very straightforward. When A 1 is turned on it holds \(\mathrm{V}_{\mathrm{O}}\) equal to \(\mathrm{V}_{\mathrm{IN} 1}\) and when \(A 2\) is supplied with bias current then it controls \(\mathrm{V}_{\mathrm{O}}\). \(\mathrm{C}_{\mathrm{C}}\) and \(R_{C}\) serve to stabilize the unity-gain configuration of amplifiers A1 and A2. The maximum clock rate is limited to about 200 kHz by the LM13600 slew rate into 150 pF when the \(\left(\mathrm{V}_{\mathrm{IN} 1}-\mathrm{V}_{\mathrm{IN} 2}\right)\) differential is at its maximum allowable value of 5 V .

The Phase-Locked Loop of Figure 21 uses the four-quadrant multiplier of Figure 6 and the VCO of Figure 18 to produce a PLL with a \(\pm 5 \%\) hold-in range and an input sensitivity of about \(30 \stackrel{u}{\mathrm{mV}}\).


TL/H/7980-26
FIGURE 19. Zero Stand-By Power Timer

\section*{Additional Applications (Continued)}


TL/H/7980-27
FIGURE 20. Multiplexer


FIGURE 21. Phase Lock Loop

The Schmitt Trigger of Figure 22 uses the amplifier output current into \(R\) to set the hysteresis of the comparator; thus \(\mathrm{V}_{\mathrm{H}}=2 \times \mathrm{R} \times \mathrm{I}_{\mathrm{B}}\). Varying \(\mathrm{I}_{\mathrm{B}}\) will produce a Schmitt Trigger with variable hysteresis.
Figure 23 shows a Tachometer or Frequency-to-Voltage converter. Whenever A1 is toggled by a positive-going input, an amount of charge equal to \(\left(V_{H}-V_{L}\right) C_{t}\) is sourced into \(C_{f}\) and \(R_{t}\). This once-per-cycle charge is then balanced by the current of \(V_{0} / R_{t}\). The maximum \(f_{I N}\) is limited by the amount of time required to charge \(\mathrm{C}_{t}\) from \(\mathrm{V}_{\mathrm{L}}\) to \(\mathrm{V}_{\mathrm{H}}\) with a current of \(I_{B}\), where \(V_{L}\) and \(V_{H}\) represent the maximum low and maxi-
mum high output voltage swing of the LM13600. D1 is added to provide a discharge path for \(C_{t}\) when \(A 1\) switches low. The Peak Detector of Figure 24 uses A2 to turn on A1 whenever \(\mathrm{V}_{\mathrm{IN}}\) becomes more positive than \(\mathrm{V}_{\mathrm{O}}\). \(A 1\) then charges storage capacitor \(C\) to hold \(V_{O}\) equal to \(V_{I N} P K\). One precaution to observe when using this circuit: the Darlington transistor used must be on the same side of the package as A2 since the A1 Darlington will be turned on and off with A1. Pulling the output of A2 low through D1 serves to turn off \(A 1\) so that \(V_{O}\) remains constant.

\section*{Additional Applications (Continued)}


FIGURE 22. Schmitt Trigger


TL/H/7980-30
FIGURE 23. Tachometer


FIGURE 24. Peak Detector and Hold Circuit

\section*{Additional Applications (Continued)}

The Sample-Hold circuit of Figure 25 also requires that the Darlington buffer used be from the other (A2) half of the package and that the corresponding amplifier be biased on continuously. The Ramp-and-Hold of Figure 26 sources \(\mathrm{I}_{\mathrm{B}}\) into capacitor \(C\) whenever the input to \(A 1\) is brought high, giving a ramp-rate of about \(1 \mathrm{~V} / \mathrm{ms}\) for the component values shown.
The true-RMS converter of Figure 27 is essentially an automatic gain control amplifier which adjusts its gain such that the AC power at the output of amplifier A1 is constant. The output power of amplifier A1 is monitored by squaring amplifier A2 and the average compared to a reference voltage with amplifier A3. The output of A3 provides bias current to the diodes of A1 to attenuate the input signal. Because the output power of A1 is held constant, the RMS value is constant and the attentuation is directly proportional to the RMS value of the input voltage. The attenuation is also proportional to the diode bias current. Amplifier A4 adjusts the ratio of currents through the diodes to be equal and therefore the voltage at the output of A4 is proportional to the RMS value of the input voltage. The calibration potentiometer is set such that \(\mathrm{V}_{\mathrm{O}}\) reads directly in RMS volts.


FIGURE 26. Ramp and Hold


TL/H/7980-34
FIGURE 27. True RMS Converter

\section*{Additional Applications (Continued)}

The circuit of Figure 28 is a voltage reference of variable temperature coefficient. The \(100 \mathrm{k} \Omega\) potentiometer adjusts the output voltage which has a positive TC above 1.2 V , zero TC at about 1.2 V and negative TC below 1.2 V . This is accomplished by balancing the TC of the A2 transfer function against the complementary TC of D1.
The log amplifier of Figure 29 responds to the ratio of currents through buffer transistors Q3 and Q4. Zero temperature dependence for \(\mathrm{V}_{\text {OUT }}\) is ensured because the TC of the A2 transfer function is equal and opposite to the TC of the logging transistors Q3 and Q4.
The wide dynamic range of the LM13600 allows easy control of the output pulse width in the Pulse Width Modulator of Figure 30.
For generating \(\left.\right|_{A B C}\) over a range of 4 to 6 decades of current, the system of Figure 31 provides a logarithmic current out for a linear voltage in.
Since the closed-loop configuration ensures that the input to A 2 is held equal to 0 V , the output current of A 1 is equal to \(I_{3}=-V_{C} / R_{C}\).
The differential voltage between Q1 and Q2 is attenuated by the R1, R2 network so that A1 may be assumed to be
operating within its linear range. From equation (5), the input voltage to A1 is:
\[
\mathrm{V}_{\mathbb{N}} 1=\frac{-2 \mathrm{kTl}_{3}}{\mathrm{ql}_{2}}=\frac{2 \mathrm{kTV}_{\mathrm{C}}}{\mathrm{ql}_{2} \mathrm{R}_{\mathrm{C}}}
\]

The voltage on the base of Q1 is then
\[
V_{B} 1=\frac{\left(R_{1}+R_{2}\right) V_{I N} 1}{R_{1}}
\]

The ratio of the Q1 and Q2 collector currents is defined by:
\[
V_{B} 1=\frac{k T}{q} \ln \frac{I_{C 2}}{I_{C 1}} \approx \frac{k T}{q} \ln \frac{I_{A B C}}{I_{1}}
\]

Combining and solving for \(\mathrm{I}_{\mathrm{ABC}}\) yields:
\[
I_{A B C}=I_{1} \exp \left[\frac{2\left(R_{1}+R_{2}\right) V_{C}}{R_{1} I_{2} R_{C}}\right]
\]

This logarithmic current can be used to bias the circuit of Figure 4 provide a temperature independent stereo attenuation characteristic.


FIGURE 28. Delta VBE Reference


Additional Applications (Continued)


FIGURE 30. Pulse Width Modulator


TL/H/7980-38
FIGURE 31. Logarithmic Current Source

\section*{LM13700/LM13700A}

\section*{Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers}

\section*{General Description}

The LM13700 series consists of two current controlled transconductance amplifiers, each with differential inputs and a push-pull output. The two amplifiers share common supplies but otherwise operate independently. Linearizing diodes are provided at the inputs to reduce distortion and allow higher input levels. The result is a 10 dB signal-tonoise improvement referenced to 0.5 percent THD. High impedance buffers are provided which are especially designed to complement the dynamic range of the amplifiers.

\section*{Features}

■ \(\mathrm{g}_{\mathrm{m}}\) adjustable over 6 decades
- Excellent \(\mathrm{g}_{\mathrm{m}}\) linearity
- Excellent matching between amplifiers
- Linearizing diodes
- High impedance buffers
- High output signal-to-noise ratio
- Wide supply range \(\pm 2 \mathrm{~V}\) to \(\pm 22 \mathrm{~V}\)

\section*{Applications}

■ Current-controlled amplifiers
- Current-controlled impedances
- Current-controlled filters
- Current-controlled oscillators
- Multiplexers
- Timers
- Sample-and-hold circuits

\section*{Connection Diagram}

Dual In-Line and Small Outline Packages


TL/H/7981-2
Top View
Order Number LM13700M, LM13700N or LM13700AN
See NS Package Number M16A or N16A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (Note 1)

LM13700
LM13700A
Power Dissipation (Note 2) \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
LM13700N, LM13700AN
\(36 V_{D C}\) or \(\pm 18 \mathrm{~V}\)
\(44 V_{D C}\) or \(\pm 22 V\)
570 mW
Differential Input Voltage \(\pm 5 \mathrm{~V}\)
Diode Bias Current (ID)
Amplifier Bias Current ( \(I_{\text {ABC }}\) )
Output Short Circuit Duration
Buffer Output Current (Note 3)

2 mA
2 mA
Indefinite
20 mA

Operating Temperature Range
\begin{tabular}{lr} 
LM13700N, LM13700AN & \begin{tabular}{r}
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\(+\mathrm{V}_{\mathrm{S}}\) to \(-\mathrm{V}_{\mathrm{S}}\)
\end{tabular} \\
DC Input Voltage & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \\
Soldering Information & \(260^{\circ} \mathrm{C}\) \\
Dual-In-Line Package & \\
Soldering (10 sec.) & \(215^{\circ} \mathrm{C}\) \\
Small Outline Package & \(220^{\circ} \mathrm{C}\) \\
Vapor Phase ( 60 sec.) & \\
Infrared (15 sec.) & \\
See AN-450 "Surface Mounting Methods and Their Effect \\
on Product Reliability" for other methods of soldering sur- \\
face mount devices.
\end{tabular}

\section*{Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM13700} & \multicolumn{3}{|c|}{LM13700A} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage (Vos) & Over Specified Temperature Range
\[
\mathrm{I}_{\mathrm{ABC}}=5 \mu \mathrm{~A}
\] & & \[
\begin{aligned}
& 0.4 \\
& 0.3
\end{aligned}
\] & \begin{tabular}{l}
4 \\
4
\end{tabular} & & \[
\begin{aligned}
& 0.4 \\
& 0.3
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 2 \\
& 1
\end{aligned}
\] & mV \\
\hline \(\mathrm{V}_{\text {OS }}\) Including Diodes & Diode Bias Current ( \(\mathrm{I}_{\mathrm{D}}\) ) \(=500 \mu \mathrm{~A}\) & & 0.5 & 5 & & 0.5 & 2 & mV \\
\hline Input Offset Change & \(5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A}\) & & 0.1 & 3 & & 0.1 & 1 & mV \\
\hline Input Offset Current & & & 0.1 & 0.6 & & 0.1 & 0.6 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{Over Specified Temperature Range} & & 0.4 & 5 & & 0.4 & 5 & \multirow{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & 1 & 8 & & 1 & 7 & \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Forward \\
Transconductance \(\left(\mathrm{g}_{\mathrm{m}}\right)\)
\end{tabular}} & & 6700 & 9600 & 13000 & 7700 & 9600 & 12000 & \multirow[b]{2}{*}{\(\mu \mathrm{mho}\)} \\
\hline & Over Specified Temperature Range & 5400 & & & 4000 & & & \\
\hline gm Tracking & & & 0.3 & & & 0.3 & & dB \\
\hline \multirow[t]{3}{*}{Peak Output Current} & \(\mathrm{R}_{\mathrm{L}}=0, \mathrm{I}_{\text {ABC }}=5 \mu \mathrm{~A}\) & & 5 & & 3 & 5 & 7 & \multirow{3}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(\mathrm{R}_{\mathrm{L}}=0, \mathrm{I}_{\text {ABC }}=500 \mu \mathrm{~A}\) & 350 & 500 & 650 & 350 & 500 & 650 & \\
\hline & \(\mathrm{R}_{\mathrm{L}}=0\), Over Specified Temp Range & 300 & & & 300 & & & \\
\hline Peak Output Voltage Positive Negative & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=\infty, 5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A} \\
& \mathrm{R}_{\mathrm{L}}=\infty, 5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{ABC}} \leq 500 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& +12 \\
& -12 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +14.2 \\
& -14.4 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& +12 \\
& -12 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
+14.2 \\
-14.4 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Supply Current & \(\mathrm{l}_{\mathrm{ABC}}=500 \mu \mathrm{~A}\), Both Channels & & 2.6 & & & 2.6 & & mA \\
\hline \(V_{\text {OS }}\) Sensitivity Positive Negative & \[
\begin{aligned}
& \Delta \mathbf{V}_{\mathbf{O S}} / \Delta \mathbf{V}^{+} \\
& \Delta \mathbf{V}_{\mathbf{O S}} / \Delta \mathbf{V}^{-} \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 20 \\
& 20 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 150 \\
& 150
\end{aligned}
\] & & \[
\begin{array}{r}
20 \\
20 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 150 \\
& 150 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{V} / \mathrm{V} \\
& \mu \mathrm{~V} / \mathrm{V} \\
& \hline
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
CMRR \\
Common Mode Range Crosstalk
\end{tabular}} & & 80 & 110 & & 80 & 110 & & dB \\
\hline & & \(\pm 12\) & \(\pm 13.5\) & & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline & Referred to Input (Note 5) \(20 \mathrm{~Hz}<\mathrm{f}<20 \mathrm{kHz}\) & & 100 & & & 100 & & dB \\
\hline Differential Input Current & \(\mathrm{I}_{\text {ABC }}=0\), Input \(= \pm 4 \mathrm{~V}\) & & 0.02 & 100 & & 0.02 & 10 & nA \\
\hline Leakage Current & \(\mathrm{I}_{\text {ABC }}=0\) (Refer to Test Circuit) & & 0.2 & 100 & & 0.2 & 5 & nA \\
\hline Input Resistance & & 10 & 26 & & 10 & 26 & & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

Electrical Characteristics (Note 4) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM13700} & \multicolumn{3}{|c|}{LM13700A} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Open Loop Bandwidth & & & 2 & & & 2 & & MHz \\
\hline Slew Rate & Unity Gain Compensated & & 50 & & & 50 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Buffer Input Current & (Note 5) & & 0.5 & 2 & & 0.5 & 2 & \(\mu \mathrm{A}\) \\
\hline Peak Buffer Output Voltage & (Note 5) & 10 & & & 10 & & & V \\
\hline
\end{tabular}

Note 1: For selections to a supply voltage above \(\pm 22 \mathrm{~V}\), contact factory.
Note 2: For operation at ambient temperatures above \(25^{\circ} \mathrm{C}\), the device must be derated based on a \(150^{\circ} \mathrm{C}\) maximum junction temperature and a thermal resistance, junction to ambient, as follows: LM13700N, \(90^{\circ} \mathrm{C} / \mathrm{W} ; \mathrm{LM} 13700 \mathrm{M}, 110^{\circ} \mathrm{C} / \mathrm{W}\).
Note 3: Buffer output current should be limited so as to not exceed package dissipation.
Note 4: These specifications apply for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), amplifier bias current \(\left(l_{\mathrm{ABC}}\right)=500 \mu \mathrm{~A}\), pins 2 and 15 open unless otherwise specified. The inputs to the buffers are grounded and outputs are open.
Note 5: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{l}_{\mathrm{ABC}}=500 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{OUT}}=5 \mathrm{k} \Omega\) connected from the buffer output to \(-\mathrm{V}_{\mathrm{S}}\) and the input of the buffer is connected to the transconductance amplifier output.

\section*{Schematic Diagram}

One Operational Transconductance Amplifier


\section*{Typical Performance Characteristics}






Typical Performance Characteristics (Continued)




TL/H/7981-4

Unity Gain Follower


TL/H/7981-5


Differential Input Current Test Circuit


TL/H/7981-7

\section*{Circuit Description}

The differential transistor pair \(Q_{4}\) and \(Q_{5}\) form a transconductance stage in that the ratio of their collector currents is defined by the differential input voltage according to the transfer function:
\[
\begin{equation*}
V_{I N}=\frac{k T}{q} \ln \frac{I_{5}}{I_{4}} \tag{1}
\end{equation*}
\]
where \(\mathrm{V}_{\mathrm{IN}}\) is the differential input voltage, \(\mathrm{kT} / \mathrm{q}\) is approximately 26 mV at \(25^{\circ} \mathrm{C}\) and \(\mathrm{I}_{5}\) and \(\mathrm{I}_{4}\) are the collector currents of transistors \(Q_{5}\) and \(Q_{4}\) respectively. With the exception of \(Q_{3}\) and \(Q_{13}\), all transistors and diodes are identical in size. Transistors \(Q_{1}\) and \(Q_{2}\) with Diode \(D_{1}\) form a current mirror which forces the sum of currents \(I_{4}\) and \(I_{5}\) to equal \(l_{\text {ABC; }}\)
\[
\begin{equation*}
I_{4}+I_{5}=I_{A B C} \tag{2}
\end{equation*}
\]
where \(I_{A B C}\) is the amplifier bias current applied to the gain pin.
For small differential input voltages the ratio of \(I_{4}\) and \(I_{5}\) approaches unity and the Taylor series of the In function can be approximated as:
\[
\begin{gather*}
\frac{k T}{q} \ln \frac{l_{5}}{l_{4}} \approx \frac{k T}{q} \frac{l_{5}-l_{4}}{l_{4}}  \tag{3}\\
I_{4} \approx I_{5} \approx \frac{l_{A B C}}{2} \\
V_{I N}\left[\frac{l_{A B C}}{2 k T}\right]=I_{5}-I_{4} \tag{4}
\end{gather*}
\]

Collector currents \(I_{4}\) and \(I_{5}\) are not very useful by themselves and it is necessary to subtract one current from the other. The remaining transistors and diodes form three current mirrors that produce an output current equal to \(\mathrm{I}_{5}\) minus \(I_{4}\) thus:
\[
\begin{equation*}
\mathrm{V}_{\mathrm{IN}}\left[\frac{I_{\mathrm{ABC}}{ }^{q}}{2 \mathrm{kT}}\right]=\mathrm{I}_{\mathrm{OUT}} \tag{5}
\end{equation*}
\]

The term in brackets is then the transconductance of the amplifier and is proportional to \(I_{A B C}\).

\section*{Linearizing Diodes}

For differential voltages greater than a few millivolts, Equation 3 becomes less valid and the transconductance becomes increasingly nonlinear. Figure 1 demonstrates how the internal diodes can linearize the transfer function of the amplifier. For convenience assume the diodes are biased with current sources and the input signal is in the form of current \(I_{s}\). Since the sum of \(I_{4}\) and \(I_{5}\) is \(I_{A B C}\) and the difference is lout, currents \(I_{4}\) and \(I_{5}\) can be written as follows:
\[
I_{4}=\frac{I_{\mathrm{ABC}}}{2}-\frac{I_{\mathrm{OUT}}}{2}, I_{5}=\frac{I_{\mathrm{ABC}}}{2}+\frac{I_{\mathrm{OUT}}}{2}
\]

Since the diodes and the input transistors have identical geometries and are subject to similar voltages and temperatures, the following is true:
\[
\begin{align*}
& \frac{k T}{q} \ln \frac{\frac{I_{D}}{2}+I_{S}}{\frac{I_{D}}{2}-I_{S}}=\frac{k T}{q} \ln \frac{\frac{I_{A B C}}{2}+\frac{l_{O U T}}{2}}{\frac{I_{A B C}}{2}-\frac{l_{O U T}}{2}} \\
& \therefore I_{\text {IOUT }}=I_{S}\left(\frac{2 I_{A B C}}{I_{D}}\right) \text { for }\left|I_{S}\right|<\frac{I_{D}}{2} \tag{6}
\end{align*}
\]

Notice that in deriving Equation 6 no approximations have been made and there are no temperature-dependent terms. The limitations are that the signal current not exceed \(\mathrm{I}_{\mathrm{D}} / 2\) and that the diodes be biased with currents. In practice, replacing the current sources with resistors will generate insignificant errors.

\section*{Applications: Voltage Controlled Amplifiers}

Figure 2 shows how the linearizing diodes can be used in a voltage-controlled amplifier. To understand the input biasing, it is best to consider the \(13 \mathrm{k} \Omega\) resistor as a current source and use a Thevenin equivalent circuit as shown in Figure 3. This circuit is similar to Figure 1 and operates the same. The potentiometer in Figure 2 is adjusted to minimize the effects of the control signal at the output.

\section*{Applications:}

\section*{Voltage Controlled Amplifiers (Continued)}

For optimum signal-to-noise performance, \(\mathrm{I}_{\mathrm{ABC}}\) should be as large as possible as shown by the Output Voltage vs. Amplifier Bias Current graph. Larger amplitudes of input signal also improve the \(\mathrm{S} / \mathrm{N}\) ratio. The linearizing diodes help here by allowing larger input signals for the same output distortion as shown by the Distortion vs. Differential Input Voltage graph. S/N may be optimized by adjusting the magnitude of the input signal via \(\mathrm{R}_{\mathrm{IN}}\) (Figure 2) until the output
distortion is below some desired level. The output voltage swing can then be set at any level by selecting \(R_{L}\).
Although the noise contribution of the linearizing diodes is negligible relative to the contribution of the amplifier's internal transistors, \(I_{D}\) should be as large as possible. This minimizes the dynamic junction resistance of the diodes ( \(r_{e}\) ) and maximizes their linearizing action when balanced against \(R_{I N}\). A value of 1 mA is recommended for \(I_{D}\) unless the specific application demands otherwise.


TL/H/7981-9
FIGURE 2. Voltage Controlled Amplifier


FIGURE 3. Equivalent VCA input Circuit

\section*{Stereo Volume Control}

The circuit of Figure 4 uses the excellent matching of the two LM13700 amplifiers to provide a Stereo Volume Control with a typical channel-to-channel gain tracking of 0.3 dB . R \(\mathrm{R}_{\mathrm{P}}\) is provided to minimize the output offset voltage and may be replaced with two \(510 \Omega\) resistors in AC-coupled applications. For the component values given, amplifier gain is derived for Figure 2 as being:
\[
\frac{V_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}}=940 \times \mathrm{I}_{\mathrm{ABC}}
\]

If \(\mathrm{V}_{\mathrm{C}}\) is derived from a second signal source then the circuit becomes an amplitude modulator or two-quadrant multiplier as shown in Figure 5, where:
\[
\mathrm{I}_{\mathrm{O}}=\frac{-2 \mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{D}}}\left(\mathrm{I}_{\mathrm{ABC}}\right)=\frac{-2 \mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{D}}} \frac{\mathrm{~V}_{I \mathrm{~N} 2}}{\mathrm{R}_{\mathrm{C}}}-\frac{2 I_{\mathrm{S}}}{I_{\mathrm{D}}} \frac{\left(\mathrm{~V}^{-}+1.4 \mathrm{~V}\right)}{\mathrm{R}_{\mathrm{C}}}
\]

The constant term in the above equation may be cancelled by feeding \(I_{S} \times I_{D} R_{C} / 2\left(V^{-}+1.4 \mathrm{~V}\right)\) into \(\mathrm{I}_{\mathrm{O}}\). The circuit of Figure 6 adds \(\mathrm{R}_{\mathrm{M}}\) to provide this current, resulting in a fourquadrant multiplier where \(\mathrm{R}_{\mathrm{C}}\) is trimmed such that \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) for \(\mathrm{V}_{\mathrm{IN} 2}=0 \mathrm{~V}\). \(\mathrm{R}_{\mathrm{M}}\) also serves as the load resistor for \(\mathrm{l}_{\mathrm{O}}\).


TL/H/7981-11
FIGURE 4. Stereo Volume Control


TL/H/7981-12
FIGURE 5. Amplitude Modulator

Stereo Volume Control (Continued)


FIGURE 6. Four-Quadrant Multiplier

Noting that the gain of the LM13700 amplifier of Figure 3 may be controlled by varying the linearizing diode current \(I_{D}\) as well as by varying \(\mathrm{I}_{\mathrm{ABC}}\), Figure 7 shows an AGC Amplifier using this approach. As \(V_{O}\) reaches a high enough amplitude ( \(3 \mathrm{~V}_{\mathrm{BE}}\) ) to turn on the Darlington transistors and the linearizing diodes, the increase in \(I_{D}\) reduces the amplifier gain so as to hold \(V_{O}\) at that level.

\section*{Voltage Controlled Resistors}

An Operational Transconductance Amplifier (OTA) may be used to implement a Voltage Controlled Resistor as shown in Figure 8. A signal voltage applied at \(\mathrm{R}_{\mathrm{X}}\) generates a \(\mathrm{V}_{\mathrm{IN}}\)
to the LM13700 which is then multiplied by the \(\mathrm{gm}_{\mathrm{m}}\) of the amplifier to produce an output current, thus:
\[
R_{X}=\frac{R+R_{A}}{g_{m} R_{A}}
\]
where \(g_{m} \approx 19.21_{\mathrm{ABC}}\) at \(25^{\circ} \mathrm{C}\). Note that the attenuation of \(V_{O}\) by \(R\) and \(R_{A}\) is necessary to maintain \(V_{I N}\) within the linear range of the LM13700 input.
Figure 9 shows a similar VCR where the linearizing diodes are added, essentially improving the noise performance of the resistor. A floating VCR is shown in Figure 10, where each "end" of the "resistor" may be at any voltage within the output voltage range of the LM13700.


TL/H/7981-14
FIGURE 7. AGC Amplifier

\section*{Voltage Controlled Resistors (Continued)}


FIGURE 8. Voltage Controlled Resistor, Single-Ended


TL/H/7981-16
FIGURE 9. Voltage Controlled Resistor with Linearizing Diodes

\section*{Voltage Controlled Filters}

OTA's are extremely useful for implementing voltage controlled filters, with the LM13700 having the advantage that the required buffers are included on the I.C. The VC Lo-Pass Filter of Figure 11 performs as a unity-gain buffer amplifier at frequencies below cut-off, with the cut-off frequency being the point at which \(\mathrm{X}_{\mathrm{C}} / \mathrm{g}_{\mathrm{m}}\) equals the closed-loop gain of \(\left(\mathrm{R} / \mathrm{R}_{\mathrm{A}}\right)\). At frequencies above cut-off the circuit provides a single RC roll-off ( 6 dB per octave) of the input signal amplitude with a -3 dB point defined by the given equation, where \(g_{m}\) is again \(19.2 \times \mathrm{I}_{\mathrm{ABC}}\) at room temperature. Figure

12 shows a VC High-Pass Filter which operates in much the same manner, providing a single RC roll-off below the defined cut-off frequency.
Additional amplifiers may be used to implement higher order filters as demonstrated by the two-pole Butterworth Lo-Pass Filter of Figure 13 and the state variable filter of Figure 14. Due to the excellent \(\mathrm{g}_{\mathrm{m}}\) tracking of the two amplifiers, these filters perform well over several decades of frequency.


TL/H/7981-17
FIGURE 10. Floating Voltage Controlled Resistor


FIGURE 11. Voltage Controlled Low-Pass Filter

\section*{Voltage Controlled Filters (Continued)}


\section*{Voltage Controlled Oscillators}

The classic Triangular/Square Wave VCO of Figure 15 is one of a variety of Voltage Controlled Oscillators which may be built utilizing the LM13700. With the component values shown, this oscillator provides signals from 200 kHz to below 2 Hz as \(\mathrm{I}_{\mathrm{C}}\) is varied from 1 mA to 10 nA . The output amplitudes are set by \(I_{A} \times R_{A}\). Note that the peak differential input voltage must be less than 5 V to prevent zenering the inputs.
A few modifications to this circuit produce the ramp/pulse VCO of Figure 16. When \(\mathrm{V}_{\mathrm{O} 2}\) is high, \(\mathrm{I}_{\mathrm{F}}\) is added to \(\mathrm{I}_{\mathrm{C}}\) to
increase amplifier A1's bias current and thus to increase the charging rate of capacitor \(C\). When \(V_{O 2}\) is low, \(I_{F}\) goes to zero and the capacitor discharge current is set by I .
The VC Lo-Pass Filter of Figure 11 may be used to produce a high-quality sinusoidal VCO. The circuit of Figure 16 employs two LM13700 packages, with three of the amplifiers configured as lo-pass filters and the fourth as a limiter/inverter. The circuit oscillates at the frequency at which the loop phase-shift is \(360^{\circ}\) or \(180^{\circ}\) for the inverter and \(60^{\circ}\) per filter stage. This VCO operates from 5 Hz to 50 kHz with less than 1\% THD.


FIGURE 15. Triangular/Square-Wave VCO
TL/H/7981-22


FIGURE 16. Ramp/Pulse VCO

Voltage Controlled Oscillators (Continued)


FIGURE 17. Sinusoidal VCO


FIGURE 18. Single Amplifier VCO
Figure 18 shows how to build a VCO using one amplifier when the other amplifier is needed for another function.

\section*{Additional Applications}

Figure 19 presents an interesting one-shot which draws no power supply current until it is triggered. A positive-going trigger pulse of at least 2 V amplitude turns on the amplifier through \(R_{B}\) and pulls the non-inverting input high. The amplifier regenerates and latches its output high until capacitor C charges to the voltage level on the non-inverting input. The output then switches low, turning off the amplifier and discharging the capacitor. The capacitor discharge rate is speeded up by shorting the diode bias pin to the inverting input so that an additional discharge current flows through \(D_{1}\) when the amplifier output switches low. A special feature of this timer is that the other amplifier, when biased from \(\mathrm{V}_{\mathrm{O}}\), can perform another function and draw zero stand-by power as well.


Additional Applications (Continued)
The operation of the multiplexer of Figure 20 is very straightforward. When \(A 1\) is turned on it holds \(\mathrm{V}_{\mathrm{O}}\) equal to \(\mathrm{V}_{\mathrm{IN} 1}\) and when A2 is supplied with bias current then it controls \(\mathrm{V}_{\mathrm{O}} . \mathrm{C}_{\mathrm{C}}\) and \(R_{C}\) serve to stabilize the unity-gain configuration of amplifiers A1 and A2. The maximum clock rate is limited to about 200 kHz by the LM13700 slew rate into 150 pF when the \(\left(\mathrm{V}_{\mathrm{IN}_{1}}-\mathrm{V}_{\mathrm{IN} 2}\right)\) differential is at its maximum allowable value of 5 V .

The Phase-Locked Loop of Figure 21 uses the four-quadrant multiplier of Figure 6 and the VCO of Figure 18 to produce a PLL with a \(\pm 5 \%\) hold-in range and an input sensitivity of about 300 mV .


TL/H/7981-27
FIGURE 20. Multiplexer


TL/H/7981-28
FIGURE 21. Phase Lock Loop

\section*{Additional Applications (Continued)}

The Schmitt Trigger of Figure 22 uses the amplifier output current into R to set the hysteresis of the comparator; thus \(V_{H}=2 \times R \times I_{B}\). Varying \(I_{B}\) will produce a Schmitt Trigger with variable hysteresis.


TL/H/7981-29
FIGURE 22. Schmitt Trigger

Figure 23 shows a Tachometer or Frequency-to-Voltage converter. Whenever A1 is toggled by a positive-going input, an amount of charge equal to \(\left(\mathrm{V}_{\mathrm{H}}-\mathrm{V}_{\mathrm{L}}\right) \mathrm{C}_{\mathrm{t}}\) is sourced into \(\mathrm{C}_{\mathrm{f}}\) and \(R_{t}\). This once per cycle charge is then balanced by the current of \(V_{O} / R_{t}\). The maximum FIN \(_{I N}\) is limited by the amount of time required to charge \(C_{t}\) from \(V_{L}\) to \(V_{H}\) with a current of \(I_{B}\), where \(V_{L}\) and \(V_{H}\) represent the maximum low and maximum high output voltage swing of the LM13700. D1 is added to provide a discharge path for \(C_{t}\) when \(A 1\) switches low. The Peak Detector of Figure 24 uses A2 to turn on A1 whenever \(\mathrm{V}_{\mathrm{IN}}\) becomes more positive than \(\mathrm{V}_{\mathrm{O}}\). A1 then charges storage capacitor \(C\) to hold \(V_{O}\) equal to \(V_{I N} P K\). Pulling the output of A2 low through D1 serves to turn off A1 so that \(\mathrm{V}_{\mathrm{O}}\) remains constant.


TL/H/7981-30
FIGURE 23. Tachometer


TL/H/7981-31
FIGURE 24. Peak Detector and Hold Circuit

\section*{Additional Applications (Continued)}

The Ramp-and-Hold of Figure 26 sources \(\mathrm{I}_{\mathrm{B}}\) into capacitor C whenever the input to A 1 is brought high, giving a ramprate of about \(1 \mathrm{~V} / \mathrm{ms}\) for the component values shown.
The true-RMS converter of Figure 27 is essentially an automatic gain control amplifier which adjusts its gain such that the AC power at the output of amplifier A1 is constant. The output power of amplifier A 1 is monitored by squaring amplifier A2 and the average compared to a reference voltage with amplifier A3. The output of A3 provides bias current to the diodes of A1 to attenuate the input signal. Because the output power of A1 is held constant, the RMS value is constant and the attenuation is directly proportional to the RMS value of the input voltage. The attenuation is also proportional to the diode bias current. Amplifier A4 adjusts the ratio of currents through the diodes to be equal and therefore the voltage at the output of A4 is proportional to the RMS value of the input voltage. The calibration potentiometer is set such that \(\mathrm{V}_{\mathrm{O}}\) reads directly in RMS volts.


TL/H/7981-32
FIGURE 25. Sample-Hold Circuit


FIGURE 26. Ramp and Hold

\section*{Additional Applications (Continued)}


TL/H/7981-34
FIGURE 27. True RMS Converter

The circuit of Figure 28 is a voltage reference of variable Temperature Coefficient. The \(100 \mathrm{k} \Omega\) potentiometer adjusts the output voltage which has a positive TC above 1.2 V , zero TC at about 1.2 V , and negative TC below 1.2 V . This is accomplished by balancing the TC of the A2 transfer function against the complementary TC of D1.
The wide dynamic range of the LM13700 allows easy control of the output pulse width in the Pulse Width Modulator of Figure 29.
For generating \(\mathrm{I}_{\mathrm{ABC}}\) over a range of 4 to 6 decades of current, the system of Figure 30 provides a logarithmic current out for a linear voltage in.
Since the closed-loop configuration ensures that the input to A 2 is held equal to \(O V\), the output current of \(A 1\) is equal to \(I_{3}=-V_{C} / R_{C}\).
The differential voltage between Q1 and Q2 is attenuated by the R1,R2 network so that A1 may be assumed to be
operating within its linear range. From equation (5), the input voltage to A1 is:
\[
\mathrm{V}_{1 \mathrm{~N}} 1=\frac{-2 \mathrm{kTl}_{3}}{\mathrm{ql}_{2}}=\frac{-2 \mathrm{kTV}}{\mathrm{C}}
\]

The voltage on the base of Q1 is then
\[
V_{B} 1=\frac{\left(R_{1}+R_{2}\right) V_{\mathbb{N} 1}}{R_{1}}
\]

The ratio of the Q1 and Q2 collector currents is defined by:
\[
\mathrm{V}_{\mathrm{B}} 1=\frac{\mathrm{kT}}{\mathrm{q}} \ln \frac{\mathrm{I}_{\mathrm{C} 2}}{\mathrm{I}_{\mathrm{C} 1}} \approx \frac{\mathrm{kT}}{\mathrm{q}} \ln \frac{\mathrm{I}_{\mathrm{ABC}}}{\mathrm{I}_{1}}
\]

Combining and solving for \(\mathrm{I}_{\mathrm{ABC}}\) yields:
\[
I_{A B C}=I_{1} \exp \frac{2\left(R_{1}+R_{2}\right) V_{C}}{R_{1} I_{2} R_{C}}
\]

This logarithmic current can be used to bias the circuit of Figure 4 to provide temperature independent stereo attenuation characteristic.

\section*{Additional Applications (Continued)}


TL/H/7981-35
FIGURE 28. Delta VBE Reference


TL/H/7981-36
FIGURE 29. Pulse Width Modulator

Additional Applications (Continued)


FIGURE 30. Logarithmic Current Source

\section*{LM18272 Dual Power Operational Amplifier}

\section*{General Description}

The LM18272 is a dual operational amplifier capable of low output saturation voltages at high output currents. It is suitable for driving small motors and solenoids in both linear and saturated modes of operation. Thermal limiting and wide differential input voltage range reduce external protection requirements.

\section*{Features}
- Full output swing at \(\pm 500 \mathrm{~mA}\)
- Wide operating, power supply range ( 4.5 V to 24 V )
- Internally compensated for unity gain
- Thermal shutdown protected
- High differential input voltage
- Input CM range includes ground
- Dual Op-Amp in 8-lead Mini Dip

Connection Diagram


Order Number LM18272N
See NS Package Number N08E


TL/H/9310-2

National
Semiconductor Corporation

\section*{LMC660AM /LMC660AI /LMC660C CMOS Quad Operational Amplifier}

\section*{General Description}

The LMC660 CMOS Quad operational amplifier is ideal for operation from a single supply. It is fully specified for operation from +5 V to +15 V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input \(\mathrm{V}_{\mathrm{OS}}\), drift, and broadband noise as well as voltage gain into realistic loads ( \(2 \mathrm{k} \Omega\) and \(600 \Omega\) ) are all equal to or better than widely accepted bipolar equivalents. This chip is built with National's advanced Double-Poly Sili-con-Gate CMOS process.

\section*{Features}
- Rail-to-rail output swing

■ Specified for \(2 k \Omega\) and \(600 \Omega\) loads
- High voltage gain

126 dB
- Low input offset voltage 3 mV max
- Low offset voltage drift
\(1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\)
- Ultra low input bias current
- Input common-mode includes GND
- Operation guaranteed from +5 V to +15 V
- ISS \(=375 \mu \mathrm{~A} /\) amplifier; independent of \(\mathrm{V}^{+}\)
- Low distortion
\(0.01 \%\) at 10 kHz
Slew rate
\(1.1 \mathrm{~V} / \mu \mathrm{s}\)
Insensitive to latch-up

\section*{Connection Diagram}


\section*{Output Swing}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Differential Input Voltage
\(\pm\) Supply Voltage
Either Input beyond \(\mathrm{V}^{+}\)or \(\mathrm{V}^{-}\) 0.7 V

Supply Voltage
16V
Output Short Circuit to GND (Note 1)
Continuous
Lead Temperature (Soldering, 10 sec .)

\section*{DC Electrical Characteristics (Note 3)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|l|}{LMC660AM} & \multicolumn{2}{|r|}{LMC660AI} & \multicolumn{2}{|r|}{LMC660C} & \multirow[b]{2}{*}{Units} \\
\hline & & &  &  & \[
\begin{aligned}
& \text { Tested } \\
& \text { Limit } \\
& \text { (Note 4) }
\end{aligned}
\] &  & Tested Limit (Note 4) & Design Limit (Note 5) & \\
\hline \multirow[t]{2}{*}{Input Offset Voltage} & & \multirow[t]{2}{*}{1} & 3 & & 3 & 3.3 & 6 & 6.3 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{mV} \\
\max
\end{gathered}
\]} \\
\hline & & & 3.5 & & & & & & \\
\hline Input Offset Voltage Average Drift & & 1.3 & & & & & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{(Note 9)} & \multirow[t]{2}{*}{0.04} & 20 & & 20 & 4 & & 2 & \multirow[t]{2}{*}{\[
\mathrm{pA}
\]
\[
\max
\]} \\
\hline & & & 30 & & & & & & \\
\hline \multirow[t]{2}{*}{Input Offset Current} & \multirow[t]{2}{*}{(Note 9)} & \multirow[t]{2}{*}{0.01} & 20 & & 20 & 2 & & 1 & \multirow[t]{2}{*}{\[
\mathrm{pA}
\]
\[
\max
\]} \\
\hline & & & 30 & & & & & & \\
\hline Input Resistance & & \(>1\) & & & & & & & Terra \(\Omega\) \\
\hline \multirow[t]{2}{*}{Common Mode Rejection Ratio} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12.0 \mathrm{~V} \\
& \mathrm{~V}^{+}=15 \mathrm{~V}
\end{aligned}
\]} & \multirow[t]{2}{*}{83} & 70 & & 72 & 68 & 63 & 62 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{dB} \\
\min
\end{gathered}
\]} \\
\hline & & & 68 & & & & & & \\
\hline \multirow[t]{2}{*}{Positive Power Supply Rejection Ratio} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 5 \mathrm{~V} \leq \mathrm{V}^{+} \leq 15 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}
\end{aligned}
\]} & \multirow[t]{2}{*}{83} & 70 & & 70 & 68 & 68 & 62 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{dB} \\
\min
\end{gathered}
\]} \\
\hline & & & 68 & & & & & & \\
\hline \multirow[t]{2}{*}{Negative Power Supply Rejection Ratio} & \multirow[t]{2}{*}{\(\mathrm{OV} \leq \mathrm{V}^{-} \leq-10 \mathrm{~V}\)} & \multirow[t]{2}{*}{94} & 84 & & 84 & 83 & 74 & 73 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{dB} \\
\min
\end{gathered}
\]} \\
\hline & & & 82 & & & & & & \\
\hline \multirow[t]{4}{*}{Input Common-Mode Voltage Range} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \mathrm{V}^{+}=5 \mathrm{~V} \& 15 \mathrm{~V} \\
& \text { For CMRR } \geq 50 \mathrm{~dB}
\end{aligned}
\]} & \multirow[t]{2}{*}{-0.4} & -0.1 & & -0.1 & 0 & -0.1 & 0 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\]} \\
\hline & & & 0 & & & & & & \\
\hline & & \multirow[t]{2}{*}{\(\mathrm{V}^{+}-1.9\)} & \(v^{+}-2.3\) & & \(\mathrm{v}^{+}-2.3\) & \(\mathbf{v}^{+}-2.5\) & \(\mathrm{v}^{+}-2.3\) & \(\mathbf{v}^{+}-2.4\) & \multirow[t]{2}{*}{\[
\begin{gathered}
V \\
\min
\end{gathered}
\]} \\
\hline & & & \(v^{+}-2.6\) & & & & & & \\
\hline \multirow[t]{10}{*}{Large Signal Voltage Gain} & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
R_{L}=2 k \Omega(\text { Note } 6)
\] \\
Sourcing
\end{tabular}} & & & & & & & & \\
\hline & & \multirow[t]{2}{*}{2000} & 400 & & 400 & 440 & 200 & 300 & \multirow[t]{2}{*}{\(\mathrm{V} / \mathrm{mV}\) min} \\
\hline & & & 300 & & & & & & \\
\hline & \multirow[t]{2}{*}{Sinking} & \multirow[t]{2}{*}{500} & 180 & & 180 & 120 & 90 & 80 & \multirow[t]{2}{*}{\(\mathrm{V} / \mathrm{mV}\) min} \\
\hline & & & 70 & & & & & & \\
\hline & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
R_{L}=600 \Omega(\text { Note } 6)
\] \\
Sourcing
\end{tabular}} & & & & & & & & \\
\hline & & \multirow[t]{2}{*}{1000} & 200 & & 200 & 220 & 100 & 150 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} / \mathrm{mV} \\
\mathrm{~min}
\end{gathered}
\]} \\
\hline & & & 150 & & & & & & \\
\hline & \multirow[t]{2}{*}{Sinking} & \multirow[t]{2}{*}{250} & 100 & & 100 & 60 & 50 & 40 & \multirow[t]{2}{*}{\(\mathrm{V} / \mathrm{mV}\) min} \\
\hline & & & 35 & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|l|}{DC Electrical Characteristics (Note 3) (Continued)} \\
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|l|}{LMC660AM} & \multicolumn{2}{|r|}{LMC660AI} & \multicolumn{2}{|r|}{LMC660C} & \multirow[b]{2}{*}{Units} \\
\hline & & & Tested Limit (Note 4) & Design Limit (Note 5) & Tested Limit (Note 4) & Design Limit (Note 5) & Tested Limit (Note 4) & Design Limit (Note 5) & \\
\hline \multirow[t]{16}{*}{Output Swing} & \multirow[t]{4}{*}{\[
\begin{aligned}
& \mathrm{V}+=5 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } \mathrm{V}+/ 2
\end{aligned}
\]} & \multirow[t]{2}{*}{4.87} & 4.82 & & 4.82 & 4.79 & 4.78 & 4.76 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min} \\
\hline
\end{gathered}
\]} \\
\hline & & & 4.77 & & & & & & \\
\hline & & \multirow[t]{2}{*}{0.10} & 0.15 & & 0.15 & 0.17 & 0.19 & 0.21 & \multirow[t]{2}{*}{\[
\begin{gathered}
V \\
\max
\end{gathered}
\]} \\
\hline & & & 0.19 & & & & & & \\
\hline & \multirow[t]{4}{*}{\[
\begin{aligned}
& V+=5 V \\
& R_{L}=600 \Omega \text { to } V+/ 2
\end{aligned}
\]} & \multirow[t]{2}{*}{4.61} & 4.41 & & 4.41 & 4.31 & 4.27 & 4.21 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} \\
\min
\end{gathered}
\]} \\
\hline & & & 4.24 & & & & & & \\
\hline & & \multirow[t]{2}{*}{0.30} & 0.50 & & 0.50 & 0.56 & 0.63 & 0.69 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\]} \\
\hline & & & 0.63 & & & & & & \\
\hline & \multirow[t]{4}{*}{\[
\begin{aligned}
& V^{+}=15 \mathrm{~V} \\
& R_{L}=2 \mathrm{k} \Omega \text { to } \mathrm{V}+/ 2
\end{aligned}
\]} & \multirow[t]{2}{*}{14.63} & 14.50 & & 14.50 & 14.44 & 14.37 & 14.32 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} \\
\min
\end{gathered}
\]} \\
\hline & & & 14.40 & & & & & & \\
\hline & & \multirow[t]{2}{*}{0.26} & 0.35 & & 0.35 & 0.40 & 0.44 & 0.48 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} \\
\max
\end{gathered}
\]} \\
\hline & & & 0.43 & & & & & & \\
\hline & \multirow[t]{4}{*}{\[
\begin{aligned}
& V+=15 V \\
& R_{L}=600 \Omega \text { to } V+/ 2
\end{aligned}
\]} & \multirow[t]{2}{*}{13.90} & 13.35 & & 13.35 & 13.15 & 12.92 & 12.76 & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{V} \\
\mathrm{~min}
\end{gathered}
\]} \\
\hline & & & 13.02 & & & & & & \\
\hline & & \multirow[t]{2}{*}{0.79} & 1.16 & & 1.16 & 1.32 & 1.45 & 1.58 & \multirow[t]{2}{*}{V max} \\
\hline & & & 1.42 & & & & & & \\
\hline \multirow[t]{4}{*}{Output Current
\[
\mathrm{V}^{+}=5 \mathrm{~V}
\]} & \multirow[t]{2}{*}{Sourcing, \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\)} & \multirow[t]{2}{*}{22} & 16 & & 16 & 14 & 13 & 11 & \multirow[t]{2}{*}{\begin{tabular}{l}
mA \\
\(\min\)
\end{tabular}} \\
\hline & & & 12 & & & & & & \\
\hline & \multirow[t]{2}{*}{Sinking, \(\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}\)} & \multirow[t]{2}{*}{21} & 16 & & 16 & 14 & 13 & 11 & \multirow[t]{2}{*}{\begin{tabular}{l}
mA \\
min
\end{tabular}} \\
\hline & & & 12 & & & & & & \\
\hline \multirow[t]{4}{*}{Output Current
\[
V^{+}=15 \mathrm{~V}
\]} & \multirow[t]{4}{*}{\begin{tabular}{l}
Sourcing, \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) \\
Sinking, \(V_{O}=13 V\)
\end{tabular}} & \multirow[t]{2}{*}{40} & 19 & & 28 & 25 & 23 & 21 & \multirow[t]{2}{*}{\begin{tabular}{l}
mA \\
\(\min\)
\end{tabular}} \\
\hline & & & 19 & & & & & & \\
\hline & & \multirow[t]{2}{*}{39} & 19 & & 28 & 24 & 23 & 20 & \multirow[t]{2}{*}{\begin{tabular}{l}
mA \\
min
\end{tabular}} \\
\hline & & & 19 & & & & & & \\
\hline \multirow[t]{2}{*}{Supply Current} & \multirow[t]{2}{*}{All Four Amplifiers} & \multirow[t]{2}{*}{1.5} & 2.2 & & 2.2 & 2.6 & 2.7 & 2.9 & \multirow[t]{2}{*}{\begin{tabular}{l}
mA \\
min
\end{tabular}} \\
\hline & & & 2.9 & & & & & & \\
\hline
\end{tabular}

AC Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multirow[b]{2}{*}{Typ} & \multicolumn{2}{|l|}{LMC660AM} & \multicolumn{2}{|l|}{LMC660AI} & \multicolumn{2}{|l|}{LMC660C} & \multirow[b]{2}{*}{Units} \\
\hline & & &  &  &  &  &  &  & \\
\hline \multirow[t]{2}{*}{Slew Rate} & \multirow[t]{2}{*}{(Note 7)} & \multirow[t]{2}{*}{1.1} & 0.8 & & 0.8 & 0.6 & & 0.7 & \multirow[t]{2}{*}{\(\mathrm{V} / \mu \mathrm{s}\) min} \\
\hline & & & 0.5 & & & & & & \\
\hline Gain-Bandwidth Product & & 1.4 & & & & & & & MHz min \\
\hline Phase Margin & & 50 & & & & & & & Deg \\
\hline Gain Margin & & 17 & & & & & & & dB \\
\hline Amp-to-Amp Isolation & (Note 8) & 130 & & & & & & & dB \\
\hline Input Referred Voltage Noise & \(\mathrm{F}=1 \mathrm{kHz}\) & 22 & & & & & & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline Input Referred Current Noise & \(\mathrm{F}=1 \mathrm{kHz}\) & 0.0002 & & & & & & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline Total Harmonic Distortion & \[
\begin{aligned}
& \mathrm{F}=10 \mathrm{kHz}, A_{V}=-10 \\
& R_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}=8 \mathrm{~V}_{\mathrm{PP}}
\end{aligned}
\] & 0.01 & & & & & & & \% \\
\hline
\end{tabular}

Note 1: Applies to both single supply and split supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of \(150^{\circ} \mathrm{C}\).
Note 2: The junction-to-ambient thermal resistance of the molded plastic DIP \((N)\) is \(75^{\circ} \mathrm{C} / \mathrm{W}\)., the molded plastic \(\mathrm{SO}(\mathrm{M})\) package is \(105^{\circ} \mathrm{C} / \mathrm{W}\)., and the cavity DIP (D) package is \(92^{\circ} \mathrm{C} / \mathrm{W}\). All numbers apply for packages soldered directly into a PC board.
Note 3: Unless otherwise specified, all limits guaranteed for \(T_{A}=T_{J}=25^{\circ} \mathrm{C}\). Boldface limits apply at the temperature extremes. \(\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}\), \(\mathrm{V}_{\mathrm{CM}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=\mathrm{V}^{+} / 2\), and \(\mathrm{R}_{\mathrm{L}}>1 \mathrm{M} \Omega\) unless otherwise specified.
Note 4: These limits are guaranteed and are used in calculating outgoing AQL.
Note 5: These limits are guaranteed, but are not used in calculating outgoing AQL.
Note 6: \(\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=7.5 \mathrm{~V}\) and \(\mathrm{R}_{\mathrm{L}}\) connected to 7.5 V . For Sourcing tests, \(7.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 11.5 \mathrm{~V}\). For Sinking tests, \(2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 7.5 \mathrm{~V}\).
Note 7: \(\mathrm{V}^{+}=15 \mathrm{~V}\). Connected as Voltage Follower with 10 V step input. Number specified is the slower of the positive and negative slew rates.
Note 8: Input referred. \(\mathrm{V}^{+}=15 \mathrm{~V}\) and \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) connected to \(\mathrm{V}^{+} / 2\). Each amp excited in turn with 1 kHz to produce \(\mathrm{V}_{\mathrm{O}}=13 \mathrm{~V}_{\mathrm{PP}}\).
Note 9: The specifications in the Design Limit column reflect the true performance of the part, while those in the Tested Limit column are degraded to allow for the unavoidable inaccuracies involved in cost-effective high-speed automatic testing.

\title{
LMC668A/LMC668 Chopper Stabilized Operational Amplifier
}

\section*{General Description}

The LMC668 is a high performance versatile chopper-stabilized amplifier with low input offset voltage. This low offset is achieved through a nulling scheme that provides continuous error correction. A nulling amplifier alternately nulls itself and the main amplifier. Two external capacitors are used to store the correcting voltages on the amplifier nulling inputs. The LMC668 has exceptionally low offset drift over time and temperature. The nulling circuit also provides for very high open loop gain, CMRR, and PSRR at low frequencies.
The clock oscillator and all the other control circuitry are completely self contained. The 14-pin version has an Internal/External Clock select pin and an External Clock In pin for use in applications requiring synchronized or special chopping frequencies. The 8 -pin version does not allow for an external clock or the output clamp. Both versions are pin compatible replacements for the ICL7650 series of parts.

\section*{Features}
- Low input offset voltage
a High gain, CMRR and PSRR
w Low offset voltage drift with time and temperature
- Low DC input bias current
- Low intermodulation effects

\section*{Key Specifications}
\begin{tabular}{|c|c|}
\hline Input offset voltage & \(< \pm 5 \mu \mathrm{~V}\) \\
\hline - DC input bias current & \(<60 \mathrm{pA}\) \\
\hline - Large signal voltage gain & \(>10^{6} \mathrm{~V} / \mathrm{V}\) \\
\hline - Common mode rejection ratio & \(>120 \mathrm{~dB}\) \\
\hline 国 Power supply rejection ratio & \(>120 \mathrm{~dB}\) \\
\hline . Internal chopping frequency & Typ 200 Hz \\
\hline
\end{tabular}

\section*{Ordering Information}
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Part } & Temp Range & Package \\
\hline LMC668ACJ & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 14 pin CERDIP \\
LMC668CJ & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 14 pin CERDIP \\
LMC668ACJ-8 & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 8 pin CERDIP \\
LMC668CJ-8 & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 8 pin CERDIP \\
LMC668ACN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 14 pin Plastic \\
LMC668CN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 14 pin Plastic \\
LMC668ACN-8 & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 8 pin Plastic \\
LMC668CN-8 & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 8 pin Plastic \\
\hline
\end{tabular}

\section*{Connection Diagram}

Inverting Amplifier with Optional Clamp


LMC668-8


TL/H/9128-2
Top View

LMC668


TL/H/9128-9

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage (V+ to \(\mathrm{V}^{-}\))
18 V
Input Voltage \(\quad\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)\) to \(\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right)\)
Voltage on Oscillator Control Pins \(\quad \mathrm{V}+\) to \(\mathrm{V}^{-}\)
Except EXT CLOCK IN: \(\quad\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)\) to \(\left(\mathrm{V}^{+}-6.0 \mathrm{~V}\right)\)
Duration of Output Short Circuit Indefinite
Current into any pin 10 mA
—while operating (Note 2) \(\quad 100 \mu \mathrm{~A}\)
\begin{tabular}{lr} 
Lead Temperature (Soldering, 10 sec .) & \(300^{\circ} \mathrm{C}\) \\
ESD Susceptibility (Note 4) & 1500 V \\
Power Dissipation (Note 3) & \\
CERDIP J Package & 500 mW \\
Plastic N Package & 375 mW \\
Operating Temperature Range & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}\) \\
LMC668ACJ/CJ & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
LMC668ACN/CN & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature & \(125^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics: Vsupply \(= \pm 5 \mathrm{~V}\) unless otherwise noted. Boldface limits apply over temperature, \(\mathbf{T}_{\text {MIN }} \leq \mathbf{T}_{\mathbf{A}} \leq \mathbf{T}_{\text {MAX }}\). For all others limits \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LMC668A} & \multicolumn{3}{|c|}{LMC668} & \multirow[b]{2}{*}{Limit Units} \\
\hline & & & \[
\begin{array}{|c|}
\hline \text { Typ } \\
\text { (Note 5) }
\end{array}
\] & Tested
Limit
(Note 6) & Design Limit (Note 7) & \[
\begin{gathered}
\text { Typ } \\
\text { (Note 5) }
\end{gathered}
\] & Tested
Limit
(Note 6) & Design Limit (Note 7) & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & OV Common Mode & \(\pm 1\) & \(\pm 5\) & \(\pm 15\) & \(\pm 1\) & \(\pm 10\) & \(\pm 20\) & \(\mu \mathrm{V}\) \\
\hline \[
\frac{\Delta \mathrm{V}_{\mathrm{OS}}}{\Delta \mathrm{~T}}
\] & Average Temperature Coefficient of Input Offset Voltage & CJ Suffix Parts CN Suffix Parts & \[
\begin{aligned}
& \pm 0.05 \\
& \pm 0.05
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 0.05 \\
& \pm 0.05
\end{aligned}
\] & & & \begin{tabular}{l}
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \({ }^{\text {Bias }}\) & Input Bias Current & OV Common Mode & \(\pm 20\) & \(\pm 60\) & & \(\pm 20\) & \(\pm 60\) & & pA \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & & 1012 & & & 1012 & & & \(\Omega\) \\
\hline Avol & Large Signal Voltage Gain & \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega\) & \(5 \times 10^{6}\) & \(1 \times 10^{6}\) & \(0.5 \times 10^{6}\) & \(5 \times 10^{6}\) & 1x106 & \(0.5 \times 10^{6}\) & V/V \\
\hline \(V_{\text {OUT }}\) & Output Voltage Swing & \[
\begin{array}{|l}
\left.\hline \begin{array}{l}
\text { Clamp not } \\
\text { Connected }
\end{array}\right\} \mathrm{R}_{\mathrm{L}}=100 \mathrm{~K} \Omega \\
\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \pm 4.85 \\
& \pm 4.95 \\
& \hline
\end{aligned}
\] & \(\pm 4.7\) & \(\pm 4.7\) & \[
\begin{aligned}
& \pm 4.85 \\
& \pm 4.95 \\
& \hline
\end{aligned}
\] & \(\pm 4.7\) & \(\pm 4.7\) & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMVR & Common Mode Voltage Range & & \[
\begin{gathered}
-5.2 \text { to } \\
+2.0
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline-5.0 \text { to } \\
+1.6 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline-5.0 \text { to } \\
+1.6 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline-5.2 \text { to } \\
+2.0 \\
\hline
\end{array}
\] & \[
\begin{gathered}
-5.0 \text { to } \\
+1.6
\end{gathered}
\] & \[
\begin{gathered}
\hline-5.0 \text { to } \\
+1.6 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMRR & Common Mode Rejection Ratio & \(\mathrm{CMVR}=-5 \mathrm{~V}\) to +1.6 V & 125 & 120 & 107 & 125 & 110 & 107 & dB \\
\hline PSRR & Power Supply Rejection Ratio & \(\pm 3 \mathrm{~V}\) to \(\pm 8 \mathrm{~V}\) & 130 & 120 & 108 & 130 & 120 & 108 & dB \\
\hline \(\mathrm{V}+\) to V - & Operating Supply Range (Note 1) & & & \[
\begin{gathered}
4.5 \text { to } \\
16 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
4.5 \text { to } \\
16
\end{gathered}
\] & & \[
\begin{gathered}
4.5 \text { to } \\
16 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
4.5 \text { to } \\
16 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline ISUPP & Supply Current & No Load & 1.8 & 3.5 & 3.5 & 1.8 & 3.5 & 3.5 & mA \\
\hline \(\mathrm{f}_{\text {CLK }}\) & Internal Chopping Frequency & pins 13 and 14 open (14 pin DIP) & 200 & \[
\begin{array}{r}
120 \\
\text { to } 375 \\
\hline
\end{array}
\] & \[
\begin{gathered}
70 \\
\text { to } 375 \\
\hline
\end{gathered}
\] & 200 & \[
\begin{gathered}
120 \\
\text { to } 375
\end{gathered}
\] & \[
\begin{gathered}
70 \\
\text { to } 375
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{Hz} \\
& \mathrm{~Hz}
\end{aligned}
\] \\
\hline & Clamp ON Current (Note 8) & \(\mathrm{R}_{\mathrm{L}}=100 \mathrm{~K} \Omega\) & 70 & \[
\begin{gathered}
25 \text { to } \\
200 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 25 \text { to } \\
& 200
\end{aligned}
\] & 70 & \[
\begin{gathered}
25 \text { to } \\
200 \\
\hline
\end{gathered}
\] & 25 to 200 & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline & Clamp Off Current (Note 8) & -4.0V < Vout < + 4.0V & 1 & & & 1 & & & pA \\
\hline \(\mathrm{e}_{\mathrm{n}}\) & Input Noise Voltage & Rs \(=100 \Omega, 0\) to 10 Hz & 2 & & & 2 & & & \(\mu \mathrm{Vp}\)-p \\
\hline In & Input Noise Current & \(\mathrm{f}=10 \mathrm{~Hz}\) & 0.01 & & & 0.01 & & & \(\mathrm{pA} / \sqrt{\mathrm{HZ}}\) \\
\hline GBW & Unity Gain Bandwidth & & 1.0 & & & 1.0 & & & MHz \\
\hline SR & Slew Rate & \(C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega\) & 2.5 & & & 2.5 & & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow[t]{3}{*}{\(\mathrm{tr}_{\mathrm{r}}\)} & Rise Time & & 0.2 & & & 0.2 & & & \(\mu \mathrm{S}\) \\
\hline & Overshoot & & 20 & & & 20 & & & \% \\
\hline & Offset Voltage vs Time & & 100 & & & 100 & & & nV/mth \\
\hline
\end{tabular}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating ratings.
Note 2: To avoid possible destructive latchup, currents greater than \(100 \mu \mathrm{~A}\) should not be forced into the input pins.
Note 3: The maximum allowable power dissipation must be derated at elevated temperatures and is dictated by \(T_{J M A X}, \Theta_{J A}\), and ambient temperature, \(T_{A}\). The maximum allowable power dissipation at any temperature is \(P_{D}=\left(T_{J M A X}-T_{A}\right) / \Theta_{J A}\) or the number given in the Absolute Maximum Ratings, whichever is less. \(\Theta_{J A}\) is typically \(120^{\circ} \mathrm{C} / \mathrm{W}\) for the J package and \(140^{\circ} \mathrm{C} / \mathrm{W}\) for the N package.
Note 4: Human body model, 100 pF discharged through a \(1.5 \mathrm{k} \Omega\) resistor.
Note 5: Specifications in the "Typical" column are at \(25^{\circ} \mathrm{C}\) and represent the most likely parametric norm.
Note 6: Tested and guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 7: Guaranteed and not 100\% production tested. These limits are not used to calculate outgoing quality levels.
Note 8: See Output Clamp discussion in Application Hints.

\section*{Typical Performance Characteristics}


\section*{Typical Performance Characteristics (Continued)}


Voltage Follower Large Signal Pulse Response


TL/H/9128-4

\section*{Application Hints}

\section*{THEORY OF OPERATION}

Figure 1 shows a simplified block diagram of the LMC668's analog signal path. The circuit effectively consists of two amplifiers, some MOS switches, and a pair of external capacitors. The "main amplifier" is a conventional MOS operational amplifier and is connected to the external feedback components. This amplifier is always active. The "null amplifier' has its inverting input connected to the main amplifier's inverting input. The null amplifier's non-inverting input is switched between the main amplifier's two inputs. Each amplifier also has an additional input pin that can be use to adjust \(V_{\text {Os. }}\)
In operation, the null amplifier's inputs are first shorted together, and its output is connected to its \(V_{O S}\) input. This creates a negative feedback loop that adjusts the input \(V_{O S}\)
to zero. When switches A' and B' are opened, the correction voltage at the \(\mathrm{V}_{\mathrm{OS}}\) input is stored by capacitor \(\mathrm{C}_{\mathrm{A}}\), holding the null amplifier offset voltage at zero. Switch B is then closed, shorting the main amplifier's non-inverting input to the null amplifier's non-inverting input. Since the main amplifier is enclosed in the external feedback loop, its two inputs should ideally be at the same voltage. Any voltage difference between the main amplifier's inputs will be amplified by the nulling amplifier and applied to the main amp's \(V_{O S}\) adjust pin. The closed loop system reaches equilibrium when the main amplifier's input \(\mathrm{V}_{\mathrm{OS}}\) equals zero. The correction voltage for the main amplifier is stored on \(\mathrm{C}_{\mathrm{B}}\), and the entire process repeats at the chopping frequency (around 200 Hz ).


FIGURE 1. Block Diagram of LMC668 Analog Signal Path

\section*{Application Hints (Continued)}

Figure 2 shows a simplified schematic of the block diagram in Figure 1. Note that transistor P1 serves as the inverting input for both the main amplifier and the null amplifier. Note also that the "back gate" substrate connections on transistors N1 and N2 are the \(\mathrm{V}_{\mathrm{OS}}\) adjust inputs. Increasing the back gate voltage on these transistors increases the channel conductivity, but to a lesser degree than would be caused by an equivalent voltage change at the "normal" gate.

\section*{INTERMODULATION}

An ideal operational amplifier has infinite gain at all frequencies, so that when feedback is applied, the voltage differential between the two inputs will be zero. A real amplifier has finite gain that decreases with increasing frequency, resulting in a small voltage across the inputs that increases with signal frequency. In a typical chopper-stabilized amplifier, the ac voltage is modulated by the chopping frequency, creating spurious output signals at sum and difference frequencies of the input frequency, the chopping frequency, and their harmonics. The LMC668 combats this problem by injecting a compensation signal into the nulling amplifier. This compensation substantially reduces the levels of intermodulation components at the amplifier output.

\section*{OUTPUT CLAMP}

When an operational amplifier is overdriven and clips, the feedback loop opens, and the input differential voltage can
become quite large. This voltage is equivalent to a large input offset voltage, so the LMC668's offset correction circuitry attempts to compensate for it, and the external capacitors are eventually charged to rather high voltages before the correction circuit saturates. When the overdrive is removed the capacitors can't be immediately discharged so the circuit takes a long time to recover from the saturated condition.
The 14-pin version of the LMC668 includes a circuit whose purpose is to prevent excessive overdrive recovery time by introducing a current path from the amplifier output to the inverting input. This current path is inactive until the output voltage approaches the supply voltage. Just before the onset of clipping, the current path becomes active and clamps the output voltage before it saturates. Since the clamping action occurs within the feedback loop, the input differential voltage will remain near zero volts and long recovery times are eliminated. The clamp circuit is brought into operation by connecting the clamp pin (9) to the inverting input (pin 4). For best performance, the parallel combination of the feedback resistors should be \(100 \mathrm{k} \Omega\) or higher. A small feedback capacitor ( \(\approx 10 \mathrm{pF}\) ) may be needed to reduce clamp oscillations.
The only disadvantage to the use of the clamp is a slight reduction in output voltage swing (see Typical Performance curves).


FIGURE 2. Simplified Schematic of the LMC668 Analog Signal Path

\section*{Application Hints (Continued)}


TL/H/9128-8
FIGURE 3. Using External Clock (14-pin LMC668 only). For operation with internal clock, leave pins 13 and 14 open.

\section*{THERMOELECTRIC EFFECTS}

When dissimilar metals come into contact with one another, thermocouples are created that generate dc error voltages. To reduce the effects of thermocouples, temperatures throughout the sensitive parts of the system should be as similar as possible. Circuitry should be enclosed to limit air movement, junctions with high thermoelectric coefficients should be avoided, and power dissipation should be minimized as much as possible to avoid thermal gradients.

\section*{CLOCK CONSIDERATIONS}

The internal clock in the LMC668 is set to oscillate around 400 Hz . This signal is available at pin 12 of the 14 -pin LMC668. The actual chopping rate is half of the clock frequency. The 14-pin version of the device provides the option of using a different clock frequency from an external source. To do this the INT/EXT pin must be tied to \(\mathrm{V}^{-}\)to disable the internal clock (Figure 3). This pin has an internal pull-up, so it may be left open when the internal clock is used. At frequencies below 500 Hz , the external clock's duty cycle is not critical, but above this frequency, a \(60 \%\) to \(80 \%\) positive duty cycle will give better results since the null storage capacitors ( \(\mathrm{C}_{\mathrm{A}}\) and \(\mathrm{C}_{\mathrm{B}}\) ) are charged only on the positive half of the clock waveform. A positive duty cycle ensures that the capacitors will be fully charged and any transients will have settled before they are disconnected from the charging circuitry. The maximum recommended clock frequency is approximately 1 kHz . Higher frequencies should be avoided because the offset voltage is degraded at fast chopping rates. The external clock signal should swing between ground and \(\mathrm{V}+\) for supply voltages up to \(\pm 6 \mathrm{~V}\), and between \(\mathrm{V}^{+}\)and \(\mathrm{V}^{+}-6 \mathrm{~V}\) for higher supplies. Voltages outside of this range may cause damage to the IC.

\section*{EXTERNAL CAPACITORS}
\(C_{A}\) and \(C_{B}\) should be connected from the \(C_{A}\) and \(C_{B}\) pins to the \(\mathrm{C}_{\mathrm{R}}\) pin. Where possible, the outside foil leads should be connected to \(\mathrm{C}_{\mathrm{R}}\). If the internal 200 Hz clock is used, the capacitors should be \(0.1 \mu \mathrm{~F}\). The optimum capacitance varies inversely with chopping frequency. Good quality film capacitors (mylar, polypropylene, polystyrene, polycarbonate, etc.) will give best results. Capacitors with low dielectric absorption (polypropylene and polystyrene) yield the fastest initial settling and turn-on performance. Ceramic capacitors may be adequate in some applications, but these may require several seconds to settle to very low offset values.

\section*{LOAD IMPEDANCE}

The LMC668 output stage has a relatively high ( \(18 \mathrm{k} \Omega\) ) output impedance, so the load impedance will have a strong influence on amplifier performance. This is illustrated in the Typical Performance Curves showing open-loop gain for two different load resistors. It is recommended that the load impedance be kept above \(10 \mathrm{k} \Omega\) to avoid drastic loss of gain, especially at high frequencies. This load resistance will result in a smooth first-order rolloff in the open-loop gain from 0.1 Hz to 2 MHz , with phase errors under \(10^{\circ}\) in the transition region where the main amplifier takes over from the null amplifier.

\section*{LEAKAGE CURRENTS AND INPUT GUARDING}

When the low input bias currents of the LMC668 are essential to an application, it is important to take special steps to reduce external sources of leakage currents. Circuit boards must be thoroughly cleaned with appropriate solvents and blown dry with compressed air, and the cleaned traces should be coated with epoxy or silicone rubber to prevent contamination.
Leakage currents due to circuit board traces at supply potentials near the input pins can be excessive for some applications, and these can be minimized by using a guard ring around the input pins. This ring should be tied to a voltage that is near the voltage on the input pins. It will absorb most of the leakage currents from high potential pins and traces.

\section*{OUTPUT GLITCHES}

The CMOS switches in the LMC668, like all analog switches, produce transients when they are turned on or off. These transients are minimized by careful balancing of the internal switches, but they will still couple to the amplifier output. The transients can be minimized by keeping source impedances low. Input referred glitches on the order of \(100 \mu \mathrm{~V}\) are typical with a source impedance of \(10 \mathrm{k} \Omega\) and \(\mathrm{Av}=1000\). Glitch amplitude increases with higher source resistance and decreases when the clamp circuit is used. At low gains ( \(\mathrm{Av}<10\) ), output glitch amplitude is not as strongly dependent on gain. Typical output glitch amplitudes for \(R_{1}=R_{2}=100 \mathrm{k} \Omega\) (Figure 3), are 100 mV to \(150 \mathrm{mVp}-\mathrm{p}\).

National

\section*{LMC669 Auto-Zero}

\section*{General Description}

The LMC669 uses sampled-data techniques to reduce the input offset voltage ( \(V_{\mathrm{OS}}\) ) of an amplifier or system to approximately \(5 \mu \mathrm{~V}\). A four-stage comparator samples the summing node of an inverting-amplifier and generates a correction voltage that is applied to the amplifier's non-inverting input. The offset correction is independent of time, temperature, and supply voltage, and requires no initial or periodic user offset adjustments.
The user may also adjust clock frequency, sample rate, and the correction voltage's step size and magnitude.
The Auto-Zero operates on supply voltages of \(\pm 8 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\) with a quiescent current of 3 mA .

The use of the LMC669 does not limit the performance of the amplifier it is used with. Full use of the gain-bandwidth product, slew rate, and DC gain is retained.
The LMC669 can be used as a precision comparator with a latched, open drain output, or as a low-offset inverting operational amplifier for low-speed applications.

\section*{Features}
- 5 microvolts typical offset voltage
- Temperature independent offset correction
- Internal or external clocking
- Automatic and continuous offset voltage correction
- High voltage CMOS-up to \(\pm 20 \mathrm{~V}\) supplies

\section*{Typical Application}

 Input Current (Note 3) INREF, IN1 and IN2
\begin{tabular}{lr} 
Power Dissipation (Note 4) & 500 mW \\
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temp. (soldering, 10 seconds) & \(300^{\circ} \mathrm{C}\)
\end{tabular}
Operating Ranges (Notes 1 \& 2)

Temperature Range
\(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}\)
LMC669D
Positive Supply Voltage
\(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\)
\[
+8 \mathrm{~V} \text { to }+20 \mathrm{~V}
\]
\[
-8 \mathrm{~V} \text { to }-20 \mathrm{~V}
\]

INREF, IN1 and IN2 Voltage (Note 5)
\[
-200 \mathrm{mV} \text { to }+2 \mathrm{~V}
\]
-200 mV to +2 V
ESD rating to be determined.

Electrical Characteristics the following speciications apply for \(\mathrm{V}^{+}=+15 \mathrm{~V}\), and \(\mathrm{V}^{-}=-15 \mathrm{~V}\) unless otherwise specified. Boldface limits apply for \(T_{\text {min }}\) to \(T_{\text {max }}\); all other limits \(T_{A}=T_{J}=25^{\circ} \mathrm{C}\).


Electrical Characteristics The following specifications apply for \(\mathrm{V}^{+}=+15 \mathrm{~V}\), and \(\mathrm{V}^{-}=-15 \mathrm{~V}\) unless otherwise specified. Boldface limits apply for \(\mathbf{T}_{\text {min }}\) to \(\mathbf{T}_{\mathbf{M A X}}\); all other limits \(\mathrm{T}_{\mathbf{A}}=\mathrm{T}_{\mathbf{J}}=25^{\circ} \mathrm{C}\). (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & \multicolumn{2}{|l|}{Parameter} & Conditions & Typical (Note 6) & Tested Limit (Note 7)
\[
\text { (Note } 7
\] & Design Limit (Note 8) & Units \\
\hline \multirow[t]{2}{*}{\(\mathrm{IS}^{-}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Maximum Negative Supply Current}} & \multirow[t]{2}{*}{RESET Low,
\[
\mathrm{T}_{\text {CLK }}=50 \mu \mathrm{~s}
\]} & 2.0 & 5.0 & & \multirow[t]{2}{*}{mA} \\
\hline & & & & & 7.0 & & \\
\hline \(\mathrm{f}_{S}\) & \multicolumn{2}{|l|}{Maximum Sample Rate} & RESET Low, Internal Clock & 100 & 66.6 & 56 & kHz \\
\hline \multirow[t]{2}{*}{\({ }_{\text {f CLK }}\)} & \multirow[t]{2}{*}{Clock Frequency Range} & min & & 100 & & 100 & Hz \\
\hline & & max & & 100 & & 100 & kHz \\
\hline \(\mathrm{T}_{\mathrm{R}}\) & \multicolumn{2}{|l|}{Minimum RESET Pulse Width} & & 80 & 150 & 175 & ns \\
\hline \multirow[t]{4}{*}{\(\mathrm{V}_{\mathrm{TH}}\)} & \multirow[t]{4}{*}{Digital Input Threshold Voltage} & High (min) & & 2.9 & 3.5 & & V \\
\hline & & Low (max) & & 2.9 & 1.5 & & V \\
\hline & & High (min) & & 3.5 & 4.0 & & V \\
\hline & & Low (max) & & 1.5 & 1.0 & & V \\
\hline \multirow[t]{4}{*}{\(\mathrm{I}_{\mathrm{D}, ~}\)} & \multirow[t]{4}{*}{T1, T2, \(\overline{\text { RESET, }}\) \& CLK Maximum Digital Input Current} & \multirow[t]{2}{*}{High} & & 1.0 & & & pA \\
\hline & & & & & 1.0 & & \(\mu \mathrm{A}\) \\
\hline & & \multirow[t]{2}{*}{Low} & & 1.0 & & & pA \\
\hline & & & & & 1.0 & & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are with respect to AGND.
Note 3: This input current will exist only when an input is driven to a voltage greater than ( \(\mathrm{V}++0.2 \mathrm{~V}\) ) or less than -0.2 V . It is due to internal diode clamps at the inputs turning on. If the current is limited to 20 mA , the overdrive will not be harmful to the LMC669.
Note 4: The typical junction-to-ambient thermal resistance \(\left(\theta_{\mathrm{JA}}\right)\) of the 16 pin J package is \(80^{\circ} \mathrm{C} / \mathrm{W}\).
Note 5: If input currents are limited, input voltages may be driven beyond these limits and the device will still be functional. The comparator output will be correct as long as the voltage on either the INREF pin or the two input \(\operatorname{IN} 1 \& \operatorname{IN} 2\) pins is between -200 mV and +2 V .
Note 6: Typicals are at \(25^{\circ} \mathrm{C}\) and represent most likely parametric norm.
Note 7: Guaranteed and 100\% tested.
Note 8: Guaranteed, but not \(100 \%\) production tested. These limits are not used to calculate outgoing quality levels.
Note 9: The LMC669CD exhibits a warm-up drift of approximately \(3 \mu \mathrm{~V}\) to \(5 \mu \mathrm{~V}\) in the negative direction. There are two factors that work together to cause this. Firstly, as the die becomes warm, a temperature gradient forms between pin 2 and pins 1 and 16 . Secondly, a thermocouple is created between the metal of the leadframe and the metal of the wire (usually copper) used to connect the IC to a circuit. It takes about 6 minutes for the drift to stabilize. The \(N\) and \(M\) packages do not exhibit this drift because their leadframes are \(90 \%\) copper.

\section*{Typical Performance Characteristics}


\section*{Connection Diagram}



TL/H/8561-17
Top View
These pins must be connected as shown to
ensure compatibility with future parts.

Pin Description LMC669 Numbers in () are for 16-pin package

\section*{Pin}

IN1, IN2
1,20
\((1,16)\)

\section*{Description}

These are the inputs to the Auto Zero's comparator. They should be tied together and connected to the summing node of the host operational amplifier (op amp). One set of inputs, either IN1 and IN2 or INREF, must be between +2 volts and ground while the other can go to \(\mathrm{V}+\) (also refer to notes 3 and 5).

\section*{Description}

This is the input for the comparator's reference voltage. Correction of \(\mathrm{V}_{\mathrm{os}}\) is accomplished by connecting this pin to a good clean system ground of its own. One set of inputs, either IN1 and IN2 or INREF, must be between +2 volts and ground while the other can go to \(V+\) (also refer to notes 3 and 5).
\begin{tabular}{|c|c|}
\hline \multirow[t]{2}{*}{AGND \({ }^{\text {Pin }}\)} & Description \\
\hline & These act to shield the \(\operatorname{IN} 1, \mathrm{I} 2\), and \\
\hline 3,19 & INREF connections from stray \\
\hline \((3,15)\) & capacitance and leakage which could degrade the part's performance. They should be connected to a high quality ground. \\
\hline DGND & Provides a separate ground for the \\
\hline 18 & internal digital circuitry to prevent noise \\
\hline \multirow[t]{2}{*}{(14)} & from corrupting the comparator inputs. \\
\hline & It should have its own ground connection. \\
\hline COMPOUT & This is the latched output from the \\
\hline 5 & internal comparator. It is an open drain \\
\hline \multirow[t]{6}{*}{(4)} & which can be left unconnected if not \\
\hline & needed. Its response time is equal to the sample rate's period. The rise time, \\
\hline & from \(10 \%\) to \(90 \%\), is nominally 500 ns \\
\hline & with a \(10 \mathrm{k} \Omega\) pull-up resistor. The output \\
\hline & is typically capable of swinging from \\
\hline & +0.25 (at 1 mA\()\) to +25 volts. \\
\hline OUTREF & Output reference; for proper integrator \\
\hline 6 & operation this input should be \\
\hline \multirow[t]{3}{*}{(5)} & connected to a good system ground, \\
\hline & such as the ground to which INREF is \\
\hline & \\
\hline OUTPUT & This is the LMC669's integrator output. \\
\hline 8 & It can swing from -12 to +12 volts in \\
\hline \multirow[t]{2}{*}{(7)} & 0.2 volt steps with a \(\geq 10 \mathrm{~K} \Omega\) load and \\
\hline & no external integrating capacitor. \\
\hline CAP & When a capacitor is used to decrease \\
\hline 7 & the correction voltage's step size, it is \\
\hline \multirow[t]{2}{*}{(6)} & connected between CAP and OUTPUT. \\
\hline & It parallels an internal 10 pF capacitor. \\
\hline CLK & External clock input/internal adjust. \\
\hline 12 & The frequency of the internal clock \\
\hline \multirow[t]{11}{*}{(9)} & (nominally 100 kHz ) may be reduced \\
\hline & with an external capacitor or an \\
\hline & external clock connected to the CLK \\
\hline & input. The logic thresholds for this input \\
\hline & are 4 volts for a logic high and 1 volt for \\
\hline & logic low. The internal clock can be \\
\hline & stopped by applying a logic high, \\
\hline & through a diode, to the CLK input. \\
\hline & When a logic low is applied to the \\
\hline & diode, the internal clock runs freely. \\
\hline & (See Figure 3) \\
\hline RESET & Comparator reset. At power-up, or \\
\hline 13 & when \(\overline{\text { RESET }}\) is pulled low during \\
\hline \multirow[t]{3}{*}{(10)} & normal operation, the Auto Zero will run \\
\hline & at its fastest sample rate. This allows \\
\hline & for the quickest \(V_{\text {os }}\) nulling. \\
\hline 4 & Leave this pin unconnected. \\
\hline 9, 10 & Connect these pins together. \\
\hline 14 & Connect to analog ground. \\
\hline
\end{tabular}
 to the power supply pins.

\section*{Application Hints \\ 1.0 INTRODUCTION}

In its standard application shown in Figure 1, the LMC669 continuously samples the summing node of an inverting amplifier and generates a correction voltage for the amplifier's non-inverting input, nulling the amplifier's input offset voltage \(\left(\mathrm{V}_{\text {os }}\right)\) to \(5 \mu \mathrm{~V}\). The offset correction is independent of time, temperature, and supply voltage. The LMC669 eliminates the need for initial or periodic offset adjustments, compensates for \(\mathrm{V}_{\text {os }}\) drift due to temperature changes, allows the use of greater DC gain, and increases immunity to changes in power supply voltages.
At the input of the LMC669 is a sampled-data differential comparator with very low offset voltage. When the comparator samples the summing node voltage and determines that it is not at ground, the LMC669's output generates a small voltage step in the opposite direction of the error. The size of the step and the sample rate are user-selectable. The correction voltage continues to step up or down until the summing node is within the VOS of the LMC669-typically \(5 \mu \mathrm{~V}\). At this point the Auto Zero continues to monitor the summing node and perform any needed corrections. An internal divider generates five different sampling rates for any given clock frequency.
The only external parts needed for \(\mathrm{V}_{\text {os }}\) correction of most amplifiers are two resistors and one capacitor. Since the capacitor is in the feedback loop of an integrator, it should be a low leakage type (polycarbonate, polypropylene, polystyrene, mylar, etc.). The tolerance of the resistors and capacitor is not critical ( \(10 \%\) components are satisfactory).

Application Hints (Continued)


TL/H/8561-5
FIGURE 1. Typical Application

\subsection*{1.1 CIRCUIT OPERATION}

At the heart of the LMC669 is a four-stage precision sam-pled-data comparator, shown in Figure 2. The circuit operates by successively zeroing the offset of each stage, resulting in a very high gain amplifier with extremely low input offset voltage.
After a comparator decision is made, the latch is enabled and holds the comparator's output state. At the same time this state appears at COMPOUT. The latch also generates a \(\pm 1 \mathrm{~V}\) signal that charges capacitor \(\mathrm{C}_{1}\) to \(\pm 1 \mathrm{~V} . \mathrm{C}_{1}\) 's charge is then transferred to the integrator's feedback capacitor \(\mathrm{C}_{2}\). Since \(\mathrm{C}_{2}\) is five times larger than \(\mathrm{C}_{1}\), a 200 mV step will appear at the integrator's output. Further reduction of the step size is possible with an external capacitor connected in parallel with \(\mathrm{C}_{2}\) (between OUTPUT and CAP). The integrator output is then attenuated by a resistive divider network before being applied to the external op amp's non-inverting input, completing the offset correction loop.

\subsection*{1.2 CLOCKS}

In order to control the events that take place in the LMC669, an internal Schmitt trigger oscillator generates a 100 kHz clock. This oscillator's frequency can be lowered by connecting a capacitor between the CLK input and ground as in Figure 3c. It can also be overridden by applying an external clock source ( \(\leq 100 \mathrm{kHz}\) ) to the CLK input (Figure 3a). Further, the clock can be halted with a diode connected as shown in Figure 3(b).

The clock signal drives the input of the divider (See Figure 2). Depending on the logic levels at inputs T1, T2, and RESET, the clock can be divided by five different ratios (1, \(4,16,128\), and 1024). The output of the divider triggers the sequencer which controls the auto-zero function.

When the LMC669 is powered-up or reset the internal divider automatically divides by one. This allows the Auto-Zero to operate at maximum sampling rate so that large initial offsets can be rapidly corrected. When the comparator toggles for the first time, this indicates that input null has been achieved and that maximum sample rate is no longer required. The latch then switches the divider from \(\div 1\) to the ratio programmed via T1 and T2. By employing this "two speed" approach the device can move quickly to handle turn-on transients and then shift to the optimum "gear" for long term offset correction. It is also possible to return to the maximum sample rate via the RESET input so that non-power-up transients can be dealt with as well.

\subsection*{1.3 INPUT RANGE}

The IN1, IN2, and INREF inputs can accept signal levels between 0 and +2 V . However, as long as both IN1 and IN2, or INREF, is kept between 0 and 2 V the other input (or inputs) can be taken to \(\mathrm{V}^{+}\)and, if input current limiting ( \(\leq 20 \mathrm{~mA}\) ) is provided, to \(\mathrm{V}^{-}\). In most auto-zero applications IN1 and IN2 will be able to go to these extended limits since INREF will normally be grounded.

\section*{Application Hints (Continued)}


TL/H/8561-6
FIGURE 2. Block Diagram


FIGURE 3. Clock Input. External clock (a), controlling internal clock (b), reducing internal clock frequency (c).

\section*{Application Hints (Continued)}

\subsection*{2.0 APPLICATION CIRCUITS}

The most general application of the Auto-Zero is offset correction of an inverting op amp as shown in Figure 1. The example below shows how the integration capacitor and the resistor divider are chosen.
Determine the maximum expected offset voltage from the op amp characteristics and the requirements of the overall system. The correction voltage swing capability should be greater than or equal to this value. Also select the minimum system resolution and the time that can be allowed to null the initial offset. These will determine the correction voltage step size. The magnitude of the correction voltage ( \(\mathrm{V}_{\text {corr }}\) ) and the step size ( dv ) are defined according to equations 1 and 2 :
\[
\begin{equation*}
\text { Correction voltage }=\mathrm{V}_{\text {corr }}=\mathrm{V}_{\text {out }} \frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}} \tag{1}
\end{equation*}
\]
\(V_{0}\) is typically \(\pm 12 \mathrm{~V}\) for \(\pm 15 \mathrm{~V}\) supplies.
\[
R_{2}=\frac{R_{1} V_{\text {corr }}}{\left(V_{0}-V_{\text {corr }}\right)}
\]
\[
=\frac{10 \mathrm{~K}_{\mathrm{corr}}}{\left(12-\mathrm{V}_{\text {corr }}\right)}
\]
for \(R_{1}=10 \mathrm{k} \Omega\) (For proper operation \(R_{1}+R_{2}\) should be greater than \(10 \mathrm{k} \Omega\).)
\[
\begin{equation*}
\text { step size }=d v=1.0 \mathrm{~V}\left(\frac{C_{1}}{C_{2}+C}\right)\left(\frac{R_{2}}{R_{1}+R_{2}}\right) \tag{2}
\end{equation*}
\]
\[
\begin{equation*}
C=\frac{C_{1} R_{2}}{d v\left(R_{1}+R_{2}\right)}-C_{2} \tag{2a}
\end{equation*}
\]
with \(\mathrm{C}_{1}=2 \mathrm{pF}, \mathrm{C}_{2}=10 \mathrm{pF}, \mathrm{R}_{1}\) and \(\mathrm{R}_{2}\) from Eq. 1 a . \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\) are internal.
A further consideration regarding the selection of step size is resolution: the magnitude of the smallest significant signal. In the case of nulling the \(V_{\text {os }}\) of an op amp used with a digital-to-analog converter (DAC) the smallest signal is the voltage produced by the least-significant bit (LSB). Therefore, the correction voltage's step size would need to be much smaller than the magnitude of the DAC's LSB in order to retain the DAC's desired resolution.
Finally, for proper operation, the sampling period should be longer than the amplifier's settling time. \(10 \mu \mathrm{~s}\) or more should be adequate for most contemporary amplifiers.

\section*{DESIGN EXAMPLE}

As an example, assume that the offset of the op amp in Figure 1 is expected to be no more than 15 mV and the system can tolerate a \(1 \mu \mathrm{~V}\) square wave at a rate equal to the internal clock. Begin by using \(R_{1}\) and \(R_{2}\) to set the maximum correction voltage to 15 mV . The LMC669's output can swing to \(\pm 12\) volts with a \(10 \mathrm{~K} \Omega\) load and a \(\pm 15\) volt power supply. \(R_{1}\) and \(R_{2}\) should be chosen to reduce this to 15 mV :
\[
\begin{aligned}
R_{2}= & \frac{R_{1} V_{\text {corr }}}{V_{0}-V_{\text {corr }}} \\
& =\frac{(10 K)(0.015)}{(12-0.015)} \\
& =12.5 \Omega \approx 13 \Omega \\
& \text { for } \pm 15 \mathrm{~V} \text { supplies and } R_{1}=10 K .
\end{aligned}
\]

Now choose C, the integrator's external feedback capacitor, to set the final step size to \(1 \mu \mathrm{~V}\). Using equation (2a):
\[
C=\frac{C_{1} R_{2}}{d v\left(R_{1}+R_{2}\right)}-C_{2}
\]
with \(R_{1}=10 \mathrm{k} \Omega, \mathrm{R}_{2}=13 \Omega, \mathrm{C}_{1}=2 \mathrm{pF}\), and \(C_{2}=10 \mathrm{pF}\), yields
\[
\mathrm{C} \cong 2500 \mathrm{pF}
\]

The null time for this example, with an amplifier offset of 15 mV , step size of \(1 \mu \mathrm{~V}\), and initial sample rate of 100 kHz , is
\[
\begin{align*}
\text { Null time } & =\frac{V_{\text {OS }}}{(\mathrm{dv})(\text { sample rate })}  \tag{3}\\
& =150 \mathrm{msec}
\end{align*}
\]

If this is too slow, the step size can be increased.

\section*{OP AMP INPUT BIAS CURRENT}

Input bias current should be considered when selecting an op amp that is nulled by the LMC669. If this current is too high, the result is a significant voltage drop across the feedback components and consequent output offset. The Auto Zero will not correct this error since it does not appear as a voltage at the summing node. Therefore, use low resistance feedback networks, or op amps with low input bias current such as the LF156, LF400, and LF411.

\section*{NOISE}

Through careful selection of the sample rate and step size a compromise can be made between noise and null time. Low sample rates achieve low noise but take a long time to null an offset or correct it when a sudden change occurs. High sample rates can quickly null or correct changes in \(V_{\text {os }}\) but do so with an increase in noise. Step size directly affects the null time and the amount of noise introduced: small step sizes ( \(<100 \mathrm{nV}\) ) contribute almost no noise, but result in long null times.
Low noise LMC669 applications are beneficial to instrumentation and audio electronics. An LM833 low noise operational amplifier ( \(4.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) ) with the LMC669 is shown in Figure 4. In this circuit the Auto Zero adds only \(1 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) referred to the amplifier's input. To achieve this the step size is set to 100 nV . The sample rate, with the internal clock free-running, is set to 98 Hz (clock frequency 1024), and input and output filters are added to the LMC669. The input filter prevents switching transients from reaching the amplifier input and the output filter attenuates AC components of the steps at the Auto Zero's output. The filter at the op amp's input also introduces a pole at
\[
F_{p}=\frac{1}{2 \pi\left(R_{i n}+R_{f}\right) C_{f}}
\]
and a zero at
\[
F_{z}=\frac{1}{2 \pi R_{f} C_{f}}
\]

The maximum \(\mathrm{V}_{\mathrm{os}}\) that can be corrected by the circuit in Figure 4 is 12 mV . More offset correction can be obtained while retaining good noise performance by increasing the size of \(R_{2}\) and \(C\) the same percentage. Increasing \(C\) compensates for the reduced attenuation caused by increasing \(\mathrm{R}_{2}\). This allows the step size to remain the same but increases the amount of correction voltage applied to the op amp.

\section*{Application Hints (Continued)}


FIGURE 4. Low Noise Application


TL/H/8561-10

FIGURE 5. Zeroing LM1875 Power Op-Amp

\section*{Application Hints (Continued)}

\section*{POWER AMPLIFIERS}

For applications such as motor control, automated servo systems, and power amplification the LMC669 can also be used with amplifiers other than standard small signal op amps. Figure 5 shows how the Auto Zero can allow an LM1875 audio power amplifier to operate with very low offset. While the sample rate for this configuration is not critical, the LMC669's output step size should be set for less than \(1 \mu \mathrm{~V}\) to ensure low system noise.

\section*{NON-INVERTING AMPLIFIERS AND SYSTEMS}

A variation of the above circuit appears in Figure 6 with the LMC669 operating as a DC-servo integrating feedback loop. This configuration is applicable when the Auto Zero is used with non-inverting op amps amplifying AC-only signals. The output error of the amplifier is reduced to the \(V_{\text {os }}\) of the Auto Zero, typically \(5 \mu \mathrm{~V}\). A filter at the input of the LMC669 limits current and ensures that only DC and very low frequencies
( \(<0.6 \mathrm{~Hz}\) ) are sampled. In this application the output of the op amp is sampled and compared with a reference ground. The correction output from the Auto Zero now replaces the ground reference for the feedback resistor connected to the inverting input.
Systems can also benefit from the Auto Zero. Figure 7 shows how the \(\mathrm{V}_{\text {os }}\) of an MF6 Butterworth low-pass switched capacitor filter is nulled by the LMC669. The Auto Zero's IN1 and IN2 inputs are connected to the MF6's output while INREF is connected to its input. The correction signal is applied to the MF6's \(V_{\text {os }}\) ADJ input. RC low-pass filters ( \(\mathrm{R}_{\mathrm{f} 1}, \mathrm{C}_{\mathrm{f} 1}\) and \(\mathrm{R}_{\mathrm{f} 2}, \mathrm{C}_{\mathrm{f} 2}\) ) are used to reduce \(A C\) signals at the LMC669's inputs and provide current limiting. It is important to set each passive RC filter's cutoff as low as possible, at most 0.1 of the MF6's \(f_{0}\).
This correction makes the MF6 useful in applications calling for good DC accuracy. The MF6's typical 250 mV offset is decreased to \(5 \mu \mathrm{~V}\) with a step size of \(1 \mu \mathrm{~V}\).


FIGURE 6. DC Servo Loop

\section*{Application Hints (Continued)}


TL/H/8561-12
FIGURE 7. Auto zeroing a system. In this case the \(\mathbf{2 5 0} \mathbf{m V}\) offset of a switched-capacitor low-pass filter is corrected by the LMC669.

\section*{MAINTAINING DAC LINEARITY}

The LMC669 is particularly useful for zeroing the offset of an op amp used with a CMOS digital-to-analog converter (DAC). For good linearity the DAC's two outputs (lout and \(\overline{l_{\text {out }}}\) ) must be connected to identical ground potentials. The presence of op amp \(V_{\text {os }}\) (and its drift due to temperature) will degrade the DAC's linearity. Even though the effects of \(V_{\text {os }}\) can be corrected by trimming, a static trim will not be very helpful if the \(\mathrm{V}_{\text {os }}\) changes with respect to temperature.
Figure 8 shows the DAC1208 with a 10V reference driving an LF357. The linearity of this DAC will degrade by \(0.01 \%\) for each millivolt of op amp \(\mathrm{V}_{\text {os }}\). Therefore, the LF357's typical offset of 5 mV will turn the 12-bit DAC1208's \(0.012 \%\) linearity error into \(0.062 \%\). What was a 12 bit linear device now has only 9 bits linearity. The original linearity specification can be retained by connecting an LMC669 to the inputs of the LF357, rendering the non-linearity due to \(\mathrm{V}_{\mathrm{Os}}\) and temperature drift negligible. The DAC is now able to operate at its published linearity specifications independent of \(\mathrm{V}_{\text {os }}\) and temperature.
Figure 9 shows the schematic of a unipolar power DAC. One use of the power DAC is as a digitally controlled power supply having the ability to sink current, in the case of inductive loads, as well as source current. The linearity of the DAC is preserved by the nulling action of the LMC669 connected to the inputs of the LM1875 power amplifier. The
amplifier can generate an output voltage from 0 to 25 volts and a maximum current of 3 amperes. The actual output is determined by
\[
V_{\text {out }}=\frac{-V_{\text {ref }}(D)}{4096}
\]
(" \(D\) " is the value of the digital code, base 10). The magnitude of each step is
\[
1 \mathrm{LSB}=\frac{\left|V_{\text {ref }}\right|}{4096}
\]

Stable operation of the LM1875 is ensured by the RC combination connected to the inverting input.

\section*{LMC669 AS A COMPARATOR}

The LMC669's operation as a comparator is shown in Figure 10. Its input impedance is \(5 \mathrm{k} \Omega\) with 160 pF to ground. For proper operation as a comparator IN1 and IN2, or INREF, should be kept between 0 and 2 V while the other input (or inputs) can be taken to \(\mathrm{V}^{+}\). If input current limiting ( \(\leq 20 \mathrm{~mA}\) ) is provided, the inputs can also go to \(\mathrm{V}^{-}\). (In addition, please refer to notes 3 and 5 under "Electrical Characteristics".)
The open collector output can be pulled-up to typically 25 volts. When the sink current is 1 mA the output can pulldown to 0.25 V . Outputs closer to ground are possible with a larger pullup resistor.


FIGURE 8. Reducing \(\mathbf{V}_{\mathbf{o s}}\)-induced linearity errors in a 12 -bit DAC by \(0.01 \% / \mathbf{m V}\) offset.


TL/H/8561-14
FIGURE 9. Power DAC with \(\pm \mathbf{2 0 V} \mathrm{V}_{\mathrm{p}-\mathrm{p}}\) and 3 A output capabilities.

\section*{Application Hints (Continued)}

\section*{LOW-FREQUENCY, HIGH-GAIN AMPLIFIER}

For applications that require precision high-gain DC and low-frequency performance, the LMC669 can be connected as an amplifier as shown in Figure 11. For a closed-loop gain of -1000 the useful frequency range is typically
\[
F_{\max }=20 \frac{\mathrm{~Hz}}{\mathrm{mV} \text { of step size }}
\]

* \(R=10 \mathrm{~K}\). For inputs greater than 2 volts.

FIGURE 10. Low-Speed Precision Comparator


FIGURE 11. Low Offset, High Gain, Low Frequency Op Amp.

Bandwidth \(\cong 20 \frac{\mathrm{~Hz}}{\mathrm{mV} \text { of step size }}\), sample rate \(=100 \mathrm{kHz}\).
mV of step size

\section*{LP124/LP2902/LP324 Micropower Quad Operational Amplifier}

\section*{General Description}

The LP124 series consists of four independent, high gain internally compensated micropower operational amplifiers. These amplifiers are specially suited for operation in battery systems while maintaining good input specifications, and extremely low supply current drain. In addition, the LP124 has an input common mode range, and output source range which includes ground, making it ideal in single supply applications.
These amplifiers are ideal in applications which include portable instrumentation, battery backup equipment, and other circuits which require good DC performance and low supply current.

\section*{Features}
- Low supply current
- Low offset voltage
- Low input bias current
\(125 \mu \mathrm{~A}\) (max)
- Input common mode to GND
- Interfaces to CMOS logic
- Wide supply range
\(3 V<V+<32 V\)
- Small Outline Package available
- Pin-for-pin compatible with LM124

\section*{Connection Diagram}

Dual-in-Line (J, N) and SO (M)


Order Number LP124J or LP324J See NS Package Number J14A

Simplified Schematic

Order Number LP324M or LP2902M See NS Package Number M14A

Order Number LP324N or LP2902N See NS Package Number N14A
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Absolute Maximum Ratings} & \multicolumn{4}{|l|}{Operating Conditions} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.}} & \multirow[t]{3}{*}{Power Dissipation (Note 3)} & J & Package N & M \\
\hline & & & 500 mW & 500 mW & 500 mW \\
\hline Supply Voltage & 32 V or \(\pm 16 \mathrm{~V}\) & & & & \\
\hline LP2902 & 26 V or \(\pm 13 \mathrm{~V}\) & \(\mathrm{T}_{j} \mathrm{Max}\) & \(150^{\circ} \mathrm{C}\) & \(150^{\circ} \mathrm{C}\) & \(150^{\circ} \mathrm{C}\) \\
\hline Differential Input Voltage & 32 V & \(\theta_{\mathrm{ja}}\) & \(90^{\circ} \mathrm{C} / \mathrm{W}\) & \(90^{\circ} \mathrm{C} / \mathrm{W}\) & \(140^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline LP2902 & 26 V & Operating Temp. Range & (Note 4) & (Note 4) & (Note 4) \\
\hline Input Voltage (Note 1) & -0.3 V to 32V & Storage Temp. Range & & \(\mathrm{C} \leq \mathrm{T} \leq 1\) & \(50^{\circ} \mathrm{C}\) \\
\hline LP2902 & -0.3 V to 26 V & Soldering & & & \\
\hline Output Short-Circuit to GND & Continuous & Information (10 sec.) & \(300^{\circ} \mathrm{C}\) & \(260^{\circ} \mathrm{C}\) & \\
\hline (One Amplifier) (Note 2) & & Vapor Phase (60 sec.) & & & \(215^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{V}+\leq 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & Infrared (15 sec.) & & & \(220^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Electrical Characteristics（Note 5）（Continued）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LP124} & \multicolumn{3}{|r|}{LP2902（Note 8）} & \multicolumn{3}{|c|}{LP324} & \multirow[b]{2}{*}{\begin{tabular}{l}
Units \\
Limits
\end{tabular}} \\
\hline & & & Typ & Tested Limit （Note 6） & Design Limit （Note 7） & Typ & Tested Limit （Note 6） & Design Limit （Note 7） & Typ &  & Design Limit （Note 7） & \\
\hline \(\mathrm{I}_{\text {sink }}\) & \begin{tabular}{l}
Output \\
Short to V \({ }^{+}\)
\end{tabular} & \(\mathrm{V}_{\text {in }}(\mathrm{diff})=1 \mathrm{~V}\) & 15 & \[
\begin{array}{r}
20 \\
\mathbf{2 5} \\
\hline
\end{array}
\] & 35 & 15 & 20 & 35 & 15 & 20 & 35 & mA （Max） \\
\hline \begin{tabular}{l}
\(V_{\text {os }}\) \\
Drift
\end{tabular} & & & 7 & & & 10 & & & 10 & & & \(\mu \mathrm{V} / \mathrm{C}^{\circ}\) \\
\hline Ios Drift & & & 5 & & & 10 & & & 10 & & & \(\mathrm{pA} / \mathrm{C}^{\circ}\) \\
\hline GBW & \begin{tabular}{l}
Gain \\
Bandwidth \\
Product
\end{tabular} & & 100 & & & 100 & & & 100 & & & KHz \\
\hline \(\mathrm{S}_{\mathrm{r}}\) & Slew Rate & & 50 & & & 50 & & & 50 & & & \(\mathrm{V} / \mathrm{mS}\) \\
\hline
\end{tabular}

Note 1：The input voltage is not allowed to go more than－0．3V below \(\mathrm{V}^{-}\)（GND）as this will turn on a parasitic transistor causing large currents to flow through the device．
Note 2：Short circuits from the output to GND can cause excessive heating and eventual destruction．The maximum sourcing output current is approximately 30 mA independent of the magnitude of \(\mathrm{V}^{+}\)．At values of supply voltage in excess of \(15 \mathrm{~V}_{\mathrm{DC}}\) ，continuous short－circuit to GND can exceed the power dissipation ratings （particularly at elevated temperatures）and cause eventual destruction．Destructive dissipation can result from simultaneous shorts on all amplifiers．
Note 3：For operation at elevated temperatures，these devices must be derated based on a thermal resistance of \(\theta_{\mathrm{ja}}\) and \(\mathrm{T}_{\mathrm{j}}\) max． \(\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{ja}} \mathrm{P}_{\mathrm{D}}\) ．
Note 4：The LP124 may be operated from \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\) ．The LP2902 may be operated from \(-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) ，and the LP324 may be operated from \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) ．
Note 5：Boldface numbers apply at temperature extremes．All other numbers apply only at \(T_{A}=T_{i}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{cm}}=\mathrm{V} / 2\) ，and \(\mathrm{R}_{\mathrm{L}}=100 \mathrm{k}\) connected to GND unless otherwise specified．
Note 6：Guaranteed and \(100 \%\) production tested．
Note 7：Guaranteed（but not \(100 \%\) production tested）over the operating supply voltage range（ 3.0 V to 32 V for the LP124，LP324，and 3．0V to 26 V for the LP2902）， and the common mode range（ 0 V to \(\mathrm{V}^{+}-1.5 \mathrm{~V}\) ），unless otherwise specified．These limits are not used to calculate outgoing quality levels．
Note 8：The LP2902 operating supply range is 3 V to 26 V ，and is not tested above 26 V ．
Note 9：The test circuit used consists of the human body model of 100 pF in series with \(1500 \Omega\).

\section*{Typical Performance Curves}


Voltage Gain


Input Current


\section*{Open Loop} Frequency Response


Supply Current


Power Supply Rejection Ratio


\section*{Typical Performance Curves（Continued）}


\section*{Application Hints}

The LP124 series is a micro－power pin－for－pin equivalent to the LM124 op amps．Power supply current，input bias cur－ rent，and input offset current have all been reduced by a factor of 10 over the LM124．Like its predecessor，the LP124 series op amps can operate on single supply，have true－differential inputs，and remain in the linear mode with an input common－mode voltage of \(0 V_{D C}\) ．
The pinouts of the package have been designed to simplify PC board layouts．Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package（pins 1，7，8，and 14）． Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or the unit is not inadvertently installed backwards in the
test socket as an unlimited current surge through the result－ ing forward diode within the IC could destroy the unit．
Large differential input voltages can be easily accommodat－ ed and，as input differential voltage protection diodes are not needed，no large input currents result from large differ－ ential input voltages．The differential input voltage may be larger than \(\mathrm{V}^{+}\)without damaging the device．Protection should be provided to prevent the input voltages from going negative more than \(-0.3 \mathrm{~V}_{\mathrm{DC}}\)（at \(25^{\circ} \mathrm{C}\) ）．An input clamp diode with a resistor to the IC input terminal can be used．

The amplifiers have a class B output stage which allows the amplifiers to both source and sink output currents．In appli－ cations where crossover distortion is undesirable，a resistor

\section*{Application Hints（Continued）}
should be used from the output of the amplifier to ground． The resistor biases the output into class A operation．
The LP124 has improved stability margin for driving capaci－ tive loads．No special precautions are needed to drive loads in the 50 pF to 1000 pF range．It should be noted however that since the power supply current has been reduced by a factor of 10，so also has the slew rate and gain bandwidth product．This reduction can cause reduced performance in AC applications where the LM124 is being replaced by an LP124．Such situations usually occur when the LM124 has been operated near its power bandwidth．
Output short circuits either to ground or to the positive pow－ er supply should be of short time duration．Units can be destroyed，not as a result of the short circuit current causing metal fusing，but rather due to the large increase in IC chip dissipation which will cause eventual failure due to exces－ sive junction temperatures．For example：If all four amplifi－ ers were simultaneously shorted to ground on a 10 V supply the junction temperature would rise by \(110^{\circ} \mathrm{C}\) ．
Exceeding the negative common－mode limit on either input will cause a reversal of phase to the output and force


Non－Inverting Amplifier


TL／H／8562－4


TL／H／8562－5
the amplifier to the corresponding high or low state．Exceed－ ing the negative common－mode limit on both inputs will force the amplifier output to a high state．Exceeding the positive common－mode limit on a single input will not change the phase of the output．However，if both inputs exceed the limit，the output of the amplifier will be forced to a low state．In neither case does a latch occur since return－ ing the input within the common mode range puts the input stage and thus the amplifier in a normal operating mode．
The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage． If complementary power supplies are available，all of the standard op amp circuits can be used．In general，introduc－ ing a pseudo－ground（a bias voltage reference to \(\mathrm{V}+/ 2\) ）will allow operation above and below this value in single power supply systems．Many application circuits are shown which take advantage of the wide input common－mode voltage range which includes ground．In most cases，input biasing is not required and input voltages which range to ground can easily be accommodated．


TL／H／8562－6


TL／H／8562－7

TL／H／8562－8




TL/H/8562-15


TL/H/8562-16

Window Comparator


TL/H/8562-17

National Semiconductor

\section*{TL081CP Wide Bandwidth JFET Input Operational Amplifier}


\section*{General Description}

The TL081 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The TL081 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.
The TL081 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices has low noise and offset voltage drift, but for applications where these requirements

\section*{Typical Connection}


TL/H/8358-1

Connection Diagram
are critical, the LF356 is recommended. If maximum supply current is important, however, the TL081C is the better choice.

\section*{Features}
\begin{tabular}{|c|c|}
\hline 凹 Internally trimmed offset voltage & 15 mV \\
\hline [ Low input bias current & 50 pA \\
\hline ■ Low input noise voltage & \(25 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline [ Low input noise current & \(0.01 \mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline \(\square\) Wide gain bandwidth & 4 MHz \\
\hline ■ High slew rate & \(13 \mathrm{~V} / \mu \mathrm{s}\) \\
\hline ■ Low supply current & 1.8 mA \\
\hline \(\square\) High input impedance & \(10^{12} \Omega\) \\
\hline (a Low total harmonic distortion \(A_{V}=10\),
\[
\begin{aligned}
& R_{\mathrm{L}}=10 \mathrm{k}, \mathrm{~V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p}, \\
& \mathrm{BW}=20 \mathrm{~Hz}-20 \mathrm{kHz}
\end{aligned}
\] & <0.02\% \\
\hline \(\square\) Low 1/f noise corner & 50 Hz \\
\hline - Fast settling time to \(0.01 \%\) & \(2 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

Simplified Schematic


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage
\(\pm 18 \mathrm{~V}\)
Power Dissipation (Notes 1 and 6) 670 mW
Operating Temperature Range
\(\mathrm{T}_{\mathrm{j}(\mathrm{MAX})}\)
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)

Differential Input Voltage

Input Voltage Range (Note 2) \(\pm 15 \mathrm{~V}\) Output Short Circuit Duration Continuous \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \(260^{\circ} \mathrm{C}\) \(120^{\circ} \mathrm{C} / \mathrm{W}\) \(\theta_{\mathrm{j}} \mathrm{A}\)

DC Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{TL081C} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \begin{tabular}{l}
\[
R_{S}=10 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}
\] \\
Over Temperature
\end{tabular} & & 5 & \[
\begin{aligned}
& 15 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline los & Input Offset Current & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C},(\text { Notes } 3,4) \\
& T_{j} \leq 70^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 25 & \[
\begin{gathered}
100 \\
4
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(I_{B}\) & Input Bias Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C},(\text { Notes } 3,4) \\
& \mathrm{T}_{\mathrm{j}} \leq 70^{\circ} \mathrm{C}
\end{aligned}
\] & & 50 & \[
\begin{gathered}
200 \\
8
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & 1012 & & \(\Omega\) \\
\hline Avol & Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\
& \text { Over Temperature }
\end{aligned}
\] & 25
\[
15
\] & 100 & & \begin{tabular}{l}
\(\mathrm{V} / \mathrm{mV}\) \\
\(\mathrm{V} / \mathrm{mV}\)
\end{tabular} \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & \[
\begin{aligned}
& +15 \\
& -12
\end{aligned}
\] & & \[
\begin{aligned}
& \text { v } \\
& \text { V }
\end{aligned}
\] \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 5) & 70 & 100 & & dB \\
\hline Is & Supply Current & & & 1.8 & 2.8 & mA \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Note 3)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{TL081C} & \multirow{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline SR & Slew Rate & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 13 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain Bandwidth Product & \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, R_{S}=100 \Omega, \\
& f=1000 \mathrm{~Hz}
\end{aligned}
\] & & 25 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{f}=1000 \mathrm{~Hz}\) & & 0.01 & & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of \(120^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient for N package.
Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 3: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\). \(\mathrm{V}_{\mathrm{OS}}, \mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 4: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(T_{j}\). Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(P_{D} . T_{j}=T_{A}+\theta_{j A} P_{D}\) where \(\theta_{j A}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from \(V_{S}= \pm 5 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\).
Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)





Open Loop Frequency Response



\section*{Pulse Response}

Small Signal Inverting


TL/H/8358-7


Small Signal Non-Inverting


TL/H/8358-13


TIME ( \(2 \mu \mathrm{~s} /\) DIV)

\section*{Application Hints}

The TL081 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this
will cause large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output.
Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the

\section*{Application Hints (Continued)}
common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3 V of the negative supply, an increase in input offset voltage may occur.

The TL081 is biased by a zener reference which allows normal circuit operation on \(\pm 4 \mathrm{~V}\) power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The TL081 will drive a \(2 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the
resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to \(A C\) ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The vaiue of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

\section*{Detailed Schematic}


\section*{Typical Applications}



TL/H/8358-10
Parasitic input capacitance \(\mathbf{C 1} \cong(3 \mathrm{pF}\) for TL081 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate, add C2 such that: \(R 2 C 2 \cong \mathrm{R1C1}\).

\section*{Ultra-Low (or High) Duty Cycle Pulse \\ Generator}

- tOUTPUTHIGH \(\approx\) R1C \(\ell n \frac{4.8-2 V_{S}}{4.8-V_{S}}\)
- LOUTPUTLOW \(\approx\) R2C \(\ell \mathrm{n} \frac{2 \mathrm{~V}_{\mathrm{S}}-7.8}{\mathrm{~V}_{\mathrm{S}}-7.8}\)
where \(\mathrm{V}_{\mathrm{s}}=\mathrm{V}^{+}+|\mathrm{V}-|\)
*low leakage capacitor

* Low leakage capacitor
- 50k pot used for less sensitive Vos adjust


\section*{TL082CP Wide Bandwidth Dual JFET Input Operational Amplifier}

\section*{General Description}

These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage (BI-FET IITM technology). They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The TL082 is pin compatible with the standard LM1558 allowing designers to immediately upgrade the overall performance of existing LM1558 and most LM358 designs.
These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices also exhibit low noise and offset voltage drift.

\section*{Features}
\begin{tabular}{lr} 
- Internally trimmed offset voltage & 15 mV \\
■ Low input bias current & 50 pA \\
- Low input noise voltage & \(16 \mathrm{nV} / \mathrm{V} \mathrm{Hz}\) \\
- Low input noise current & \(0.01 \mathrm{pA} / \mathrm{V} \mathrm{Hz}\) \\
- Wide gain bandwidth & 4 MHz \\
- High slew rate & \(13 \mathrm{~V} / \mu \mathrm{s}\) \\
- Low supply current & 3.6 mA \\
- High input impedance & \(1012 \Omega\) \\
- Low total harmonic distortion \(A V=10\), & \(<0.02 \%\)
\end{tabular}
- Low total harmonic distortion \(A_{V}=10\) <0.02\% \(R_{L}=10 \mathrm{k}, \mathrm{V}_{\mathrm{O}}=20 \mathrm{Vp}-\mathrm{p}\), BW \(=20 \mathrm{~Hz}-20 \mathrm{kHz}\)
■ Low 1/f noise corner 50 Hz
- Fast settling time to \(0.01 \% \quad 2 \mu \mathrm{~s}\)

Typical Connection


\section*{Connection Diagram}


TL/H/8357-3
Order Number TL082CP
See NS Package Number N08E

\section*{Simplified Schematic}


\section*{Absolute Maximum Ratings}
\begin{tabular}{lr} 
If Military/Aerospace specified devices are required, \\
contact the National Semiconductor Sales Office/ \\
Distributors for availability and specifications. \\
Supply Voltage & \(\pm 18 \mathrm{~V}\) \\
Power Dissipation & (Note 1) \\
Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\(\mathrm{T}_{\mathrm{j} \text { (MAX) }}\) & \(150^{\circ} \mathrm{C}\)
\end{tabular}

Office/

Supply Voltage

Operating Temperature Range
\(\mathrm{T}_{\mathrm{j}}(\mathrm{MAX})\)

Differential Input Voltage \(\pm 30 \mathrm{~V}\) Input Voltage Range (Note 2) \(\pm 15 \mathrm{~V}\) Output Short Circuit Duration Storage Temperature Range Lead Temp. (Soldering, 10 seconds) \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) ESD rating to be determined.

\section*{DC Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{TL082C} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \begin{tabular}{l}
\[
R_{S}=10 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C}
\] \\
Over Temperature
\end{tabular} & & 5 & \[
\begin{aligned}
& 15 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}\) & Average TC of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline los & Input Offset Current & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C},(\text { Notes } 4,5) \\
& T_{j} \leq 70^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 25 & \[
\begin{gathered}
200 \\
4 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline \(\mathrm{I}_{B}\) & Input Bias Current & \[
\begin{aligned}
& T_{j}=25^{\circ} \mathrm{C},(\text { Notes } 4,5) \\
& T_{j} \leq 70^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 50 & \[
\begin{gathered}
400 \\
8 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
pA \\
nA
\end{tabular} \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Resistance & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) & & \(10^{12}\) & & \(\Omega\) \\
\hline Avol & Large Signal Voltage Gain & \begin{tabular}{l}
\[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& V_{\mathrm{O}}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\] \\
Over Temperature
\end{tabular} & \[
\begin{aligned}
& 25 \\
& 15
\end{aligned}
\] & 100 & & \(\mathrm{V} / \mathrm{mV}\)
\[
\mathrm{V} / \mathrm{mV}
\] \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 12\) & \(\pm 13.5\) & & V \\
\hline \(\mathrm{V}_{\mathrm{CM}}\) & Input Common-Mode Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & \(\pm 11\) & \[
\begin{aligned}
& +15 \\
& -12
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline CMRR & Common-Mode Rejection Ratio & \(\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega\) & 70 & 100 & & dB \\
\hline PSRR & Supply Voltage Rejection Ratio & (Note 6) & 70 & 100 & & dB \\
\hline Is & Supply Current & & & 3.6 & 5.6 & mA \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Note 4)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{TL082C} & \multirow{2}{*}{Units} \\
\hline & & & Min & Typ & Max & \\
\hline & Amplifier to Amplifier Coupling & \begin{tabular}{l}
\[
T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{~Hz}
\] \\
20 kHz (Input Referred)
\end{tabular} & & -120 & & dB \\
\hline SR & Slew Rate & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 8 & 13 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline GBW & Gain Bandwidth Product & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4 & & MHz \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, R_{S}=100 \Omega, \\
& f=1000 \mathrm{~Hz}
\end{aligned}
\] & & 25 & & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline \(i_{n}\) & Equivalent Input Noise Current & \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{f}=1000 \mathrm{~Hz}\) & & 0.01 & & \(\mathrm{pA} / \sqrt{ } \mathrm{Hz}\) \\
\hline
\end{tabular}

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of \(115^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient for the N package.
Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
Note 3: The power dissipation limit, however, cannot be exceeded.
Note 4: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{OS}}\), \(\mathrm{I}_{\mathrm{B}}\) and \(\mathrm{l}_{\mathrm{OS}}\) are measured at \(\mathrm{V}_{\mathrm{CM}}=0\).
Note 5: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature, \(\mathrm{T}_{\mathrm{j}}\). Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(\mathrm{P}_{\mathrm{D}} . T_{j}=T_{A}+\theta_{j A} P_{D}\) where \(\theta_{j A}\) is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 6: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. \(V_{S}= \pm 6 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\).

\section*{Typical Performance Characteristics}






Negative Common-Mode Input Voltage Limit



Supply Current





Typical Performance Characteristics (Continued)



Open Loop Voltage Gain (V/V)


Undistorted Output
Voltage Swing


Power Supply Rejection Ratio



2
Open Loop Frequency Response


\section*{Pulse Response}


\section*{Application Hints}

These devices are op amps with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages
should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case

\section*{Application Hints (Continued)}
does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3 V of the negative supply, an increase in input offset voltage may occur.
Each amplifier is individually biased by a zener reference which allows normal circuit operation on \(\pm 6 \mathrm{~V}\) power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.
The amplifiers will drive a \(2 \mathrm{k} \Omega\) load resistance to \(\pm 10 \mathrm{~V}\) over the full temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards
in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Typical Applications


TL/H/8357-12


Note 1: All controls flat.
Note 2: Bass and treble boost, mid flat.
Note 3: Bass and treble cut, mid flat.
Note 4: Mid boost, bass and treble flat.
Note 5: Mid cut, bass and treble flat.
- All potentiometers are linear taper
- Use the LF347 Quad for stereo applications

\section*{Typical Applications (Continued)}

\[
\begin{aligned}
& A_{V}=\left(\frac{2 R 2}{R 1}+1\right) \frac{R 5}{R 4} \\
& A \text { and } \pm \text { are separate isolated grounds } \\
& \text { Matching of R2's, R4's and R5's control CMRR } \\
& \text { With } A_{V_{T}}=1400, \text { resistor matching }=0.01 \%: C M R R=136 \mathrm{~dB} \\
& \text { - Very high input impedance } \\
& \text { - Super high CMRR }
\end{aligned}
\]

Fourth Order Low Pass Butterworth Filter

- Corner frequency \(\left(f_{c}\right)=\sqrt{\frac{1}{R 1 R 2 C C 1}} \bullet \frac{1}{2 \pi}=\sqrt{\frac{1}{R 1^{\prime} R 2^{\prime} C C 1}} \bullet \frac{1}{2 \pi}\)
- Passband gain \(\left(H_{0}\right)=(1+R 4 / R 3)\left(1+R 4^{\prime} / R 3^{\prime}\right)\)
- First stage \(Q=1.31\)
- Second stage \(Q=0.541\)
- Circuit shown uses nearest \(5 \%\) tolerance resistor values for a filter with a corner frequency of 100 Hz and a passband gain of 100
- Offset nulling necessary for accurate DC performance

Typical Applications (Continued)
Fourth Order High Pass Butterworth Filter


TL/H/8357-16
- Corner frequency \(\left(f_{c}\right)=\sqrt{\frac{1}{\mathrm{R}^{1 R 2 C^{2}}}} \bullet \frac{1}{2 \pi}=\sqrt{\frac{1}{\mathrm{R}^{\prime} \mathrm{R}^{\prime} \mathrm{C}^{2}}} \bullet \frac{1}{2 \pi}\)
- Passband gain \(\left(H_{0}\right)=(1+\) R4/R3 \()\left(1+R 4^{\prime} / R 33^{\prime}\right)\)
- First stage \(Q=1.31\)
- Second stage \(Q=0.541\)
- Circuit shown uses closest \(5 \%\) tolerance resistor values for a filter with a corner frequency of 1 kHz and a passband gain of 10

\[
V_{O}=\frac{1 V}{R_{\text {LADDER }}} \times R_{X}
\]

Where R RADDER is the resistance from switch S1 pole to pin 7 of the TLO82CP.

\section*{Section 3} Buffers

\section*{Section 3 Contents}
Buffers Definition of Terms ..... 3-3
Buffers Selection Guide ..... 3-4
LH0002/LH0002C Current Amplifier ..... 3-5
LH0033/LH0033A/LH0033C/LH0033AC, LH0063/LH0063C Fast Buffer Amplifiers ..... 3-8
* LH4001 Wideband Current Buffer ..... 3-19
* LH4002 Wideband Video Buffer ..... 3-23
* LH4003/LH4003C Precision RF Closed Loop Buffer ..... 3-27
* LH4004/LH4004C Wideband FET Input Buffer/Amplifier ..... 3-33
* LH4006 Precision RF Closed Loop Buffer ..... 3-39
LM102/LM302 Voltage Follower ..... 3-45
LM110/LM210/LM310 Voltage Follower ..... 3-51
* LM6113/LM6214/LM6314 High Speed Operational Amplifiers Plus Power Buffer ..... 3-66
* LM6121/LM6221/LM6321 High Speed Buffer ..... 3-67
* LM6125/LM6225/LM6325 High Speed Buffer ..... 3-68

Bandwidth: That frequency at which the voltage gain is reduced to \(1 / \sqrt{2}\) times the low frequency value.
Common-Mode Rejection Ratio: The ratio of the input common-mode voltage range to the peak-to-peak change in input offset voltage over this range.
Harmonic Distortion: That percentage of harmonic distortion being defined as one-hundred times the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental.
\[
\begin{gathered}
\% \text { harmonic } \\
\text { distortion }
\end{gathered}=\frac{\left(V 2^{2}+V 3^{2}+V 4^{2}+\ldots\right)^{1 / 2}(100 \%)}{V 1}
\]
where \(\mathrm{V}_{1}\) is the rms amplitude of the fundamental and V 2 , V3, V4, . . . are the rms amplitudes of the individual harmonics.

Input Bias Current: The average of the two input currents. Input Common-Mode Voltage Range: The range of voltages on the input terminals for which the amplifier is operational. Note that the specifications are not guaranteed over the full common-mode voltage range unless specifically stated.
Input Impedance: The ratio of input voltage to input current under the stated conditions for source resistance ( \(\mathrm{R}_{\mathrm{S}}\) ) and load resistance ( \(R_{L}\) ).
Input Offset Current: The difference in the currents into the two input terminals when the output is at zero.
Input Offset Voltage: That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
Input Voltage Range: The range of voltages on the input terminals for which the amplifier operates within specifications.

Large-Signal Voltage Gain: The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
Output Impedance: The ratio of output voltage to output current under the stated conditions for source resistance \(\left(R_{S}\right)\) and load resistance ( \(R_{L}\) ).
Output Resistance: The small signal resistance seen at the output with the output voltage near zero.
Output Voltage Swing: The peak output voltage swing, referred to zero, that can be obtained without clipping.
Offset Voltage Temperature Drift: The average drift rate of offset voltage for a thermal variation from room temperature to the indicated temperature extreme.
Power Supply Rejection: The ratio of the change in input offset voltage to the change in power supply voltages producing it.
Settling Time: The time between the initiation of the input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.
Slew Rate: The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
Supply Current: The current required from the power supply to operate the amplifier with no load and the output midway between the supplies.
Transient Response: The closed-loop step-function response of the amplifier under small-signal conditions.
Unity Gain Bandwidth: The frequency range from dc to the frequency where the amplifier open loop gain rolls off to one.
Voltage Gain: The ratio of output voltage to input voltage under the stated conditions for source resistance ( \(\mathrm{R}_{\mathrm{S}}\) ) and load resistance \(\left(R_{L}\right)\).

Buffers Selection Guide (Notes 1and 2 )
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Device \\
Type
\end{tabular} & \[
\begin{gathered}
-3 \mathrm{~dB} \\
\mathrm{MHz}(\mathrm{Typ})
\end{gathered}
\] & \[
\begin{gathered}
\mathbf{V}_{\text {OS }} \\
\mathbf{m V} \text { (Max) }
\end{gathered}
\] & \[
\begin{gathered}
\text { IS } \\
\text { mA (Max) }
\end{gathered}
\] & Voltage Gain (Typ) & \begin{tabular}{l}
Vout \\
V (Min)
\end{tabular} & \[
\begin{gathered}
\text { S. R. } \\
\mathrm{V} / \mu \mathrm{s} \text { (Typ) }
\end{gathered}
\] & \[
\begin{gathered}
\text { IOUT } \\
\text { mA (Typ) }
\end{gathered}
\] \\
\hline LM110, 210, 310 & 20 & 7.5 & 5.5 & 0.9999 & \(\pm 10\) & 3.0 & 10 \\
\hline LH4001 & 25 & 500 & 10 & 0.97 & \(\pm 10\) & 125 & 200 \\
\hline LH0002 & 30 & \(\pm 30\) & 10 & 0.97 & \(\pm 10\) & 100 & 200 \\
\hline LH0033 & 100 & 20 & 24 & 0.98 & \(\pm 9\) & 1400 & 100 \\
\hline LH4002 & 200 & 50 & 35 & 0.85 & \(\pm 3\) & 1250 & 40 \\
\hline LH0063 & 200 & \(\pm 50\) & 65 & 0.93 & \(\pm 10\) & 2400 & 250 \\
\hline
\end{tabular}
*Not specified
Note 1: Datasheet should be referred to for test conditions and more detailed information.
Note 2: \(200^{\circ} \mathrm{C}\) Temp Range Parts are available. Consult local sales office for information.

National Semiconductor Corporation

\section*{LH0002/LH0002C Current Amplifier}

\section*{General Description}

The LH0002/LH0002C is a general purpose current amplifier.

\section*{Features}
- High input impedance
- Low output impedance
\(400 \mathrm{k} \Omega\)

■ High power efficiency
a Low harmonic distortion
๓ DC to 30 MHz bandwidth
- Output voltage swing that approaches supply voltage
- 400 mA pulsed output current
m Slew rate is typically \(200 \mathrm{~V} / \mu \mathrm{s}\)
- Operation from \(\pm 5 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\)

These features make it ideal to integrate with an operational amplifier inside a closed loop configuration to increase current output. The symmetrical output portion of the cir-
cuit also provides a low output impedance for both the positive and negative slopes of output pulses.
The LH0002 is available in an 8-lead low-profile TO-5 header and a 20 -pin leadless chip carrier; the LHOOO2C is also available in an 8 -lead TO-5, and a 10-pin molded dual-in-line package.
The LH0002 is specified for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) military temperature range. The LH0002C is specified for operation over the \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Applications}

■ Line driver
a 30 MHz buffer
- High speed D/A conversion
- Instrumentation buffer
- Precision current source

Schematic and Connection Diagrams


TL/H/5560-1
Pin numbers in parentheses denote pin connections for dual-in-line package.

Metal Can Package


TL/H/5560-3
Order Number LH0002H or LH0002CH
See NS Package Number H08D

Dual-In-Line Package


TL/H/5560-2
Order Number LH0002CN See NS Package Number N10A

Leadless Chip Carrier


TL/H/5560-6
Order Number LH0002E See NS Package Number E20A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 2)
\begin{tabular}{lr} 
Supply Voltage & \(\pm 22 \mathrm{~V}\) \\
Power Dissipation Ambient & 600 mW \\
Input Voltage & (Equal to Power Supply Voltage) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Operating Temperature Range & \\
LHOOO2 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH0002C & \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular}
\begin{tabular}{lr} 
Steady State Output Current & \(\pm 100 \mathrm{~mA}\) \\
Pulsed Output Current (50 ms On/1 sec. Off) & \(\pm 400 \mathrm{~mA}\) \\
Lead Temperature Soldering (10 seconds) & \\
\(\quad\) Metal Can & \(300^{\circ} \mathrm{C}\) \\
\(\quad\) Plastic & \(260^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

Electrical Characteristics (Note 1)
\begin{tabular}{l|l|c|c|c|c}
\hline \multicolumn{1}{c|}{ Parameter } & \multicolumn{1}{c|}{ Conditions } & Min & \multicolumn{1}{c|}{ Typ } & Max & Units \\
\hline Voltage Gain & \(\mathrm{R}_{S}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}\) & 0.95 & 0.97 & & \\
\hline AC Current Gain & \(\mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{Vrms}, \mathrm{f}=1.0 \mathrm{kHz}\) & & 40 & & \(\mathrm{~A} / \mathrm{mA}\) \\
\hline Input Impedance & \(\mathrm{R}_{\mathrm{S}}=200 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{IN}}= \pm 1.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega\) & 180 & 400 & & \(\mathrm{k} \Omega\) \\
\hline Output Impedance & \(\mathrm{V}_{\mathrm{IN}}= \pm 1.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & 6.0 & 10 & \(\Omega\) \\
\hline Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{IN}}= \pm 12 \mathrm{~V}\) & \(\pm 10\) & \(\pm 11\) & & V \\
\hline Output Voltage Swing & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 10\) & & & V \\
\hline DC Output Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=300 \Omega, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega\) & & \(\pm 10\) & \(\pm 30\) & mV \\
\hline DC Input Offset Current & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega\) & & \(\pm 6.0\) & \(\pm 10\) & \(\mu \mathrm{~A}\) \\
\hline Harmonic Distortion & \(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{Vrms}, \mathrm{f}=1.0 \mathrm{kHz}\) & & 0.1 & & \(\%\) \\
\hline Rise Time & \(\mathrm{R}_{\mathrm{L}}=50 \Omega, \Delta \mathrm{~V}_{\mathrm{IN}}=100 \mathrm{mV}\) & & 7.0 & 12 & ns \\
\hline Positive Supply Current & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega\) & & +6.0 & +10 & mA \\
\hline Negative Supply Current & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega\) & & -6.0 & -10 & mA \\
\hline
\end{tabular}

Note 1: Specification applies for \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) with +12 V on Pins 1 and 2; -12 V on Pins 6 and 7 for the metal can package and +12 V on Pins 1 and 2 ; -12 V on Pins 4 and 5 for the dual-in-line package unless otherwise specified. The parameter guarantees for LH0002C apply over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), while parameters for the LH0002 are guaranteed over the temperature range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) unless otherwise specified.
Note 2: Refer to RETS0002X for LH0002 military specifications.

\section*{Typical Applications}

High Current Operational Amplifier


TL/H/5560-4
*Previously called NH0002/NH0002C

\section*{Typical Performance Characteristics}



TL/H/5560-7

渚
National Semiconductor Corporation

\section*{LH0033/LH0033A/LH0033C/LH0033AC/LH0063/ LH0063C Fast and Ultra Fast Buffer Amplifiers}

\section*{General Description}

The LH0033/LH0033A and LH0063 are high speed, FET input, voltage follower/buffers designed to provide high current drive at frequencies from DC to over 100 MHz . The LH0033/LH0033A will provide \(\pm 10 \mathrm{~mA}\) into \(1 \mathrm{k} \Omega\) loads ( \(\pm 100 \mathrm{~mA}\) peak) at slew rates of \(1500 \mathrm{~V} / \mu \mathrm{s}\). The LH0063 will provide \(\pm 250 \mathrm{~mA}\) into \(50 \Omega\) loads ( \(\pm 500 \mathrm{~mA}\) peak) at slew rates up to \(6000 \mathrm{~V} / \mu \mathrm{s}\). In addition, both exhibit excellent phase linearity up to 20 MHz .
Both are intended to fulfill a wide range of buffer applications such as high speed line drivers, video impedance transformation, nuclear instrumentation amplifiers, op amp isolation buffers for driving reactive loads and high impedance input buffers for high speed A to Ds and comparators. In addition, the LH0063 can continuously drive \(50 \Omega\) coaxial cables or be used as a yoke driver for high resolution CRT displays. For additional applications information, see AN-48.
These devices are constructed using specially selected junction FETs and active laser trimming to achieve guaranteed performance specifications. The LH0033/LH0033A and LH0063 are specified for operation from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\); whereas, the LH0033C/LH0033AC and LH0063C are specified from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). The LH0033/

LH0033A is available in either a 1.5 W metal TO-8 package or an 8 -pin ceramic dual-in-line package. The LH0063 is available in a 5 W 8 -pin TO-3 package.

\section*{Features}

■ Ultra fast (LH0063): \(6000 \mathrm{~V} / \mu \mathrm{s}\)
- Wide range single or dual supply operation
- Wide power bandwidth: DC to 100 MHz
- High output drive: \(\pm 10 \mathrm{~V}\) with \(50 \Omega\) load
- Low phase non-linearity: 2 degrees
- Fast rise times: 2 ns
- High current gain: 120 dB
- High input resistance: \(10^{10} \Omega\)

\section*{Advantages}
- Only 10 V supply needed for 5 Vp -p video out
- Speed does not degrade system performance
- Wide data rate range for phase encoded systems
- Output drive adequate for most loads

■ Single pre-calibrated package

\section*{Connection Diagrams}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specifled devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Notes 5 \& 7)
\begin{tabular}{lr} 
Supply Voltage (V \({ }^{+}\)_- \(\mathrm{V}^{-}\)) & 40 V \\
Maximum Power Dissipation (See Curves) & \\
LH0063/LH0063C & 5 W \\
LH0033A/LH0033AC/LH0033/LH0033C & 1.5 W \\
Maximum Junction Temperature & \(175^{\circ} \mathrm{C}\) \\
Input Voltage & \(\pm \mathrm{V}_{\mathrm{S}}\) \\
Continuous Output Current & \\
LH0063/LH0063C & \(\pm 250 \mathrm{~mA}\) \\
LH0033A/LH0033AC/LH0033/LH0033C & \(\pm 100 \mathrm{~mA}\)
\end{tabular}

Peak Output Current
\begin{tabular}{lr} 
LH0063/LH0063C & \(\pm 500 \mathrm{~mA}\) \\
LH0033A/LH0033AC/ & \(\pm 250 \mathrm{~mA}\) \\
LH0033/LH0033C & \\
Operating Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH0033A/LH0033 and LH0063 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LH0033AC/LH0033C and LH0063C & \(-65^{\circ}\) to \(+150^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(300^{\circ} \mathrm{C}\) \\
Lead Temp. (Soldering, 10 seconds) & \\
ESD rating to be determined. &
\end{tabular}

DC Electrical Characteristics \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}\), unless otherwise specified, (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0033A} & \multicolumn{3}{|c|}{LH0033AC} & \multicolumn{3}{|c|}{LH0033} & \multicolumn{3}{|c|}{LH0033C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Output Offset Voltage & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \\
& \mathrm{~V}_{\text {IN }}=0 \mathrm{~V} \text { (Note 2) } \\
& \mathrm{R}_{\mathrm{S}}=100 \Omega \\
& \hline
\end{aligned}
\] & & 1 & \[
\begin{gathered}
5 \\
10
\end{gathered}
\] & & 6 & \[
\begin{aligned}
& 15 \\
& 20 \\
& \hline
\end{aligned}
\] & & 5.0 & \[
\begin{aligned}
& 10 \\
& 15 \\
& \hline
\end{aligned}
\] & & 12 & \[
\begin{aligned}
& 20 \\
& 25 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
mV \\
mV
\end{tabular} \\
\hline Average Temperature Coefficient of Offset Voltage & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{~V}_{I N}=0 \mathrm{~V} \\
& \text { (Note 3) }
\end{aligned}
\] & & 50 & 100 & & 50 & 100 & & 50 & 100 & & 50 & 100 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \[
\begin{array}{|l}
\hline \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\
\mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \text { (Note 2) } \\
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { (Note 4) } \\
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}} \\
\hline
\end{array}
\] & & & \[
\begin{aligned}
& 100 \\
& 1.5 \\
& 7.5 \\
& \hline
\end{aligned}
\] & & & \[
\begin{array}{|r|}
\hline 250 \\
2.5 \\
10 \\
\hline
\end{array}
\] & & & \[
\begin{array}{r}
250 \\
2.5 \\
10 \\
\hline
\end{array}
\] & & & \[
\begin{aligned}
& 500 \\
& 5.0 \\
& 20 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
pA \\
nA \\
nA
\end{tabular} \\
\hline Voltage Gain & \[
\begin{array}{|l}
\hline \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\
\mathrm{R}_{\mathrm{S}}=100 \Omega, \\
\mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega \\
\hline
\end{array}
\] & 0.97 & 0.98 & 1.00 & 0.96 & 0.98 & 1.00 & 0.97 & 0.98 & 1.00 & 0.96 & 0.98 & 1.00 & V/V \\
\hline Input Impedance & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & 1010 & \(10^{11}\) & & \(10^{10}\) & \(10^{11}\) & & 1010 & 1011 & & \(10^{10}\) & 1011 & & \(\Omega\) \\
\hline Output Impedance & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}= \pm 1.0 \mathrm{~V}, \\
& \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \\
& \hline
\end{aligned}
\] & & 6.0 & 10 & & 6.0 & 10 & & 6.0 & 10 & & 6.0 & 10 & \(\Omega\) \\
\hline Output Voltage Swing & \[
\begin{aligned}
& V_{1}= \pm 14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \\
& V_{1}= \pm 10.5 \mathrm{~V}, \\
& R_{\mathrm{L}}=100 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\pm 12 \\
\pm 9.0
\end{gathered}
\] & & & \[
\begin{gathered}
\pm 12 \\
\pm 9.0 \\
\hline
\end{gathered}
\] & & & \[
\begin{aligned}
& \pm 12 \\
& \pm 9.0 \\
& \hline
\end{aligned}
\] & & & \[
\begin{array}{r} 
\pm 12 \\
\pm 9.0 \\
\hline
\end{array}
\] & & & \[
\mathrm{V}
\]
\[
\mathrm{V}
\] \\
\hline Supply Current & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) (Note 5) & & 20 & 22 & & 21 & 24 & & 20 & 22 & & 21 & 24 & mA \\
\hline Power Consumption & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) & & 600 & 660 & & 630 & 720 & & 600 & 660 & & 630 & 720 & mW \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{~K} \Omega\) (Note 6 )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0033A} & \multicolumn{3}{|c|}{LH0033AC} & \multicolumn{3}{|c|}{LH0033} & \multicolumn{3}{|c|}{LH0033C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Slew Rate & \(\mathrm{V}_{1 \mathrm{I}}= \pm 10 \mathrm{~V}\) & 1000 & 1500 & & 1000 & 1400 & & 1000 & 1500 & & 1000 & 1400 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Bandwidth & \(\mathrm{V}_{\text {IN }}=1.0 \mathrm{Vrms}\) & & 100 & & & 100 & & & 100 & & & 100 & & MHz \\
\hline Phase Non-Linearity & \(\mathrm{BW}=1.0 \mathrm{~Hz}\) to 20 MHz & & 2.0 & & & 2.0 & & & 2.0 & & & 2.0 & & degrees \\
\hline Rise Time & \(\Delta \mathrm{V}_{1 \mathrm{~N}}=0.5 \mathrm{~V}\) & & 2.9 & & & 3.2 & & & 2.9 & & & 3.2 & & ns \\
\hline Propagation Delay & \(\Delta \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}\) & & 1.2 & & & 1.5 & & & 1.2 & & & 1.5 & & ns \\
\hline Harmonic Distortion & \(\mathrm{f}>1 \mathrm{kHz}\) & & <0.1 & & & \(<0.1\) & & & \(<0.1\) & & & <0.1 & & \% \\
\hline
\end{tabular}

Note 1: LH0033 and LH0033A are \(100 \%\) production tested as specified at \(25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\). LH0033AC/C are \(100 \%\) production tested at \(25^{\circ} \mathrm{C}\) only. Specifications at temperature extremes are verified by sample testing, but these limited are not used to calculate outgoing quality level.
Note 2: Specification is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed the value at \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\). When supply voltages are \(\pm 15 \mathrm{~V}\), no-load operating junction temperature may rise \(40-60^{\circ} \mathrm{C}\) above ambient, and more under load conditions. Accordingly, \(\mathrm{V}_{\mathrm{OS}}\) may change one to several mV , and \(\mathrm{I}_{\mathrm{B}}\) will change significantly during warm-up. Refer to \(\mathrm{I}_{\mathrm{B}}\) vs temperature graph for expected values.
Note 3: LH0033 and LH0033A are \(100 \%\) production tested for this parameter. LH0033AC/C are sample tested only. Limits are not used to calculate outgoing quality levels. \(\Delta \mathrm{V}_{\mathrm{OS}} / \Delta \mathrm{T}\) is the average value calculated from measurements at \(25^{\circ} \mathrm{C}\) and \(\mathrm{T}_{\mathrm{MAX}}\).
Note 4: Measured in still air 7 minutes after application of power. Guaranteed through correlated automatic pulse testing.
Note 5: Guaranteed through correlated automatic pulse testing at \(T_{J}=25^{\circ} \mathrm{C}\).
Note 6: Not \(100 \%\) production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.
Note 7: Refer to RETSOO33AG for the LH0033AG and RETSOO33G for the LH0033G military specifications.

DC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}\) unless otherwise specified (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0063} & \multicolumn{3}{|c|}{LH0063C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{Output Offset Voltage} & \multirow[t]{2}{*}{\(\mathrm{R}_{S} \leq 100 \mathrm{k} \Omega, \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) (Note 2)} & & 10 & 25 & & 10 & 50 & \multirow[t]{2}{*}{\begin{tabular}{l}
mV \\
mV
\end{tabular}} \\
\hline & & & & 100 & & & 100 & \\
\hline Average Temperature Coefficient of Output Offset Voltage & \(\mathrm{R}_{S} \leq 100 \mathrm{k} \Omega\) & & 300 & & & 300 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{\(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) ( Note 2)} & & 10 & 30 & & 10 & 30 & \multirow[t]{2}{*}{nA nA} \\
\hline & & & & 100 & & & 100 & \\
\hline Voltage Gain & \(\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & 0.94 & 0.96 & 1.0 & 0.94 & 0.96 & 1.0 & V/V \\
\hline Voltage Gain & \[
\begin{aligned}
& V_{I N}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, R_{\mathrm{L}}=50 \Omega \\
& T_{J}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 0.92 & 0.93 & 0.98 & 0.91 & 0.93 & 0.98 & V/V \\
\hline Input Capacitance & Case Shorted to Output & & 8.0 & & & 8.0 & & pF \\
\hline Output Impedance & \(\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=50 \Omega\) & & 1.0 & 4.0 & & 1.0 & 4.0 & \(\Omega\) \\
\hline Output Current Swing & \(\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k} \Omega\) & 0.2 & 0.25 & & 0.2 & 0.25 & & A \\
\hline Output Voltage Swing & \(\mathrm{R}_{\mathrm{L}}=50 \Omega\) & \(\pm 10\) & \(\pm 13\) & & \(\pm 10\) & \(\pm 13\) & & V \\
\hline Output Voltage Swing & \(\mathrm{V}_{S}= \pm 5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}\) & 5.0 & 7.0 & & 5.09 & 7.0 & & Vp-p \\
\hline Supply Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \text { (Note 3) }
\end{aligned}
\] & & 35 & 65 & & 35 & 65 & mA \\
\hline Supply Current & \(\mathrm{V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V}\) (Note 3) & & 50 & & & 50 & & mA \\
\hline Power Consumption & \(T_{J}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & & 1.05 & 1.95 & & 1.05 & 1.95 & W \\
\hline Power Consumption & \(\mathrm{V}_{S}= \pm 5.0 \mathrm{~V}\) & & 500 & & & 500 & & mW \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}}=50 \Omega\) (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0063} & \multicolumn{3}{|c|}{LH0063C} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Slew Rate & \(\mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & & 6000 & & & 6000 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Slew Rate & \(\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}\) & 2000 & 2400 & & 2000 & 2400 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Bandwidth & \(\mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{Vrms}\) & & 200 & & & 200 & & MHz \\
\hline Phase Non-Linearity & \(\mathrm{BW}=1.0 \mathrm{~Hz}\) to 20 MHz & & 2.0 & & & 2.0 & & degrees \\
\hline Rise Time & \(\Delta \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}\) & & 1.6 & & & 1.9 & & ns \\
\hline Propagation Delay & \(\Delta \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}\) & & 1.9 & & & 2.1 & & ns \\
\hline Harmonic Distortion & & & \(<0.1\) & & & <0.1 & & \% \\
\hline
\end{tabular}

Note 1: LH0063 is \(100 \%\) production tested as specified at \(25^{\circ} \mathrm{C}, 125^{\circ} \mathrm{C}\), and \(-55^{\circ} \mathrm{C}\). LH0063C is \(100 \%\) production tested at \(25^{\circ} \mathrm{C}\) only. Specifications at temperature extremes are verified by sample testing, but these limits are not used to calculate outgoing quality level.
Note 2: Specification is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed the value at \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\). When supply voltages are \(\pm 15 \mathrm{~V}\), no-load operating junction temperature may rise \(40-60^{\circ} \mathrm{C}\) above ambient, and more under load conditions. Accordingly, \(\mathrm{V}_{\mathrm{OS}}\) may change one to several mV , and \(\mathrm{I}_{\mathrm{B}}\) ans \(\mathrm{I}_{\mathrm{OS}}\) will change significantly during warm-up. Refer to \(\mathrm{I}_{\mathrm{B}}\) and \(\mathrm{l}_{\mathrm{OS}}\) vs temperature graph for expected values.
Note 3: Guaranteed through correlated automatic pulse testing at \(\mathrm{T}_{\mathbf{J}}=25^{\circ} \mathrm{C}\).
Note 4: Not \(100 \%\) production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.
Note 5: Refer to RETS0063K for the LH0063K military specifications.

\section*{Typical Performance Characteristics}


LH0033 Supply Current vs Supply Voltage




\section*{Typical Performance Characteristics (Continued)} LH0033 Input Bias Current vs Temperature


LH0063 Input Current


LH0033 Normalized Input Bias Current During Warm-Up




LH0063 Frequency

LH0033 Input Bias Current vs Input Voltage

\(\begin{array}{lllllll}10 & 8 & 6 & 4 & 2 & -2 & -6\end{array}\)
INPUT VOLTAGE (V)

\section*{Application Hints}

\section*{RECOMMENDED LAYOUT PRECAUTIONS}

RF/video printed circuit board layout rules should be followed when using the LH0033 and LH0063 since they will provide power gain to frequencies over 100 MHz . Ground planes are recommended and power supplies should be decoupled at each device with low inductance capacitors. In addition, ground plane shielding may be extended to the metal case of the device since it is electrically isolated from internal circuitry. Alternatively the case should be connected to the output to minimize input capacitance.

\section*{OFFSET VOLTAGE ADJUSTMENT}

Both the LH0033's and LH0063's offset voltages have been actively trimmed by laser to meet guaranteed specifications when the offset preset pin is shorted to the offset adjust pin. This pre-calibration allows the devices to be used in most DC or AC applications without individually offset nulling each device. If offset null is desirable, it is simply obtained by leaving the offset preset pin open and connecting a trim pot of \(100 \Omega\) for the LH0033 or \(1 \mathrm{k} \Omega\) for the LH0063 between the offset adjust pin and \(\mathrm{V}^{-}\), as illustrated in Figures 1 and 2.


TL/K/5507-6
FIGURE 1. Offset Zero Adjust for LH0033 (Pin numbers shown for TO-8)


TL/K/5507-7
FIGURE 2. Offset Zero Adjust for LH0063

\section*{Application Hints (Continued)}

\section*{OPERATION FROM SINGLE OR ASYMMETRICAL POWER SUPPLIES}

Both device types may be readily used in applications where symmetrical supplies are unavailable or not desirable. A typical application might be an interface to a MOS shift register where \(\mathrm{V}^{+}=+5 \mathrm{~V}\) and \(\mathrm{V}^{-}=-12 \mathrm{~V}\). In this case, an apparent output offset occurs due to the device's voltage gain of less than unity. This additional output offset error may be predicted by:
\[
\Delta V_{O} \cong\left(1-A_{V}\right) \frac{\left(V^{+}-V^{-}\right)}{2}=0.005\left(V^{+}-V^{-}\right)
\]
where:
\(A_{V}=\) No load voltage gain, typically 0.99
V+ = Positive supply voltage
\(\mathrm{V}-=\) Negative supply voltage
For the above example, \(\Delta \mathrm{V}_{\mathrm{O}}\) would be -35 mV . This may be adjusted to zero as described in Figure 2. For AC coupled applications, no additional offset occurs if the DC input is properly biased as illustrated in the Typical Applications section.

\section*{SHORT CIRCUIT PROTECTION}

In order to optimize transient response and output swing, output current limit has been omitted from the LH0033 and LH0063. Short circuit protection may be added by inserting appropriate value resistors between \(\mathrm{V}^{+}\)and \(\mathrm{V}_{\mathrm{C}}{ }^{+}\)pins and \(\mathrm{V}^{-}\)and \(\mathrm{V}_{\mathrm{C}^{-}}\)pins as illustrated in Figures 3 and 4. Resistor values may be predicted by:
\[
\mathrm{R}_{\mathrm{LIM}} \cong \frac{\mathrm{~V}+}{\mathrm{I}_{\mathrm{SC}}}=\frac{\mathrm{V}-}{\mathrm{I}_{\mathrm{SC}}}
\]
where:
\(\mathrm{I}_{\mathrm{SC}} \leq 100 \mathrm{~mA}\) for LH0033
\(\mathrm{I}_{\mathrm{SC}} \leq 250 \mathrm{~mA}\) for LH0063


TL/K/5507-9

FIGURE 4. LH0063 Using Resistor Current Limiting


TL/K/5507-8

FIGURE 3. LH0033 Using Resistor Current Limiting

\section*{Application Hints (Continued)}

The inclusion of limiting resistors in the collectors of the output transistors reduces output voltage swing. Decoupling \(\mathrm{V}_{\mathrm{C}}{ }^{+}\)and \(\mathrm{V}_{\mathrm{C}}{ }^{-}\)pins with capacitors to ground will retain full output swing for transient pulses. Alternate active current limit techniques that retain full \(D C\) output swing are shown in Figures 5 and 6. In Figures 5 and 6, the current sources are saturated during normal operation, thus apply full supply voltage to the \(V_{C}\) pins. Under fault conditions, the voltage decreases as required by the overload.
For Figure 5:
\[
R_{\mathrm{LIM}}=\frac{\mathrm{V}_{\mathrm{BE}}}{I_{\mathrm{SC}}}=\frac{0.6 \mathrm{~V}}{60 \mathrm{~mA}}=10 \Omega
\]

In Figure 6, quad transistor arrays are used to minimize can count and:
\(R_{\mathrm{LIM}}=\frac{\mathrm{V}_{\mathrm{BE}}}{1 / 3(\mathrm{lSC})}=\frac{0.6 \mathrm{~V}}{1 / 3(200 \mathrm{~mA})}=8.2 \Omega\)


TL/K/5507-10
FIGURE 5. LH0033 Current Limiting Using Current Sources


TL/K/5507-11
FIGURE 6. LH0063 Current Limiting Using Current Sources

\section*{CAPACITIVE LOADING}

Both the LH0033 and LH0063 are designed to drive capacitive loads such as coaxial cables in excess of several thousand picofarads without susceptibility to oscillation. However, peak current resulting from ( \(\mathrm{C} \times \mathrm{d}_{\mathrm{v}} / \mathrm{d}_{\mathrm{t}}\) ) should be limited below absolute maximum peak current ratings for the devices.
Thus for the LH0033:
\[
\left(\frac{\Delta \mathrm{V}_{\mathrm{IN}}}{\Delta \mathrm{t}}\right) \times \mathrm{C}_{\mathrm{L}} \leq \mathrm{I}_{\text {OUT }} \leq \pm 250 \mathrm{~mA}
\]
and for the LH0063:
\[
\left(\frac{\Delta V_{\text {IN }}}{\Delta t}\right) \times C_{\mathrm{L}} \leq \mathrm{I}_{\text {OUT }} \leq \pm 500 \mathrm{~mA}
\]

In addition, power dissipation resulting from driving capacitive loads plus standby power should be kept below total package power rating:
\[
\begin{aligned}
& P_{D} \text { pkg. } \geq P_{D C}+P_{A C} \\
& P_{D} p k g . ~ \\
& P_{A C} \cong\left(V+-V^{+}-V^{2} \times f \times I_{S}+P_{A C}\right.
\end{aligned}
\]
where:
\[
\begin{aligned}
& \mathrm{Vp}-\mathrm{p}=\text { Peak-to-peak output voltage swing } \\
& \mathrm{f}=\text { Frequency } \\
& \mathrm{C}_{\mathrm{L}}=\text { Load Capacitance } \\
& \text { OPERATION WITHIN AN OP AMP LOOP }
\end{aligned}
\]

Both devices may be used as a current booster or isolation buffer within a closed loop with op amps such as LH0032, LH0062, or LM118. An isolation resistor of \(47 \Omega\) should be used between the op amp output and the input of LH0033. The wide bandwidths and high slew rates of the LH0O33 and LH0063 assure that the loop has the characteristics of the op amp and that additional rolloff is not required.

\section*{HARDWARE}

In order to utilize the full drive capabilities of both devices, each should be mounted with a heat sink particularly for extended temperature operation. The cases of both are isolated from the circuit and may be connected to the system chassis.

\section*{DESIGN PRECAUTION}

Power supply bypassing is necessary to prevent oscillation with both the LH0033 and LH0063 in all circuits. Low inductance ceramic disc capacitors with the shortest practical lead lengths must be connected from each supply lead (within \(<1 / 4\) to \(1 / 2^{\prime \prime}\) of the device package) to a ground plane. Capacitors should be one or two \(0.1 \mu \mathrm{~F}\) in parallel for the LH0033; adding a \(4.7 \mu \mathrm{~F}\) solid tantalum capacitor will help in troublesome instances. For the LH0063, two \(0.1 \mu \mathrm{~F}\) ceramic and one \(4.7 \mu \mathrm{~F}\) solid tantalum capacitors in parallel will be necessary on each supply lead.

\section*{Schematic Diagrams}

LH0033/LH0033A


Pin numbers shown for TO-8 (' G ') package.

\section*{Typical Applications}


Typical Applications (Continued)

\section*{Gamma Ray Pulse Integrator}


TL/K/5507-15

Nuclear Particle Detector


High Input Impedance AC Coupled Amplifier


\section*{Typical Applications (Continued)}


High Input Impedance Comparator with Offset Adjust


Instrumentation Shield/Line Driver


\section*{Typical Applications (Continued)}


TL/K/5507-23


\section*{LH4001 Wideband Current Buffer}

\section*{General Description}

The LH4001 is a high speed unity gain buffer designed to provide high current drive capability at frequencies from DC to over 25 MHz . It is capable of providing a continuous output current of \(\pm 100 \mathrm{~mA}\) and a peak of \(\pm 200 \mathrm{~mA}\).
The LH4001 is designed to fulfill a wide range of applications such as impedance transformation, high impedance input buffers for A/D converters and comparators, as well as high speed line drivers. It is also suitable for use in current booster applications within an op amp loop. This allows the output current capability of existing op amps to be increased to \(\pm 100 \mathrm{~mA}\).

\section*{Features}
- DC to 25 MHz bandwidth
- \(125 \mathrm{~V} / \mu \mathrm{s}\) slew rate
- Drives \(\pm 10 \mathrm{~V}\) into \(50 \Omega\)
- Operates from \(\pm 5\) to \(\pm 20 \mathrm{~V}\) supplies
- Output swing approaches supply voltage

\section*{Applications}

■ Boost op amp output
- Buffer amplifiers
- Isolate capacitive loads
- Drive long cables

\section*{Typical Applications and Connection Diagram}


TL/K/8628-1

Dual-In-Line Package

*Note: Electrically connected internally. No connection should be made to these pins.
Order Number LH4001CN
See NS Package Number N10A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage, V & \(\pm 22 \mathrm{~V}\) \\
Continuous Output Current, lo & \(\pm 100 \mathrm{~mA}\) \\
Peak Output Current, IO(peak) & \\
\((50 \mathrm{~ms} \mathrm{On} / 1\) Sec Off) & \(\pm 200 \mathrm{~mA}\)
\end{tabular}
\begin{tabular}{lr} 
Input Voltage Range, \(V_{I N}\) & \(\pm V_{S}\) \\
Power Dissipation Ambient & 500 mW \\
Storage Temperature Range, \(T_{S T G}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature, \(\mathrm{T}_{J}\) & \(150^{\circ} \mathrm{C}\) \\
Lead Temp. (Soldering, \(<10\) seconds) & \(260^{\circ} \mathrm{C}\) \\
ESD rating is to be determined. &
\end{tabular} ESD rating is to be determined.

Electrical Characteristics (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Min & Typ & Max & Units \\
\hline \(A_{V}\) & Voltage Gain & \[
\begin{aligned}
& R_{S}=10 \mathrm{k} \Omega, R_{\mathrm{L}}=1 \mathrm{k} \Omega \\
& \mathrm{~V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}
\end{aligned}
\] & 0.95 & 0.97 & 1 & V/V \\
\hline \(\mathrm{R}_{\text {IN }}\) & Input Impedance & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}}=200 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\
& \mathrm{~V}_{\mathrm{IN}}= \pm 1.0 \mathrm{~V}
\end{aligned}
\] & 180 & 400 & & k \(\Omega\) \\
\hline Rout & Output Impedance & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=50 \Omega \\
& \mathrm{~V}_{\mathrm{IN}}= \pm 1.0 \mathrm{~V}
\end{aligned}
\] & & 6 & 10 & \(\Omega\) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Swing & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, R_{S}=50 \Omega \\
& R_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{~V}_{\mathbb{I N}}= \pm 12 \mathrm{~V}
\end{aligned}
\] & \(\pm 10\) & \(\pm 11\) & & V \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & & \(\pm 10\) & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{t}_{\mathrm{r}}\) & Rise Time & \(\mathrm{R}_{\mathrm{L}}=100 \Omega, \Delta \mathrm{~V}_{\text {IN }}=100 \mathrm{mV}\) & & 7 & & ns \\
\hline SR & Slew Rate & \(\mathrm{V}_{\mathrm{IN}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) & & 125 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Is & Supply Current & \(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega\) & & \(\pm 6\) & \(\pm 10\) & mA \\
\hline \(\mathrm{V}_{\text {OS }}\) & DC Output Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=300 \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & & \(\pm 10\) & \(\pm 50\) & mV \\
\hline
\end{tabular}

Note 1: Specification applies for \(T_{A}=25^{\circ} \mathrm{C}\) with +12 V on Pins \(1 \& 2 ;-12 \mathrm{~V}\) on Pins \(4 \& 5\) unless otherwise specified.

\section*{Typical Performance Characteristics}


Input Offset Current

SUPPLY VOLTAGE ( \(\pm\) V)


FREQUENCY (MHz)
Pulse Response



TOP TRACE \(=\) INPUT
BOTTOM TRACE \(=\) OUTPUT
\(V_{I N}= \pm 2.5 \mathrm{~V}, R_{S}=R_{L}=50 \Omega\)

\section*{Applications Information}

Figure 1 shows a simple implementation of a non-inverting buffer amplifier of unity gain. Popular industry standard operational amplifiers such as LF156, LF351, LF411, LF441, LM11, LM741, etc. can be used in this configuration. Due to the high bandwidth of the LH4001, it is suitable for use with most monolithic op amps.
Figure 2 shows an implementation of an inverting amplifier with output current capability in excess of \(\pm 100 \mathrm{~mA}\). The gain of this amplifier is determined by the values of \(R_{F}\) and \(\mathrm{R}_{\mathrm{IN}}\). The resistor between the non-inverting input and ground is used to minimize the output offset voltage resulting from the input bias current.
Because of its high current drive capability, the LH4001 buffer amplifier is suitable for driving terminated or unterminated co-axial cables, and high current or reactive loads.

Figure 3 shows a co-axial cable drive circuit. The \(43 \Omega\) resistor matches the driving source to the cable, however, its inclusion rarely will result in substantial improvement in pulse response into a terminated cable. If the \(43 \Omega\) resistor is included, the output voltage to the load is about half what it would be without the near end termination.
Figure 4 shows a non-inverting amplifier with gain and output current capability in excess of \(\pm 100 \mathrm{~mA}\). It is capable of providing \(\pm 10 \mathrm{~mA}\) into a \(1 \mathrm{k} \Omega\) load or \(\pm 100 \mathrm{~mA}\) into a \(100 \Omega\) load ( \(\pm 10 \mathrm{~V}\) swing). Figures 5 and 6 show two different methods of providing current limit or short circuit protection for the LH4001. In Figure 6, the \(10 \Omega\) resistor limits the output current to approximately 70 mA . This circuit is highly recommended if there is a potential for a short circuit to occur.


FIGURE 2. Inverting Buffer Amplifier with Current Limit

Applications Information (Continued)


FIGURE 3. Coaxial Cable Drive Circuit


FIGURE 4. Non-Inverting Buffer Amplifier with Gain


TL/K/8628-8
FIGURE 5. LH4001 Using Resistor Current Limiting


FIGURE 6. Current Limit Using Current Sources

National
Semiconductor Corporation

\section*{LH4002 Wideband Video Buffer}

\section*{General Description}

The LH4002 is a high speed voltage follower designed to drive video signals from DC up to 200 MHz . At voltage supplies of \(\pm 5 \mathrm{~V}\), the LH4002 will provide up to 40 mA into \(50 \Omega\) at slew rates in excess of \(1000 \mathrm{~V} / \mu \mathrm{s}\).
The device is intended to fulfill a wide range of high speed applications including video distribution, impedance transformation, and load isolation. It is also suitable for use in current booster applications within an op amp loop. This allows the output current capability of existing op amps to be increased.

\section*{Features}
- DC to 200 MHz Bandwidth with \(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}\)
- \(1250 \mathrm{~V} / \mu \mathrm{s}\) Slew Rate into \(50 \Omega\)
- 150 MHz Bandwidth with \(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega\) and Voltage Swing \(=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}\)

Applications
- Wideband Buffer Amplifiers
- Wideband Line Driver

\section*{Typical Applications and Connection Diagrams}


Order Number LH4002E
See NS Package Number E20A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\) & \(\pm 6 \mathrm{~V}\) \\
Input Voltage Range, VIN & \(\pm \mathrm{V}_{\mathrm{S}}\) \\
Continuous Output Current, IO & \(\pm 60 \mathrm{~mA}\) \\
Storage Temperature Range, TSTG & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\end{tabular}

Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
\begin{tabular}{lr} 
LH4002 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH4002C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature, \(\mathrm{T}_{\mathrm{J}}\) & \(150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec ) & \(300^{\circ} \mathrm{C}\) \\
ESD rating is to be determined. &
\end{tabular}

DC Electrical Characteristics \(\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\text {min }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {max }}\) unless otherwise stated.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|l|}{Conditions} & Min & Typ & Max & Units \\
\hline \(V_{\text {OS }}\) & Input Offset Voltage & \multicolumn{2}{|l|}{\[
\begin{aligned}
& T_{A}=T_{J}=25^{\circ} \mathrm{C} \\
& R_{S}=150 \Omega, R_{L}=50 \Omega
\end{aligned}
\]} & & 20 & 50 & mV \\
\hline \(\mathrm{I}_{B}\) & Input Bias Current & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=50 \Omega\)} & & 100 & 200 & \(\mu \mathrm{A}\) \\
\hline \(A_{V}\) & DC Voltage Gain & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1.0 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}\)} & 0.95 & 0.97 & & V/V \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{O}}\)} & \multirow[t]{2}{*}{Output Voltage Swing} & \multirow[t]{2}{*}{\(\mathrm{R}_{\mathrm{S}}=150 \Omega, \mathrm{~V}_{\mathrm{IN}}= \pm 2.5 \mathrm{~V}\)} & \(R_{L}=1 \mathrm{k} \Omega\) & \(\pm 2.2\) & \(\pm 2.4\) & & V \\
\hline & & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=50 \Omega\) & \(\pm 2.0\) & \(\pm 2.2\) & & V \\
\hline Is & Supply Current & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\)} & & 20 & 35 & mA \\
\hline ROUT & Output Resistance & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=50 \Omega\)} & & 6 & 10 & \(\Omega\) \\
\hline RIN & Input Resistance & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=50 \Omega\)} & 10 & 18 & & \(\mathrm{k} \Omega\) \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|r|}{Conditions} & Min & Typ & Max & Units \\
\hline \(\mathrm{S}_{\mathrm{R}}\) & Slew Rate & \multicolumn{2}{|l|}{\[
\begin{aligned}
& R_{\mathrm{L}}=50 \Omega, \mathrm{R}_{\mathrm{S}}=50 \Omega \\
& \mathrm{~V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}
\end{aligned}
\]} & 1000 & 1250 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow{3}{*}{\(\mathrm{f}_{3 \mathrm{~dB}}\)} & \multirow[t]{3}{*}{Bandwidth, -3 dB} & \multirow[t]{3}{*}{\[
\begin{array}{r}
\mathrm{R}_{\mathrm{S}}=50 \Omega \\
\mathrm{R}_{\mathrm{L}}=50 \Omega \\
\text { (Note 2) }
\end{array}
\]} & \(\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}_{\text {P-P }}\) & & 125 & & MHz \\
\hline & & & \(V_{\text {OUT }}=2 V_{\text {P-P }}\) & 100 & 150 & & MHz \\
\hline & & & \(\mathrm{V}_{\text {OUT }}=100 \mathrm{mV} \mathrm{P}_{\text {P }}\) & & 200 & & MHz \\
\hline & Phase Non-Linearity & \multicolumn{2}{|l|}{\(B W=1.0-20 \mathrm{MHz}\)} & & 2.0 & & degrees \\
\hline \(t_{r}\) & Rise Time & \multicolumn{2}{|l|}{\(\Delta \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}\)} & & 3 & & ns \\
\hline \(t_{d}\) & Propagation Delay & \multicolumn{2}{|l|}{\(\Delta \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}\)} & & 1.2 & & ns \\
\hline THD & Harmonic Distortion & \multicolumn{2}{|l|}{\(\mathrm{f}=1 \mathrm{kHz}\)} & & 0.1 & & \% \\
\hline
\end{tabular}

Note 1: Under normal operating conditions \(+V_{C C 1}\) and \(+V_{C C 2}\) should be connected together, and \(-V_{C C 1}\) and \(-V_{C C 2}\) should be connected together.
Note 2: Guaranteed by design. This parameter is sample tested.

\section*{Typical Performance Characteristics}


\section*{Pulse Response}


\section*{Typical Applications}


TL/K/8686-11
FIGURE 1. Wideband Unity Gain Amplifier Using LH4002CN


TL/K/8686-9
FIGURE 2. Compensation for Capacitive Loads


TL/K/8686-10

FIGURE 3. Compensation for Capacitive Loads

\section*{Applications Information}

The high speed performance of the LH4002 can only be realized by taking certain precautions in circuit layout and power supply decoupling. Low inductance ceramic chip or disc power supply decoupling capacitors of \(0.01 \mu \mathrm{~F}\) in parallel with \(0.1 \mu \mathrm{~F}\) should be connected with the shortest practical lead length between device supply leads and a ground plane. Failure to follow these rules can result in oscillations.

When driving a capacitive load such as inputs to flash converters, the circuits in Figure 2 and 3 can be used to minimize the amount of overshoot and ringing at the outputs. Figure 2 indicates that a \(50 \Omega\) should be placed in parallel with the load and Figure 3 recommends that a \(100 \Omega\) resistor be placed in series with the input to the LH4002.

\section*{Schematic Diagram}


\section*{LH4003/LH4003C Precision RF Closed Loop Buffer}

\section*{General Description}

The LH4003 is a precision RF buffer optimized for unity gain applications. The LH4003 features a small signal bandwidth of 250 MHz . The buffer is internally compensated to be unity gain stable and has internal short circuit protection. The LH4003 is useful in applications such as video buffering, cable driving, and flash converter input conditioning.

Features
- Operation from \(\pm 6 \mathrm{~V}\) supplies
- Drive \(50 \Omega\) directly
- Internal power supply bypassing
- Short circuit protection
- \(1000 \mathrm{~V} / \mu \mathrm{s}\) slew rate
- 0.97 gain accuracy into \(50 \Omega\)

Applications
- Line drivers
- Video buffers

\section*{Block and Connection Diagram}

Note 1: NC = No Connection
Note 2: Pins 9 \& 17 Internally Connected


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
```

Supply Voltage, Vs
Power Dissipation, PD
TA}=2\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ , derate linearly at 62.5
TC}=2\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ , derate linearly at 33.3}\mp@subsup{}{}{\circ}\textrm{C}/\textrm{W
Input Common Mode Voltage Range, V
Output Current, lo

```
\[
\pm 100 \mathrm{~mA}
\]

Output Short Circuit Duration
Continuous Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\) LH4003CD
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
LH4003D
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range, \(\mathrm{T}_{\text {STG }} \quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Maximum Junction Temperature, \(\mathrm{T}_{\mathrm{J}}\)
\(150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec .)
\(300^{\circ} \mathrm{C}\)

DC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted. (Notes 1,6 )
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4003C} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Output Offset Voltage & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\[
T_{A}=T_{J}=25^{\circ} \mathrm{C}
\] \\
(Note 4)
\end{tabular}}} & 5 & 15 & & mV \\
\hline \(\mathrm{V}_{\mathrm{OS} / \Delta \mathrm{T}}\) & Offset Voltage Drift & & & 100 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{I}_{\mathrm{B}}\) & Input Bias Current & \begin{tabular}{l}
\[
R_{S}=300 \Omega
\] \\
(Note 4)
\end{tabular} & \[
\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}
\] & 100 & 200 & & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{\(A_{V}\)} & \multirow[t]{2}{*}{Voltage Gain} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{I N}=2 V_{P P} \\
& f=1 \mathrm{kHz}
\end{aligned}
\]} & \(\mathrm{R}_{\mathrm{L}}=50 \Omega\) & 0.98 & 0.95 & & \multirow{2}{*}{\(\mathrm{V} / \mathrm{V}_{(\text {Min })}\)} \\
\hline & & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & 0.98 & 0.95 & & \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & & & & \(\pm 3\) & & \(\mathrm{V}_{\text {(Min) }}\) \\
\hline PSRR & \begin{tabular}{l}
Power Supply \\
Rejection Ratio
\end{tabular} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}\) to \(\pm 8 \mathrm{~V}\)} & 55 & 45 & & \(\mathrm{dB}_{(\text {(Min) }}\) \\
\hline Is & Supply Current & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) (Note 7 )} & 55 & 65 & & mA \\
\hline \(\mathrm{P}_{\mathrm{D}}\) & Power Dissipation & & & & & 780 & mW \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{v}_{S}= \pm 6 \mathrm{~V}, \mathrm{R}_{S}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted. (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4003C} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \(\mathrm{t}_{\mathrm{r}}\) & Small Signal Rise Time & \multicolumn{2}{|l|}{\(\Delta V^{1 N}=0.5 \mathrm{~V}\)} & 2 & & & \multirow{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {s }}\) & Settling Time to 0.1\% & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {IN }}= \pm 3 \mathrm{~V}\)} & 80 & & & \\
\hline \multirow[t]{2}{*}{SR} & \multirow[t]{2}{*}{Slew Rate} & \(V_{I N}=-3 V\) to \(+3 V\) & 10\%-90\% & 1000 & & 800 & \multirow[t]{2}{*}{\begin{tabular}{l}
\(\mathrm{V} / \mu \mathrm{s}\) \\
(Min)
\end{tabular}} \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=+3 \mathrm{~V}\) to -3 V & 10\%-90\% & 1200 & & 1000 & \\
\hline \multirow[t]{3}{*}{\(f_{-3 \mathrm{~dB}}\)} & Small Signal Bandwidth & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {OUT }}=100 \mathrm{mVp-p}\)} & 250 & 200 & & MHz ( Min ) \\
\hline & Full Power Bandwidth & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}\), (Note 5)} & 65 & & & MHz \\
\hline & Harmonic Distortion & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Second Order, } \text { V OUT }=4 \mathrm{~V} p-\mathrm{p}, \\
& f_{\mathrm{IN}}=10 \mathrm{MHz}
\end{aligned}
\]} & -60 & & & dB \\
\hline
\end{tabular}

DC Electrical Characteristics \(\mathrm{v}_{\mathrm{S}}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted. (Notes 1, 6)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4003} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \multirow[t]{2}{*}{Vos} & \multirow[t]{2}{*}{Output Offset Voltage} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\[
T_{A}=T_{J}=25^{\circ} \mathrm{C}
\] \\
(Note 4)
\end{tabular}}} & 2 & 15 & & \multirow[t]{2}{*}{mV} \\
\hline & & & & & 20 & & \\
\hline \(\mathrm{V}_{\text {OS/ } / \text { T }}\) & Offset Voltage Drift & & & 100 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{\(\mathrm{R}_{\mathrm{S}}=300 \Omega\)} & \multirow[t]{2}{*}{\(T_{A}=T_{J}=25^{\circ} \mathrm{C}\), (Note 4)} & 100 & 200 & & \multirow[b]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & & & 200 & & \\
\hline \multirow[t]{3}{*}{\(A_{V}\)} & \multirow[t]{3}{*}{Voltage Gain} & \multirow[t]{3}{*}{\[
\begin{aligned}
& V_{I N}=2 V_{P P} \\
& f=1 \mathrm{kHz}
\end{aligned}
\]} & \multirow[t]{3}{*}{\(\mathrm{R}_{\mathrm{L}}=50 \Omega\)
\(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\)} & 0.98 & 0.95 & 0.93 & \multirow{3}{*}{\(V / V_{(\text {Min })}\)} \\
\hline & & & & 0.98 & 0.95 & & \\
\hline & & & & & 0.93 & & \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(A_{V}=+1\)} & & \(\pm 3\) & \(\pm 3\) & \[
\begin{gathered}
V \\
(\mathrm{Min})
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{PSRR} & \multirow[t]{2}{*}{\begin{tabular}{l}
Power Supply \\
Rejection Ratio
\end{tabular}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(V_{S}= \pm 4 \mathrm{~V}\) to \(\pm 8 \mathrm{~V}\)}} & 55 & 45 & & \multirow[t]{2}{*}{\[
\begin{gathered}
d B \\
(\mathrm{Min})
\end{gathered}
\]} \\
\hline & & & & & 40 & & \\
\hline Is & Supply Current & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) (Note 7 )}} & 55 & 65 & 80 & mA \\
\hline \(\mathrm{P}_{\mathrm{D}}\) & Power Dissipation & & & & & 780 & mW \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{v}_{\mathrm{S}}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted. (Note 1 )
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4003} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & & Typ & Tested Limit (Note 2) & \begin{tabular}{l}
Design Limit \\
(Note 3)
\end{tabular} & \\
\hline \(t_{r}\) & Small Signal Rise Time & \(\Delta \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}\) & & 2 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{s}}\) & Settling Time to 0.1\% & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{IN}}= \pm 3 \mathrm{~V}\)} & 80 & & & ns \\
\hline \multirow[t]{2}{*}{SR} & \multirow[t]{2}{*}{Slew Rate} & \(\mathrm{V}_{\text {IN }}=-3 \mathrm{~V}\) to +3 V & 10\%-90\% & 1000 & & 800 & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{\mu \mathrm{S}} \\
& (\mathrm{Min})
\end{aligned}
\]} \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=+3 \mathrm{~V}\) to -3 V & 10\%-90\% & 1200 & & 1000 & \\
\hline \multirow[t]{3}{*}{\(f_{-3 \mathrm{~dB}}\)} & Small Signal Bandwidth & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {OUT }}=100 \mathrm{mVp-p}\)} & 250 & 200 & & MHz (Min) \\
\hline & Full Power Bandwidth & \multicolumn{2}{|l|}{\(\mathrm{V}_{1 \mathrm{~N}}= \pm 2 \mathrm{~V}\), (Note 5)} & 65 & & & MHz \\
\hline & Harmonic Distortion & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Second Order, } \mathrm{V}_{\mathrm{OUT}}=4 \mathrm{~V} \text { p-p, } \\
& f_{\mathrm{IN}}=10 \mathrm{MHz}
\end{aligned}
\]} & -60 & & & dB \\
\hline
\end{tabular}

Note 1: These measurements are taken with the LH4003 strapped for a gain of +1 .
Note 2: Tested limits are guaranteed and \(100 \%\) tested in production.
Note 3: Design limits are guaranteed (but not \(100 \%\) production tested) over indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.
Note 4: Specification is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed value at \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\). See Typical Performance Characteristics for more information.
Note 5: Full power bandwidth is calculated based on slew rate measurement using FPBW = slew rate / ( \(2 \pi \mathrm{~V}\) peak).
Note 6: Boldface limits are guaranteed over full temperature. Operating ambient temperature range of LH 4003 C is \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and LH 4003 is \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
Note 7: When the LH4003 is operated at elevated temperature (such as \(125^{\circ} \mathrm{C}\) ), some form of heat sinking or forced air cooling is required. The quiescent power with \(\mathrm{V}_{\mathrm{S}}\) of \(\pm 6 \mathrm{~V}\) is 780 mW , whereas the package is rated to 750 mW without a heatsink at \(125^{\circ} \mathrm{C}\).

Typical Performance Characteristics


TL/K/9243-2


Input Bias Current vs Time

Offset Voltage (Typical) vs Time


\section*{Application Information}

The unity gain follower configuration shown in Figure 1, offers a 250 MHz small signal bandwidth to the -3 dB point and the minimum slew rate of \(800 \mathrm{~V} / \mu\) s insures a full power bandwidth of 65 MHz for a 4 V peak-to-peak signal, according to the formula:
\[
\mathrm{B}=\mathrm{SR} / 2 \pi \mathrm{Vp}
\]

Where SR is the slew rate in \(\mu \mathrm{s}, \mathrm{B}\) is the bandwidth of the device in MHz for a peak sine wave voltage Vp .
The unity gain follower/buffer is therefore an excellent choice for wideband sinewave buffering or pulse amplification. Figure 2 shows the typical pulse response for such a configuration.

\section*{DRIVING CAPACITIVE LOADS}

Flash A/D, unterminated cables, etc, can exhibit up to 300 pF of capacitance, thus creating stability or settling problems. Figure 3 shows the compensation scheme for driving such capacitive loads while still insuring optimum settling. The output current limit of the LH4003 is a considerable help for driving capacitive loads, the charging current is kept in control and the damping resistor can be small without overloading the output stage. A \(20 \Omega\) resistor in series with the capacitance is required for insuring an optimum settling time of \(0.5 \%\) in less than 20 ns which is suitable for driving a 7 bit flash \(A\) to \(D\) converter in video applications at a sampling rate of 20 MSPS (see Figure 4).

\section*{LAYOUT CONSIDERATIONS}

The layout of a RF/Video PC board where the signal frequency is beyond 100 MHz required special attention. All the traces or connections must be as short and as wide as possible in order to keep their parasitic inductance to a minimum. This is especially critical for the supply lines where the current can reach over 100 mA in a few nanoseconds.

Although the LH4003 contains internal decoupling, it still requires some external bypassing capacitors, which have to be located as close to the supply pins as possible. A \(4.7 \mu \mathrm{~F}\) in parallel with a 100 nF low inductance capacitor will insure good filtering. In some cases of noisy environment, or when the power supply is located far from the circuit, it may be necessary to use a dual stage decoupling as shown in Figure 5.
Ground can also become a considerable problem. It is assumed to be uniformly zero volts and considered as a reference. In practice, if the ground is poorly laid out, every single point may be at a different potential and at a different phase, which is a source of instability or signal distortion.
The most reliable solution to this problem is to have a ground plane that will minimize the parasitic inductance and therefore, potential and phase differences.

\section*{INPUT CAPACITANCE}

The input capacitance of the LH4003 is typically 8 pF and will slightly increase with frequency. A large source resistance value in front of this will form a pole, which may substantially reduce the bandwidth of the circuit and affect stability.
This is the reason why resistor values higher than 500 ohms should not be utilized in the feedback network and high source impedance should be avoided.

\section*{BIAS CURRENT}

The input bias current is typically \(100 \mu \mathrm{~A}\) and may create an undesirable output offset voltage when the source impedance is high. An internal \(50 \Omega\) resistor is provided for matching with a \(50 \Omega\) source impedance in order to minimize the output offset voltage. Figure 6 shows a circuit that uses a FET transistor pair for the input stage in order to reduce the input bias current to the sub-nanoampere region.

\section*{Typical Applications}


TL/K/9243-3
FIGURE 1. Unity Gain Follow,
Typical BW 3dB \(=\mathbf{2 5 0} \mathbf{M H z}\)


Note: Top trace is input and bottom trace is output. \(\mathrm{V}_{\mathrm{CC}}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega\).
FIGURE 2. Pulse Response of Follower


FIGURE 3. Driving Capacitance

Typical Applications (Continued)


TL/K/9243-7
Note: Top trace is input and bottom trace is output. \(\mathrm{V}_{\mathrm{CC}}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{I S O}=20 \Omega\) and \(\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}\). FIGURE 4. Pulse Response when Driving Capacitance.


TL/K/9243-8
FIGURE 5. Dual Stage Decoupling


FIGURE 6. FET Buffer Reduces Bias Current

National
PRELIMINARY
Semiconductor Corporation

\section*{LH4004/LH4004C Wideband FET-Input Buffer/Amplifier}

\section*{General Description}

The LH4004 is an FET input, high speed differential amplifier optimized for unity gain applications. It eliminates most of the drawbacks of conventional open loop buffers and does not require compensation for unity and other low gain operations. It is an ideal choice for video distribution, driving flash converters, and summing amplifiers. Furthermore, the bandwidth does not decrease with increasing gain. At a closed loop gain of 4, the LH4004 still offers a 75 MHz bandwidth.

\section*{Features}
- \(\pm 0.5 \mathrm{~dB}\) gain flatness
- \(500 \mathrm{~V} / \mu \mathrm{s}\) slew rate
- Drives \(50 \Omega\) directly
- 140 MHz bandwidth
- No external components required for unity gain operation
■ Internal power supply bypassing

\section*{Applications}
- Unity gain buffer
- Low gain op amp

\section*{Simplified Schematic and Connection Diagram}


\section*{Absolute Maximum Ratings}

If Military／Aerospace specified devices are required， contact the National Semiconductor Sales Office／ Distributors for availability and specifications．
\begin{tabular}{lr} 
Supply Voltage，\(V_{S}\) & \(\pm 15 \mathrm{~V}\) \\
Power Dissipation， \(\mathrm{P}_{\mathrm{D}}\) & \\
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，derate linearly at \(80^{\circ} \mathrm{C} / \mathrm{W}\) & 1.8 W \\
\(\mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\) ，derate linearly at \(40^{\circ} \mathrm{C} / \mathrm{W}\) & 3.75 W \\
Input Voltage Range， \(\mathrm{V}_{\mathrm{I}}\) & \(\pm \mathrm{V}_{\mathrm{S}}\)
\end{tabular}
put Voltage Range， \(\mathrm{V}_{\mathrm{IN}}\)

Operating Temperature Range， \(\mathrm{T}_{\mathrm{A}}\)
\begin{tabular}{lr} 
LH4004CD & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LH4004D & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range，\(T_{\text {STG }}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature， \(\mathrm{T}_{J}\) & \(150^{\circ} \mathrm{C}\) \\
Lead Temperature（Soldering，\(<10 \mathrm{sec}\) ） & \(300^{\circ} \mathrm{C}\) \\
ESD rating is to be determined． &
\end{tabular}

\section*{DC Electrical Characteristics}
\(V_{S}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted (Notes \(1 \& 5\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4004} & \multirow[t]{2}{*}{Units (Max Unless Otherwise Stated)} \\
\hline & & & & Typ & \begin{tabular}{l}
Tested Limit \\
(Note 2)
\end{tabular} & Design Limit (Note 3) & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Input Offset Voltage & \(T_{A}=T_{J}=25\) & & 8 & 15 & & mV \\
\hline \(\mathrm{V}_{\mathrm{OS}} / \Delta \mathrm{T}\) & Offset Voltage Drift & & & 300 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{6}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{2}{*}{Input Bias Current} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\), Pin 6 (Note 4)} & & 400 & & pA \\
\hline & & & & & 400 & & nA \\
\hline & \multirow[t]{4}{*}{Gain Accuracy} & \multirow[t]{4}{*}{\[
\begin{aligned}
& V_{I N}= \pm 1 V \\
& A_{V}=+1
\end{aligned}
\]} & \multirow[t]{2}{*}{\(R_{L}=500 \Omega\)} & \multirow[t]{2}{*}{0.98} & 0.96 & & \multirow{4}{*}{\[
\begin{aligned}
& \text { V/V } \\
& (\mathrm{Min})
\end{aligned}
\]} \\
\hline & & & & & 0.93 & & \\
\hline & & & \multirow[t]{2}{*}{\(R_{L}=50 \Omega\)} & \multirow[t]{2}{*}{0.98} & 0.96 & & \\
\hline & & & & & 0.93 & & \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \(\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}\) & \(\mathrm{R}_{\mathrm{L}}=500 \Omega\) & 9.6 & 9.2 & & \(V\) (Min) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(V_{\text {IN }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega\)} & \(\pm 4.5\) & \(\pm 4\) & & \(V\) (Min) \\
\hline Is & Supply Current & & & 35 & 40 & & \\
\hline PSRR & Power Supply Rejection Ratio & & & & 40 & & dB (Min) \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{v}_{\mathrm{S}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted


Note 1: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range of LH 4004 C is \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and LH 4004 is \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
Note 2: Tested limits are guaranteed and 100\% production tested.
Note 3: Design limits are guaranteed (but not 100\% production tested) over the indicated temperature range. These limits are not used to calculate outgoing quality levels.
Note 4: Specification is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed value at \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\).
Note 5: When the LH4004 is operated at elevated temperature (such as \(125^{\circ} \mathrm{C}\) ), some form of heat sinking or forced air cooling is required. The quiescent power with \(V_{S}\) of \(\pm 12 \mathrm{~V}\) is 960 mW , whereas the package is only rated to 800 mW without a heatsink at \(125^{\circ} \mathrm{C}\).

\section*{Application Hints}

The front page figure shows the simplified schematic which includes the feedback resistor and the decoupling capacitors.
The essential difference from other op amps is that both inputs are radically different, the non-inverting input goes to a FET buffer follower and the inverting input is connected to the second stage emitter node. This topology is responsible for the unique bandwidth characteristic and transfer function of the amplifier.
Let's consider the connection diagram of Figure 1. The typical transfer function in the case of a classical op amp would be:
\[
\frac{V_{\mathrm{OUT}}}{V_{\text {IN }}}=\frac{K(\mathrm{~s})}{1+K(\mathrm{~s}) / B}
\]
where \(B=\frac{R_{A}+R_{B}}{R_{B}}\) and \(K(s)\) is the open loop gain of the amplifier and is frequency dependent. By rearranging the formula, we find;
\[
\text { (1) } \frac{V_{\text {OUT }}}{V_{I N}}=B^{*} \frac{K(s)}{K(s)+B}
\]

For the LH4004, a small signal analysis shows that the difference between the two inputs turns the previous typical equation into:
\[
\text { (2) } \frac{V_{\text {OUT }}}{V_{I N}}=B^{*} \frac{K(s)}{K(s)+B+m R_{A}}
\]
where m is an internal parameter to the device and \(\mathrm{K}(\mathrm{s})\) is approximately 70 dB at DC with a \(50 \Omega\) load.
In both equations, the second term is negligible when the open loop gain of the amplifier, K(s), approaches infinity, but in equation (1), when the signal frequency reaches a point where \(K(s)\) is small, say \(K(s)=10\) or less, then the term will be very sensitive to the value of the closed loop gain \(B\) and \(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\) will fall earlier as B increases.
In equation (2), \(m\) is approximately 0.19 and \(R_{A}\) is provided inside the package, with a value which has been chosen to be \(240 \Omega\). The term \(\mathrm{mR}_{\mathrm{A}}\) is therefore equal to 46 and will dominate the term B as long as it is kept below 5 . The result is that \(V_{O U T} / V_{I N}\) will not be as dependent on \(B\) as with traditional topologies. The gain will still fall with the open loop gain \(\mathrm{K}(\mathrm{s})\) as the frequency increases, but the roll off will be virtually independent of the closed loop gain \(B\).
Resistor \(R_{B}\) sets the overall closed loop gain, but has very little effect on stability and bandwidth. Another peculiarity of the LH4004 is that the loop compensation can be accomplished by changing the value of resistor \(\mathrm{R}_{\mathrm{A}}\) (Figure 2). Even though this such as settling time, overshoot and phase margin, it will not affect the slew rate. Although this resistive compensation scheme is adequate in most cases, an alternate method is to place a capacitor between pins 3 and 19 (Figure 3). This method of compensation also reduces the device slew rate (Figure 4).

\section*{Low Gain Operation}

The small amount of stray capacitance present at the inverting input can cause peaking which increases with decreasing gain. The gain set resistor \(\mathrm{R}_{\mathrm{B}}\) (in Figure 1) is effectively
in parallel with this capacitance and so a frequency domain pole results. With a small \(R_{B}\), this pole is at a high frequency and it affects the closed loop gain of the LH4004 only slightly. At lower values of gain, this pole becomes significant. For example, at a gain of +2 , the gain may peak as much as 1.5 dB to 2 dB at 100 MHz .


BANDWIDTH IN MHz FOR UNITY GAIN CONFIGURATION
TL/K/8831-10
FIGURE 2. Bandwidth vs Rext


BANDWIDTH IN MHz FOR UNITY GAIN CONFIGURATION
TL/K/8831-11
FIGURE 3. Bandwidth vs Cext


TL/K/8831-13
FIGURE 4. Slew Rates vs Compensation C

\section*{Typical Applications}

TL/K/8831-4
FIGURE 5. Unity Gain Buffer




FIGURE 6. Differential Amplifier


TL/K/8831-6
FIGURE 8. Offset Adjust


TL/K/8831-7
FIGURE 9. LH4004 Used in Amplifier Applications

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)


TL/K/8831-14

Large Signal Pulse Response


TL/K/8831-16
Top Trace = Input Bottom Trace = Output


Small Signal Pulse Response


TL/K/8831-17
Top Trace \(=\) Input
Bottom Trace = Output

National
PRELIMINARY Semiconductor
Corporation

\section*{LH4006/LH4006C Precision RF Closed Loop Buffer}

\section*{General Description}

The LH4006 is a precision RF buffer optimized for unity gain applications. It features a small signal bandwidth of 350 MHz . The buffer is internally compensated to be unity gain stable and has internal short circuit protection. The LH4006 is useful in applications such as video buffering, cable driving, and flash converter input conditioning. The high bandwidth also allows the LH4006 to be used in RF/IF signal conditioning such as amplification or down conversion.

\section*{Features}
- Operation from \(\pm 6 \mathrm{~V}\) supplies
- Drives \(50 \Omega\) directly

\section*{Connection Diagram}


Note 1: NC = not connected.
Note 2: Pins 9 \& 17 are internally connected.

\section*{Order Number LH4006D \& LH4006CD}

See NS Package Number D24D

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{Supply Voltage, \(\mathrm{V}_{\mathrm{S}}\)}
\(\pm 8 \mathrm{~V}\)

Power Dissipation, \(\mathrm{PD}_{\mathrm{D}}\)
\(\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}\), Derate Linearly at \(33.3^{\circ} \mathrm{C} / \mathrm{W} \quad 3.75 \mathrm{~W}\)
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), Derate Linearly at \(62.5^{\circ} \mathrm{C} / \mathrm{W}\) Input Common Mode Voltage Range, \(\mathrm{V}_{\mathrm{CM}}\)
Output Current, Io
Output Short Circuit Duration
DC Electrical Characteristics \(\pm 100 \mathrm{~mA}\) Continuous

Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
\begin{tabular}{lr} 
LH4006CD & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LH4006D & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range, TSTG & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Maximum Junction Temperature, \(\mathrm{T}_{\mathrm{J}}\) & \(150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering \(<10\) sec.) & \(300^{\circ} \mathrm{C}\)
\end{tabular}
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(150{ }^{\circ}\)

ESD Rating to be determined.
\(V_{S}= \pm 6 \mathrm{~V}, R_{S}=R_{L}=50 \Omega, T_{A}=25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4006C} & \multirow[t]{2}{*}{Units (Max unless otherwise stated)} \\
\hline & & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \(\mathrm{V}_{\text {OS }}\) & Output Offset Voltage & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\), Note 4} & 5 & 15 & & mV \\
\hline \(\mathrm{V}_{\text {OS/ } / \text { T }}\) & Offset Voltage Drift & & & 100 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{I}_{B}\) & Input Bias Current & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=300 \Omega\), Note 4} & 100 & 300 & & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{\(A_{V}\)} & \multirow[t]{2}{*}{Voltage Gain} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{I N}=2 \mathrm{Vp}-\mathrm{p}, \\
& \mathrm{f}=1 \mathrm{kHz}
\end{aligned}
\]} & \(\mathrm{R}_{\mathrm{L}}=50 \Omega\) & 0.98 & 0.95 & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V} / \mathrm{V} \\
& (\mathrm{~min})
\end{aligned}
\]} \\
\hline & & & \(R_{L}=1 \mathrm{k} \Omega\) & 0.98 & 0.95 & & \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(A_{V}=+1\)} & & \(\pm 3\) & & \[
\begin{gathered}
\text { V } \\
(\mathrm{min})
\end{gathered}
\] \\
\hline PSRR & Power Supply Rejection Ratio & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V} \text { to } \pm 8 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\]} & 55 & 45 & & \[
\begin{gathered}
\mathrm{dB} \\
(\mathrm{~min})
\end{gathered}
\] \\
\hline Is & Supply Current & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{I N}=0 V, R_{L}=1 k \Omega
\] \\
Note 7
\end{tabular}}} & 55 & 65 & & mA \\
\hline \(\mathrm{P}_{\mathrm{D}}\) & Power Dissipation & & & & & 780 & mW \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Note 1)}
\(V_{S}= \pm 6 V, R_{S}=R_{L}=50 \Omega, T_{A}=25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4006C} & \multirow[t]{2}{*}{\begin{tabular}{l}
Units \\
(Max unless otherwise stated)
\end{tabular}} \\
\hline & & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline tr & Small Signal Rise Time & \(\Delta \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}\) & & 2 & & & \\
\hline ts & Settling Time to 0.1\% & \(\mathrm{V}_{\mathrm{IN}}= \pm 3 \mathrm{~V}\) & & 80 & & & \\
\hline \multirow[t]{2}{*}{SR} & \multirow[t]{2}{*}{Slew Rate} & \(\mathrm{V}_{\text {IN }}=-3 \mathrm{~V}\) to +3 V & 10\%-90\% & 1000 & & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{S} \\
& (\mathrm{~min})
\end{aligned}
\]} \\
\hline & & \(\mathrm{V}_{\mathrm{IN}}=+3 \mathrm{~V}\) to -3 V & 10\%-90\% & 1200 & & & \\
\hline \multirow[t]{3}{*}{\(f_{-3 \mathrm{~dB}}\)} & \begin{tabular}{l}
Small Signal \\
Bandwidth
\end{tabular} & \(V_{\text {OUT }}=100 \mathrm{mVp}-\mathrm{p}\) & \(A_{V}=+1\) & 350 & 300 & & \multirow[t]{2}{*}{\begin{tabular}{l}
MHz \\
(min)
\end{tabular}} \\
\hline & Full Power Bandwidth & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}\), Note 5} & 80 & & & \\
\hline & \begin{tabular}{l}
Second Order \\
Harmonic Distortion
\end{tabular} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=4 \mathrm{Vp}-\mathrm{p}, \\
& f_{\text {IN }}=10 \mathrm{MHz}
\end{aligned}
\]} & -60 & & & dB \\
\hline
\end{tabular}

\section*{DC Electrical Characteristics (Notes 1 \& 6)}
\(V_{S}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4006} & \multirow[t]{2}{*}{\begin{tabular}{l}
Units \\
(Max unless otherwise stated)
\end{tabular}} \\
\hline & & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OS }}\)} & \multirow[t]{2}{*}{Output Offset Voltage} & \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=25^{\circ} \mathrm{C}\)} & 2 & 15 & & \multirow[t]{2}{*}{mV} \\
\hline & & & & & 25 & & \\
\hline \(\mathrm{V}_{\text {OS/ }}\) T & Offset Voltage Drift & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\)} & 100 & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \multirow[t]{2}{*}{Input Bias Current} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& R_{S}=300 \Omega \\
& T_{A}=T_{J}=25^{\circ} \mathrm{C}, \text { Note } 4
\end{aligned}
\]}} & 100 & 300 & & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & & & & 400 & & \\
\hline \multirow[t]{2}{*}{\(A_{V}\)} & \multirow[t]{2}{*}{Voltage Gain} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{I N}=2 V p-p, \\
& f=1 \mathrm{kHz}
\end{aligned}
\]} & \(\mathrm{R}_{\mathrm{L}}=50 \Omega\) & 0.98 & \[
\begin{aligned}
& 0.95 \\
& \mathbf{0 . 9 3}
\end{aligned}
\] & & \multirow{2}{*}{\[
\begin{aligned}
& \mathrm{V} / \mathrm{V} \\
& (\mathrm{~min})
\end{aligned}
\]} \\
\hline & & & \(\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) & 0.98 & \[
\begin{aligned}
& 0.95 \\
& 0.93
\end{aligned}
\] & & \\
\hline \(\mathrm{V}_{0}\) & Output Voltage Swing & \multicolumn{2}{|l|}{\(A_{V}=+1\)} & & \(\pm 3\) & \(\pm 3\) & \[
\begin{gathered}
V \\
(\mathrm{~min})
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{PSRR} & \multirow[t]{2}{*}{Power Supply Rejection Ratio} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}\) to +8 V}} & 55 & 45 & & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathrm{dB} \\
(\mathrm{~min})
\end{gathered}
\]} \\
\hline & & & & & 40 & & \\
\hline Is & Supply Current & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{\mathbb{I N}}=0 V, R_{L}=1 \mathrm{k} \Omega
\] \\
(Note 7)
\end{tabular}}} & 55 & 65 & 80 & mA \\
\hline \(\mathrm{P}_{\mathrm{D}}\) & Power Dissipation & & & & & 780 & mW \\
\hline
\end{tabular}

\section*{AC Electrical Characteristics (Note 1)}
\(V_{S}= \pm 6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=R_{\mathrm{L}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH4006} & \multirow[t]{2}{*}{\begin{tabular}{l}
Units \\
(Max unless otherwise stated)
\end{tabular}} \\
\hline & & & & Typ & Tested Limit (Note 2) & Design Limit (Note 3) & \\
\hline tr & Small Signal Rise Time & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& \Delta \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}= \pm 3 \mathrm{~V}
\end{aligned}
\]}} & 2 & & & \multirow[t]{2}{*}{ns} \\
\hline ts & Settling Time to 0.1\% & & & 80 & & & \\
\hline \multirow[t]{2}{*}{SR} & \multirow[t]{2}{*}{Slew Rate} & \(V_{\text {IN }}=-3 V\) to \(+3 V\) & 10\%-90\% & 1000 & & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V} / \mu \mathrm{S} \\
& (\mathrm{~min})
\end{aligned}
\]} \\
\hline & & \(V_{\text {IN }}=+3 \mathrm{~V}\) to -3 V & 10\%-90\% & 1200 & & & \\
\hline \(f-3 \mathrm{~dB}\) & Smali Signal Bandwidth & \(\mathrm{V}_{\text {OUT }}=100 \mathrm{mVp}-\mathrm{p}\) & \(A_{V}=+1\) & 350 & 300 & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{MHz} \\
& (\mathrm{~min})
\end{aligned}
\]} \\
\hline & Full Power Bandwidth & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{IN}}= \pm 2 \mathrm{~V}\), Note 5} & 80 & & & \\
\hline & \begin{tabular}{l}
Second Order \\
Harmonic Distortion
\end{tabular} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\text {OUT }}=4 \mathrm{Vp}-\mathrm{p}, \\
& f_{\text {IN }}=10 \mathrm{MHz} \\
& \hline
\end{aligned}
\]} & -60 & & & dB \\
\hline
\end{tabular}

Note 1: These measurements are taken with the LH4006 strapped for a gain of +1 .
Note 2: Tested limits are guaranteed and \(100 \%\) tested in production.
Note 3: Design limits are guaranteed (but not \(100 \%\) production tested) over indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.
Note 4: Specification is at \(25^{\circ} \mathrm{C}\) junction temperature due to requirements of high speed automatic testing. Actual value may be higher at operating junction temperature.
Note 5: Full power bandwidth is calculated based on slew rate measurement using FPBW = slew rate/(2 \(\pi \mathrm{V}\) peak).
Note 6: Boldface limits are guaranteed over full temperature. Operating ambient temperature range of LH4006C is \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), and LH 4006 is \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).
Note 7: When the LH4006 is operated at elevated temperature (such as \(125^{\circ} \mathrm{C}\) ), some form of heat sinking or forced air cooling is required. The quiescent power with \(V_{S}\) of \(\pm 6 \mathrm{~V}\) is 780 mW , whereas the package is rated to 750 mW without a heatsink at \(125^{\circ} \mathrm{C}\).

\section*{Typical Performance Characteristics}


\section*{Application Information}

The unity gain follower configuration shown in Figure 1, offers a 350 MHz small signal bandwidth to the -3 dB point and the minimum slew rate of \(1000 \mathrm{~V} / \mu \mathrm{s}\) insures a full power bandwidth of 80 MHz for a 4 V peak to peak signal, according to the formula:
\[
B=\frac{S R}{2 \pi V p}
\]


TL/K/9255-3
FIGURE 1. Unity Gain Follower


TL/K/9255-5
\(V_{C C}= \pm 6 \mathrm{~V}, R_{S}=R_{L}=50 \Omega\).
. Follower/Buffer Pulse Response

\section*{Driving Capacitive Loads}

Flash A/D, unterminated cables, etc, can exhibit up to 300 pF of capacitance, thus creating stability or settling problems. Figure 3 shows the compensation scheme for driving such capacitive loads while still insuring optimum settling. The output current limit of the LH4006 is a considerable help for driving capacitive loads, the charging current is kept
in control and the damping resistor can be small without overloading the output stage. A \(20 \Omega\) resistor in series with the capacitance is required for insuring an optimum settling time to \(0.5 \%\) in less than 20 ns which is suitable for driving a 7 bit flash A to D converter in video applications at a sampling rate of 20 MSPS (see Figure 4).


TL/K/9255-6
FIGURE 3. Driving Capacitance

\[
V_{C C}= \pm 6 \text { Volts }
\]
\(C_{L}=360 \mathrm{pF}\)
FIGURE 4. Pulse Response When Driving Capacitance

\section*{Layout Considerations}

The layout of a RF/Video PC board where the signal frequency is beyond 100 MHz requires special attention. All the traces or connections must be as short and as wide as possible in order to keep their parasitic inductance to a minimum. This is especially critical for the supply lines where the current can reach over 100 mA in a few nanoseconds.
Although the LH4006 contains internal decoupling, it still requires some external bypassing capacitors, which have to be located as close to the supply pins as possible. A \(4.7 \mu \mathrm{~F}\) in parallel with a 100 nF low inductance capacitor will insure good filtering. In some cases of noisy environment, or when the power supply is located far from the circuit, it may be necessary to use a dual stage decoupling as shown in Figure 5.


TL/K/9255-8
FIGURE 5. Dual Stage Decoupling
Ground can also become a considerable problem. It is assumed to be uniformly zero volts and considered as a reference. In practice, if the ground is poorly laid out, every single point may be at a different potential and at a different phase, which is a source of instability or signal distortion.
The most reliable solution to this problem is to have a ground plane that will minimize the parasitic inductance and therefore, potential and phase differences.

\section*{Input Capacitance}

The input capacitance of the LH4006 is typically 8 pF and will slightly increase with frequency. A large source resistance value in front of this will form a pole, which may substantially reduce the bandwidth of the circuit and affect stability.
This is the reason why resistor values higher than \(500 \Omega\) should not be used in the feedback network and high source impedance should be avoided.

\section*{Bias Current}

The input bias current is typically \(100 \mu \mathrm{~A}\) and may create an undesirable output offset voltage when the source impedance is high. An internal \(50 \Omega\) resistor is provided for matching with a \(50 \Omega\) source impedance in order to minimize the output offset voltage. Figure 6 shows a circuit that uses a FET transistor pair for the input stage in order to reduce the input bias current to the sub-nanoampere region.


TL/K/9255-9
FIGURE 6. FET Input Follower Buffer

\section*{LM102/LM302 Voltage Followers}

\section*{General Description}

The LM102 series are high-gain operational amplifiers designed specifically for unity-gain voltage follower applications. Built on a single silicon chip, the devices incorporate advanced processing techniques to obtain very low input current and high input impedance. Further, the input transistors are operated at zero collector-base voltage to virtually eliminate high temperature leakage currents. It can therefore be operated in a temperature stabilized component oven to get extremely low input currents and low offset voltage drift.
The LM102, which is designed to operate with supply voltages between \(\pm 12 \mathrm{~V}\) and \(\pm 15 \mathrm{~V}\), also features low input capacitance as well as excellent small signal and large signal frequency response-all of which minimize high fre-
quency gain error. Because of the low wiring capacitances inherent in monolithic construction, this fast operation can be realized without increasing power consumption.

\section*{Features}
- Fast slewing - \(10 \mathrm{~V} / \mu \mathrm{s}\)
- Low input current - 10 nA (max)
- High input resistance - 10,000 \(\mathrm{M} \Omega\)
- No external frequency compensation required
- Simple offset balancing with optional 1 K potentiometer
- Plug-in replacement for both the LM101 and LM709 in voltage follower applications

\section*{Schematic Diagram}

```

Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 6)

| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :--- | ---: |
| Power Dissipation (Note 1) | 500 mW |
| Input Voltage (Note 2) | $\pm 15 \mathrm{~V}$ |
| Output Short Circuit Duration (Note 3) | Indefinite |

```

Operating Free Air Temperature Range
\begin{tabular}{lr} 
LM102 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM302 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(300^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM102} & \multicolumn{3}{|c|}{LM302} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Type & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2 & 5 & & 5 & 15 & mV \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 & 10 & & 10 & 30 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1010 & 1012 & & \(10^{9}\) & 1012 & & \(\Omega\) \\
\hline Input Capacitance & & & & 3.0 & & 3.0 & & pF \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{S} \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \mathrm{k} \Omega
\end{aligned}
\] & 0.999 & 0.9996 & & 0.9985 & 0.9995 & 1.0 & V/V \\
\hline Output Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.8 & 2.5 & & 0.8 & 2.5 & \(\Omega\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3.5 & 5.5 & & 3.5 & 5.5 & mA \\
\hline Input Offset Voltage & & & & 7.5 & & & 20 & mV \\
\hline \begin{tabular}{l}
Offset Voltage \\
Temperature Drift
\end{tabular} & & & 6 & & & 20 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \[
\begin{aligned}
& T_{A}=T_{A} M A X \\
& T_{A}=T_{A} M I N
\end{aligned}
\] & & \[
\begin{gathered}
3 \\
30 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
10 \\
100 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& 3.0 \\
& 20 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 50 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
nA \\
nA
\end{tabular} \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}}=10 \mathrm{k} \Omega
\end{aligned}
\] & 0.999 & & & & & & \\
\hline Output Voltage Swing & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\
& (\text { Note } 5)
\end{aligned}
\] & \(\pm 10\) & & & \(\pm 10\) & & & V \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.6 & 4.0 & & & & mA \\
\hline Supply Voltage Rejection Ratio & \(\pm 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) & 60 & & & 60 & & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM102 is \(150^{\circ} \mathrm{C}\), while that of the LM302 is \(85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case.
Note 2: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 3: It is necessary to insert a resistor (at least 5 k and preferably 10 k ) in series with the input pin when the amplifier is driven from low impedance sources to prevent damage when the output is shorted and to ensure stability.
Note 4: These specifications apply for \(\pm 12 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 15 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\) for the LM 102 and \(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\) for the LM 302 unless otherwise specified.
Note 5: Increased output swing under load can be obtained by connecting an external resistor between the booster and \(\mathrm{V}^{-}\)terminals. See curve.
Note 6: Refer to RETS102X for the LM102H military specifications.

\section*{Guaranteed Performance Characteristics LM102}


\section*{Typical Performance Characteristics LM102}






Output Resistance



Maximum Power Dissipation


Guaranteed Performance Characteristics LM302



Typical Performance Characteristics Lмзо2


\section*{Typical Applications}



TL/H/7753-5

High Input Impedance AC Amplifier



TL/H/7753-2

Order Number LM102H or LM302H
See NS Package Number H08C

National
Semiconductor
Corporation

\section*{LM110/LM210/LM310 Voltage Follower}

\section*{General Description}

The LM110 series are monolithic operational amplifiers internally connected as unity-gain non-inverting amplifiers. They use super-gain transistors in the input stage to get low bias current without sacrificing speed. Directly interchangeable with 101, 741 and 709 in voltage follower applications, these devices have internal frequency compensation and provision for offset balancing.
The LM110 series are useful in fast sample and hold circuits, active filters, or as general-purpose buffers. Further, the frequency response is sufficiently better than standard IC amplifiers that the followers can be included in the feedback loop without introducing instability. They are plug-in replacements for the LM102 series voltage followers, offer-
ing lower offset voltage, drift, bias current and noise in addition to higher speed and wider operating voltage range.
The LM110 is specified over a temperature range \(-55^{\circ} \mathrm{C} \leq\) \(\mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), the LM 210 from \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) and the LM310 from \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\).

\section*{Features}
- Input current

10 nA max over temperature
- Small signal bandwidth

20 MHz
- Slew rate
\(30 \mathrm{~V} / \mu \mathrm{s}\)
\(\pm 5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)

\section*{Schematic Diagram}


TL/H/7761-1

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 6)}
\begin{tabular}{lr} 
Supply Voltage & \(\pm 18 \mathrm{~V}\) \\
Power Dissipation (Note 1) & 500 mW \\
Input Voltage (Note 2) & \(\pm 15 \mathrm{~V}\) \\
Output Short Circuit Duration (Note 3) & Indefinite \\
Operating Temperature Range & \\
LM110 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM210 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM310 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
\end{tabular}
\begin{tabular}{lr} 
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(260^{\circ} \mathrm{C}\) \\
Soldering Information & \\
Dual-In-Line Package & \\
Soldering ( 10 sec.) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
Vapor Phase ( 60 sec.) & \(215^{\circ} \mathrm{C}\) \\
Infrared ( 15 sec. ) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

Electrical Characteristics (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM110} & \multicolumn{3}{|c|}{LM210} & \multicolumn{3}{|c|}{LM310} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.5 & 4.0 & & 1.5 & 4.0 & & 2.5 & 7.5 & mV \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.0 & 3.0 & & 1.0 & 3.0 & & 2.0 & 7.0 & nA \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1010 & 1012 & & 1010 & 1012 & & 1010 & 1012 & & \(\Omega\) \\
\hline Input Capacitance & & & 1.5 & & & 1.5 & & & 1.5 & & pF \\
\hline Large Signal Voltage. Gain & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \mathrm{k} \Omega
\end{aligned}
\] & 0.999 & 0.9999 & & 0.999 & 0.9999 & & 0.999 & 0.9999 & & V/V \\
\hline Output Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.75 & 2.5 & & 0.75 & 2.5 & & 0.75 & 2.5 & \(\Omega\) \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3.9 & 5.5 & & 3.9 & 5.5 & & 3.9 & 5.5 & mV \\
\hline Input Offset Voltage & & & & 6.0 & & & 6.0 & & & 10 & mV \\
\hline Offset Voltage & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) & & 6 & & & 6 & & & & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Temperature Drift & \[
\begin{aligned}
& T_{A}=125^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & 12 & & & 12 & & & 10 & & \begin{tabular}{l}
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Input Bias Current & & & & 10 & & & 10 & & & 10 & nA \\
\hline Large Signal Voltage Gain & \[
\begin{aligned}
& V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & 0.999 & & & 0.999 & & & 0.999 & & & V/V \\
\hline Output Voltage Swing (Note 5) & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) & \(\pm 10\) & & & \(\pm 10\) & & & \(\pm 10\) & & & V \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & & 2.0 & 4.0 & & 2.0 & 4.0 & & & & mA \\
\hline Supply Voltage Rejection Ratio & \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 70 & 80 & & 70 & 80 & & 70 & 80 & & dB \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM110 is \(150^{\circ} \mathrm{C}\), of the LM210 is \(100^{\circ} \mathrm{C}\), and of the LM 310 is \(85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.

Note 2: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 3: Continuous short circuit for the LM110 and LM210 is allowed for case temperatures to \(125^{\circ} \mathrm{C}\) and ambient temperatures to \(70^{\circ} \mathrm{C}\), and for the \(\mathrm{LM} 310,70^{\circ} \mathrm{C}\) case temperature or \(55^{\circ} \mathrm{C}\) ambient temperature. It is necessary to insert a resistor greater than \(\mathbf{2} \mathbf{~ k \Omega}\) in series with the input when the amplifier is driven from low impedance sources to prevent damage when the output is shorted. \(R_{S}=5 \mathrm{kmin}, 14 \mathrm{k}\) typical is recommended for dynamic stability in all applications.
Note 4: These specifications apply for \(\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} 125^{\circ} \mathrm{C}\) for the \(\mathrm{LM} 110,-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\) for the LM 210 , and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) for the LM310 unless otherwise specified.
Note 5: Increased output swing under load can be obtained by connecting an external resistor between the booster and \(\mathrm{V}^{-}\)terminals. See curve.
Note 6: Refer to RETS110X for LM110H, LM110J military specifications.

\section*{Auxiliary Circuits}


TL/H/7761-2

\section*{Typical Applications}

Differential Input Instrumentation Amplifier


TL/H/7761-4

Fast Integrator with Low Input Current


\section*{Typical Applications (Continued)}

\section*{Fast Inverting Amplifier with High Input Impedance}


Comparator for Signals of Opposite Polarity


Typical Applications (Continued)


TL/H/7761-8


Typical Applications (Continued)
Buffer for Analog Switch*


DIGITAL DRIVE
*Switch substrates are boot-strapped to reduce output capacitance of switch.


TL/H/7761-11

High Input Impedance AC Amplifier


TL/H/7761-12

\section*{Typical Applications (Continued)}

Comparator for A/D Converter Using a Binary-Weighted Network


Bilateral Current Source


TL/H/7761-14

\section*{Comparator for A/D Converter Using a Ladder Network}


Typical Applications (Continued)

\section*{Sine Wave Oscillator}


Tunable Notch Filter


Typical Applications (Continued)

*Values are for 10 kHz cutoff. Use silvered mica capacitors for good temperature stability.

High Pass Active Filter

*Values are for 100 Hz cutoff. Use metalized polycarbonate capacitors for good temperature stability.

High Q Notch Filter


Typical Applications (Continued)



TL/H/7761-22

Bandpass Filter


Typical Applications (Continued)

†Use capacitor with polycarbonate teflon or polythylene dietetric


Typical Applications (Continued)

\section*{Low Drift Sample and Hold*}


TL/H/7761-26


TL/H/7761-27

Typical Performance Characteristics (LM110/LM210)


\section*{Typical Performance Characteristics (LM310)}




Voltage Gain and Phase Lag






Large Signal Pulse Response



\section*{Connection Diagrams}


TL/H/7761-30

Package is connected to Pin \(4\left(\mathrm{~V}^{-}\right)\)

\section*{Top View}

Order Number LM110H, LM210H or LM310H
See NS Package Number H08C


\section*{LM6113/LM6214/LM6314 High Speed Op Amp Plus Power Buffer}

\section*{General Description}

The LM6113 family is a combined high speed op amp and power buffer. The op amp features a 40 MHz small signal bandwidth, and a fast \(240 \mathrm{~V} / \mu \mathrm{s}\) slew rate. A compensation pin is included for altering the open loop bandwidth and slew rate if desired. The op amp and buffer are pinned out separately, and can be used independently or in combination. The buffer has a 50 MHz small signal bandwidth and slews at \(700 \mathrm{~V} / \mu\) s into a \(50 \Omega\) load and can deliver \(\pm 300 \mathrm{~mA}\) output current. The buffer includes protection in the form of current limit and thermal shutdown. The 16 pin plastic version, (LM6214/LM6314), has the unique features of electronic shutdown and error flag included.
These amplifiers are built with National's new VIPTM (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

\section*{Features}
- Current and thermal limiting
- Op amp and buffer pinned out separately

Op Amp
- Wide bandwidth 40 MHz
- High slew rate \(240 \mathrm{~V} / \mu \mathrm{s}\)

Buffer
- High slew rate (Into \(50 \Omega\) ) \(700 \mathrm{~V} / \mu \mathrm{s}\)
- Wide bandwidth 50 MHz
- Electronic shutdown
- Bi-State Output
- Error flag warns of faults

\section*{Connection Diagrams}


National Semiconductor Corporation

\section*{ADVANCED INFORMATION}

\section*{LM6121/LM6221/LM6321 High Speed Buffer}

\section*{General Description}

The LM6121 family of high speed unity gain buffers slew at \(800 \mathrm{~V} / \mu \mathrm{s}\) and have a small signal bandwidth of 50 MHz while driving a \(50 \Omega\) load. These buffers can deliver \(\pm 300 \mathrm{~mA}\), and do not oscillate while driving large capacitive loads. The LM6121 features performance which is superior to the LH0002 with the additional features of current limit and thermal shutdown.
These buffers are built with National's new VIPTM (Vertically Integrated PNP) process which provides fast PNP transistors that are true compliments to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

\section*{Simplified Schematic}


TL/H/9223-1 Numbers in () are for 8 pin N DIP

\section*{Features}
- High Slew Rate (into \(50 \Omega\) ) \(800 \mathrm{~V} / \mu \mathrm{s}\)
- Wide Bandwidth (into \(50 \Omega\) ) 50 MHz
- Peak Output Current \(\pm 300 \mathrm{~mA}\)
- High Input Impedance
- LH0002H pin compatible

国 No oscillations with Capacitive loads
- 5 V to \(\pm 16 \mathrm{~V}\) operation
© Current and Thermal Limiting
四 Slew Rate \(100 \%\) tested

\section*{Pin Configurations}


Order Number LM6121H, LM6221N or LM6321N See NS Package Number H08A or N08E

\section*{LM6125/LM6225/LM6325 High Speed Buffer}

\section*{General Description}

The LM6125 family of high speed unity gain buffers slew at \(800 \mathrm{~V} / \mu \mathrm{s}\) and have a small signal bandwidth of 50 MHz while driving a \(50 \Omega\) load. These buffers can drive \(\pm 300 \mathrm{~mA}\), and do not oscillate while driving large capacitive loads. The LM6125 contains unique features not found in power buffers, these include: current limit, thermal shutdown, electronic shutdown, and an error flag that warns of fault conditions. These buffers are built with National's new VIPTM (Vertically Integrated PNP) process which provides fast PNP transistors that are true compliments to the already fast NPN devices. This advanced junction-isolated process delivers high-speed performance without the need for complex and expensive dielectric isolation.

\section*{Features}

■ High slew rate (into \(50 \Omega\) ) \(800 \mathrm{~V} \mu \mathrm{~s}\)
- Wide bandwidth (into \(50 \Omega\) ) 50 MHz

■ Peak output current \(\pm 300 \mathrm{~mA}\)
- High input impedance \(5 \mathrm{M} \Omega\)
- No oscillations with capactive loads
- Current and thermal limiting
( Electronic shutdown
(1) Bi-state output
- Error flag warns of faults
- Slew rate \(100 \%\) tested

\section*{Simplified Schematic}
Numbers in () are for 14 pin N DIP.
TL/H/9222-2

Pin Configurations
LM6225N, LM6325N


LM6125H


TL/H/9222-4

Order Number LM6125H, LM6225N or LM6325N See NS Package Number H08A or N14A

Section 4
Voltage Comparators

\section*{Section 4 Contents}
Voltage Comparators Definition of Terms ..... 4-3
Voltage Comparators Selection Guide ..... 4-4
LF111/LF211/LF311 Voltage Comparators ..... 4-5
LM106/LM206/LM306 Voltage Comparator ..... 4-14
LM111/LM211/LM311 Voltage Comparator ..... 4-18
LM119/LM219/LM319 High Speed Dual Comparator ..... 4-31
LM139/LM239/LM339/LM139A/LM239A/LM339A, LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators ..... 4-37
LM160/LM260/LM360 High Speed Differential Comparator ..... 4-49
LM161/LM261/LM361 High Speed Differential Comparator ..... 4-53
LM193/LM293/LM393, LM193A, LM293A, LM393A, LM2903 Low Power Low Offset Voltage Dual Comparator ..... 4-58
LP165/LP365 Micropower Programmable Quad Comparator ..... 4-67
LP311 Voltage Comparator ..... 4-75
LP339 Ultra-Low Power Quad Comparator ..... 4-79

\section*{Voltage Comparators Definition of Terms}

Input Bias Current: The average of the two input currents. Input Offset Current: The absolute value of the difference between the two input currents for which the output will be driven higher than or lower than specified voltages.
Input Offset Voltage: The absolute value of the voltage between the input terminals required to make the output voltage greater than or less than specified voltages.
Input Voltage Range: The range of voltage on the input terminals (common-mode) over which the offset specifications apply.
Logic Threshold Voltage: The voltage at the output of the comparator at which the loading logic circuitry changes its digital state.
Negative Output Level: The negative DC output voltage with the comparator saturated by a differential input equal to or greater than a specified voltage.
Output Leakage Current: The current into the output terminal with the output voltage within a given range and the input drive equal to or greater than a given value.
Output Resistance: The resistance seen looking into the output terminal with the DC output level at the logic threshold voltage.
Output Sink Current: The maximum negative current that can be delivered by the comparator.
Positive Output Level: The high output voltage level with a given load and the input drive equal to or greater than a specified value.
Power Consumption: The power required to operate the comparator with no output load. The power will vary with signal level, but is specified as a maximum for the entire range of input signal conditions.

Response Time: The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial, saturated input voltage to an input level just barely in excess of that required to bring the output from saturation to the logic threshold voltage. This excess is referred to as the voltage overdrive.
Saturation Voltage: The low-output voltage level with the input drive equal to or greater than a specified value.
Strobe Current: The current out of the strobe terminal when it is at the zero logic level.
Strobe Output Level: The DC output voltage, independent of input conditions, with the voltage on the strobe terminal equal to or less than the specified low state.
Strobe "ON" Voltage: The maximum voltage on either strobe terminal required to force the output to the specified high state independent of the input voltage.
Strobe "OFF" Voltage: The minimum voltage on the strobe terminal that will guarantee that it does not interfere with the operation of the comparator.
Strobe Release Time: The time required for the output to rise to the logic threshold voltage after the strobe terminal has been driven from zero to the one logic level.
Supply Current: The current required from the positive or negative supply to operate the comparator with no output load. The power will vary with input voltage, but is specified as a maximum for the entire range of input voltage conditions.
Voltage Gain: The ratio of the change in output voltage to the change in voltage between the input terminals producing it.

National
Semiconductor Corporation

\section*{Voltage Comparators Selection Guide}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & Response Time (Typ) ns & \[
\begin{gathered}
\mathbf{V}_{\text {OS }} \\
\mathrm{mV}(\text { Max })
\end{gathered}
\] & \[
\underset{\text { mA(Max) }}{\text { I }_{\mathbf{S}}}
\] & \[
\underset{\mathrm{nA}(\mathrm{Max})}{\mathrm{I}_{\mathrm{B}}}
\] & Comments \\
\hline \multicolumn{6}{|l|}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Notes 1 and 2)} \\
\hline LM361 & 12 & 5 & 25 & 30,000 & High Speed w/Strobes \\
\hline LM360 & 16 & 5 & 32 & 20,000 & High Speed, Complementary Outputs \\
\hline LM306 & 40 & 5 & 10 & 25,000 & High Speed, High Drive \\
\hline LM319 & 80 & 8 & 12.5 & 1000 & High Speed Dual \\
\hline LF311 & 200 & 10 & 7.5 & 0.15 & FET Input \\
\hline LM311 & 200 & 10 & 7.5 & 300 & General Purpose Single \\
\hline LM339 & 1300 & 5 & 2 & 400 & General Purpose Quad \\
\hline LM392 & 1300 & 10 & 1 & 400 & One Comparator Plus One Op Amp \\
\hline LM393 & 1300 & 5 & 2.5 & 250 & General Purpose Dual \\
\hline LM2903 & 1300 & 5 & 2.5 & 250 & Automotive Dual \\
\hline LM2901 & 1300 & 7 & 2 & 400 & Automotive Quad \\
\hline LP365 & 4000 & 9 & 0.30 & 200 & Programmable Quad \\
\hline LP311 & 4000 & 10 & 0.3 & 150 & Low Power Single \\
\hline LP339 & 5000 & 9 & 0.1 & 40 & Low Power Quad \\
\hline
\end{tabular}

\section*{*Not Specified}

Note 1: Datasheet should be referred to for test conditions and more detailed information.
Note 2: This selection guide should be used to select for Response Time required. Industrial and Military Temperature Range types are available. The DC specs are for the lowest Commercial Grade available.

\section*{行 \\ National Semiconductor Corporation}

\section*{LF111/LF211/LF311 Voltage Comparators}

\section*{General Description}

The LF111, LF211 and LF311 are FET input voltage comparators that virtually eliminate input current errors. Designed to operate over a 5.0 V to \(\pm 15 \mathrm{~V}\) range the LF111 can be used in the most critical applications.
The extremely low input currents of the LF111 allows the use of a simple comparator in applications usually requiring input current buffering. Leakage testing, long time delay circuits, charge measurements, and high source impedance voltage comparisons are easily done.

Further, the LF111 can be used in place of the LM111 eliminating errors due to input currents. See the "application hints" of the LM311 for application help.

\section*{Features}
- Eliminates input current errors
- Interchangeable with LM111
- No need for input current buffering

\section*{Schematic Diagram}


Connection Diagram
Metal Can Package


TL/H/5703-1
Top View
Order Number LF111H, LF211H or LF311H
See NS Package Number H08C

\section*{Absolute Maximum Ratings}

If Military／Aerospace specified devices are required， contact the National Semiconductor Sales Office／ Distributors for availability and specifications．

\section*{（Note 8）}

Total Supply Voltage（ \(\mathrm{V}_{84}\) ）
Output to Negative Supply
Voltage（ \(\mathrm{V}_{74}\) ）
Ground to Negative Supply
Voltage（ \(\mathrm{V}_{14}\) ）
Differential Input Voltage
Input Voltage（Note 1）
Power Dissipation（Note 2）
Output Short Circuit Duration

111／LF211 LF31 36 V
\(+30 \mathrm{~V}+30 \mathrm{~V}\)
\(\pm 15 \mathrm{~V}\) ．\(\pm 15 \mathrm{~V}\)
500 mW
10 seconds
\(50 \mathrm{~V} \quad 40 \mathrm{~V}\)
\(30 \mathrm{~V} \quad 30 \mathrm{~V}\)
LF311 36 V
\(\pm 30 \mathrm{~V}\)

500 mW
10 seconds

LF111／LF211
LF311
Operating Temp． Range

\section*{LF111 \\ \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)}

LF211
LF311
Storage Temp．
Range \(\quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C} \quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Lead Temp．
（Soldering，
10 seconds） \(300^{\circ} \mathrm{C}\)
\(300^{\circ} \mathrm{C}\)

Electrical Characteristics（LF111／LF211）（Note 3）
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage（Note 4） & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{S} \leq 50 \mathrm{k}\) & & 0.7 & 4.0 & mV \\
\hline Input Offset Current（Note 4） & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{C M}=0\)（Note 6） & & 5.0 & 25 & pA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0\)（Note 6） & & 20 & 50 & pA \\
\hline Voltage Gain & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 40 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time（Note 5） & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 200 & & ns \\
\hline Saturation Voltage & \(\mathrm{V}_{\text {IN }} \leq-5.0 \mathrm{mV}, \mathrm{l}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\) & & 0.75 & 1.5 & V \\
\hline Strobe On Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3.0 & & mA \\
\hline Output Leakage Current & \(\mathrm{V}_{\text {IN }} \leq 5.0 \mathrm{mV}, \mathrm{V}_{\text {OUT }}=35 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.2 & 10 & nA \\
\hline Input Offset Voltage（Note 4） & \(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k}\) & & & 6.0 & mV \\
\hline Input Offset Current（Note 4） & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0\)（Note 6） & & 2.0 & 3.0 & nA \\
\hline Input Bias Current & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0\)（Note 6） & & 5.0 & 7.0 & nA \\
\hline Input Voltage Range & & －13．5 & \(\pm 14\) & 13.0 & V \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}^{+} \geq 4.5 \mathrm{~V}, \mathrm{~V}^{-}=0 \\
& \mathrm{~V}_{\mathrm{IN}} \leq-6.0 \mathrm{mV}, \mathrm{I}_{\mathrm{SINK}} \leq 8.0 \mathrm{~mA}
\end{aligned}
\] & & 0.23 & 0.4 & V \\
\hline Output Leakage Current & \(\mathrm{V}_{\text {IN }} \geq 5.0 \mathrm{mV}, \mathrm{V}_{\text {OUT }}=35 \mathrm{~V}\) & & 0.1 & 0.5 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5.1 & 6.0 & mA \\
\hline Negative Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4.1 & 5.0 & mA \\
\hline
\end{tabular}

Note 1：This rating applies for \(\pm 15 \mathrm{~V}\) supplies．The positive input voltage limit is 30 V above the negative supply．The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply，whichever is less．

Note 2：The maximum junction temperature of the LF111 is \(+150^{\circ} \mathrm{C}\) ，the LF211 is \(+110^{\circ} \mathrm{C}\) and the LF311 is \(+85^{\circ} \mathrm{C}\) ．For operating at elevated temperatures， devices in the TO－5 package must be derated based on a thermal resistance of \(+74^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient（in 400 linear feet \(/ \mathrm{min}\) air flow），\(+225^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient（in static air），or \(+23^{\circ} \mathrm{C} / \mathrm{W}\) junction to case．
Note 3：These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\) ，and the Ground pin at ground，and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\) for the LF111，unless otherwise stated．With the LF211，however，all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \pm 85^{\circ} \mathrm{C}\) and for the \(\mathrm{LF} 3110^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) ．The offset voltage，offset current and bias current specifications apply for any supply voltage from a single 5.0 V supply up to \(\pm 15 \mathrm{~V}\) supplies．

Note 4：The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0 mA load．Thus， these parameters define an error band and take into account the worst case effects of voltage gain and input impedance．
Note 5：The response time specified（see definitions）is for a 100 mV input step with 5.0 mV overdrive．
Note 6：For input voltages greater than 15V above the negative supply the bias and offset currents will increase－see typical performance curves．
Note 7：Do not short the strobe pin to ground；it should be current driven at 3 to 5 mA ．
Note 8：Refer to RETSF111X for LF111H military specifications．

Electrical Characteristics
(LF311) (Note 3)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{S} \leq 50 \mathrm{k}\) & & 2.0 & 10 & mV \\
\hline Input Offset Current (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0\) (Note 6) & & 5.0 & 75 & pA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{C M}=0\) (Note 6) & & 25 & 150 & pA \\
\hline Voltage Gain & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time (Note 5) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 200 & & ns \\
\hline Saturation Voltage & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\), \(\mathrm{l}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}\) & & 0.75 & 1.5 & V \\
\hline Strobe On Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3.0 & & mA \\
\hline Output Leakage Current & \(\mathrm{V}_{\text {IN }} \geq 10 \mathrm{mV}, \mathrm{V}_{\text {OUT }}=35 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}\) & & 0.2 & 10 & nA \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k}\) & & & 15 & mV \\
\hline Input Offset Current (Note 4) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0\) (Note 6) & & 1.0 & & nA \\
\hline Input Bias Current & \(\mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0\) (Note 6) & & 3.0 & & nA \\
\hline Input Voltage Range & & & \[
\begin{gathered}
+14 \\
-13.5 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Saturation Voltage & \[
\begin{aligned}
& V+\geq 4.5 \mathrm{~V}, \mathrm{~V}^{-}=0 \\
& \mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\mathrm{SINK}} \leq 8.0 \mathrm{~mA}
\end{aligned}
\] & & 0.23 & 0.4 & V \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5.1 & 7.5 & mA \\
\hline Negative Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4.1 & 5.0 & mA \\
\hline
\end{tabular}

Note 1: This rating applies for \(\pm 15 \mathrm{~V}\) supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
Note 2: The maximum junction temperature of the LF111 is \(+150^{\circ} \mathrm{C}\), the LF211 is \(+110^{\circ} \mathrm{C}\) and the LF311 is \(+85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(+150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(+45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case.
Note 3: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for the LF 111 , unless otherwise stated. With the LF211, however, all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) and for the LF311 \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\). The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5.0 mV supply up to \(\pm 15 \mathrm{~V}\) supplies.
Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
Note 5: The response time specified (see definitions) is for a 100 mV input step with 5.0 mV overdrive.
Note 6: For input voltages greater than 15 V above the negative supply the bias and offset currents will increase-see typical performance curves.
Note 7: Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA .

\section*{Auxiliary Circuits}



TL/H/5703-15
*Increases typical common mode slew from \(7.0 \mathrm{~V} / \mu \mathrm{s}\) to \(18 \mathrm{~V} / \mu \mathrm{s}\)

Typical Performance Characteristics



Response Time for Various



Input Bias Current vs Temperature


Response Time for Various


Response Time for Various



Transfer Function





TL/H/5703-4

\section*{Typical Applications}
\(100 \mathbf{k H z}\) Free Running Multivibrator


Crystal Oscillator


TL/H/5703-3

10 Hz to 10 kHz Voltage Controlled Oscillator


Typical Applications (Continued)

\section*{Frequency Doubler}



TL/H/5703-9

Driving Ground-Referred Load


TL/H/5703-11
*Input polarity is reversed when using pin 1 as output.

Zero Crossing Detector Driving MOS Logic


Comparator and Solenoid Driver


TL/H/5703-12

\section*{Typical Applications (Continued)}


TL/H/5703-16


\section*{Typical Applications (Continued)}

\section*{Relay Driver with Strobe}


Note: Do Not Ground Strobe Pin.


TL/H/5703-19


\section*{Typical Applications (Continued)}

\section*{LM106/LM206/LM306 Voltage Comparator}

\section*{General Description}

The LM106 series are high-speed voltage comparators designed to accurately detect low-level analog signals and drive a digital load. They are equivalent to an LM710, combined with a two input NAND gate and an output buffer. The circuits can drive RTL, DTL or TTL integrated circuits directly. Furthermore, their outputs can switch voltages up to 24 V at currents as high as 10 mA .
The devices have short-circuit protection which limits the inrush current when it is used to drive incandescent lamps, in addition to preventing damage from accidental shorts to the positive supply. The speed is equivalent to that of an LM710. However, they are even faster where buffers and additional logic circuitry can be eliminated by the increased flexibility of the LM106 series. They can also be operated from any negative supply voltage between -3 V and -12 V with little effect on performance.

The LM106 is specified for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) military temperature range. The LM206 is specified for operation over the \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range. The LM306 is specified for operation over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- Improved accuracy
- Fan-out of 10 with DTL or TTL
- Added logic or strobe capability
- Useful as a relay or lamp driver
- Plug-in replacement for the LM710
- 40 ns maximum response time

\section*{Schematic and Connection Diagrams**}


TL/H/7756-1
**Pin connections shown are for TO-5 package.


TL/H/7756-2
Top View
Note: Pin 4 connected to case.
Order Number LM106H, LM206H or LM306H See NS Package Number H08A

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 6)
Positive Supply Voltage
15 V
Negative Supply Voltage
-15V
Output Voltage
24V
Output to Negative Supply Voltage
30 V
Differential Input Voltage
\(\pm 5 \mathrm{~V}\)
\(\pm 7 \mathrm{~V}\)
Input Voltage

Power Dissipation (Note 1) Output Short Circuit Duration Operating Temperature Range LM106 LM206 LM306
Storage Temperature Range Lead Temperature (Soldering, 10 sec .) ESD rating to be determined.

Electrical Characteristics (Note 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM106/LM206} & \multicolumn{3}{|c|}{LM306} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & (Note 3) & & 0.5 & 2.0 & & 1.6 & 5.0 & mV \\
\hline Input Offset Current & (Note 3) & & 0.7 & 3.0 & & 1.8 & 5.0 & \(\mu \mathrm{A}\) \\
\hline Input Bias Current & & & 10 & 20 & & 16 & 25 & \(\mu \mathrm{A}\) \\
\hline Response Time & \[
\begin{aligned}
& R_{\mathrm{L}}=390 \Omega \text { to } 5 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},(\text { Note } 4)
\end{aligned}
\] & & 28 & 40 & & 28 & 40 & ns \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \leq-5 \mathrm{mV}, \text { IOUT }=100 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}} \leq-7 \mathrm{mV}, \text { IOUT }=100 \mathrm{~mA}
\end{aligned}
\] & & 1.0 & 1.5 & & 0.8 & 2.0 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Output Leakage Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \geq 5 \mathrm{mV}, 8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq 24 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}} \geq 7 \mathrm{mV}, 8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{OUT}} \leq 24 \mathrm{~V}
\end{aligned}
\] & & 0.02 & 1.0 & & 0.02 & 2.0 & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline
\end{tabular}

THE FOLLOWING SPECIFICATIONS APPLY FOR \(T_{\text {MIN }} \leq T_{A} \leq T_{M A X}\) (Note 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Input Offset Voltage & (Note 3) & & & 3.0 & & & 6.5 & mV \\
\hline Average Temperature Coefficient of Input Offset Voltage & & & 3.0 & 10 & & 5 & 20 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & \[
\begin{aligned}
& T_{L} \leq T_{A} \leq 25^{\circ} \mathrm{C},(\text { Note } 3) \\
& 25^{\circ} \mathrm{C} \leq T_{A} \leq T_{H}
\end{aligned}
\] & & \[
\begin{gathered}
1.8 \\
0.25
\end{gathered}
\] & \[
\begin{aligned}
& 7.0 \\
& 3.0
\end{aligned}
\] & & 2.4 & \[
\begin{aligned}
& 7.5 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline Average Temperature Coefficient of Input Offset Current & \[
\begin{aligned}
& 25^{\circ} \mathrm{C} \leq T_{A} \leq T_{H} \\
& T_{L} \leq T_{A} \leq 25^{\circ} \mathrm{C}
\end{aligned}
\] & & \[
\begin{array}{r}
5.0 \\
15 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 25 \\
& 75 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 15 \\
& 24 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
50 \\
100 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
\(n A /{ }^{\circ} \mathrm{C}\) \\
\(n A /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Input Bias Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{L}} \leq \mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C} \\
& 25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{H}}
\end{aligned}
\] & & & \[
\begin{aligned}
& 45 \\
& 20
\end{aligned}
\] & & 25 & \[
\begin{aligned}
& 40 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A}
\end{aligned}
\] \\
\hline Input Voltage Range & \(-7 \mathrm{~V} \geq \mathrm{V}-\geq-12 \mathrm{~V}\) & \(\pm 5.0\) & & & \(\pm 5.0\) & & & V \\
\hline Differential Input Voltage Range & & \(\pm 5.0\) & & & \(\pm 5.0\) & & & V \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \leq-5 \mathrm{mV}, \text { IOUT }=50 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}} \leq-8 \mathrm{mV} \text { For LM306 }
\end{aligned}
\] & & & 1.0 & & & 1.0 & V \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \leq-5 \mathrm{mV}, \text { IOUT }=16 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}} \leq-8 \mathrm{mV} \text { For LM306 }
\end{aligned}
\] & & & 0.4 & & & 0.4 & V \\
\hline Positive Output Level & \[
\begin{aligned}
& V_{\text {IN }} \geq 5 \mathrm{mV}, \text { IOUT }=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\text {IN }} \geq 8 \mathrm{mV} \text { For LM306 }
\end{aligned}
\] & 2.5 & & 5.5 & 2.5 & & 5.5 & V \\
\hline Output Leakage Current & \[
\begin{aligned}
& V_{I N} \leq 5 \mathrm{mV}, 8 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 24 \mathrm{~V} \\
& V_{I N} \leq 8 \mathrm{mV} \text { For LM306 } \\
& \mathrm{T}_{\mathrm{L}} \leq \mathrm{T}_{A} \leq 25^{\circ} \mathrm{C} \\
& 25^{\circ} \mathrm{C}<\mathrm{T}_{A} \leq \mathrm{T}_{H}
\end{aligned}
\] & & & \[
\begin{aligned}
& 1.0 \\
& 100
\end{aligned}
\] & & & \[
2.0
\]
\[
100
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Strobe Current & \(\mathrm{V}_{\text {STROBE }}=0.4 \mathrm{~V}\) & & -1.7 & -3.2 & & -1.7 & -3.2 & mA \\
\hline
\end{tabular}

Electrical Characteristics (Note 2) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM106/LM206} & \multicolumn{3}{|c|}{LM306} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Strobe "ON" Voltage & & 0.9 & 1.4 & & 0.9 & 1.4 & & V \\
\hline Strobe "OFF" Voltage & \(\mathrm{I}_{\text {SINK }} \leq 16 \mathrm{~mA}\) & & 1.4 & 2.2 & & 1.4 & 2.2 & V \\
\hline Positive Supply Current & \[
\begin{aligned}
& V_{I N}=-5 \mathrm{mV} \\
& V_{I N}=-8 \mathrm{mV} \text { for LM306 }
\end{aligned}
\] & & 5.5 & 10 & & 5.5 & 10 & mA \\
\hline Negative Supply Current & & & -1.5 & -3.6 & & -1.5 & -3.6 & mA \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of LM106 is \(150^{\circ} \mathrm{C}\), LM206 is \(110^{\circ} \mathrm{C}\), LM306 is \(85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case.
Note 2: These specifications apply for \(-3 \mathrm{~V} \geq \mathrm{V}-\geq-12 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise specified. All currents into device pins are considered positive.
Note 3: The offset voltages and offset currents given are the maximum values required to drive the output down to 0.5 V or up to 4.4 V ( 0.5 V or up to 4.8 V for the LM306). Thus, these parameters actually define an error band and take into account the worst-case effects of voltage gain, specified supply voltage variations, and common mode voltage variations.
Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.
Note 5: All currents into device pins are considered positive.
Note 6: Refer to RETS106X for LM106 military specifications.

\section*{Typical Applications**}

\section*{Level Detector and Lamp Driver}


TL/H/7756-4

Relay Driver


Fast Response Peak Detector


TL/H/7756-5

Adjustable Threshold Line Receiver


TL/H/7756-7

TL/H/7756-6
**Pin connections shown are for TO-5 package.

\section*{Typical Performance Characteristics}


National Semiconductor Corporation

\section*{LM111/LM211/LM311 Voltage Comparator General Description}

The LM111, LM211 and LM311 are voltage comparators that have input currents nearly a thousand times lower than devices like the LM106 or LM710. They are also designed to operate over a wider range of supply voltages: from standard \(\pm 15 \mathrm{~V}\) op amp supplies down to the single 5 V supply used for IC logic. Their output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50 V at currents as high as 50 mA .
Both the inputs and the outputs of the LM111, LM211 or the LM311 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the LM106 and LM710 (200 ns response time vs

40 ns ) the devices are also much less prone to spurious oscillations. The LM111 has the same pin configuration as the LM106 and LM710.
The LM211 is identical to the LM111, except that its performance is specified over a \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range instead of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The LM311 has a temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).

\section*{Features}

■ Operates from single 5 V supply
- Input current: 150 nA max. over temperature
- Offset current: 20 nA max. over temperature
- Differential input voltage range: \(\pm 30 \mathrm{~V}\)
- Power consumption: 135 mW at \(\pm 15 \mathrm{~V}\)

\section*{Typical Applications**}


Strobing

**Note: Pin connections shown on schematic diagram and typical applications are for TO-5 package.

Increasing Input Stage Current*



Relay Driver with Strobe



Strobing off Both Input* and Output Stages


Note: Do Not Ground Strobe Pin.
TL/H/5704-1

Note: Do Not Ground Strobe Pin.

Absolute Maximum Ratings for the LM111/LM211

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

\section*{(Note 7)}
\begin{tabular}{lr} 
Total Supply Voltage \(\left(\mathrm{V}_{84}\right)\) & 36 V \\
Output to Negative Supply Voltage \(\left(\mathrm{V}_{74}\right)\) & 50 V \\
Ground to Negative Supply Voltage \(\left(\mathrm{V}_{14}\right)\) & 30 V \\
Differential Input Voltage & \(\pm 30 \mathrm{~V}\) \\
Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\) \\
Power Dissipation (Note 2) & 500 mW \\
Output Short Circuit Duration & 10 sec
\end{tabular}
\begin{tabular}{|c|c|}
\hline Operating Temperature Range LM111
LM211 & \[
\begin{array}{r}
-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}
\end{array}
\] \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering, 10 sec ) & \(260^{\circ} \mathrm{C}\) \\
\hline Voltage at Strobe Pin & \(\mathrm{V}+-5 \mathrm{~V}\) \\
\hline Soldering Information & \\
\hline Dual-In-Line Package & \\
\hline Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) \\
\hline Small Outline Package & \\
\hline Vapor Phase (60 seconds) . & \(215^{\circ} \mathrm{C}\) \\
\hline Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

Electrical Characteristics for the LM111 and LM211 (Note 3)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k}\) & & 0.7 & 3.0 & mV \\
\hline Input Offset Current (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4.0 & 10 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 60 & 100 & nA \\
\hline Voltage Gain & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 40 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time (Note 5) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 200 & & ns \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\text {IN }} \leq-5 \mathrm{mV}, \text { I OUT }=50 \mathrm{~mA} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.75 & 1.5 & V \\
\hline Strobe ON Current (Note 6) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 2.0 & 3.0 & 5.0 & mA \\
\hline Output Leakage Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN} \geq 5 \mathrm{mV}, \mathrm{~V}_{\text {OUT }}=35 \mathrm{~V}} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {STROBE }}=3 \mathrm{~mA}
\end{aligned}
\] & & 0.2 & 10 & nA \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{R}_{S} \leq 50 \mathrm{k}\) & & & 4.0 & mV \\
\hline Input Offset Current (Note 4) & & & & 20 & nA \\
\hline Input Bias Current & & & & 150 & nA \\
\hline Input Voltage Range & \begin{tabular}{l}
\[
\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}, \operatorname{Pin} 7
\] \\
Pull-Up May Go To 5V
\end{tabular} & -14.5 & 13.8,-14.7 & 13.0 & V \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}^{+} \geq 4.5 \mathrm{~V}, \mathrm{~V}^{-}=0 \\
& \mathrm{~V}_{\mathrm{IN}} \leq-6 \mathrm{mV}, \mathrm{I}_{\mathrm{SINK}} \leq 8 \mathrm{~mA}
\end{aligned}
\] & & 0.23 & 0.4 & V \\
\hline Output Leakage Current & \(\mathrm{V}_{\text {IN }} \geq 5 \mathrm{mV}, \mathrm{V}_{\text {OUT }}=35 \mathrm{~V}\) & & 0.1 & 0.5 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5.1 & 6.0 & mA \\
\hline Negative Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4.1 & 5.0 & mA \\
\hline
\end{tabular}

Note 1: This rating applies for \(\pm 15\) supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
Note 2: The maximum junction temperature of the LM111 is \(150^{\circ} \mathrm{C}\), while that of the LM211 is \(110^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(110^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 3: These specifications apply for \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) and Ground pin at ground, and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\), unless otherwise stated. With the LM 211 , however, all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\). The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5 V supply up to \(\pm 15 \mathrm{~V}\) supplies.
Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and input impedance.
Note 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.
Note 6: Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA .
Note 7: Refer to RETS111X for the LM111H, LM111J and LM111J-8 military specifications.
\begin{tabular}{|c|c|}
\hline Output Short Circuit Duration & 10 sec \\
\hline Operating Temperature Range & \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (soldering, 10 sec ) & \(260^{\circ} \mathrm{C}\) \\
\hline Voltage at Strobe Pin & \(\mathrm{V}^{+}-5 \mathrm{~V}\) \\
\hline Soldering Information & \\
\hline Dual-In-Line Package & \\
\hline Soldering (10 seconds). & \(260^{\circ} \mathrm{C}\) \\
\hline Small Outline Package & \\
\hline Vapor Phase (60 seconds) & \(215^{\circ} \mathrm{C}\) \\
\hline Infrared (15 seconds) & 220 \\
\hline
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics for the LM311 (Note 3)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k}\) & & 2.0 & 7.5 & mV \\
\hline Input Offset Current (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 6.0 & 50 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 100 & 250 & nA \\
\hline Voltage Gain & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 40 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time (Note 5) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 200 & & ns \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}^{\prime} \leq-10 \mathrm{mV}, \text { IOUT }}=50 \mathrm{~mA} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.75 & 1.5 & V \\
\hline Strobe ON Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1.5 & 3.0 & & mA \\
\hline Output Leakage Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \geq 10 \mathrm{mV}, \mathrm{~V}_{\text {OUT }}=35 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { I STROBE }=3 \mathrm{~mA} \\
& \mathrm{~V}-=\mathrm{V}_{\text {GRND }}=-5 \mathrm{~V}
\end{aligned}
\] & & 0.2 & 50 & nA \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{R}_{S} \leq 50 \mathrm{~K}\) & & & 10 & mV \\
\hline Input Offset Current (Note 4) & & & & 70 & nA \\
\hline Input Bias Current & & & & 300 & nA \\
\hline Input Voltage Range & & -14.5 & 13.8,-14.7 & 13.0 & V \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}+\geq 4.5 \mathrm{~V}, \mathrm{~V}-=0 \\
& \mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\mathrm{SINK}} \leq 8 \mathrm{~mA}
\end{aligned}
\] & & 0.23 & 0.4 & V \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5.1 & 7.5 & mA \\
\hline Negative Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 4.1 & 5.0 & mA \\
\hline
\end{tabular}

Note 1: This rating applies for \(\pm 15 \mathrm{~V}\) supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
Note 2: The maximum junction temperature of the LM311 is \(110^{\circ} \mathrm{C}\). For operating at elevated temperature, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 3: These specifications apply for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and the Ground pin at ground, and \(0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+70^{\circ} \mathrm{C}\), unless otherwise specified. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5 V supply up to \(\pm 15 \mathrm{~V}\) supplies.
Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and input impedance.
Note 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.
Note 6: Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA .

\section*{LM111/LM211 Typical Performance Characteristics}





\section*{LM111/LM211 Typical Performance Characteristics (Continued)}



TL/H/5704-3

LM311 Typical Performance Characteristics


Input Characteristics





TL/H/5704-8


TL/H/5704-9


Response Time for Various


\section*{LM311 Typical Performance Characteristics (Continued)}


\section*{Application Hints}

\section*{CIRCUIT TECHNIQUES FOR AVOIDING}

\section*{OSCILLATIONS IN COMPARATOR APPLICATIONS}

When a high-speed comparator such as the LM111 is used with fast input signals and low source impedances, the output response will normally be fast and stable, assuming that the power supplies have been bypassed (with \(0.1 \mu \mathrm{~F}\) disc capacitors), and that the output signal is routed well away from the inputs (pins 2 and 3 ) and also away from pins 5 and 6.

However, when the input signal is a voltage ramp or a slow sine wave, or if the signal source impedance is high ( \(1 \mathrm{k} \Omega\) to \(100 \mathrm{k} \Omega\) ), the comparator may burst into oscillation near the crossing-point. This is due to the high gain and wide bandwidth of comparators like the LM111. To avoid oscillation or instability in such a usage, several precautions are recommended, as shown in Figure 1 below.
1. The trim pins (pins 5 and 6) act as unwanted auxiliary inputs. If these pins are not connected to a trim-pot, they should be shorted together. If they are connected to a trim-pot, a \(0.01 \mu \mathrm{~A}\) capacitor C 1 between pins 5 and 6 will minimize the susceptibility to AC coupling. A smaller capacitor is used if pin 5 is used for positive feedback as in Figure 1.
2. Certain sources will produce a cleaner comparator output waveform if a 100 pF to 1000 pF capacitor C 2 is connected directly across the input pins.
3. When the signal source is applied through a resistive network, \(\mathrm{R}_{\mathrm{S}}\), it is usually advantageous to choose an \(\mathrm{Rs}^{\prime}\) of substantially the same value, both for DC and for dynamic (AC) considerations. Carbon, tin-oxide, and metal-film resistors have all been used successfully in comparator input circuitry. Inductive wirewound resistors are not suitable.
4. When comparator circuits use input resistors (eg. summing resistors), their value and placement are particularly important. In all cases the body of the resistor should be close to the device or socket. In other words there should be very little lead length or printed-circuit foil run between comparator and resistor to radiate or pick up signals. The same applies to capacitors, pots, etc. For example, if \(R_{S}=10 \mathrm{k} \Omega\), as little as 5 inches of lead between the resistors and the input pins can result in oscillations that are very hard to damp. Twisting these input leads tightly is the only (second best) alternative to placing resistors close to the comparator.
5. Since feedback to almost any pin of a comparator can result in oscillation, the printed-circuit layout should be engineered thoughtfully. Preferably there should be a groundplane under the LM111 circuitry, for example, one side of a double-layer circuit card. Ground foil (or, positive supply or negative supply foil) should extend between the output and the inputs, to act as a guard. The foil connections for the inputs should be as small and compact as possible, and should be essentially surrounded by ground foil on all sides, to guard against capacitive coupling from any high-level signals (such as the output). If pins 5 and 6 are not used, they should be shorted together. If they are connected to a trim-pot, the trim-pot should be located, at most, a few inches away from the LM111, and the 0.01 \(\mu \mathrm{F}\) capacitor should be installed. If this capacitor cannot be used, a shielding printed-circuit foil may be advisable between pins 6 and 7. The power supply bypass capacitors should be located within a couple inches of the LM111. (Some other comparators require the power-supply bypass to be located immediately adjacent to the comparator.)


TL/H/5704-29
Pin connections shown are for LM111H in 8-lead TO-5 hermetic package
FIGURE 1. Improved Positive Feedback

\section*{Application Hints（Continued）}

6．It is a standard procedure to use hysteresis（positive feedback）around a comparator，to prevent oscillation， and to avoid excessive noise on the output because the comparator is a good amplifier for its own noise．In the circuit of Figure 2，the feedback from the output to the positive input will cause about 3 mV of hysteresis．How－ ever，if \(R_{S}\) is larger than \(100 \Omega\) ，such as \(50 \mathrm{k} \Omega\) ，it would not be reasonable to simply increase the value of the positive feedback resistor above \(510 \mathrm{k} \Omega\) ．the circuit of Figure 3 could be used，but it is rather awkward．See the notes in paragraph 7 below．
7．When both inputs of the LM111 are connected to active signals，or if a high－impedance signal is driving the posi－ tive input of the LM111 so that positive feedback would be disruptive，the circuit of Figure 1 is ideal．The positive
feedback is to pin 5 （one of the offset adjustment pins）．It is sufficient to cause 1 to 2 mV hysteresis and sharp transitions with input triangle waves from a few Hz to hundreds of kHz ．The positive－feedback signal across the \(82 \Omega\) resistor swings 240 mV below the positive sup－ ply．This signal is centered around the nominal voltage at pin 5，so this feedback does not add to the \(V_{O S}\) of the comparator．As much as 8 mV of \(\mathrm{V}_{\mathrm{OS}}\) can be trimmed out，using the \(5 \mathrm{k} \Omega\) pot and \(3 \mathrm{k} \Omega\) resistor as shown．
8．These application notes apply specifically to the LM111， LM211，LM311，and LF111 families of comparators，and are applicable to all high－speed comparators in general， （with the exception that not all comparators have trim pins）．


TL／H／5704－30
Pin connections shown are for LM111H in 8－lead TO－5 hermetic package
FIGURE 2．Conventional Positive Feedback


FIGURE 3．Positive Feedback with High Source Resistance

Typical Applications (Continued) (Pin numbers refer to TO-5 package)

\section*{Zero Crossing Detector Driving MOS Switch}


100 kHz Free Running Multivibrator


10 Hz to 10 kHz Voltage Controlled Oscillator


TL/H/5704-15

Driving Ground-Referred Load
*Input polarity is reversed when using pin 1 as output.


TL/H/5704-13

Using Clamp Diodes to Improve Response


TL/H/5704-17

Typical Applications (Continued) (Pin numbers refer to TO-5 package)

\section*{TTL Interface with High Level Logic}

*Values shown are for
a 0 to 30 V logic swing and a 15 V threshold.
\(\dagger\) May be added to control
speed and reduce
susceptibility to noise spikes.
TL/H/5704-18

Crystal Oscillator


Comparator and Solenoid Driver


TL/H/5704-20

TL/H/5704-19

Low Voltage Adjustable Reference Supply


TL/H/5704-21

Typical Applications (Continued) (Pin numbers refer to TO-5 package)

Positive Peak Detector


TL/H/5704-23
*Solid tantalum

*Solid tantalum

Zero Crossing Detector Driving MOS Logic


TL/H/5704-24

Precision Photodiode Comparator


TL/H/5704-26
*R2 sets the comparison level. At comparison, the photodiode has less than 5 mV across it, decreasing leakages by an order of magnitude.

Typical Applications (Continued) (Pin numbers refer to TO-5 package)

Switching Power Amplifier


TL/H/5704-27
Switching Power Amplifier


\section*{Schematic Diagram}


\section*{Connection Diagrams*}


TOP VIEW
NOTE: Pin 4 connected to case.

Order Number LM111H, LM211H or LM311H See NS Package Number H08C


Order Number LM111J-8, LM211J-8, LM311J-8, LM311M or LM311N See NS Package Number J08A, M08A or N08E


TL/H/5704-6
Order Number LM111J, LM211J, LM311J or LM311N-14 See NS Number Package J14A or N14A

\section*{National Semiconductor Corporation}

\section*{LM119／LM219／LM319 High Speed Dual Comparator}

\section*{General Description}

The LM119 series are precision high speed dual compara－ tors fabricated on a single monolithic chip．They are de－ signed to operate over a wide range of supply voltages down to a single 5 V logic supply and ground．Further，they have higher gain and lower input currents than devices like the LM710．The uncommitted collector of the output stage makes the LM119 compatible with RTL，DTL and TTL as well as capable of driving lamps and relays at currents up to 25 mA ．

\section*{Features}

⿴囗十⿴囗十⿴囗十丁
－Operates from a single 5 V supply
－Typically 80 ns response time at \(\pm 15 \mathrm{~V}\)

E Minimum fan－out of 2 each side
－Maximum input current of \(1 \mu \mathrm{~A}\) over temperature
－Inputs and outputs can be isolated from system ground
■ High common mode slew rate
Although designed primarily for applications requiring opera－ tion from digital logic supplies，the LM119 series are fully specified for power supplies up to \(\pm 15 \mathrm{~V}\) ．It features faster response than the LM111 at the expense of higher power dissipation．However，the high speed，wide operating volt－ age range and low package count make the LM119 much more versatile than older devices like the LM711．
The LM119 is specified from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ，the LM219 is specified from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ，and the LM319 is speci－ fied from \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ．

\section*{Connection Diagrams}

Dual－In－Line－Package


Top View
Order Number LM119J，LM219J， LM319J，LM319M or LM319N See NS Package Number J14A，M14A or N14A

Metal Can Package


Case is connected to pin \(5\left(\mathrm{~V}^{-}\right)\)
Top View
Order Number LM119H or LM319H
See NS Package Number H10C

Typical Applications＊
Relay Driver


TL／H／5705－5
＊Pinout is for metal can package．


Absolute Maximum Ratings LM119/219
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 7)}

Total Supply Voltage
Output to Negative Supply Voltage
Ground to Negative Supply Voltage
Ground to Positive Supply Voltage
Differential Input Voltage
\(\pm 5 \mathrm{~V}\)
Input Voltage (Note 1)
\(\pm 15 \mathrm{~V}\)
\begin{tabular}{lr} 
Power Dissipation (Note 2) & 500 mW \\
Output Short Circuit Duration & 10 sec \\
Operating Temperature Range LM119 & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\multicolumn{2}{c}{ LM219 } \\
& \(-25^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec ) & \(260^{\circ} \mathrm{C}\) \\
Soldering Information & \\
Dual-In-Line Package & \\
Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
Vapor Phase (60 seconds) & \(215^{\circ} \mathrm{C}\) \\
Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (Note 3) LM119/LM219
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k}\) & & 0.7 & 4.0 & mV \\
\hline Input Offset Current (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 30 & 75 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 150 & 500 & nA \\
\hline Voltage Gain & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 6) & 10 & 40 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time (Note 5) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 80 & & ns \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \leq-5 \mathrm{mV}, \text { IOUT }=25 \mathrm{~mA} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.75 & 1.5 & V \\
\hline Output Leakage Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \geq 5 \mathrm{mV}, \mathrm{~V}_{\text {OUT }}=35 \mathrm{~V} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.2 & 2 & \(\mu \mathrm{A}\) \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k}\) & & & 7 & mV \\
\hline Input Offset Current (Note 4) & & & & 100 & nA \\
\hline Input Bias Current & & & & 1000 & nA \\
\hline Input Voltage Range & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0
\end{aligned}
\] & \[
\begin{gathered}
-12 \\
1
\end{gathered}
\] & \(\pm 13\) & \[
\begin{gathered}
+12 \\
3
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}+\geq 4.5 \mathrm{~V}, \mathrm{~V}-=0 \\
& \mathrm{~V}_{\mathrm{IN}} \leq-6 \mathrm{mV}, \mathrm{I}_{\mathrm{SINK}} \leq 3.2 \mathrm{~mA} \\
& \mathrm{~T}_{\mathrm{A}} \geq 0^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}} \leq 0^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.23 & \[
\begin{aligned}
& 0.4 \\
& 0.6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Output Leakage Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \geq 5 \mathrm{mV}, \mathrm{~V}_{\mathrm{OUT}}=35 \mathrm{~V}, \\
& \mathrm{~V}^{-}=\mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}
\end{aligned}
\] & & 1 & 10 & \(\mu \mathrm{A}\) \\
\hline Differential Input Voltage & & & & \(\pm 5\) & V \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0\) & & 4.3 & & mA \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & & 8 & 11.5 & mA \\
\hline Negative Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & & 3 & 4.5 & mA \\
\hline
\end{tabular}

Note 1: For supply voltages less than \(\pm 15 \mathrm{~V}\) the absolute maximum input voltage is equal to the supply voltage.
Note 2: The maximum junction temperature of the LM119 is \(150^{\circ} \mathrm{C}\), while that of the LM219 is \(110^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 3: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\), and the Ground pin at ground, and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\), unless otherwise stated. With the \(L M 219\), however, all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\). The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5 V supply up to \(\pm 15 \mathrm{~V}\) supplies. Do not operate the device with more than 16 V from ground to \(\mathrm{V}_{\mathrm{S}}\).
Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
Note 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.
Note 6: Output is pulled up to 15 V through a \(1.4 \mathrm{k} \Omega\) resistor.
Note 7: Refer to RETS119X for LM119H/883, LM119H-MIL, LM119J/883 and LM119J-MIL specifications.

\section*{Absolute Maximum Ratings Lмз19}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Total Supply Voltage & 36 V \\
Output to Negative Supply Voltage & 36 V \\
Ground to Negative Supply Voltage & 25 V \\
Ground to Positive Supply Voltage & 18 V \\
Differential Input Voltage & \(\pm 5 \mathrm{~V}\) \\
Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\) \\
Power Dissipation (Note 2) & 500 mW \\
Output Short Circuit Duration & 10 sec
\end{tabular}

Operating Temperature Range LM319
\(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) Storage Temperature Range Lead Temperature (Soldering, 10 sec .) \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)

\section*{Soldering Information}
\begin{tabular}{ll} 
Dual-In-Line Package & \\
\begin{tabular}{ll} 
Soldering (10 sec.)
\end{tabular} & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
Vapor Phase \((60\) sec.) & \(215^{\circ} \mathrm{C}\) \\
Infrared (15 sec.) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

ESD rating to be determined.

\section*{Electrical Characteristics (Note 3) Lм319}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k}\) & & 2.0 & 8.0 & mV \\
\hline Input Offset Current (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 80 & 200 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 250 & 1000 & nA \\
\hline Voltage Gain & \(\mathrm{T}_{A}=25^{\circ} \mathrm{C}\) (Note 6) & 8 & 40 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time (Note 5) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 80 & & ns \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\mathrm{OUT}}=25 \mathrm{~mA} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.75 & 1.5 & V \\
\hline Output Leakage Current & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \geq 10 \mathrm{mV}, \mathrm{~V}_{\mathrm{OUT}}=35 \mathrm{~V}, \\
& \mathrm{~V}^{-}=\mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.2 & 10 & \(\mu \mathrm{A}\) \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k}\) & & & 10 & mV \\
\hline Input Offset Current (Note 4) & & & & 300 & nA \\
\hline Input Bias Current & & & & 1200 & nA \\
\hline Input Voltage Range & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{~V}+=5 \mathrm{~V}, \mathrm{~V}-=0
\end{aligned}
\] & 1 & \(\pm 13\) & 3 & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{v}
\end{aligned}
\] \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}^{+} \geq 4.5 \mathrm{~V}, \mathrm{~V}^{-}=0 \\
& \mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\mathrm{SINK}} \leq 3.2 \mathrm{~mA}
\end{aligned}
\] & & 0.3 & 0.4 & V \\
\hline Differential Input Voltage & & & & \(\pm 5\) & V \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}^{-}=0\) & & 4.3 & & mA \\
\hline Positive Supply Current & \(T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & & 8 & 12.5 & mA \\
\hline Negative Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 3 & 5 & mA \\
\hline
\end{tabular}

Note 1: For supply voltages less than \(\pm 15\) the absolute maximum input voltage is equal to the supply voltage.
Note 2: The maximum junction temperature of the LM319 is \(85^{\circ} \mathrm{C}\). For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 3: These specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\), and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\), unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5 V supply up to \(\pm 15 \mathrm{~V}\) supplies. Do not operate the device with more than 16 V from ground to V .
Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
Note 5: The response time specified is for a 100 mV input step with 5 mV overdrive.
Note 6: Output is pulled up to 15 V through a \(1.4 \mathrm{k} \Omega\) resistor.

Typical Performance Characteristics Lм119/Lм219


Typical Performance Characteristics Lм319


\section*{Supply Current}




TL/H/5705-1
*Do not operate the LM119 with more than 16 V between GND and \(\mathrm{V}+\)

National Semiconductor Corporation

\section*{LM139/239/339, LM139A/239A/339A, LM2901, LM3302 Low Power Low Offset Voltage Quad Comparators}

\section*{General Description}

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.
Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic- where the low power drain of the LM339 is a distinct advantage over standard comparators.

\section*{Advantages}
- High precision comparators
- Reduced \(\mathrm{V}_{\text {OS }}\) drift over temperature
- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

\section*{Features}
- Wide single supply voltage range of dual supplies \(\begin{array}{lr}\text { LM139 series, } & 2 V_{D C} \text { to } 36 V_{D C} \text { or } \\ \text { LM139A series, LM2901 } & \pm 1 V_{D C} \text { to } \pm 18 V_{D C} \\ \text { LM3302 } & 2 V_{D C} \text { to } 28 V_{D C}\end{array}\)
or \(\pm 1 V_{D C}\) to \(\pm 14 V_{D C}\)
- Very low supply current drain ( 0.8 mA ) - independent of supply voltage ( \(2 \mathrm{~mW} /\) comparator at +5 VDC )
- Low input biasing current 25 nA
- Low input offset current \(\pm 5 \mathrm{nA}\) and offset voltage \(\pm 3 \mathrm{mV}\)
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
国 Low output saturation voltage
250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

\section*{Schematic and Connection Diagrams}



\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.(Note 10)

LM139/LM239/LM339

Supply Voltage, \({ }^{+}+\)
Differential Input Voltage (Note 8)
Input Voltage
Power Dissipation (Note 1)
Molded DIP
Cavity DIP
Small Outline Package
Output Short-Circuit to GND, (Note 2)
Input Current \(\left(\mathrm{V}_{\mathbb{I N}}<-0.3 \mathrm{~V}_{\mathrm{DC}}\right)\),
(Note 3)
Storage Temperature Range
Lead Temperature
(Soldering, 10 seconds)

LM139A/LM239A/LM339A LM2901

LM3302
\(36 V_{D C}\) or \(\pm 18 V_{D C}\) \(36 V_{D C}\)
\(-0.3 V_{D C}\) to \(+36 V_{D C}\)
1050 mW
1190 mW
760 mW

Continuous

50 mA
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(260^{\circ} \mathrm{C}\)
\(28 V_{D C}\) or \(\pm 14 V_{D C}\)
\(28 V_{D C}\)
\(-0.3 V_{D C}\) to \(+28 V_{D C}\)
1050 mW

Continuous

50 mA \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

LM139/LM239/LM339
LM139A/LM239A/LM339A LM2901
Operating Temperature Range
LM339/LM339A
LM239/LM239A
LM2901
LM139/LM139A
Soldering Information Dual-In-Line Package Soldering (10 seconds) \(260^{\circ} \mathrm{C} \quad 260^{\circ} \mathrm{C}\) Small Outline Package
\begin{tabular}{lll} 
Vapor Phase ( 60 seconds) & \(215^{\circ} \mathrm{C}\) & \(215^{\circ} \mathrm{C}\) \\
Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices. ESD rating to be determined.

Electrical Characteristics \(\left(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.\), unless otherwise stated)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM139A} & \multicolumn{3}{|l|}{LM239A, LM339A} & \multicolumn{3}{|c|}{LM139} & \multicolumn{3}{|l|}{LM239, LM339} & \multicolumn{3}{|c|}{LM2901} & \multicolumn{2}{|l|}{LM3302} & \multirow[t]{2}{*}{Units} \\
\hline & & Min T & Typ & Max & Min T & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min Typ & Max & \\
\hline Input Offset Voltage & (Note 9) & & \(\pm 1.0\) & \(\pm 2.0\) & & \(\pm 1.0\) & \(\pm 2.0\) & & \(\pm 2.0\) & \(\pm 5.0\) & & \(\pm 2.0\) & \(\pm 5.0\) & & \(\pm 2.0\) & \(\pm 7.0\) & \(\pm 3\) & \(\pm 20\) & \(\mathrm{mV}_{\mathrm{DC}}\) \\
\hline Input Bias Current & \({ }^{\ln (+)}\) or \(I_{N(-)}\) with Output in Linear Range, (Note 5), \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & & 25 & 100 & & 25 & 250 & & 25 & 100 & & 25 & 250 & & 25 & 250 & 25 & 500 & \(n A_{D C}\) \\
\hline Input Offset Current & \(\operatorname{liN}(+)-\operatorname{lin}(-), V_{C M}=0 \mathrm{~V}\) & & \(\pm 3.0\) & \(\pm 25\) & & \(\pm 5.0\) & \(\pm 50\) & & \(\pm 3.0\) & \(\pm 25\) & & \(\pm 5.0\) & \(\pm 50\) & & \(\pm 5\) & \(\pm 50\) & \(\pm 3\) & \(\pm 100\) & \(n A_{D C}\) \\
\hline Input Common-Mode Voltage Range & \[
\begin{aligned}
& \mathrm{V}^{+}=30 \mathrm{~V}_{\mathrm{DC}}\left(\mathrm{LM} 3302, \mathrm{~V}^{+}=28 \mathrm{~V}_{\mathrm{DC}}\right) \\
& (\text { Note 6) }
\end{aligned}
\] & 0 & & V+-1.5 & & & \(\mathrm{V}+-1.5\) & 0 & & \(\mathrm{V}+-1.5\) & 0 & & \(\mathrm{V}^{+}-1.5\) & 0 & & \(\mathrm{V}^{+}-1.5\) & 0 & \(\mathrm{V}+-1.5\) & \(V_{D C}\) \\
\hline Supply Current & \(\mathrm{R}_{\mathrm{L}}=\infty\) on all Comparators, \(\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=36 \mathrm{~V},\left(\mathrm{LM} 3302, \mathrm{~V}^{+}=28 \mathrm{~V} \mathrm{DC}\right)\) & & 0.8 & 2.0 & & \[
\begin{aligned}
& 0.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & & \[
\begin{aligned}
& 0.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & & \[
\begin{aligned}
& 0.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & & \[
\begin{aligned}
& 0.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & \[
\left\lvert\, \begin{aligned}
& m A_{D C} \\
& m A_{D C}
\end{aligned}\right.
\] \\
\hline Voltage Gain & \[
\begin{aligned}
& R_{L} \geq 15 \mathrm{k} \Omega, V^{+}=15 V_{D C} \\
& V_{0}=1 V_{D C} \text { to } 11 V_{D C}
\end{aligned}
\] & & 200 & & & 200 & & 50 & 200 & & 50 & & & 25 & & & 230 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Large Signal Response Time & \begin{tabular}{l}
\(\mathrm{V}_{\text {IN }}=\) TTL Logic Swing, \(\mathrm{V}_{\text {REF }}=\) \\
\(1.4 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega\),
\end{tabular} & & 300 & & & 300 & & & 300 & & & 300 & & & 300 & & 300 & & ns \\
\hline Response Time & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega, \\
& \text { (Note 7) }
\end{aligned}
\] & & 1.3 & & & 1.3 & & & 1.3 & & & 1.3 & & & 1.3 & & 1.3 & & \(\mu \mathrm{S}\) \\
\hline Output Sink Current & \[
\begin{aligned}
& V_{I N(-)}=1 V_{D C}, V_{I N(+)}=0, \\
& V_{O} \geq 1.5 V_{D C}
\end{aligned}
\] & 6.0 & 16 & & & 16 & & & 16 & & & 16 & & & 16 & & 6.016 & & \(m A_{D C}\) \\
\hline
\end{tabular}

Electrical Characteristics \(\left(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC},}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.\), unless otherwise stated) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM139A} & \multicolumn{3}{|l|}{LM239A, LM339A} & \multicolumn{3}{|c|}{LM139} & \multicolumn{3}{|l|}{LM239, LM339} & \multicolumn{3}{|c|}{LM2901} & \multicolumn{3}{|c|}{LM3302} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}(-)}=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{IN}(+)}=0, \\
& \mathrm{I}_{\mathrm{SINK}} \leq 4 \mathrm{~mA}
\end{aligned}
\] & & 250 & 400 & & 250 & 400 & & 250 & 400 & & 250 & 400 & & 250 & 400 & & 250 & 500 & \(m V_{D C}\) \\
\hline Output Leakage Current & \[
\begin{aligned}
& V_{\operatorname{IN}(+)}=1 \mathrm{~V}_{D C}, \mathrm{~V}_{\operatorname{IN}(-)}=0, \\
& \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}_{\mathrm{DC}}
\end{aligned}
\] & & 0.1 & & & 0.1 & & & 0.1 & & & 0.1 & & & 0.1 & & & 0.1 & & \(n A_{D C}\) \\
\hline
\end{tabular}

Electrical Characteristics ( \(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\), Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{2}{|l|}{LM139A} & \multicolumn{3}{|l|}{LM239A, LM339A} & \multicolumn{2}{|l|}{LM139} & \multicolumn{2}{|l|}{LM239, LM339} & \multicolumn{2}{|l|}{LM2901} & \multicolumn{2}{|l|}{LM3302} & \multirow[t]{2}{*}{Units} \\
\hline & & Min Typ & Max & Min & Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & Min Typ & Max & \\
\hline Input Offset Voltage & (Note 9) & & \(\pm 4.0\) & & & \(\pm 4.0\) & & \(\pm 9.0\) & & \(\pm 9.0\) & \(\pm 9\) & \(\pm 15\) & & \(\pm 40\) & mV DC \\
\hline Input Offset Current & \(\mathrm{I}_{\mathrm{N}(+)^{-1}} \mathrm{IN(-)}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}\) & & \(\pm 100\) & & & \(\pm 150\) & & \(\pm 100\) & & \(\pm 150\) & \(\pm 50\) & \(\pm 200\) & & \(\pm 300\) & \(n A_{D C}\) \\
\hline Input Bias Current & \(\operatorname{liN}(+)\) or \(\operatorname{liN(-)}\) with Output in Linear Range, \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) (Note 5) & & 300 & & & 400 & & 300 & & 400 & 200 & 500 & & 1000 & \(n A_{\text {DC }}\) \\
\hline Input Common-Mode Voltage Range & \[
\begin{aligned}
& \mathrm{V}^{+}=30 \mathrm{~V}_{\mathrm{DC}}\left(\mathrm{LM} 3302, \mathrm{~V}^{+}=28 \mathrm{~V}_{\mathrm{DC}}\right) \\
& (\text { Note 6) }
\end{aligned}
\] & 0 & \(V+-2.0\) & 0 & V & \(V^{+}-2.0\) & 0 & \(V+-2.0\) & & \(V+-2.0\) & 0 & \(V+-2.0\) & 0 & \(V+-2.0\) & VDC \\
\hline Saturation Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}(-)}=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\operatorname{IN}(+)}=0, \\
& \mathrm{I}_{\mathrm{SINK}} \leq 4 \mathrm{~mA}
\end{aligned}
\] & & 700 & & & 700 & & 700 & & 700 & 400 & 700 & & 700 & mV DC \\
\hline Output Leakage Current & \[
\begin{aligned}
& V_{I N(+)}=1 V_{D C}, V_{I N(-)}=0, \\
& V_{O}=30 V_{D C},\left(L M 3302, V_{O}=28 V_{D C}\right)
\end{aligned}
\] & & 1.0 & & & 1.0 & & 1.0 & & 1.0 & & 1.0 & & 1.0 & \(\mu A_{D C}\) \\
\hline Differential Input Voltage & Keep all \(\mathrm{V}_{\mathrm{IN}}\) ' \(\geq 0 \mathrm{~V}_{\mathrm{DC}}\) (or \(\mathrm{V}^{-}\), if used), (Note 8) & & 36 & & & 36 & & 36 & & 36 & & 36 & & 28 & \(V_{D C}\) \\
\hline
\end{tabular}

 dissipation very small ( \(P_{D} \leq 100 \mathrm{~mW}\) ), provided the output transistors are allowed to saturate.




 are limited to \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\), and the LM 2901 , LM 3302 temperature range is \(-40^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\).
Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
 to \(+30 \mathrm{~V}_{\mathrm{DC}}\) without damage ( 25 V for LM3302), independent of the magnitude of \(\mathrm{V}^{+}\).
Note 7: The response time specified is a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance characteristics section.
 must not be less than \(-0.3 \mathrm{~V}_{D C}\) (or \(0.3 \mathrm{~V}_{D C}\) below the magnitude of the negative power supply, if used) (at \(25^{\circ} \mathrm{C}\) ).
Note 9: At output switch point, \(V_{D} \cong 1.4 V_{D C}, R_{S}=0 \Omega\) with \(V^{+}\)from \(5 V_{D C}\) to \(30 V_{D C}\); and over the full input common-mode range ( \(0 V_{D C}\) to \(V^{+}-1.5 V_{D C}\) ), at \(25^{\circ} C\). For \(L M 3302, ~ V^{+}\)from \(5 V_{D C}\) to \(28 V_{D C}\).
Note 10: Refer to RETS139AX for LM139AJ military specifications and to RETS139X for LM139J military specifications.


\section*{Typical Performance Characteristics Lm2901}



Response Time for Various Input Overdrives-Positive Transition


\section*{Application Hints}

The LM139 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing this input resistors to \(<10 \mathrm{k} \Omega\) reduces the feedback signal levels and finally, adding even a small amount ( 1 to 10 mV ) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.
All pins of any unused comparators should be grounded.
The bias network of the LM139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from \(2 \mathrm{~V}_{\mathrm{DC}}\) to \(30 \mathrm{~V}_{\mathrm{DC}}\).
It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than \(\mathrm{V}+\) without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 \(V_{D C}\) (at \(25^{\circ} \mathrm{C}\) ). An input clamp diode can be used as shown in the applications section.
The output of the LM139 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the \(\mathrm{V}+\) terminal of the LM139A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of \(\mathrm{V}^{+}\)) and the \(\beta\) of this device. When the maximum current limit is reached (approximately 16 mA ), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately \(60 \Omega\) R \(_{\text {SAT }}\) of the output transistor. The low offset voltage of the output transistor (1 mV ) allows the output to clamp essentially to ground level for small load currents.

Typical Applications \(\left(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\)


Typical Applications \(\left(\mathrm{V}^{+}=15 \mathrm{~V} \mathrm{DC}\right)(\) Continued)



TL/H/5706-11
One-Shot Multivibrator with Input Lock Out


\section*{Typical Applications \(\left(\mathrm{V}^{+}=15 \mathrm{~V} \mathrm{VC}\right)(\) Continued)}


TL/H/5706-13

Pulse Generator


Typical Applications \(\left(\mathrm{V}^{+}=15 \mathrm{~V} \mathrm{VC}\right)(\) Continued)


TL/H/5706-14

Non-Inverting Comparator with Hysteresis


TL/H/5706-18

Inverting Comparator with Hysteresis


Typical Applications \(\left(\mathrm{V}^{+}=15 \mathrm{~V} \mathrm{VC}\right)(\) Continued)


TL/H/5706-16


TL/H/5706-21



Output Strobing


TL/H/5706-22
Crystal Controlled Oscillator



Typical Applications \(\left(\mathrm{V}^{+}=5 \mathrm{~V}\right.\) oc) (Continued)


Low Frequency Op Amp with Offset Adjust


\section*{Split-Supply Applications \(\left(\mathrm{v}^{+}=+15 \mathrm{~V}_{\mathrm{DC}}\right.\) and \(\left.\mathrm{V}^{-}=-15 \mathrm{~V}_{\mathrm{DC}}\right)\)}


TL/H/5706-31


Comparator With a Negative Reference


TL/H/5706-33

National
Semiconductor Corporation

\section*{LM160/LM260/LM360 High Speed Differential} Comparator

\section*{General Description}

The LM160/LM260/LM360 is a very high speed differential input, complementary TTL output voltage comparator with improved characteristics over the \(\mu \mathrm{A} 760 / \mu \mathrm{A} 760 \mathrm{C}\), for which it is a pin-for-pin replacement. The device has been optimized for greater speed, input impedance and fan-out, and lower input offset voltage. Typically delay varies only 3 ns for overdrive variations of 5 mV to 400 mV .
Complementary outputs having minimum skew are provided. Applications involve high speed analog to digital convertors and zero-crossing detectors in disk file systems.

\section*{Features}

■ Guaranteed high speed 20 ns max
- Tight delay matching on both outputs
- Complementary TTL outputs
- High input impedance
- Low speed variation with overdrive variation
- Fan-out of 4
- Low input offset voltage
- Series 74 TTL compatible

\section*{Connection Diagrams}


TOP VIEW

TL/H/5707-4
Order Number LM160H, LM260H or LM360H See NS Package Number H08C

Dual-In-Line Package


TOP VIEW
Order Number LM360M or LM360N See NS Package Number M08A or N08E

\section*{Dual-In-Package}

top view

\section*{Absolute Maximum Ratings (Note 5)}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 7)}

Positive Supply Voltage
\(+8 \mathrm{~V}\)
-8V
20 mA
\(\pm 5 \mathrm{~V}\)
\(\mathrm{V}^{+} \geq \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}^{-}\)
Input Voltage
ESD rating is to be determined.
\begin{tabular}{lr} 
Operating Temperature Range & \\
LM160 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM260 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM360 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(260^{\circ} \mathrm{C}\) \\
Soldering Information & \\
Dual-In-Line Package & \\
\(\quad\) Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
\(\quad\) Vapor Phase \((60\) seconds) & \(215^{\circ} \mathrm{C}\) \\
Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ( \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}\) )
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Operating Conditions Supply Voltage \(\mathrm{V}_{\mathrm{CC}}{ }^{+}\) Supply Voltage \(\mathrm{V}_{\mathrm{CC}}{ }^{-}\) & & \[
\begin{gathered}
4.5 \\
-4.5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
5 \\
-5
\end{gathered}
\] & \[
\begin{gathered}
6.5 \\
-6.5 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 200 \Omega\) & & 2 & 5 & mV \\
\hline Input Offset Current & & & 0.5 & 3 & \(\mu \mathrm{A}\) \\
\hline Input Bias Current & & & 5 & 20 & \(\mu \mathrm{A}\) \\
\hline Output Resistance (Either Output) & \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OH }}\) & & 100 & & \(\Omega\) \\
\hline Response Time & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}(\text { Notes } 1,6) \\
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{S}= \pm 5 \mathrm{~V}(\text { Notes } 2,6) \\
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}(\text { Notes } 3,6)
\end{aligned}
\] & & \[
\begin{aligned}
& 13 \\
& 12 \\
& 14 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{ns} \\
& \mathrm{~ns} \\
& \mathrm{~ns}
\end{aligned}
\] \\
\hline Response Time Difference between Outputs
\[
\begin{aligned}
& \left(t_{\mathrm{pd}} \text { of }+\mathrm{V}_{\mathrm{IN} 1}\right)-\left(\mathrm{t}_{\mathrm{pd}} \text { of }-\mathrm{V}_{\mathrm{IN} 2}\right) \\
& \left(\mathrm{t}_{\mathrm{pd}} \text { of }+\mathrm{V}_{\mathrm{IN} 2}\right)-\left(\mathrm{t}_{\mathrm{pd}} \text { of }-\mathrm{V}_{\mathrm{IN} 1}\right) \\
& \left(\mathrm{t}_{\mathrm{pd}} \text { of }+\mathrm{V}_{\mathrm{IN} 1}\right)-\left(\mathrm{t}_{\mathrm{pd}}^{\text {of } \left.+\mathrm{V}_{\mathrm{IN} 2}\right)}\right. \\
& \left(\mathrm{t}_{\mathrm{pd}} \text { of }-\mathrm{V}_{\mathrm{IN} 1}\right)-\left(\mathrm{t}_{\mathrm{pd}} \text { of }-\mathrm{V}_{\mathrm{IN} 2}\right)
\end{aligned}
\] & \[
\begin{aligned}
& T_{A}=25^{\circ} \mathrm{C}(\text { Notes } 1,6) \\
& T_{A}=25^{\circ} \mathrm{C}(\text { Notes } 1,6) \\
& T_{A}=25^{\circ} \mathrm{C}(\text { Notes } 1,6) \\
& T_{A}=25^{\circ} \mathrm{C}(\text { Notes } 1,6) \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& \hline
\end{aligned}
\] & &  \\
\hline Input Resistance & \(\mathrm{f}=1 \mathrm{MHz}\) & & 17 & & \(\mathrm{k} \Omega\) \\
\hline Input Capacitance & \(\mathrm{f}=1 \mathrm{MHz}\) & & 3 & & pF \\
\hline Average Temperature Coefficient of Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & & 8 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Average Temperature Coefficient of Input Offset Current & & & 7 & & \(n A /{ }^{\circ} \mathrm{C}\) \\
\hline Common Mode Input Voltage Range & \(\mathrm{V}_{\mathrm{S}}= \pm 6.5 \mathrm{~V}\) & \(\pm 4\) & \(\pm 4.5\) & & V \\
\hline Differential Input Voltage Range & & \(\pm 5\) & & & V \\
\hline Output High Voltage (Either Output) & IOUT \(=-320 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}\) & 2.4 & 3 & & V \\
\hline Output Low Voltage (Either Output) & \(\mathrm{I}_{\mathrm{SINK}}=6.4 \mathrm{~mA}\) & & 0.25 & 0.4 & V \\
\hline Positive Supply Current & \(\mathrm{V}_{\mathrm{S}}= \pm 6.5 \mathrm{~V}\) & & 18 & 32 & mA \\
\hline Negative Supply Current & \(\mathrm{V}_{\mathrm{S}}= \pm 6.5 \mathrm{~V}\) & & -9 & -16 & mA \\
\hline
\end{tabular}

Note 1: Response time measured from the \(50 \%\) point of a \(30 \mathrm{mVp}-\mathrm{p} 10 \mathrm{MHz}\) sinusoidal input to the \(50 \%\) point of the output.
Note 2: Response time measured from the \(50 \%\) point of a \(2 \mathrm{Vp}-\mathrm{p} 10 \mathrm{MHz}\) sinusoidal input to the \(50 \%\) point of the output.
Note 3: Response time measured from the start of a 100 mV input step with 5 mV overdrive to the time when the output crosses the logic threshold
Note 4: Typical thermal impedances are as follows:
\begin{tabular}{lllllll} 
Cavity DIP (J): & \(\theta_{\mathrm{jA}}\) & \(135^{\circ} \mathrm{C} / \mathrm{W}\) & Header (H) & \(\theta_{\mathrm{jA}}\) & \(230^{\circ} \mathrm{C} / \mathrm{W}\) & (Still Air) \\
Molded DIP \((\mathrm{N}):\) & \(\theta_{\mathrm{jA}}\) & \(130^{\circ} \mathrm{C} / \mathrm{W}\) & & \(190^{\circ} \mathrm{C} / \mathrm{W}\) & (400 LF/min Air Flow)
\end{tabular}

Note 5: The device may be damaged if used beyond the maximum ratings.
Note 6: Measurements are made in AC Test Circuit, Fanout \(=1\)
Note 7: Refer to RETS 160X for LM160H, LM160J-14 and LM160J military specifications.

\section*{Typical Performance Characteristics}



\section*{Schematic Diagram}


TL/H/5707-1

National Semiconductor Corporation

\section*{LM161/LM261/LM361}

High Speed Differential Comparators

\section*{General Description}

The LM161/LM261/LM361 is a very high speed differential input, complementary TTL output voltage comparator with improved characteristics over the SE529/NE529 for which it is a pin-for-pin replacement. The device has been optimized for greater speed performance and lower input offset voltage. Typically delay varies only 3 ns for over-drive variations of 5 mV to 500 mV . It may be operated from op amp supplies ( \(\pm 15 \mathrm{~V}\) ).
Complementary outputs having maximum skew are provided. Applications involve high speed analog to digital converters and zero-crossing detectors in disk file systems.

\section*{Features}
- Independent strobes
- Guaranteed high speed

20 ns max
( Tight delay matching on both outputs
- Complementary TTL outputs
- Operates from op amp supplies
- Low speed variation with overdrive variation
- Low input offset voltage
- Versatile supply voltage range

\section*{Connection Diagrams}


TL/H/5708-3
Order Number LM161H, LM261H or LM361H See NS Package H10C

Top View
Order Number LM161J, LM261J, LM361J, LM361M or LM361N
See NS Package Number J14A, M14A or N14A

\section*{Logic Diagram}

\begin{tabular}{lr} 
Absolute Maximum Ratings (Note 1 ) \\
If Military/Aerospace specified devices are required, \\
contact the National Semiconductor Sales Office/ \\
Distributors for availability and specifications. \\
(Note 4) & \\
Positive Supply Voltage, V + & +16 V \\
Negative Supply Voltage, \(\mathrm{V}^{-}\) & -16 V \\
Gate Supply Voltage, VCC & +7 V \\
Output Voltage & +7 V \\
Differential Input Voltage & \(\pm 5 \mathrm{~V}\) \\
Input Common Mode Voltage & \(\pm 6 \mathrm{~V}\) \\
Power Dissipation & 600 mW \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Operating Temperature Range & \(\mathrm{T}_{\mathrm{MIN}}\) \\
LM161 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM261 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM361 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Lead Temp. (Soldering, 10 seconds) & \(260^{\circ} \mathrm{C}\) \\
For Any Device Lead Below \(\mathrm{V}-\) & 0.3 V
\end{tabular}

\section*{Operating Conditions}
\begin{tabular}{|c|c|c|c|}
\hline & Min & Typ & Max \\
\hline \multicolumn{4}{|l|}{Supply Voltage V \({ }^{+}\)} \\
\hline LM161/LM261 & 5 V & & 15V \\
\hline LM361 & 5 V & & 15 V \\
\hline \multicolumn{4}{|l|}{Supply Voltage V -} \\
\hline LM161/LM261 & -6V & & -15V \\
\hline LM361 & -6V & & -15V \\
\hline \multicolumn{4}{|l|}{Supply Voltage V CC} \\
\hline LM161/LM261 & 4.5 V & 5 V & 5.5 V \\
\hline LM361 & 4.75 V & 5V & 5.25V \\
\hline \multicolumn{4}{|l|}{ESD rating to be determined.} \\
\hline \multicolumn{4}{|l|}{Soldering Information} \\
\hline \multicolumn{4}{|l|}{Dual-In-Line Package} \\
\hline Soldering (10 se & & & \(260^{\circ} \mathrm{C}\) \\
\hline \multicolumn{4}{|l|}{Small Outline Package} \\
\hline Vapor Phase (60 & nds) & & \(215^{\circ} \mathrm{C}\) \\
\hline Infrared (15 sec & & & \(220^{\circ} \mathrm{C}\) \\
\hline \multicolumn{4}{|l|}{See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.} \\
\hline
\end{tabular}

Electrical Characteristics \(\left(\mathrm{V}^{+}=+10 \mathrm{~V}, \mathrm{~V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}^{-}=-10 \mathrm{~V}, \mathrm{~T}_{\mathrm{MI}} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}\right.\), unless noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LM161/LM261} & \multicolumn{3}{|c|}{LM361} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & & & 1 & 3 & & 1 & 5 & mV \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 5 & 20 & & 10 & 30 & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2 & 3 & & 2 & 5 & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\hline Voltage Gain & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 & & & 3 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Input Resistance & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{kHz}\) & & 20 & & & 20 & & k \(\Omega\) \\
\hline Logical "1" Output Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \\
& \mathrm{I}_{\text {SOURCE }}=-0.5 \mathrm{~mA}
\end{aligned}
\] & 2.4 & 3.3 & & 2.4 & 3.3 & & V \\
\hline Logical "0" Output Voltage & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{SINK}}=6.4 \mathrm{~mA}
\end{aligned}
\] & & & 0.4 & & & 0.4 & V \\
\hline Strobe Input "1" Current & \[
\begin{aligned}
& V_{\mathrm{CC}}=5.25 \mathrm{~V}, \\
& \mathrm{~V}_{\text {STROBE }}=2.4 \mathrm{~V}
\end{aligned}
\] & & & 200 & & & 200 & \(\mu \mathrm{A}\) \\
\hline Strobe Input "0" Current & \[
\begin{aligned}
& V_{C C}=5.25 \mathrm{~V} \\
& V_{\text {STROBE }}=0.4 \mathrm{~V}
\end{aligned}
\] & & & -1.6 & & & -1.6 & mA \\
\hline Strobe Input "0" Voltage & \(\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}\) & & & 0.8 & & & 0.8 & V \\
\hline Strobe Input "1" Voltage & \(\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}\) & 2 & & & 2 & & & V \\
\hline Output Short Circuit Current & \(\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}\) & -18 & & -55 & -18 & & -55 & mA \\
\hline
\end{tabular}

\section*{Electrical Characteristics (Continued)}
\(\left(\mathrm{V}^{+}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}^{-}=-10 \mathrm{~V}, \mathrm{~T}_{\mathrm{MIN}} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}\right.\), unless noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LM161/LM261} & \multicolumn{3}{|c|}{LM361} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Supply Current \({ }^{+}\) & \[
\begin{aligned}
& \mathrm{V}^{+}=10 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\
& -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}
\end{aligned}
\] & & & 4.5 & & & & mA \\
\hline Supply Current \({ }^{+}{ }^{+}\) & \[
\begin{aligned}
& \mathrm{V}+=10 \mathrm{~V}, \mathrm{~V}^{-}=-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}
\end{aligned}
\] & & & & & & 5 & mA \\
\hline Supply Current \(1^{-}\) & \[
\begin{aligned}
& \mathrm{V}^{+}=10 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\
& -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}
\end{aligned}
\] & & & 10 & & & & mA \\
\hline Supply Current I- & \[
\begin{aligned}
& \mathrm{V}^{+}=10 \mathrm{~V}, \mathrm{~V}^{-}=-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}
\end{aligned}
\] & & & & & & 10 & mA \\
\hline Supply Current ICC & \[
\begin{aligned}
& \mathrm{V}^{+}=10 \mathrm{~V}, \mathrm{~V}^{-}=-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\
& -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}
\end{aligned}
\] & & & 18 & & & & mA \\
\hline Supply Current ICC & \[
\begin{aligned}
& \mathrm{V}^{+}=10 \mathrm{~V}, \mathrm{~V}^{-}=-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & & & & & & 20 & mA \\
\hline Transient Response & \(\mathrm{V}_{\mathrm{IN}}=50 \mathrm{mV}\) overdrive (Note 3) & & & & & & & \\
\hline Propagation Delay Time ( \(\mathrm{t}_{\mathrm{pd}(0)}\) ) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 14 & 20 & & 14 & 20 & ns \\
\hline Propagation Delay Time ( \(\mathrm{t}_{\mathrm{pd}(1)}\) ) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 14 & 20 & & 14 & 20 & ns \\
\hline Delay Between Output A and B & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2 & 5 & & 2 & 5 & ns \\
\hline Strobe Delay Time ( \(\mathrm{tpd}(0)\) ) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 8 & & & 8 & & ns \\
\hline Strobe Delay Time ( \(\left.\mathrm{tpd}_{\mathrm{pd}(1)}\right)\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 8 & & & 8 & & ns \\
\hline
\end{tabular}

Note 1: The device may be damaged by use beyond the maximum ratings.
Note 2: Typical thermal impedances are as follows:
\begin{tabular}{|c|c|c|c|}
\hline \multirow{3}{*}{\(\theta_{\mathrm{j}} \mathrm{A}\)} & H Package & J Package & N Package \\
\hline & \(230^{\circ} \mathrm{C} / \mathrm{W}\) (Still Air) & \(112^{\circ} \mathrm{C} / \mathrm{W}\) & \(105^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline & \(190^{\circ} \mathrm{C} / \mathrm{W}(400 \mathrm{LF} / \mathrm{Min}\) Air Flow) & & \\
\hline \(\theta_{j} \mathrm{C}\) & \(25^{\circ} \mathrm{C} / \mathrm{W}\) & & \\
\hline
\end{tabular}

Note 3: Measurements using AC Test circuit, Fanout \(=1\). The devices are faster at low supply voltages.
Note 4: Refer to RETS161X for LM161H and LM161J military specifications.

\section*{Typical Performance Characteristics}


Supply Current vs Ambient Temperature
 AMBIENT TEMPERATURE ("C

Delay of Output 1 With Respect to Output 2 vs Ambient Temperature


\section*{AC Test Circuit}
\begin{tabular}{lll} 
\\
& & \\
& \\
\(V_{I N}= \pm 50 \mathrm{mV}\) & FANOUT \(=1\) & FANOUT \(=4\) \\
\(V^{+}=+10 \mathrm{~V}\) & \(R=2.4 \mathrm{k}\) & \(R=680 \Omega\) \\
\(V^{-}=-10 \mathrm{~V}\) & \(C=15 \mathrm{pF}\) & \(C=30 \mathrm{pF}\) \\
\(V_{C C}=5.25 \mathrm{~V}\) & &
\end{tabular}


Supply Current vs Supply Voltage


Strobe Delay vs Ambient Temperature



Propagation Delay vs Ambient Temperature


Common-Mode
Pulse Response


TL/H/5708-5


TL/H/5708-6

2
National
Semiconductor Corporation
LM193/LM293/LM393, LM193A/LM293A/LM393A, LM2903 Low Power Low Offset Voltage Dual

\section*{Comparators}

\section*{General Description}

The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.
Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM193 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM193 series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.
- Eliminates need for dual supplies
- Allows sensing near ground
- Compatible with all forms of logic
- Power drain suitable for battery operation

\section*{Features}
- Wide single supply Voltage range \(\quad 2.0 \mathrm{~V}_{\mathrm{DC}}\) to \(36 \mathrm{~V}_{\mathrm{DC}}\) or dual supplies \(\quad \pm 1.0 \mathrm{~V}_{\mathrm{DC}}\) to \(\pm 18 \mathrm{~V}_{\mathrm{DC}}\)
- Very low supply current drain ( 0.8 mA ) - independent of supply voltage ( \(1.0 \mathrm{~mW} /\) comparator at \(5.0 \mathrm{~V}_{\mathrm{DC}}\) )
- Low input biasing current 25 nA
- Low input offset current \(\pm 5 \mathrm{nA}\) and maximum offset voltage
\(\pm 3 \mathrm{mV}\)
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage, \(\quad 250 \mathrm{mV}\) at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

\section*{Advantages}
- High precision comparators
- Reduced \(\mathrm{V}_{\text {OS }}\) drift over temperature

\section*{Schematic and Connection Diagrams}


\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.
(Note 10)
Supply Voltage, V \({ }^{+}\)
Differential Input Voltage (Note 8)
\(36 V_{D C}\) or \(\pm 18 V_{D C}\)

Input Voltage
\[
\begin{array}{r}
36 V_{D C} \\
-0.3 V_{D C} \text { to }+36 V_{D C}
\end{array}
\]

Power Dissipation (Note 1)
Molded DIP
Metal Can
Small Outline Package
Output Short-Circuit to Ground (Note 2)
Input Current \(\left(\mathrm{V}_{\mathrm{IN}}<-0.3 \mathrm{~V}_{\mathrm{DC}}\right)\) (Note 3)
\begin{tabular}{lr} 
Operating Temperature Range & \\
LM393/LM393A & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
LM293/LM293A & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
LM193/LM193A & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LM2903 & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 seconds) & \(+260^{\circ} \mathrm{C}\) \\
Soldering Information & \\
Dual-In-Line Package & \\
Soldering (10 seconds) & \(260^{\circ} \mathrm{C}\) \\
Small Outline Package & \\
Vapor Phase ( 60 seconds) & \(215^{\circ} \mathrm{C}\) \\
Infrared (15 seconds) & \(220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.
ESD rating to be determined.

Electrical Characteristics \(\left(\mathrm{V}^{+}=5 \mathrm{~V}_{D C}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\right.\), unless otherwise stated)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM193A} & \multicolumn{3}{|l|}{LM293A, LM393A} & \multicolumn{3}{|c|}{LM193} & \multicolumn{3}{|r|}{LM293, LM393} & \multicolumn{3}{|c|}{LM2903} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & (Note 9) & & \(\pm 1.0\) & \(\pm 2.0\) & & \(\pm 1.0\) & \(\pm 2.0\) & & \(\pm 1.0\) & \(\pm 5.0\) & & \(\pm 1.0\) & \(\pm 5.0\) & & \(\pm 2.0\) & \(\pm 7.0\) & \(m V_{D C}\) \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{IN}}(+)\) or \(\mathrm{I}_{\mathrm{N}}(-)\) with Output In Linear Range, \(\mathrm{V}_{\mathrm{CM}}=\mathrm{OV}\) (Note 5) & & 25 & 100 & & 25 & 250 & & 25 & 100 & & 25 & 250 & & 25 & 250 & \(n A_{D C}\) \\
\hline Input Offset Current & \(\mathrm{IIN}^{(+)}-\mathrm{I}_{\mathrm{IN}}(-) \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) & & \(\pm 3.0\) & \(\pm 25\) & & \(\pm 5.0\) & \(\pm 50\) & & \(\pm 3.0\) & \(\pm 25\) & & \(\pm 5.0\) & \(\pm 50\) & & \(\pm 5.0\) & \(\pm 50\) & \(n A_{D C}\) \\
\hline Input Common Mode Voltage Range & \(\mathrm{V}^{+}=30 \mathrm{VCC}\) (Note 6) & 0 & & V+ -1.5 & 0 & & \(\mathrm{v}^{+}-1.5\) & 0 & & \(\mathrm{v}^{+}-1.5\) & 0 & & \(\mathrm{V}^{+}-1.5\) & 0 & & \(\mathrm{v}^{+}-1.5\) & \(V_{D C}\) \\
\hline Supply Current & \begin{tabular}{l}
\(R_{\mathrm{L}}=\infty\) on All Comparators, \\
\(\mathrm{R}_{\mathrm{L}}=\infty\) on All Amps, \(\mathrm{V}^{+}=36 \mathrm{~V}_{\mathrm{DC}}\)
\end{tabular} & & \[
\begin{gathered}
0.4 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
1 \\
2.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
0.4 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
1 \\
2.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
0.4 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
1 \\
2.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
0.4 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
1 \\
2.5 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
0.4 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 1.0 \\
& 2.5 \\
& \hline
\end{aligned}
\] & \(m A_{D C}\)
\(m A_{D C}\) \\
\hline Voltage Gain & \[
\begin{aligned}
& R_{L} \geq 15 \mathrm{k} \Omega, \mathrm{~V}+=15 \mathrm{~V}_{\mathrm{DC}} \\
& \mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{DC}} \text { to } 11 \mathrm{~V}_{\mathrm{DC}} \\
& \hline
\end{aligned}
\] & 50 & 200 & & 50 & 200 & & 50 & 200 & & 50 & 200 & & 25 & 100 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Large Signal Response Time & \[
\begin{aligned}
& V_{I N}=T T L \text { Logic Swing, } V_{R E F}=1.4 V_{D C} \\
& V_{R L}=5 V_{D C}, R_{L}=5.1 \mathrm{k} \Omega
\end{aligned}
\] & & 300 & & & 300 & & & 300 & & & 300 & & & 300 & & ns \\
\hline Response Time & \(\mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega\) (Note 7) & & 1.3 & & & 1.3 & & & 1.3 & & & 1.3 & & & 1.5 & & \(\mu \mathrm{s}\) \\
\hline Output Sink Current & \(\mathrm{V}_{1 N}(-)=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{IN}}(+)=0, \mathrm{~V}_{0} \geq 1.5 \mathrm{~V}_{\mathrm{DC}}\) & 6.0 & 16 & & 6.0 & 16 & & 6.0 & 16 & & 6.0 & 16 & & 6.0 & 16 & & \(m A_{D C}\) \\
\hline Saturation Voltage & \(\mathrm{V}_{\text {IN }}(-)=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{IN}}(+)=0, \mathrm{I}_{\text {SINK }} \leq 4 \mathrm{~mA}\) & & 250 & 400 & & 250 & 400 & & 250 & 400 & & 250 & 400 & & 250 & 400 & \(m V_{D C}\) \\
\hline Output Leakage Current & \(\mathrm{V}_{\mathrm{IN}}(-)=0, \mathrm{~V}_{\mathrm{IN}}(+)=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}_{\mathrm{DC}}\) & & 0.1 & & & 0.1 & & & 0.1 & & & 0.1 & & & 0.1 & & \(n A_{D C}\) \\
\hline
\end{tabular}

Electrical Characteristics \(\left(\mathrm{V}^{+}=5 \mathrm{~V}_{\mathrm{DC}}\right)\) (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|r|}{LM193A} & \multicolumn{3}{|l|}{LM293A, LM393A} & \multicolumn{3}{|r|}{LM193} & \multicolumn{3}{|l|}{LM293, LM393} & \multicolumn{3}{|r|}{LM2903} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & (Note 9) & & & \(\pm 4.0\) & & & \(\pm 4.0\) & & & \(\pm 9\) & & & \(\pm 9\) & & \(\pm 9\) & \(\pm 15\) & \(\mathrm{mV}_{\text {DC }}\) \\
\hline Input Offset Current &  & & & \(\pm 100\) & & & \(\pm 150\) & & & \(\pm 100\) & & & \(\pm 150\) & & \(\pm 50\) & \(\pm 200\) & \(n A_{D C}\) \\
\hline Input Bias Current & \(\mathbb{I}_{\mathbb{N}}(+)\) or \(\mathrm{I}_{\mathbb{N}}(-)\) with Output in Linear Range, \(\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) (Note 5) & & & 300 & & & 400 & & & 300 & & & 400 & & 200 & 500 & \(n A_{D C}\) \\
\hline Input Common Mode Voltage Range & \(V^{+}=30 V_{\text {DC }}\) (Note 6) & 0 & & \(V+-2.0\) & 0 & & \(\mathrm{V}+-2.0\) & 0 & & \(V+-2.0\) & 0 & & \(V+-2.0\) & 0 & & \(\mathrm{V}+-2.0\) & \(V_{\text {DC }}\) \\
\hline Saturation Voltage & \(\mathrm{V}_{\mathrm{IN}}(-)=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{IN}}(+)=0, \mathrm{I}_{\text {SINK }} \leq 4 \mathrm{~mA}\), & & & 700 & & & 700 & & & 700 & & & 700 & & 400 & 700 & \(\mathrm{mV}_{\mathrm{DC}}\) \\
\hline Output Leakage Current & \(\mathrm{V}_{\text {IN }}(-)=0, \mathrm{~V}_{\text {IN }(+)}=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{O}}=30 \mathrm{~V}_{\mathrm{DC}}\) & & & 1.0 & & & 1.0 & & & 1.0 & & & 1.0 & & & 1.0 & \(\mu A_{D C}\) \\
\hline Differential Input Voltage & Keep All \(\mathrm{V}_{\text {IN }}\) 's \(\geq 0 \mathrm{~V}_{\mathrm{DC}}\) (or \(\mathrm{V}^{-}\), if Used), (Note 8) & & & 36 & & & 36 & & & 36 & & & 36 & & & 36 & \(V_{\text {DC }}\) \\
\hline
\end{tabular}

 chip dissipation very small ( \(\mathrm{P}_{\mathrm{D}} \leq 100 \mathrm{~mW}\) ), provided the output transistors are allowed to saturate.


 overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than - \(0.3 \mathrm{~V}_{\mathrm{DC}}\)
 tions are limited to \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\). The LM2903 is limited to \(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\).
Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines
 to \(30 \mathrm{~V}_{\mathrm{DC}}\) without damage, independent of the magnitude of \(\mathrm{V}^{+}\).
Note 7: The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance characteristics section.
 not be less than \(-0.3 \mathrm{~V}_{\mathrm{DC}}\) (or \(0.3 \mathrm{~V}_{\mathrm{DC}}\) below the magnitude of the negative power supply, if used).
Note 9: At output switch point, \(V_{D} \cong 1.4 V_{D C}, R_{S}=0 \Omega\) with \(V+\) from \(5 V_{D C}\) to \(30 V_{D C}\); and over the full input common-mode range ( \(0 V_{D C}\) to \(V+-1.5 V_{D C}\) ), at \(25^{\circ} C\).
Note 10: Refer to RETS193AX for LM193AH/military specifications and to RETS193X for LM193H/military specifications.

\section*{Typical Performance Characteristics Lм193/Lм293/Lм393, Lм193A/Lм293A/LМ393А}


\section*{Typical Performance Characteristics Lm2903}


\section*{Application Hints}

The LM193 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator change states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to \(<10 \mathrm{k} \Omega\) reduces the feedback signal levels and finally, adding even a small amount ( 1.0 to 10 mV ) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be grounded.
The bias network of the LM193 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from \(2.0 \mathrm{~V}_{\mathrm{DC}}\) to \(30 \mathrm{~V}_{\mathrm{DC}}\).

It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than \(\mathrm{V}+\) without damaging the device (see Note 8). Protection should be provided to prevent the input voltages from going negative more than \(-0.3 \mathrm{~V}_{\mathrm{DC}}\) (at \(25^{\circ} \mathrm{C}\) ). An input clamp diode can be used as shown in the applications section.
The output of the LM193 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the \(\mathrm{V}^{+}\) terminal of the LM193 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of \(\mathrm{V}^{+}\)) and the \(\beta\) of this device. When the maximum current limit is reached (approximately 16 mA ), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately \(60 \Omega\) rSAT of the output transistor. The low offset voltage of the output transistor ( 1.0 mV ) allows the output to clamp essentially to ground level for small load currents.

Typical Applications (Continued) \(\left(V^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\)


Two-Decade High-Frequency VCO


TL/H/5709-5

Typical Applications (Continued) \(\left(\mathrm{V}^{+}=15 \mathrm{~V}_{\mathrm{DC}}\right)\)


TL/H/5709-6


Inverting Comparator with Hysteresis


TL/H/5709-10


ORing the Outputs



Low Frequency Op Amp



Typical Applications (Continued) \(\left(\mathrm{V}^{+}=\mathrm{V}_{\mathrm{DC}}\right)\)


TL/H/5709-7
Split-Supply Applications \(\left(\mathrm{V}^{+}=+15 \mathrm{~V}_{\mathrm{DC}}\right.\) and \(\left.\mathrm{V}^{-}=-15 \mathrm{~V}_{\mathrm{DC}}\right)\)



Comparator With a Negative Reference


\section*{LP265/LP365 Micropower Programmable Quad Comparator}

\section*{General Description}

The LP365 consists of four independent voltage comparators. The comparators can be programmed, four at the same time, for various supply currents, input currents, response times and output current drives. This is accomplished by connecting a single resistor between the \(\mathrm{V}_{\mathrm{CC}}\) and ISET pins.
These comparators can be operated from split power supplies or from a single power supply over a wide range of voltages. The input can sense signals at ground level even with single supply operation. The unique output NPN transistor stages are uncommitted to either power supply. They can be connected directly to various logic system supplies so that they are highly flexible to interface with various logic families.
Application areas include battery power circuits, threshold detectors, zero crossing detectors, simple serial A/D converters, VCO, multivibrators, voltage converters, power sequencers, and high performance V/F converters, and RTD linearization.

\section*{Features}
- Single programming resistor to tailor power consumption, input current, speed and output current drive capability
- Wide single supply voltage range or dual supplies (4 \(V_{D C}\) to \(36 V_{D C}\) or \(\pm 2.0 V_{D C}\) to \(\left.\pm 18 V_{D C}\right)\)
- Low supply current drain ( \(10 \mu \mathrm{~A}\) ) and low power consumption( \(10 \mu \mathrm{~W} /\) comparator) @ \(\mathrm{I}_{\mathrm{SET}}=0.5 \mu \mathrm{~A}\) \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{VDC}\)
■ Uncommitted output stage-selectable output levels
- Output directly compatible with DTL, TTL, CMOS, MOS or other special logic families
- Input common-mode range includes ground
- Differential input voltage equal to the power supply voltage

\section*{Typical Connection}


\section*{Programming Equation}
\[
\begin{aligned}
& I_{S E T}=\frac{\left(V^{+}\right)-\left(V^{-}\right)-1.3 V}{R_{S E T}} \\
& I_{\text {SUPPLY }} \approx 22 \times I_{\text {SET }}
\end{aligned}
\]

\section*{Connection Diagram}

Dual-In-Line Package


TL/H/5023-2
Order Number LP365M, LP265N, LP365AN or LP365N See NS Package Numbers M16A or N16A

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage
\(36 V_{D C}\) or \(\pm 18 V_{D C}\)
Differential Input Voltage
\(\pm 36 V_{D C}\)
-0.3 V to \(+36 \mathrm{~V}_{\mathrm{DC}}\)
Continuous
Output Short Circuit to \(\mathrm{V}_{\mathrm{E}}\) (Note 2)
\(\mathrm{V}_{\mathrm{E}}-7 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\mathrm{E}}+36 \mathrm{~V}\)
\begin{tabular}{|c|c|c|}
\hline & M Package & N Package \\
\hline Power Dissipation (Note 3) & 500 mW & 500 mW \\
\hline \(\mathrm{T}_{\mathrm{j}} \mathrm{Max}\) & \(115^{\circ} \mathrm{C}\) & \(115^{\circ} \mathrm{C}\) \\
\hline \(\theta_{\text {j }}\) A & \(115^{\circ} \mathrm{C} / \mathrm{W}\) & \(90^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline \multicolumn{3}{|l|}{Lead Temp.} \\
\hline (Soldering-10 sec.) & & \(260^{\circ} \mathrm{C}\) \\
\hline (Vapor Phase-60 sec.) & \(215^{\circ} \mathrm{C}\) & \\
\hline (Infrared-15 sec.) & \(220^{\circ} \mathrm{C}\) & \\
\hline Operating Temp. Range LP365: & \(0^{\circ} \mathrm{C} \leq\) & \(\mathrm{A} \leq+70^{\circ} \mathrm{C}\) \\
\hline LP265: & \(-40^{\circ} \mathrm{C} \leq\) & A \(\leq+85^{\circ} \mathrm{C}\) \\
\hline Storage Temp. Range & \(-40^{\circ} \mathrm{C} \leq \mathrm{T}\) & \(\leq+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Electrical Characteristics (Note 4) Low power \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\), ISET \(=10 \mu \mathrm{~A}\)


Electrical Characteristics (Continued) (Note 8) High power \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), \(\mathrm{I}_{\text {SET }}=100 \mu \mathrm{~A}\)


Note 1: The input voltage is not allowed to go 0.3 V above \(\mathrm{V}^{+}\)or -0.3 V below V - as this will turn on a parasitic transistor causing large currents to flow through the device.
Note 2: Short circuits from the output to \(V^{+}\)may cause excessive heating and eventual destruction. The current in the output leads and the \(V_{E}\) lead should not be allowed to exceed 30 mA . The output should not be shorted to \(\mathrm{V}^{-}\)if \(\mathrm{V}_{\mathrm{E}} \leq\left(\mathrm{V}^{-}\right)+7 \mathrm{~V}\).
Note 3: For operating at elevated temperatures, these devices must be derated based on a thermal resistance of \(\theta_{j A}\) and \(T_{j} m a x . ~ T_{j}=T_{A}+\theta_{j A} P_{D}\).
Note 4: Boldface numbers apply at temperature extremes. All other numbers apply at \(T_{A}=T_{j}=25^{\circ} \mathrm{C} . \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{I}_{\mathrm{SE}} \mathrm{CT}=10 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k}\), and \(V_{C}=5 \mathrm{~V}\) as shown in the Typical Connection diagram.
Note 5: Guaranteed and 100\% production tested.
Note 6: Guaranteed (but not \(100 \%\) production tested) over the operating temperature and supply voltage ranges. These limits are not used to calculate out-going quality levels.

Note 7: The response time specified is for a 100 mV input step with 5 mV overdrive.
Note 8: Boldface numbers apply at temperature extremes. All other numbers apply at \(T_{A}=T_{j}=25^{\circ} \mathrm{C} . \mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\), ISET \(=100 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k}\), and \(\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}\) as shown in the Typical Connection diagram.
Note 9: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

\section*{Typical Performance Characteristics}


Input Bias Current vs ISET







Response Time Negative Transition



Response Time
Positive Transition


Typical Applications


TL/H/5023-4
\(\mathrm{f}=20 \mathrm{kHz}\)
\(f=\frac{1}{1.6 \bullet R_{t} \bullet C_{t}}\)
All four phases run when \(X\) is low. When \(X\) is high, oscillation stops and power drain is zero.

If you choose \(V_{e}=25 \mathrm{mV}, 75 \mathrm{mV}\), or 125 mV , then \(\mathrm{V}_{\text {OUT }}\) will fall if \(1 / 3,2 / 3\) or all of the other three outputs are low.

\section*{Typical Applications (Continued)}

\section*{Ordinary Hysteresis}


TL/H/5023-6
It is a good practice to add a few millivolts of positive feedback to prevent oscillation when the input voltage is near the threshold.

\section*{Bar-Graph Display}


The positive feedback from pin 16 provides hysteresis.

Hysteresis from Emitter


TL/H/5023-7
Positive feedback from the emitter can also prevent oscillations when \(\mathrm{V}_{\mathbb{N}}\) is near the threshold.

Level-Sensitive Strobe


TL/H/5023-9
Comparators \(\mathrm{B}, \mathrm{C}\), and D do not respond until activated by the signal applied to comparator A .

Typical Applications (Continued)
Slow Op Amp (Inverter)


TL/H/5023-10
\(\mathrm{R}_{\mathrm{B}}=\mathrm{V}+/ 20 \mu \mathrm{~A}\)
Unlike most comparators, the LP365 can be used as an op amp, if suitable R-C damping networks are used.

\section*{Chopping Outputs}


TL/H/5023-12
Chopping the outputs by modulating the \(I_{\text {SET }}\) current allows data to be transmitted via opto-couplers, transformers, etc.

Slow Op Amp (Unity-Gain Follower)


TL/H/5023-11
\(\mathrm{R}_{\mathrm{B}}=\mathrm{V}+/ 20 \mu \mathrm{~A}\)
The LP365 can also be used as a high-input-impedance follower-amplifier with the damping components shown.

\section*{Low Battery Detector}


TL/H/5023-13

> Is @ \(6 \mathrm{~V}=45 \mu \mathrm{~A}\)
> IS @ \(3.8 \mathrm{~V}=1 \mu \mathrm{~A}\)
> \(\mathrm{f}=3 \mathrm{kHz}\)

Comparator A detects when the supply voltage drops to 4 V and enables comparator B to drive a piezoelectric alarm.


TL/H/5023-14
Current sources are programmed by ISET
\(V_{E}\) is common to all 4 comparators

National
Semiconductor
Corporation

\section*{LP311 Voltage Comparator}

\section*{General Description}

The LP311 is a low power version of the industry-standard LM311. It takes advantage of stable high-value ion-implanted resistors to perform the same function as an LM311, with a \(30: 1\) reduction in power drain, but only a \(6: 1\) slowdown of response time. Thus the LP311 is well suited for batterypowered applications, and all other applications where fast response is not needed. It operates over a wide range of supply voltages from 36 V down to a single 3 V supply, with less than \(200 \mu \mathrm{~A}\) drain, but it is still capable of driving a 25 mA load. The LP311 is quite easy to apply without any oscillation, if ordinary precautions are taken to minimize stray coupling from the output to either input or to the trim pins. (See the LM311 section of the Linear Databook.)

\section*{Features}
- Low power drain, \(900 \mu \mathrm{~W}\) on 5 V supply
- Operates from \(\pm 15 \mathrm{~V}\) or a single supply as low as 3 V
- Output can drive 25 mA

■ Emitter output can swing below negative supply
- Response time: \(1.2 \mu \mathrm{~s}\)
- Same pin-out as LM311
- Low input currents: 2 nA of offset, 15 nA of bias

■ Large common-mode input range: -14.6 V to 13.6 V with \(\pm 15 \mathrm{~V}\) supply

Schematic Diagram


TL/H/5711-7

Auxiliary Circuits


Note: Do not ground strobe pin.

\section*{Connection Diagram}


Dual-In-Line Package


Order Number LP311N See NS Package Number N08E

\section*{Absolute Maximum Ratings}
\begin{tabular}{lr} 
If Military/Aerospace specified devices are required, \\
contact the National Semiconductor Sales & Office/ \\
Distributors for availability and specifications. & \\
Total Supply Voltage \(\left(V_{8-4}\right)\) & 36 V \\
Collector Output to Negative Supply Voltage \(\left(\mathrm{V}_{7-4}\right)\) & 40 V \\
Collector Output to Emitter Output & 40 V \\
Emitter Output to Negative Supply Voltage \(\left(\mathrm{V}_{1-4}\right)\) & \(\pm 30 \mathrm{~V}\) \\
Differential Input Voltage & \(\pm 30 \mathrm{~V}\) \\
Input Voltage (Note 1) & \(\pm 15 \mathrm{~V}\)
\end{tabular}
\begin{tabular}{lr} 
Power Dissipation (Note 2) & 500 mW \\
Output Short Circuit Duration & 10 sec \\
Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 seconds) & \(260^{\circ} \mathrm{C}\)
\end{tabular}

Electrical Characteristics (Note 3)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k}\) & & 2.0 & 7.5 & mV \\
\hline Input Offset Current (Note 4) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & 25 & nA \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 15 & 100 & nA \\
\hline Voltage Gain & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}\) & 40 & 200 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time (Note 5) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.2 & & \(\mu \mathrm{s}\) \\
\hline Saturation Voltage (Note 6) & \[
\begin{aligned}
& \mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}, \text { IOUT }=25 \mathrm{~mA} \\
& \mathrm{~T}_{\mathrm{A}=25^{\circ} \mathrm{C}}
\end{aligned}
\] & & 0.4 & 1.5 & V \\
\hline Strobe Current (Note 7) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 100 & 200 & 300 & \(\mu \mathrm{A}\) \\
\hline Output Leakage Current & \[
\begin{aligned}
& V_{I N} \geq 10 \mathrm{mV}, \mathrm{~V}_{\text {OUT }}=35 \mathrm{~V} \\
& T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 0.2 & 100 & nA \\
\hline Input Offset Voltage (Note 4) & \(\mathrm{R}_{\mathrm{S}} \leq 100 \mathrm{k}\) & & & 10 & mV \\
\hline Input Offset Current (Note 4) & & & & 35 & nA \\
\hline Input Bias Current & & & & 150 & nA \\
\hline Input Voltage Range & & \(\mathrm{V}-+0.5\) & +13.7, -14.7 & \(\mathrm{V}+-1.5\) & V \\
\hline Saturation Voltage (Note 6) & \[
\begin{aligned}
& \mathrm{V}+\geq 4.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\mathrm{SINK}} \leq 1.6 \mathrm{~mA}
\end{aligned}
\] & & 0.1 & 0.4 & V \\
\hline Positive Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), Output on & & 150 & 300 & \(\mu \mathrm{A}\) \\
\hline Negative Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 80 & 180 & \(\mu \mathrm{A}\) \\
\hline Minimum Operating Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3.0 & 3.5 & V \\
\hline
\end{tabular}

Note 1: This rating applies for \(\pm 15 \mathrm{~V}\) supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
Note 2: The maximum junction temperature of the LP311 is \(85^{\circ}\). For operating at elevated temperatures, devices in the dual-in-line package must be derated based on a thermal resistance of \(160^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient.
Note 3: These specifications apply for \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) and \(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\), unless otherwise specified. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 4 V supply up to \(\pm 15 \mathrm{~V}\) supplies.
Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and input impedance.
Note 5: The response time specified is for a 100 mV input step with 5 mV overdrive.
Note 6: Saturation voltage specification applied to collector-emitter voltage (V7-1) for \(\mathrm{V}_{\text {COLLECTOR }} \leq\left(\mathrm{V}^{+}-3 \mathrm{~V}\right)\).
Note 7: Do not short the strobe pin to ground. It should be current driven, \(100 \mu \mathrm{~A}\) to \(300 \mu \mathrm{~A}\).

\section*{Typical Performance Characteristics}


Typical Performance Characteristics (Continued)




TL/H/5711-6

\section*{LP339 Ultra-Low Power Quad Comparator}

\section*{General Description}

The LP339 consists of four independent voltage comparators designed specifically to operate from a single power supply and draw typically \(60 \mu \mathrm{~A}\) of power supply drain current over a wide range of power supply voltages. Operation from split supplies is also possible and the ultra-low power supply drain current is independent of the power supply voltage. These comparators also feature a common-mode range which includes ground, even when operated from a single supply.
Applications include limit comparators, simple analog-to-digital converters, pulse, square and time delay generators; VCO's; multivibrators; high voltage logic gates. The LP339 was specifically designed to interface with the CMOS logic family. The ultra-low supply current makes the LP339 valuable in battery powered applications.

\section*{Advantages}
- Ultra-low power supply drain suitable for battery applications
- Single supply operation
- Sensing at ground
- Compatible with CMOS logic family
- Pin-out identical to LM339

\section*{Features}
- Ultra-low power supply current drain ( \(60 \mu \mathrm{~A}\) )--independent of the supply voltage ( \(75 \mu \mathrm{~W} /\) comparator at \(+5 \mathrm{~V}_{\mathrm{DC}}\) )
- Low input biasing current

3 nA
© Low input offset current \(\pm 0.5 \mathrm{nA}\)
Low input offset voltage \(\pm 2 \mathrm{mV}\)
- Input common-mode voltage includes ground
- Output voltage compatible with MOS and CMOS logic
(1) High output sink current capability ( 30 mA at \(\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}}\) )
종ㄴ Supply Input protected against reverse voltages

\section*{Schematic and Connection Diagrams}


TL/H/5226-1

Typical Applications \(\left(\mathrm{v}^{+}=5.0 \mathrm{~V}_{\mathrm{DC}}\right)\)

> Basic Comparator


TL/H/5226-3


Driving CMOS


\author{
Absolute Maximum Ratings \\ If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications. \\ \begin{tabular}{lr} 
Supply Voltage & \(36 \mathrm{~V}_{\mathrm{DC}}\) or \(\pm 18 \mathrm{~V} \mathrm{VC}_{\mathrm{DC}}\) \\
Differential Input Voltage & \(\pm 36 \mathrm{~V}_{\mathrm{DC}}\) \\
Input Voltage & \(-0.3 \mathrm{~V}_{\mathrm{DC}}\) to 36 V DC \\
Power Dissipation (Note 1) Molded DIP & 570 mW \\
Output Short Circuit to GND (Note 2) & Continuous
\end{tabular}
}

Input Current \(\mathrm{V}_{\mathrm{IN}^{\prime}}<-0.3 \mathrm{~V}_{\mathrm{DC}}\) (Note 3)
50 mA
Operating Temperature Range
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range
\(-65^{\circ}\) to \(+150^{\circ} \mathrm{C}\)
Soldering Information:
Dual-In-Line Package (10 sec.) \(+260^{\circ} \mathrm{C}\)
S.O. Package:
\begin{tabular}{ll} 
Vapor Phase ( 60 sec.\()\) & \(+215^{\circ} \mathrm{C}\) \\
Infrared ( 15 sec.\()\) & \(+220^{\circ} \mathrm{C}\)
\end{tabular}

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (appendix D) for other methods of soldering surface mount devices.

Electrical Characteristics \(\left(\mathrm{v}+=5 \mathrm{~V}_{\mathrm{DC}}\right.\), Note 4\()\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Conditions & Min & Typ & Max & Units \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 9) & & \(\pm 2\) & \(\pm 5\) & \(m V_{D C}\) \\
\hline Input Bias Current & \(I_{I N}(+)\) or \(I_{\mathbb{N}}(-)\) with the Output in the Linear Range, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 5) & & 2.5 & 25 & \(n A_{D C}\) \\
\hline Input Offset Current & \(\mathrm{I}_{\mathrm{IN}}(+)-\mathrm{I}_{\mathrm{IN}}(-), \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & \(\pm 0.5\) & \(\pm 5\) & \(n A_{D C}\) \\
\hline Input Common Mode Voltage Range & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 6) & 0 & & \(V+-1.5\) & \(V_{D C}\) \\
\hline Supply Current & \(\mathrm{R}_{\mathrm{L}}=\) Infinite on all Comparators, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 60 & 100 & \(\mu A_{D C}\) \\
\hline Voltage Gain & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{DC}} \text { to } 11 \mathrm{~V}_{\mathrm{DC}}, \\
& R_{\mathrm{L}}=15 \mathrm{k} \Omega, \mathrm{~V}+=15 \mathrm{~V}_{\mathrm{DC}}, T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 500 & & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Large Signal Response Time & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=\mathrm{TTL} \text { Logic Swing, } \mathrm{V}_{\mathrm{REF}}=1.4 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~V}_{\mathrm{RL}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & 1.3 & & \(\mu \mathrm{Sec}\) \\
\hline Response Time & \(\mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (Note 7) & & 8 & & \(\mu \mathrm{Sec}\) \\
\hline \multirow[t]{2}{*}{Output Sink Current} & \[
\begin{aligned}
& \mathrm{V}_{I N}(-)=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{\mathrm{IN}}(+)=0, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}}, \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { Note } 11)
\end{aligned}
\] & 15 & 30 & & \(m A_{D C}\) \\
\hline & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) DC & 0.20 & 0.70 & & \(m A_{D C}\) \\
\hline Output Leakage Current & \(\mathrm{V}_{\text {IN }}(+)=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\text {IN }}(-)=0, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.1 & & \(n A_{D C}\) \\
\hline Input Offset Voltage & (Note 9) & & & \(\pm 9\) & \(m V_{D C}\) \\
\hline Input Offset Current & \(\operatorname{lin}^{(+)}-\operatorname{lin}(-)\) & & \(\pm 1\) & \(\pm 15\) & \(n A_{D C}\) \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{N}}(+)\) or \(\mathrm{I}_{\mathrm{N}}(-)\) with Output in Linear Range & & 4 & 40 & \(n A_{D C}\) \\
\hline Input Common Mode Voltage Range & Single Supply & 0 & & \(V+-2.0\) & \(V_{D C}\) \\
\hline Output Sink Current & \(\mathrm{V}_{\mathrm{IN}}(-)=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{IN}}(+)=0, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}}\) & 10 & & & \(m A_{D C}\) \\
\hline Output Leakage Current & \(\mathrm{V}_{I N}(+)=1 \mathrm{~V}_{\text {DC }}, \mathrm{V}_{\text {IN }}(-)=0, \mathrm{~V}_{\mathrm{O}}=30 \mathrm{~V}_{\mathrm{DC}}\) & & & 1.0 & \(\mu A_{D C}\) \\
\hline Differential Input Voltage & All \(\mathrm{V}_{\text {IN's }} \geq 0 \mathrm{~V}_{\mathrm{DC}}\) (or V - on split supplies) (Note 8) & & & 36 & \(\mathrm{V}_{\mathrm{DC}}\) \\
\hline
\end{tabular}

Note 1: For elevated temperature operation, \(\mathrm{T}_{\mathrm{j}}\) max is \(125^{\circ} \mathrm{C}\) for the LP339. \(\theta_{\mathrm{ja}}\) (junction to ambient) is \(175^{\circ} \mathrm{C} / \mathrm{W}\) for the LP339N and \(120^{\circ} \mathrm{C} / \mathrm{W}\) for the LP339M when either device is soldered in a printed circuit board in a still air environment. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small ( \(\mathrm{P}_{\mathrm{D}} \leq 100 \mathrm{~mW}\) ), provided the output transistors are allowed to saturate.
Note 2: Short circuits from the output to \(V+\) can cause excessive heating and eventual destruction. The maximum output current is approximately 50 mA .
Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input clamp diodes. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltage of the comparators to go to the \(V+\) voltage level (or to ground for a large input overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which is negative, again returns to a value greater than \(-0.3 \mathrm{~V}_{\mathrm{DC}}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)\).
Note 4: These specifications apply for \(V+=5 V_{D C}\) and \(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\), unless otherwise stated. The temperature extremes are guaranteed but not \(100 \%\) production tested. These parameters are not used to calculate outgoing AQL.
Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading change exists on the reference or the input lines as long as the common-mode range is not exceeded.
Note 6: The input common-mode voltage or either input voltage should not be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is \(\mathrm{V}+-1.5 \mathrm{~V}\left(T_{A}=25^{\circ} \mathrm{C}\right)\), but either or both inputs can go to \(30 \mathrm{~V}_{\mathrm{DC}}\) without damage.
Note 7: The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals \(1.3 \mu \mathrm{~s}\) can be obtained. See Typical Performance Characteristics section.

\section*{Electrical Characteristics \(\left(\mathrm{V}+=5 \mathrm{~V}_{D C}\right.\), Note 4) (Continued)}

Note 8: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than \(-0.3 \mathrm{~V}_{\mathrm{DC}}\) (or \(0.3 \mathrm{~V}_{\mathrm{DC}}\) below the magnitude of the negative power supply, if used) at \(T_{A}=25^{\circ} \mathrm{C}\).
Note 9: At output switch point, \(V_{O}=1.4 \mathrm{~V}, R_{S}=0 \Omega\) with \(\mathrm{V}+\) from \(5 \mathrm{~V}_{\mathrm{DC}}\); and over the full input common-mode range ( \(0 \mathrm{~V}_{\mathrm{DC}}\) to \(\mathrm{V}+-1.5 \mathrm{~V}_{\mathrm{DC}}\) ).
Note 10: For input signals that exceed \(\mathrm{V}+\), only the overdriven comparator is affected. With a 5 V supply, \(\mathrm{V}_{\mathbb{N}}\) should be limited to 25 V maximum, and a limiting resistor should be used on all inputs that might exceed the positive supply.
Note 11: The output sink current is a function of the output voltage. The LP339 has a bi-modal output section which allows it to sink large currents via a Darlington connection at output voltages greater than approximately \(1.5 \mathrm{~V}_{\mathrm{DC}}\) and sink lower currents below this point. (See typical characteristics section and applications section).

\section*{Typical Performance Characteristics}


Output Sink Current


Input Current


Response Times for
Various Input
Overdrives -
Negative Transition


Output Sink Current


Response Times for
Various Input
Overdrives -
Positive Transition


TL/H/5226-10

\section*{Application Hints}

All pins of any unused comparators should be grounded.
The bias network of the LP339 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from \(2 \mathrm{~V}_{\mathrm{DC}}\) to \(30 \mathrm{~V}_{\mathrm{DC}}\).
It is usually unnecessary to use a bypass capacitor across the power supply line.
The differential input voltage may be larger than \(\mathrm{V}+\) without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 \(V_{D C}\) (at \(25^{\circ} \mathrm{C}\) ). An input clamp diode can be used as shown in the application section.
The output section of the LP339 has two distinct modes of operation-a Darlington mode and a grounded emitter mode. This unique drive circuit permits the LP339 to sink 30 mA at \(\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{DC}}\) (Darlington mode) and \(700 \mu \mathrm{~A}\) at \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}_{\mathrm{DC}}\) (grounded emitter mode). Figure 1 is a simplified schematic diagram of the LP339 output section.


TL/H/5226-11

FIGURE 1
Typical Applications \(\left(\mathrm{V}^{+}=15 \mathrm{~V} \mathrm{DC}\right)\)

\section*{One-Shot Multivibrator}


Time Delay Generator


ORing the Outputs


Typical Applications (Continued) \(\left(V^{+}=15 V_{D C}\right)\)
Pulse Generator
Squarewave Oscillator


TL/H/5226-18

Three Level Audio Peak Indicator


Bi -Stable Multivibrator


TL/H/5226-21

Relay Driver


TL/H/5226-23

Typical Applications (Continued) (Single Supply)

\section*{Buzzer Driver}


TL/H/5226-24


Inverting Comparator with Hysteresis


Comparing Input Voltages of Opposite Polarity



TL/H/5226-29


Typical Applications (Continued) (Single Supply)

Transducer Amplifier


TL/H/5226-31

\section*{Split-Supply Applications} Zero Crossing Detector


TL/H/5226-33

Zero Crossing Detector (Single Power Supply)


Comparator With a Negative Reference


Section 5
Instrumentation Amplifiers

\section*{Section 5 Contents}
Instrumentation Definition of Terms ..... 5-3
Instrumentation Selection Guide ..... 5-4
LH0036/LH0036C Instrumentation Amplifier ..... 5-5
LH0038/LH0038C True Instrumentation Amplifier ..... 5-14
LH0084/LH0084C Digitally-Programmable-Gain Instrumentation Amplifier ..... 5-25
LM221/LM321/LM321A Precision Preamplifiers ..... 5-37
LM363 Precision Instrumentation Amplifier ..... 5-46

National Semiconductor Corporation

\section*{Instrumentation Amplifiers Definition of Terms}

Bandwidth: That frequency at which the voltage gain is reduced to \(1 / \sqrt{2}\) times the low frequency value.
Common-Mode Rejection Ratio: The ratio of the input common-mode voltage range to the peak-to-peak change in input offset voltage over this range.
Harmonic Distortion: That percentage of harmonic distortion being defined as one-hundred times the ratio of the root-mean-square (rms) sum of the harmonics to the fundamental. \% harmonic distortion \(=\)
\[
\frac{\left(V 2^{2}+V 3^{2}+V 4^{2}+\ldots\right)^{1 / 2}(100 \%)}{V 1}
\]
where V 1 is the rms amplitude of the fundamental and V 2 , \(\mathrm{V} 3, \mathrm{~V} 4, \ldots\) are the rms amplitudes of the individual harmonics.
Input Bias Current: The average of the two input currents. Input Common-Mode Voltage Range: The range of voltages on the input terminals for which the amplifier is operational. Note that the specifications are not guaranteed over the full common-mode voltage range unless specifically stated.
Input Impedance: The ratio of input voltage to input current under the stated conditions for source resistance ( \(\mathrm{R}_{\mathrm{S}}\) ) and load resistance ( \(R_{L}\) ).
Input Offset Current: The difference in the currents into the two input terminals when the output is at zero.
Input Offset Voltage: That voltage which must be applied between the input terminals through two equal resistances to obtain zero output voltage.
Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
Input Voltage Range: The range of voltages on the input terminals for which the amplifier operates within specifications.

Large-Signal Voltage Gain: The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.
Output Impedance: The ratio of output voltage to output current under the stated conditions for source resistance \(\left(R_{S}\right)\) and load resistance ( \(R_{L}\) ).
Output Resistance: The small signal resistance seen at the output with the output voltage near zero.
Output Voltage Swing: The peak output voltage swing, referred to zero, that can be obtained without clipping.
Offset Voltage Temperature Drift: The average drift rate of offset voltage for a thermal variation from room temperature to the indicated temperature extreme.
Power Supply Rejection: The ratio of the change in input offset voltage to the change in power supply voltages producing it.
Settling Time: The time between the initiation of the input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.
Slew Rate: The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
Supply Current: The current required from the power supply to operate the amplifier with no load and the output midway between the supplies.
Transient Response: The closed-loop step-function response of the amplifier under small-signal conditions.
Unity Gain Bandwidth: The frequency range from dc to the frequency where the amplifier open loop gain rolls off to one.
Voltage Gain: The ratio of output voltage to input voltage under the stated conditions for source resistance ( \(\mathrm{R}_{\mathrm{S}}\) ) and load resistance ( \(\mathrm{R}_{\mathrm{L}}\) ).
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Instrumentation Amplifiers} \\
\hline Part Number & Gain Error (Max) & Gain Linearity (Typ) & CMRR dB (Min) & \(\mathrm{I}_{\mathrm{B}} \mathrm{nA}\) (Max) \\
\hline \multicolumn{5}{|c|}{\(\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}\)} \\
\hline LH0036 \(\mu\) Power & 3\% & 0.03\% & 46 & 125 \\
\hline LH0038 & 3\% & 0.0001\% & 86 & 100 \\
\hline LH0084 & 0.3\% & 0.005\% & 80 & 0.500 \\
\hline LM363 & 2.5\% & 0.01\% & 90 & 10 \\
\hline
\end{tabular}

Note 1: Datasheet should be referred to for test conditions and more detailed information.

\section*{LH0036/LH0036C Instrumentation Amplifier}

\section*{General Description}

The LH0036/LH0036C is a true micro power instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the \(300 \mathrm{M} \Omega\) input impedance and excellent 100 dB common mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable from 1 to 1000 with a single external resistor. Power supply operating range is between \(\pm 1 \mathrm{~V}\) and \(\pm 18 \mathrm{~V}\). Input bias current and output bandwidth are both externally adjustable or can be set by internally set values. The LH0036 is specified for operation over the \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) temperature range and the LH0036C is specified for operation over the \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
\begin{tabular}{lr} 
- High input impedance & \(300 \mathrm{M} \Omega\) \\
- High CMRR & 100 dB \\
- Single resistor gain adjust & 1 to 1000 \\
Low power & \(90 \mu \mathrm{~W}\) \\
- Wide supply range & \(\pm 1 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
\end{tabular}
- Adjustable input bias current
- Adjustable output bandwidth
- Guard drive output

\section*{Equivalent Circuit and Connection Diagrams}

rop view
Order Number LH0036G or LH0036CG
TL/H/5545-1

Absolute Maximum Ratings
If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
(Note 5)
\(\begin{array}{lc}\text { Supply Voltage } & \pm 18 \mathrm{~V} \\ \text { Differential Input Voltage } & \pm 30 \mathrm{~V} \\ \text { Input Voltage Range } & \pm \mathrm{V}_{\mathrm{S}} \\ \text { Shield Drive Voltage } & \pm \mathrm{V}_{\mathrm{S}} \\ \text { CMRR Preset Voltage } & \pm \mathrm{V}_{\mathrm{S}}\end{array}\)
\begin{tabular}{lr} 
CMMR Trim Voltage & \(\pm \mathrm{V}_{\mathrm{S}}\) \\
Power Dissipation (Note 3) & 1.5 W \\
Short Circuit Duration & Continuous \\
Operating Temperature Range & \\
LH0036 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH0036C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.) & \(260^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

Electrical Characteristics (Notes 1 and 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH00336} & \multicolumn{3}{|c|}{LH0036C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}}=1.0 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 0.5 & 1.0 & & 1.0 & 2.0 & mV \\
\hline ( \(\mathrm{V}_{\mathrm{IOS}}\) ) & \(\mathrm{R}_{\mathrm{S}}=1.0 \mathrm{k} \Omega\) & & & 2.0 & & & 3.0 & mV \\
\hline Output Offset Voltage & \(\mathrm{R}_{S}=1.0 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2.0 & 5.0 & & 5.0 & 10 & mV \\
\hline ( \(\mathrm{VOOS}^{\text {) }}\) & \(\mathrm{R}_{\mathrm{S}}=1.0 \mathrm{k} \Omega\) & & & 6.0 & & & 12 & mV \\
\hline Input Offset Voltage & \(\mathrm{R}_{\mathrm{S}} \leq 1.0 \mathrm{k} \Omega\) & & 10 & & & 10 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{9}{|l|}{Tempco ( \(\Delta \mathrm{V}_{\text {IOS }} / \Delta \mathrm{T}\) )} \\
\hline Output Offset Voltage & & & 15 & & & 15 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{9}{|l|}{Tempco ( \(\Delta \mathrm{V}_{\text {OOS }} / \Delta \mathrm{T}\) )} \\
\hline Overall Offset Referred & \(A_{V}=1.0\) & & 2.5 & & & 6.0 & & mV \\
\hline to Input (VOS) & \[
\begin{aligned}
& A_{V}=10 \\
& A_{V}=100 \\
& A_{V}=1000
\end{aligned}
\] & & \[
\begin{gathered}
0.7 \\
0.52 \\
0.502
\end{gathered}
\] & & & \[
\begin{gathered}
1.5 \\
1.05 \\
1.005
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{mV} \\
& \mathrm{mV} \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Input Bias Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 40 & 100 & & 50 & 125 & nA \\
\hline ( \(\mathrm{I}_{\mathrm{B}}\) ) & & & & 150 & & & 200 & nA \\
\hline Input Offset Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 10 & 40 & & 20 & 50 & nA \\
\hline (los) & & & & 80 & & & 100 & nA \\
\hline Input Voltage Range & Differential Common Mode & \[
\begin{aligned}
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 12
\end{aligned}
\] & & \[
\begin{aligned}
& V \\
& V
\end{aligned}
\] \\
\hline Gain Nonlinearity & & & 0.03 & & & 0.03 & & \% \\
\hline Deviation From Gain Equation Formula & \(A_{V}=1\) to 1000 (Note 4) & & \(\pm 0.3\) & \(\pm 1.0\) & & \(\pm 1.0\) & \(\pm 3.0\) & \% \\
\hline
\end{tabular}

Electrical Characteristics (Notes 1 and 2 ) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Parameter} & \multirow{3}{*}{Conditions} & \multicolumn{6}{|c|}{Limits} & \multirow{3}{*}{Units} \\
\hline & & \multicolumn{3}{|c|}{LH00336} & \multicolumn{3}{|c|}{LH0036C} & \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline PSRR & \[
\begin{aligned}
& \pm 5.0 \mathrm{~V} \leq V_{S} \leq \pm 15 \mathrm{~V}, A_{V}=1.0 \\
& \pm 5.0 \mathrm{~V} \leq V_{S} \leq \pm 15 \mathrm{~V}, A_{V}=100
\end{aligned}
\] & & \[
\begin{gathered}
1.0 \\
0.05
\end{gathered}
\] & \[
\begin{gathered}
2.5 \\
0.25 \\
\hline
\end{gathered}
\] & & \[
\begin{array}{r}
1.0 \\
0.10 \\
\hline
\end{array}
\] & \[
\begin{gathered}
5.0 \\
0.50
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{mV} / \mathrm{V} \\
& \mathrm{mV} / \mathrm{V}
\end{aligned}
\] \\
\hline CMRR & \begin{tabular}{ll}
\(A_{V}=1.0\) & \(D C\) to \\
\(A_{V}=10\) & 100 Hz \\
\(A_{V}=100\) & \(\Delta R_{S}=1.0 \mathrm{k}\)
\end{tabular} & & \[
\begin{aligned}
& 1.0 \\
& 0.1 \\
& 50 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
2.5 \\
0.25 \\
100 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
2.5 \\
0.25 \\
50 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
5.0 \\
0.50 \\
100 \\
\hline
\end{gathered}
\] & \(\mathrm{mV} / \mathrm{V}\) \(\mathrm{mV} / \mathrm{V}\) \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Output Voltage & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=10 \mathrm{k} \Omega \\
& V_{S}= \pm 1.5 \mathrm{~V}, R_{\mathrm{L}}=100 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{array}{r} 
\pm 10 \\
\pm 0.6 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\pm 13.5 \\
\pm 0.8 \\
\hline
\end{gathered}
\] & & \[
\begin{array}{r} 
\pm 10 \\
\pm 0.6 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\pm 13.5 \\
\pm 0.8
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Output Resistance & & & 0.5 & & & 0.5 & & \(\Omega\) \\
\hline Supply Current & & & 300 & 400 & & 400 & 600 & \(\mu \mathrm{A}\) \\
\hline Small Signal Bandwidth & \[
\begin{aligned}
& A_{V}=1.0, R_{L}=10 \mathrm{k} \Omega \\
& A_{V}=10, R_{L}=10 \mathrm{k} \Omega \\
& A_{V}=100, R_{L}=10 \mathrm{k} \Omega \\
& A_{V}=1000, R_{L}=10 \mathrm{k} \Omega
\end{aligned}
\] & & \[
\begin{gathered}
350 \\
35 \\
3.5 \\
350 \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
350 \\
35 \\
3.5 \\
350 \\
\hline
\end{gathered}
\] & & \[
\begin{aligned}
& \mathrm{kHz} \\
& \mathrm{kHz} \\
& \mathrm{kHz} \\
& \mathrm{~Hz} \\
& \hline
\end{aligned}
\] \\
\hline Full Power Bandwidth & \(\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, A_{V}=1\) & & 5.0 & & & 5.0 & & kHz \\
\hline Equivalent Input Noise Voltage & \[
\begin{aligned}
& 0.1 \mathrm{~Hz}<\mathrm{f}<10 \mathrm{kHz}, \\
& \mathrm{R}_{\mathrm{S}}<50 \Omega
\end{aligned}
\] & & 20 & & & 20 & & \(\mu \mathrm{V} / \mathrm{p}-\mathrm{p}\) \\
\hline Slew Rate & \[
\begin{aligned}
& \Delta V_{I N}= \pm 10 \mathrm{~V} \\
& R_{\mathrm{L}}=10 \mathrm{k} \Omega, A_{V}=1.0
\end{aligned}
\] & & 0.3 & & & 0.3 & & \(\mathrm{V} / \mu \mathrm{S}\) \\
\hline Settling Time & \[
\begin{aligned}
& \text { To } \pm 10 \mathrm{mV}, R_{\mathrm{L}}=10 \mathrm{k} \Omega \\
& \Delta \mathrm{~V}_{\text {OUT }}=1.0 \mathrm{~V} \\
& A_{V}=1.0 \\
& A_{V}=100
\end{aligned}
\] & & \[
\begin{aligned}
& 3.8 \\
& 180
\end{aligned}
\] & & & \[
\begin{aligned}
& 3.8 \\
& 180
\end{aligned}
\] & & \[
\begin{aligned}
& \mu \mathrm{S} \\
& \mu \mathrm{~S}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, all specifications apply for \(V_{S}= \pm 15 \mathrm{~V}\), Pins 1,3 , and 9 grounded, \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the LH 0036 C and \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for the LH0036.
Note 2: All typical values are for \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
Note 3: The maximum junction temperature is \(150^{\circ} \mathrm{C}\). For operation at elevated temperature derate the G package on a thermal resistance of \(90^{\circ} \mathrm{C} / \mathrm{W}, \mathrm{above} 25^{\circ} \mathrm{C}\).
Note 4: \(A_{V}=1000\) guaranteed by design and testing at \(A_{V}=100\).
Note 5: Refer to RETS0036G for LH0036G military specifications.

\section*{Typical Performance Characteristics}


\(\mathbf{R}_{\mathbf{G}}\) - GAIN SET RESISTOR ( \((\Omega)\)

Common Mode Voltage vs Supply Voltage


Output Voltage Swing vs Frequency


Large Signal Pulse Response


\section*{Typical Applications}

\section*{Pre MUX Signal Conditioning}


Isolation Amplifier for Medical Telemetry


Thermocouple Amplifier with Cold Junction Compensation


Process Control Interface




\section*{Applications Information}

\section*{THEORY OF OPERATION}


FIGURE 1. Simplified LH0036
The LH0036 is a 2 stage amplifier with a high input impedance gain stage comprised of \(A_{1}\) and \(A_{2}\) and a differential to single-ended unity gain stage, \(A_{3}\). Operational amplifier, \(A_{1}\), receives differential input signal, \(\mathrm{e}_{1}\), and amplifies it by a factor equal to ( \(\mathrm{R} 1+\mathrm{R}_{\mathrm{G}}\) )/ \(\mathrm{R}_{\mathrm{G}}\).
\(A_{1}\) also receives input \(e_{2}\) via \(A_{2}\) and R2. \(e_{2}\) is seen as an inverting signal with a gain of \(R 1 / R_{G} . A_{1}\) also receives the common mode signal \(e_{\mathrm{CM}}\) and processes it with a gain of +1 .
Hence:
\(V_{1}=\frac{R 1+R_{G}}{R_{G}} e_{1}-\frac{R_{1}}{R_{G}} e_{2}+e_{C M}\)
By similar analysis \(V_{2}\) is seen to be:
\(V_{2}=\frac{R 2+R_{G}}{R_{G}} e_{2}-\frac{R 2}{R_{G}} e_{1}+e_{C M}\)
For R1 = R2:
\(v_{2}-V_{1}=\left[\left(\frac{2 R 1}{R_{G}}\right)+1\right]\left(e_{2}-e_{1}\right)\)
Also, for R3 \(=\) R5 \(=\) R4 \(=\) R6, the gain of \(A_{3}=1\), and:
\(e_{0}=(1)\left(V_{2}-V_{1}\right)=\left(e_{2}-e_{1}\right)\left[1+\left(\frac{2 R 1}{R_{G}}\right)\right]\)
As can be seen for identically matched resistors, е \(e_{\mathrm{CM}}\) is cancelled out, and the differential gain is dictated by equation (4).
For the LHOO36, equation (4) reduces to:
\(A_{V C L}=\frac{e_{0}}{e_{2}-e_{1}}=1+\frac{50 k}{R_{G}}\)
The closed loop gain may be set to any value from 1 \(\left(R_{G}=\infty\right)\) to \(1000\left(R_{G} \cong 50 \Omega\right)\). Equation (5a) re-arranged in more convenient form may be used to select \(R_{G}\) for a desired gain:
\(R_{G}=\frac{50 k}{A_{V C L}-1}\)

\section*{USE OF BANDWIDTH CONTROL (pin 1)}

In the standard configuration, pin 1 of the LH0036 is simply grounded. The amplifier's slew rate in this configuration is
typically \(0.3 \mathrm{~V} / \mu \mathrm{S}\) and small signal bandwidth 350 kHz for \(\mathrm{A}_{\mathrm{VCL}}=1\). In some applications, particularly at low frequency, it may be desirable to limit bandwidth in order to minimize the overall noise bandwidth of the device. A resistor \(\mathrm{R}_{\mathrm{BW}}\) may be placed between pin 1 and ground to accomplish this purpose. Figure 2 shows typical small signal bandwidth versus \(\mathrm{R}_{\mathrm{BW}}\).


TL/H/5545-5
FIGURE 2. Bandwidth vs RBW
It also should be noted that large signal bandwidth and slew rate may be adjusted down by use of \(\mathrm{R}_{\mathrm{BW}}\). Figure 3 is plot of slew rate versus \(\mathrm{R}_{\mathrm{BW}}\).


TL/H/5545-6
FIGURE 3. Output Slew Rate vs RBW

\section*{CMRR CONSIDERATIONS}

\section*{Use of Pin 9, CMRR Preset}

Pin 9 should be grounded for nominal operation. An internal factory trimmed resistor, R6, will yield a CMRR in excess of 80 dB (for \(\mathrm{A}_{\mathrm{VCL}}=100\) ). Should a higher CMRR be desired, pin 9 should be left open and the procedure, in this section followed.

\section*{DC Off-set Voltage and Common Mode Rejection Ad-} justments
Off-set may be nulled using the circuit shown in Figure 4.


TL/H/5545-7

Figure 4. Vos Adjustment Circuit

\section*{Applications Information (Continued)}

Pin 8 is also used to improve the common mode rejection ratio as shown in Figure 5. Null is achieved by alternately applying \(\pm 10 \mathrm{~V}\) (for \(\mathrm{V}^{+} \& \mathrm{~V}^{-}=15 \mathrm{~V}\) ) to the inputs and adjusting R1 for minimum change at the output.


TL/H/5545-8
FIGURE 5. CMRR Adjustment Circuit
The circuits of Figure 4 and 5 may be combined as shown in Figure 6 to accomplish both VOS and CMRR null. However, the \(\mathrm{V}_{\mathrm{OS}}\) and CMRR adjustment are interactive and several iterations are required. The procedure for null should start with the inputs grounded.


TL/H/5545-10
FIGURE 6. Combined CMRR, Vos Adjustment Circuit
R2 is adjusted for \(\mathrm{V}_{\mathrm{OS}}\) null. An input of +10 V is then applied and R1 is adjusted for CMRR null. The procedure is then repeated until the optimum is achieved.
A circuit which overcomes adjustment interaction is shown in Figure 7. In this case, R2 is adjusted first for output null of the LH0036. R1 is then adjusted for output null with +10 V input. It is always a good idea to check CMRR null with a -10 V input. The optimum null achievable will yield the highest CMRR over the amplifiers common mode range.

*Note: Nominal value R1 to Achieve Optimum CMRR is \(3.0 \mathrm{k} \Omega\) FIGURE 7. Improved VOS, CMRR Nulling Circuit

\section*{AC CMRR Considerations}

The ac CMRR may be improved using the circuit of Figure 8.


TL/H/5545-9
FIGURE 8. Improved AC CMRR Circuit
After adjusting R1 for best dc CMRR as before, R2 should be adjusted for minimum peak-to-peak voltage at the output while applying an ac common mode signal of the maximum amplitude and frequency of interest.

\section*{INPUT BIAS CURRENT CONTROL}

Under nominal operating conditions (pin 3 grounded), the LH0036 requires input currents of 40 nA . The input current may be reduced by inserting a resistor \(\left(R_{B}\right)\) between 3 and ground or, alternatively, between 3 and V -. For \(\mathrm{R}_{\mathrm{B}}\) returned to ground, the input bias current may be predicted by:
\(\mathrm{I}_{\mathrm{BIAS}} \cong \frac{\mathrm{V}^{+}-0.5}{4 \times 10^{8}+800 \mathrm{R}_{\mathrm{B}}}\)
or
\(R_{B}=\frac{V+-0.5-\left(4 \times 10^{8}\right)\left(I_{B I A S}\right)}{800 I_{\mathrm{BIAS}}}\)
Where:
\[
\begin{aligned}
\mathrm{I}_{\mathrm{BIAS}}= & \text { Input Bias Current ( } \mathrm{nA} \text { ) } \\
\mathrm{R}_{\mathrm{B}}= & \text { External Resistor connected between } \\
& \text { pin } 3 \text { and ground (Ohms) } \\
\mathrm{V}^{+}= & \text {Positive Supply Voltage (Volts) }
\end{aligned}
\]

Figure 9 is a plot of input bias current versus \(\mathrm{R}_{\mathrm{B}}\).


TL/H/5545-12
FIGURE 9. Input Bias Current as a Function of \(R_{B}\)
As indicated above, \(R_{B}\) may be returned to the negative supply voltage. Input bias current may then be predicted by:
\(\mathrm{I}_{\mathrm{BIAS}} \cong \frac{\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)-0.5}{4 \times 10^{8}+800 R_{B}}\)

\section*{Applications Information (Continued)}
or
\(R_{B} \cong \frac{\left(V^{+}-V^{-}\right)-0.5-\left(4 \times 10^{8}\right)\left(I_{B I A S}\right)}{800 I_{\text {BIAS }}}\)
Where:
\(\mathrm{I}_{\mathrm{BIAS}}=\) Input Bias Current (nA)
\(R_{B}=\) External resistor connected between pin 3 and \(V\) - (Ohms)
V+ = Positive Supply Voltage (Volts)
V \(-=\) Negative Supply Voltage (Volts)


TL/H/5545-13
FIGURE 10. Input Bias Current as a Function of \(\mathbf{R}_{\mathrm{B}}\)
Figure 10 is a plot of input bias current versus \(\mathrm{R}_{\mathrm{B}}\) returned to \(\mathrm{V}^{-}\)it should be noted that bandwidth is affected by changes in \(R_{B}\). Figure 11 is a plot of bandwidth versus \(R_{B}\).


TL/H/5545-14
FIGURE 11. Unity Gain Bandwidth as a Function of \(\mathbf{R}_{\mathrm{B}}\)

\section*{BIAS CURRENT RETURN PATH CONSIDERATIONS}

The LH0036 exhibits input bias currents typically in the 40 nA region in each input. This current must flow through RISO as shown in Figure 12.


TL/H/5545-16
FIGURE 12. Bias Current Return Path

In a typical application, \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{B} 1} \cong \mathrm{I}_{\mathrm{B} 2} \cong 40 \mathrm{nA}\), the total current, \(I_{T}\), would flow through \(\mathrm{R}_{\text {ISO }}\) causing a voltage rise at point \(A\). For values of \(R_{I S O} \geq 150 \mathrm{M} \Omega\), the voltage at point \(A\) exceeds the +12 V common range of the device. Clearly, for \(\mathrm{R}_{\text {ISO }}=\infty\), the LH0036 would be driven to positive saturation.

The implication is that a finite impedance must be supplied between the input and power supply ground. The value of the resistor is dictated by the maximum input bias current, and the common mode voltage. Under worst case conditions:
\(R_{\text {ISO }} \leq \frac{\mathrm{V}_{\mathrm{CMR}}-\mathrm{V}_{\mathrm{CM}}}{\mathrm{I}_{\mathrm{T}}}\)
Where:
\[
\begin{aligned}
& V_{\mathrm{CMR}}= \text { Common Mode Range (10V for } \\
& \text { the LH0036) } \\
& \mathrm{V}_{\mathrm{CM}}=\text { Common Mode Voltage } \\
& I_{\mathrm{T}}=I_{\mathrm{B} 1}+I_{\mathrm{B} 2}
\end{aligned}
\]

In applications in which the signal source is floating, such as a thermocouple, one end of the source may be grounded directly or through a resistor.

\section*{GUARD OUTPUT}

Pin 2 of the LHOO36 is provided as a guard drive pin in those stringent applications which require very low leakage and minimum input capacitance. Pin 2 will always be biased at the input common mode voltage. The source impedance looking into pin 2 is approximately \(15 \mathrm{k} \Omega\). Proper use of the guard/shield pin is shown in Figure 13.


FIGURE 13. Use of Guard
For applications requiring a lower source impedance than \(15 \mathrm{k} \Omega\), a unity gain buffer, such as the LH0002 may be inserted between pin 2 and the input shields as shown in Figure 14.


TL/H/5545-17
FIGURE 14. Guard Pin With Buffer

\section*{Definition of Terms}

Bandwidth: The frequency at which the voltage gain is reduced to 0.707 of the low frequency (dc) value.

Closed Loop Gain, Avcl: The ratio of the output voltage swing to the input voltage swing determined by \(\mathrm{A}_{\mathrm{VCL}}=1+\) \(\left(50 k / R_{G}\right)\). Where: \(R_{G}=\) Gain Set Resistor.

Common Mode Rejection Ratio: The ratio of input voltage range to the peak-to-peak change in offset voltage over this range.

Gain Equation Accuracy: The deviation of the actual closed loop gain from the predicted closed loop gain, AVCL \(=1+\left(50 \mathrm{k} / \mathrm{R}_{\mathrm{G}}\right)\) for the specified closed loop gain.

Input Bias Current: The current flowing at pin 5 and 6 under the specified operating conditions.

Input Offset Current: The difference between the input bias current at pins 5 and 6 ; i.e. \(I_{O S}=\left|I_{5}-I_{6}\right|\).

Input Stage Offset Voltage, \(\mathrm{V}_{\text {IOS }}\) : The voltage which must be applied to the input pins to force the output to zero volts for \(\mathrm{A}_{\mathrm{VCL}}=100\).

Output Stage Offset Voltage, \(\mathrm{V}_{\text {OOS }}\) : The voltage which must be applied to the input of the output stage to produce zero output voltage. It can be measured by measuring the overall offset at unity gain and subtracting \(V_{10 S}\).
\(V_{O O S}=\left[\begin{array}{l|l}V_{O S} & \\ A_{V C L}=1\end{array}\right]-\left[\begin{array}{l|l} & V_{O S} \\ & A_{V C L}=1000\end{array}\right]\)
Overall Offset Voltage:
\(V_{O S}=V_{\text {IOS }}+\frac{V_{\text {OOS }}}{A_{V C L}}\)
Power Supply Rejection Ratio: The ratio of the change in offset voltage, \(\mathrm{V}_{\mathrm{OS}}\), to the change in supply voltage producing it.

Resistor, \(\mathbf{R}_{\mathbf{B}}\) : An optional resistor placed between pin 3 of the LH0036 and ground (or \(\mathrm{V}^{-}\)) to reduce the input bias current.

Resistor, \(\mathbf{R}_{\mathbf{B W}}\) : An optional resistor placed between pin 1 of the LHOO36 and ground (or \(\mathrm{V}^{-}\)) to reduce the bandwidth of the output stage.

Resistor, \(\mathbf{R}_{\mathbf{G}}\) : A gain setting resistor connected between pins 4 and 7 of the LH0036 in order to program the gain from 1 to 1000.

Settling Time: The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.

\section*{LH0038/LH0038C True Instrumentation Amplifier}

\section*{General Description}

The LH0038/LH0038C is a precision true instrumentation amplifier (TIA) capable of amplifying very low level signals, such as thermocouple and low impedance strain gauge outputs. Precision thin film gain setting resistors are included in the package to allow the user to set the closed-loop gain from 100 to \(\mathbf{2 0 0 0}\). Since the resistors are of a homogeneous single chip construction, they track almost perfectly so that temperature variations of closed loop gain are virtually eliminated.
LH0038 exhibits excellent CMRR, PSRR, gain linearity, as well as extremely low input offset voltage, offset voltage drift and input noise voltage.

The devices are provided in a hermetically sealed 16 -lead DIP. The LHOO38 is guaranteed from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\); whereas the LH 0038 C is guaranteed from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{Features}

■ Ultra-low input offset voltage \(25 \mu \mathrm{~V}\) typ., \(100 \mu \mathrm{~V}\) max
- Ultra-low input offset drift \(0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max
- Ultra-low input noise \(0.2 \mu \mathrm{Vp}-\mathrm{p}\)
- Pin strap gain options 100, 200, 400, 500, 1k, 2k
- Excellent PSRR and CMRR

120 dB

\section*{Simplified Schematic Diagram}


TL/H/5543-1

Absolute Maximum Ratings
If Military/Aerospace specified devices are required,
contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 4)
\begin{tabular}{lr} 
Supply Voltage & \(\pm 18 \mathrm{~V}\) \\
Differential Input Voltage (Note 1) & \(\pm 1 \mathrm{~V}\) \\
Input Voltage & \(\pm \mathrm{V}_{\mathrm{S}}\) \\
Power Dissipation (Note 3) & 500 mW
\end{tabular}

Short Circuit Duration Operating Temperature Range
\begin{tabular}{lr} 
LH0038 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
LH0038C & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec.\()\) & \(260^{\circ} \mathrm{C}\)
\end{tabular}

ESD rating to be determined.

\section*{DC Electrical Characteristics (Note 2)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Conditions}} & \multicolumn{3}{|c|}{LH0038} & \multicolumn{3}{|c|}{LH0038C} & \multirow[b]{2}{*}{Units} \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \multirow[t]{2}{*}{V IOS} & \multirow[t]{2}{*}{Input Offset Voltage} & \multirow[t]{6}{*}{\[
\begin{aligned}
& \mathrm{R}_{\mathrm{S}}=50 \Omega \\
& \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 25 & 100 & & 30 & 150 & \multirow[t]{2}{*}{\(\mu \mathrm{V}\)} \\
\hline & & & & & & 125 & & & 220 & \\
\hline \(\Delta \mathrm{V}_{10 \mathrm{~S}} / \Delta \mathrm{T}\) & Input Offset Voltage Tempco & & & & 0.1 & 0.25 & & 0.2 & 1.0 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OOS }}\)} & \multirow[t]{2}{*}{Output Offset Voltage} & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 3 & 10 & & 5 & 25 & \multirow[b]{2}{*}{mV} \\
\hline & & & & & & 15 & & & 30 & \\
\hline \(\Delta \mathrm{V}_{\text {OOS }} / \Delta \mathrm{T}\) & Output Offset Voltage Tempco & & & & 25 & & & 25 & & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{\(I_{B}\)} & \multirow[t]{2}{*}{Input Bias Current} & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 50 & 100 & & 50 & 100 & \multirow{4}{*}{nA} \\
\hline & & & & & & 200 & & & 200 & \\
\hline \multirow[t]{2}{*}{los} & \multirow[t]{2}{*}{Input Offset Current} & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 2 & 5 & & 7 & 10 & \\
\hline & & & & & & 8 & & & 15 & \\
\hline \(\Delta l_{B} / \Delta T\) & Input Bias Current Tempco & & & & 500 & & & 500 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{13}{*}{AvCL} & \multirow[t]{7}{*}{Closed Loop Gain} & \multicolumn{2}{|l|}{Gain Pins Jumpered} & & & & & & & \multirow{7}{*}{V/V} \\
\hline & & \multicolumn{2}{|l|}{None} & & 100 & & & 100 & & \\
\hline & & \multicolumn{2}{|l|}{6-10} & & 200 & & & 200 & & \\
\hline & & \multicolumn{2}{|l|}{6-9, 10-5} & & 400 & & & 400 & & \\
\hline & & \multicolumn{2}{|l|}{6-10, 5-9} & & 500 & & & 500 & & \\
\hline & & \multicolumn{2}{|l|}{7-10} & & 1000 & & & 1000 & & \\
\hline & & \multicolumn{2}{|l|}{8-10} & & 2000 & & & 2000 & & \\
\hline & \multirow[t]{4}{*}{Closed Loop Gain Error} & \multicolumn{2}{|l|}{\(A_{\text {VCL }}=100,200\)} & & 0.1 & 0.3 & & 0.1 & 0.4 & \multirow{4}{*}{\%} \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{A}_{\mathrm{VCL}}=400,500\)} & & 0.2 & 0.3 & & 0.2 & 0.6 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{A}_{\mathrm{VCLL}}=1000\)} & & 0.3 & 0.5 & & 0.5 & 1.0 & \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{A}_{\mathrm{VCL}}=2000\)} & & 1.0 & 2.0 & & 1.5 & 3.0 & \\
\hline & Gain Temperature Coefficient & \multicolumn{2}{|l|}{\(\mathrm{A}_{\mathrm{VCL}}=1 \mathrm{k}\)} & & 7 & & & 7 & & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline & Gain Nonlinearity & \multicolumn{2}{|l|}{\(100 \leq \mathrm{A}_{\mathrm{VCL}} \leq 2 \mathrm{k}\)} & & 1 & & & 1 & & ppm \\
\hline VINCM & Common-Mode Input Voltage Range & \multicolumn{2}{|l|}{} & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & \\
\hline \(\mathrm{V}_{0}\) & Output Voltage & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\)} & \(\pm 10\) & \(\pm 12\) & & \(\pm 10\) & \(\pm 12\) & & \multirow[t]{2}{*}{V} \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{S}}\)} & Supply Voltage Range & \multicolumn{2}{|l|}{\(\mathrm{H}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\)} & \(\pm 5\) & & \(\pm 18\) & \(\pm 5\) & & \(\pm 18\) & \\
\hline & Guard Voltage Error & \multicolumn{2}{|l|}{\(-10 \mathrm{~V}<\mathrm{V}_{\mathrm{CM}}<+10 \mathrm{~V}\)} & & \(\pm 10\) & \(\pm 100\) & & \(\pm 10\) & \(\pm 100\) & mV \\
\hline \multirow[t]{2}{*}{CMRR} & \multirow[t]{2}{*}{Common-Mode Rejection Ratio} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}\)} & \(A_{V C L}=100\) & 94 & 110 & & 86 & 110 & & \multirow{4}{*}{dB} \\
\hline & & & \(A_{\text {VCL }}=1000\) & 114 & 120 & & 106 & 110 & & \\
\hline \multirow[t]{2}{*}{PSRR} & \multirow[t]{2}{*}{Power Supply Rejection Ratio} & \multirow[t]{2}{*}{\(\pm 5 \mathrm{~V} \leq \Delta \mathrm{V}_{S} \leq \pm 15 \mathrm{~V}\)} & \(A_{\text {VCL }}=100\) & 94 & 110 & & 94 & 110 & & \\
\hline & & & \(\mathrm{A}_{\mathrm{VCLL}}=1000\) & 110 & 120 & & 100 & 110 & & \\
\hline
\end{tabular}

DC Electrical Characteristics (Note 2) (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0038} & \multicolumn{3}{|c|}{LH0038C} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline Iosc & Output Short Circuit Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 2\) & \(\pm 5\) & \(\pm 10\) & \(\pm 2\) & \(\pm 5\) & \(\pm 10\) & \multirow[t]{2}{*}{mA} \\
\hline Is & Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & 1.6 & 2.0 & & 1.6 & 3.0 & \\
\hline RIN DIFF & Input Resistance & \multirow[t]{3}{*}{\(A_{V C L}=1000, T_{A}=25^{\circ} \mathrm{C}\)} & & 5 & & & 5 & & \(\mathrm{M} \Omega\) \\
\hline \(\mathrm{R}_{\text {IN }} \mathrm{CM}\) & Common-Mode Input Resistance & & & 1 & & & 1 & & G \(\Omega\) \\
\hline Rout & Output Resistance & & & 1 & & & 1 & & \(\mathrm{m} \Omega\) \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{v}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & Comment & \multicolumn{2}{|c|}{Conditions} & Typ & Units \\
\hline \(e_{n}\) & Equivalent Input Noise Voltage & Figure 1 & \multicolumn{2}{|l|}{\(\mathrm{R}_{\mathrm{S}}=0, \mathrm{f}=0.1\) to 10 Hz} & 0.2 & \(\mu \mathrm{Vp}\)-p \\
\hline \multirow[t]{4}{*}{\(\overline{e_{n}}\)} & \multirow[t]{4}{*}{Equivalent Input Spot Noise Voltage} & \multirow[t]{4}{*}{Figure 1} & \multirow[t]{4}{*}{\(\mathrm{R}_{\mathrm{S}}=100 \Omega\)} & \(\mathrm{f}=10 \mathrm{~Hz}\) & 6.5 & \multirow{4}{*}{\(\mathrm{nV} / \sqrt{\mathrm{Hz}}\)} \\
\hline & & & & \(\mathrm{f}=100 \mathrm{~Hz}\) & 6.0 & \\
\hline & & & & \(\mathrm{f}=1 \mathrm{kHz}\) & 6.0 & \\
\hline & & & & \(\mathrm{f}=10 \mathrm{kHz}\) & 6.0 & \\
\hline BW & Large Signal Bandwidth & & \(V_{\text {OUT }}= \pm 10 \mathrm{~V}\) & & 1.6 & kHz \\
\hline \(\mathrm{S}_{\mathrm{r}}\) & Slew Rate & & \(V_{\text {OUT }}= \pm 10 \mathrm{~V}\) & & 0.3 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow[t]{3}{*}{\(\mathrm{t}_{\text {s }}\)} & \multirow[t]{3}{*}{Setting Time to 0.01\%} & \multirow[t]{3}{*}{Figure 13} & \multirow[t]{3}{*}{} & 20 V Step & 120 & \multirow{3}{*}{\(\mu \mathrm{S}\)} \\
\hline & & & & -10V Step & 80 & \\
\hline & & & & +10V Step & 60 & \\
\hline \multirow[t]{2}{*}{\(t_{r}\)} & \multirow[t]{2}{*}{Rise Time} & & \multirow[t]{2}{*}{\(\Delta \mathrm{V}_{\text {OUT }}\)} & \(\mathrm{A}_{\mathrm{VCL}}=100\) & 6 & \multirow[t]{2}{*}{\(\mu \mathrm{s}\)} \\
\hline & & & & \(A_{V C L}=1000\) & 13 & \\
\hline \(\overline{i_{n}}\) & Equivalent Input Spot Noise Current & & \(\mathrm{R}_{S}=100 \mathrm{M} \Omega\) & \(\mathrm{f}=10 \mathrm{~Hz}\) & 0.1 & \(\mathrm{pA} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: The inputs are protected by diodes for overvoltage protection. Excessive currents will flow for differential voltages in excess of \(\pm 1\) V. Input current should be limited to less than 10 mA .

Note 2: Unless otherwise noted these specifications apply for \(\mathrm{V}_{\mathrm{S}}= \pm 15.0 \mathrm{~V}\), pin 15 connected to pin 1 , pin 16 connected to ground, over the temperature range \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for the LH0038 and \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{LH} 0038 \mathrm{C} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{j}}\) unless otherwise specified.
Note 3: See Typical Performance Characteristics for Thermal Resistance Information.
Note 4: Refer to RETS0038D for LH0038D military specifications.
Connection Diagram


Typical Performance Characteristics


Closed Loop Frequency Response


Input Noise Voltage
(Includes Source Impedance)


Wide Band Noise


TL/H/5543-4
\(V_{S}= \pm 15 \mathrm{~V}, R_{\mathrm{S}}=1 \mathrm{k} \Omega, A_{V}=10 \mathrm{k}, \mathrm{DUT}=1 \mathrm{k}\)
Vertical sensitivity: \(0.1 \mu \mathrm{~V} / \mathrm{CM}\)
Horizontal sensitivity: 5 s/CM
Bandwidth: 0.1 Hz to 10 Hz



Output Swing


Pulse Response


TL/H/5543-5
\(V_{S}= \pm 15 \mathrm{~V}\)
\(R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\)
\(A_{V C L}=1 \mathrm{k}\)

TL/H/5543-3
Rise Time


TL/H/5543-6
\(V_{S}= \pm 15 \mathrm{~V}\)
\(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\)
\(A_{\mathrm{VCL}}=1 \mathrm{k}\)

Noise Test Circuit


TL/H/5543-7
FIGURE 1

\section*{Typical Application}


TL/H/5543-8
FIGURE 2. X1000 Bridge Amplifier

\section*{Applications Information}

\section*{THEORY OF OPERATION}

The LH0O38 is a 3-stage, true instrumentation amplifier composed of a well matched transistor differential pair, Q1 and Q2, a common-mode loop amplifier, A2 and A3, and a differential to single ended amplifier, A4. A simplified schematic is shown in Figure 3.
Current source, \(I_{A}\), establishes a voltage across R14 of approximately 2 V , which results in a 2 V drop across R8 and R12. This constant voltage forces the first stage current to
be \(20 \mu \mathrm{~A}\) per side. The action of A2 and A3 is such that \(20 \mu \mathrm{~A}\) is maintained constant despite the presence of com-mon-mode signals. The differential outputs of A2 and A3 are applied to differential amplifier, A4, which converts the signal to a single-ended output and provides gain of 5 . The total gain of the amplifier is, therefore, the fixed gain of 5 multiplied by the gain of the composite input stage.

\section*{Applications Information (Continued)}


TL/H/5543-9
FIGURE 3. LH0038 Simplified Schematic

The closed loop gain of the composite amplifier may be better understood by referring to Figure 3. The Q1-A2 loop may be viewed as differential amplifier with the inverting input at the base and non-inverting input at the emitter. Combining small signal \(A C\) and large signal \(D C\) analysis \(=\)
\[
\begin{align*}
v 1= & e 1\left(\frac{R 17+R_{E}}{R_{E}}\right)-e 2\left(\frac{R 17}{R_{E}}\right)  \tag{1}\\
& +E_{C M}-V_{B E 1}-l_{1} R 17
\end{align*}
\]

By similar analysis:
\[
\begin{align*}
v 2= & e 2\left(\frac{R 16+R_{E}}{R_{E}}\right)-e 1\left(\frac{R 16}{R_{E}}\right)  \tag{2}\\
& +E_{C M}-V_{B E 2}-l_{2} R 16
\end{align*}
\]

For \(\mathrm{I}_{1} \equiv \mathrm{I}_{2}, \mathrm{R} 17 \equiv \mathrm{R} 16, \mathrm{~V}_{\mathrm{BE} 1} \equiv \mathrm{~V}_{\mathrm{BE} 2}\), subtracting equation (1) from (2) results in:
\[
\begin{align*}
& v 2-v 1=(e 2-e 1)\left(\frac{R 16+R_{E}}{R_{E}}\right) \\
&+(e 2-e 1)\left(\frac{R 16}{R_{E}}\right)  \tag{3}\\
& \frac{v 2-v 1}{e 2-e 1}=\frac{2 R 16}{R_{E}}+1 \tag{4}
\end{align*}
\]

The differential input voltage ( \(\mathrm{v} 2-\mathrm{v} 1\) ) is amplified by the closed loop gain of A4:
\[
\begin{equation*}
\text { eOUT }=\left(A_{V C L 4}\right)(e 2-e 1) \tag{5}
\end{equation*}
\]
where:
\[
A_{V C L 4}=\frac{R 20}{R 8}=5.00
\]
\[
\begin{equation*}
A_{\mathrm{VCL}}=5\left(\frac{2 \mathrm{R} 16}{\mathrm{R}_{\mathrm{E}}}+1\right) \tag{6}
\end{equation*}
\]

As an example, with all gain pins open, \(R_{E}=10.525 \mathrm{k} \Omega\), and;
\[
\begin{equation*}
A_{\mathrm{VCL}}=5\left(\frac{(2)(100 \mathrm{k})}{R_{\mathrm{E}}}+1\right)=100.0 \tag{7}
\end{equation*}
\]

All other closed loop gain configurations place a precision resistor in parallel with \(R_{E}(R 9+R 10)\). For example, for a gain of 200, pin 6 is connected to pin 10 and the gain is predicted by:
\[
\begin{align*}
A_{\mathrm{VCL}} & =5.00\left[\frac{(2)(100 \mathrm{k})}{(10.526) \|(10.000 \mathrm{k})}+1\right]  \tag{8}\\
& =(5.00)(40)=200
\end{align*}
\]

\section*{CLOSED LOOP GAIN CONSIDERATIONS USING INTERNAL RESISTORS}

Table 1 summarizes the primary gain configurations available with the LH0038. Obviously, other gains are possible. Using the internally supplied resistors has the advantage that R16, R17, and \(R_{E}\) all track thermally, minimizing the device's gain error as a function of temperature.
Gain adjustment by paralleling or series padding internally supplied resistors is generally discouraged since external resistors will generally not thermally track. It is recommended that the gain adjustment be done in a subsequent stage as shown in Figure 4.

\section*{Applications Information (Continued)}


FIGURE 4. Recommended Gain Adjust Circuit

TABLE I. LH0038 Internal Gain Configurations
\begin{tabular}{|c|c|c|c|}
\hline Overall Gain & \begin{tabular}{l}
First \\
Stage \\
Gain
\end{tabular} & \begin{tabular}{l}
Pin \\
Configuration
\end{tabular} & \[
\begin{aligned}
& \text { Effective } \\
& R_{E}
\end{aligned}
\] \\
\hline 100 & 20 & All Gain Pins Open & \(10.5260 \mathrm{k} \Omega\) \\
\hline 200 & 40 & Pin 6 to Pin 10 & \(5.1281 \mathrm{k} \Omega\) \\
\hline 400 & 80 & Pin 6 to Pin 9, Pin 10 to Pin 5 & \(2.5316 \mathrm{k} \Omega\) \\
\hline 500 & 100 & Pin 6 to Pin 10, Pin 9 to Pin 5 & \(2.0202 \mathrm{k} \Omega\) \\
\hline 1000 & 200 & Pin 7 to Pin 10 & \(1.0050 \mathrm{k} \Omega\) \\
\hline 2000 & 400 & Pin 8 to Pin 10 & \(0.5013 \mathrm{k} \Omega\) \\
\hline
\end{tabular}

GUARD DRIVE
The LH0038 is provided with a guard drive output, which will always be at the input common-mode voltage. The guard
drive amplifier is short-circuit proof and is capable of driving several thousand pF without danger of latch-up or oscillation.
The guard drive tied to a shielded input cable will greatly reduce noise pick-up, and also improve AC CMRR by maintaining the shield at the common-mode voltage. Figure 5 illustrates the proper use of the guard drive. The guard drive output is also connected to the case to provide electrostatic shielding to the system.

\section*{REMOTE OUTPUT SENSE}

The feedback network of the LH0038 may be closed directly at the load in order to eliminate errors due to lead resistance. Also, a unity gain buffer; e.g. LH0002, may be included within the feedback loop to increase output current capability as shown in Figure 7.


FIGURE 5. Guard Drive Application

\section*{Applications Information (Continued)}


TL/H/5543-12
FIGURE 6. Remote Sense Connection


TL/H/5543-13
FIGURE 7. Output Buffer Connection

\section*{OFFSET NULL}

Offset of the LH0038 is trimmed by the factory to a very low value. The offset may be further trimmed using a \(10 \mathrm{k} \Omega, 10\) turn, \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) potentiometer as shown in Figure 8. However, a drift increase of \(0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) will be caused for each \(100 \mu \mathrm{~V}\) of offset adjusted. The recommended offset null is shown in Figure 4 and is accomplished in the following stage.

\section*{BIAS CURRENT CONSIDERATIONS}

The LH0038 exhibits bias current of approximately 50 nA per side, and requires a path to ground or supply. The practical limitation to the maximum resistance between the inputs and ground is dictated by negative common-mode range as shown in Figure 9. For example, for \(\mathrm{V}_{\mathrm{CM}}=-10 \mathrm{~V}\), \(\mathrm{R}_{\mathrm{CM}} \leq 20 \mathrm{M} \Omega\).
The LH0038 input stage bias was optimized for minimum voltage noise so the input bias currents are higher than might otherwise be expected. Note, however, that the input currents are very well matched, resulting in an offset current value much lower than one might infer from the bias current. In order to take advantage of this low offset current, the source impedances at both inputs should be matched to minimize DC drift. Further, bias current is relatively constant with temperature (as opposed to an FET stage), so one can consider bias current compensation schemes such as shown in Figure 10. The danger with such techniques is that the offset current and noise contributed by the bias current compensator will dominate the system noise.


TL/H/5543-14
FIGURE 8. Offset Adjust Circuit (See also Figure 4 )


FIGURE 9. Bias Current Return

\section*{Applications Information (Continued)}


FIGURE 10. Bias Current Compensation

\section*{SETTLING TIME}

The LH0038 has been purposely over-compensated, and is therefore remarkably free from any undesirable transient response. Small signal settling time is governed by gain-bandwidth product; large signal settling time is dominated by slew rate.
Figure 11 shows an input voltage step of +10 V to -10 V applied, through a 1000 to 1 voltage divider, to the device configured for an inverting gain of 1000 . The output of the device will therefore be equal to the negative of the input after the device is completely settled. By resistively subtracting the input before the divider from the device output, a pseudo summing node is generated. The voltage at this pseudo summing junction goes "off screen" on the photos, since in the first small time increment the input goes instantaneously to -10 mV and the output is still at +10 V . About \(130 \mu \mathrm{~s}\) after the input has gone negative, the output slews back in range and begins an exponential approach to the final value. Figure 12 is the same set-up for a -10 V to +10 V input pulse. Note that there is no overshoot in either case. The test circuit is shown in Figure 13.

\section*{HIGH FREQUENCY CMRR}

The LH0038 resistor ratios are carefully trimmed for optimum CMRR at DC through 60 Hz . Inevitably, this rejection will degrade at higher frequencies due to 2 separate effects: stray capacitance mismatch and slew rate limiting in the in-
put stage. In most discrete instrumentation amplifier realizations, the stray capacitance mismatch dominates simply because the stray capacitances are relatively large (this can be trimmed out in a discrete amplifier). In a hybrid circuit such as the LH0038, stray capacitance is minimized, so the effects of mismatch are also minimized.
The response to a pulse or noise spike applied as a com-mon-mode signal may be dominated by the slew characteristics of the input stage. Whenever the common-mode input slew rate exceeds \(0.2 \mathrm{~V} / \mu \mathrm{s}\), the 2 input amplifiers will apply identical ramp signals to the final stage and cause its output to go to near OV. Note that the amplifier is not really active under these conditions as normal mode signal variations will not be coupled to the output. Some time may be required for the amplifier to settle after a transient of this kind before the output can be considered representative of the input. Slew rate limiting will not normally be the limiting factor for sine wave common-mode signals as \(0.2 \mathrm{~V} / \mu \mathrm{s}\) corresponds to about 2 kHz ( \(20 \mathrm{Vp-p}\) ).

\section*{POWER SUPPLY DECOUPLING}

Although the LH0038 exhibits in excess of 120 dB PSRR at \(D C\), the figure degrades to 100 dB at 120 Hz . It is recommended that both \(\mathrm{V}^{+}\)and \(\mathrm{V}^{-}\)leads be by-passed with \(1 \mu \mathrm{~F}\) electrolytic in shunt with \(0.01 \mu \mathrm{~F}\) ceramic disc no further than 1 inch from the device.

Applications Information (Continued)


TL/H/5543-17

\(t_{s}, A_{V}=100, V_{I N}=-20 \mathrm{~V}\)
FIGURE 12. Settling Time


TL/H/5543-19
FIGURE 13. Settling Time Test Circuit


FIGURE 14. Settling Time

\section*{Definition of Terms}

Bandwidth: That frequency at which the voltage gain is reduced to 3 dB below the low frequency.
Common-Mode Rejection Ratio, CMRR: The ratio of the input common-mode voltage range to the peak-to-peak change in input offset voltage over this range.
Input Offset Voltage, \(V_{\text {IOS }}\) : The voltage which must be applied to the inputs to force the outputs of the input stage to \(\mathrm{OV} . \mathrm{V}_{\text {IOS }}\) can be calculated by measuring \(\mathrm{V}_{\mathrm{OS}}\) at closed loop gains of 100 and 2000 and using the following equation:
\[
V_{\text {IOS }}=\frac{\left(V_{\mathrm{OS}}\right) 2 k-\left(\mathrm{V}_{\mathrm{OS}}\right) 100}{1900}
\]

Where:
\(\left(\mathrm{V}_{\mathrm{OS}}\right) 2 \mathrm{k}=\) overall offset voltage for \(\mathrm{A}_{\mathrm{VCL}}=2 \mathrm{k}\).
\(\left(V_{\mathrm{OS}}\right) 100=\) overall offset voltage for \(A_{\mathrm{VCL}}=100\).
Gain Non-Linearity: The deviation of the gain from a straight line drawn through the end points expressed as a percent of full-scale ( 10 V for operations on \(\pm 15 \mathrm{~V}\) supply). Note that this is a more stringent specification than deviation from the best straight line and is double the number that would be specified if the percentage were based on a 20 V ( \(\pm 10 \mathrm{~V}\) ) range.
Guard Voltage Error: The voltage difference between the guard drive output and the average of the 2 input voltages.
Input Bias Current, \(\mathrm{I}_{\mathrm{B}}\) : The average of the 2 input currents.
Input Common-Mode Voltage Range, \(\mathrm{V}_{\text {INCM: }}\) : The range of voltages on the input terminals for which the amplifier is operational. Note that the specifications are not guaranteed over the full common-mode voltage range unless specifically stated.
Input Offset Current, Ios: The difference in the currents into the 2 input terminals when the output is at zero.
Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.
Overall Offset Voltage, \(V_{\text {Os: }}\) The output voltage when both inputs are connected to \(\mathrm{OV} . \mathrm{V}_{\mathrm{OS}}\) is composed of input amplifier offset voltage effects, \(\mathrm{V}_{\mathrm{IOS}}\), and output amplifier effects, \(\mathrm{V}_{\text {OOS }}\). It is given by:
\[
V_{O S}=\left(A_{V C L}\right)\left(V_{I O S}\right)-V_{O O S}
\]

Where:
\(A_{\mathrm{VCL}}=\) closed loop gain \(=100\) to 2 k
\(\mathrm{V}_{\text {IOS }}=\) input stage offset voltage
\(V_{O O S}=\) output stage offset voltage

Output Offset Voltage, \(\mathbf{V}_{\text {Oos }}\) : The output voltage when theoutputs of the input stage are forced to \(0 \mathrm{~V} . \mathrm{V}_{\text {OOS }}\) may be calculated by measuring \(\mathrm{V}_{\mathrm{OS}}\) at closed loop gains of 100 and 2000 and using the following equation:
\[
\frac{V_{O O S}=(20)\left(V_{O S}\right) 100-\left(V_{O S}\right) 2 k}{19}
\]

Where:
\(\left(\mathrm{V}_{\mathrm{OS}}\right) 100=\) overall offset voltage for \(\mathrm{A}_{\mathrm{VCL}}=100\)
( \(\mathrm{V}_{\mathrm{OS}}\) ) \(2 k=\) overall offset voltage for \(\mathrm{A}_{\mathrm{VCL}}\)
Output Voltage, \(\mathbf{V}_{\mathbf{O}}\) : The peak output voltage swing, referred to zero.
Offset Voltage Temperature Drift, \(\Delta \mathbf{V}_{105} / \Delta T\) : The average drift rate of offset voltage for a thermal variation from room temperature to the indicated temperature extreme.
Power Supply Rejection Ratio, PSRR: The ratio of the change in input offset voltage to the change in power supply voltages producing it.
Settling times, \(\mathbf{t}_{\mathbf{s}}\) : The time between the initiation of the input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.
Slew Rate, \(\mathrm{S}_{\mathrm{r}}\) : The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.
Supply Current, \(\pm \mathbf{I}_{\mathbf{s}}\) : The current required from the power supply to operate the amplifier with no load and the output midway between the supplies.
Supply Voltage Range: The range of voltages on the supply terminals for which the device is operational. Note that the specifications are not guaranteed over the full supply voltage range unless specifically stated.
Transient Response, \(\mathbf{t}_{\mathbf{r}}\) : The closed-loop step-function response of the amplifier under small-signal conditions.
Unity Gain Bandwidth: The frequency range from DC to the frequency where the amplifier open loop gain rolls off to 1.
Closed Loop Gain, Avcl: The ratio of output voltage to input voltage under the stated conditions of source resistance ( \(R_{S}\) ) and load resistance ( \(R_{L}\) ).
Voltage Gain Error: The deviation in percent between the ideal voltage gain and the value obtained when the device is configured for that gain.

National
Semiconductor
Corporation

\section*{LH0084/LH0084C Digitally-Programmable-Gain Instrumentation Amplifier}

\section*{General Description}

The LH0084/LH0084C is a self-contained, high speed, high accuracy, digitally-programmable-gain instrumentation amplifier. It consists of paired FET-input variable-gain voltagefollower input stages followed by a differential-to-singleended output stage. The input stage is programmable in accurate gain steps of \(1,2,5\), or 10 controlled by the logic levels of a 2-bit TTL-compatible digital input word. For additional flexibility, the output stage is pin-strappable to fixed gains of 1, 4, or 10 for an overall gain range of 1 to 100.
Applications include increased dynamic range A-to-D converters, test systems, and post multiplexer amplifier for data acquisition systems.
The device exhibits high input impedance, low offset voltage, high PSRR, high speed, and excellent gain accuracy and gain non-linearity.

The LH0084 is guaranteed from \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The LH0084C is guaranteed from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Both devices are provided in a hermetically sealed 16-lead dual-in-line metal package.

\section*{Features}
\begin{tabular}{lr} 
Excellent gain accuracy & \(0.075 \%\) max \\
and low gain non-linearity & \(0.01 \% \mathrm{typ}\) \\
Extremely low gain drift & \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) typ \\
& \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \mathrm{max}\) \\
- High input impedance & \(1011 \Omega\) typ \\
High PSRR & 70 dB min \\
TTL compatible digital inputs & \\
- High speed, settling to \(0.1 \%\) & \(4 \mu \mathrm{~s}\) max
\end{tabular}

\section*{Simplified Schematic and Connection Diagrams}


Order Number LH0084D or LH0084CD See NS Package D16D

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

\section*{(Note 6)}

Supply Voltage (Note 1) \(\pm 18 \mathrm{~V}\)
Analog Input Voltage (Note 2) \(\pm 15 \mathrm{~V}\)
Differential Input Voltage (Note 2) \(\pm 30 \mathrm{~V}\)
Digital Input Voltage
\(-4 \mathrm{~V},+18 \mathrm{~V}\)

Power Dissipation (Note 5)
2.5W

Output Short Circuit Duration Operating Temperature Range

Continuous
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(+260^{\circ} \mathrm{C}\)

DC Electrical Characteristics \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{A} \leq T_{M A X}\) unless noted


DC Electrical Characteristics (Continued) \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}\) unless noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LH0084} & \multicolumn{3}{|c|}{LH0084C} & \multirow[t]{2}{*}{Units} \\
\hline & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \(\mathrm{R}_{0}\) & Output Resistance & & & 0.05 & & & 0.05 & & \(\Omega\) \\
\hline \(\mathrm{V}_{\text {IL }}\) & Digital "0" Input Voltage & & & & 0.7 & & & 0.7 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & Digital " 1 " Input Voltage & & 2.0 & & & 2.0 & & & \\
\hline IIL & Digital " 0 " Input Current & \(\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) & & 1.5 & 40 & & 1.5 & 40 & \(\mu \mathrm{A}\) \\
\hline \(I_{\text {IH }}\) & \begin{tabular}{l}
Digital "1" \\
Input Current
\end{tabular} & \(\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}\) & & 0.01 & & & 0.01 & & \\
\hline \(\mathrm{V}_{\mathrm{S}}\) & Supply Voltage Range & & \(\pm 8\) & & \(\pm 18\) & \(\pm 8\) & & \(\pm 18\) & V \\
\hline \(\mathrm{IS}_{\mathrm{S}}(+)\) & Positive Supply Current & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\)} & & 12 & 18 & & 12 & 26 & \multirow[t]{2}{*}{mA} \\
\hline \(\mathrm{IS}^{(-)}\) & Negative Supply Current & & & 8 & 12 & & 8 & 14 & \\
\hline \(\mathrm{P}_{\mathrm{D}}\) & Power Dissipation & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & 315 & 450 & & 315 & 600 & mW \\
\hline
\end{tabular}

AC Electrical Characteristics \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol & Parameter & \multicolumn{2}{|l|}{Conditions} & Min & Typ & Max & Units \\
\hline \multirow[t]{6}{*}{BW} & \multirow[t]{6}{*}{Bandwidth (Figure 1)} & \multirow[t]{3}{*}{Small Signal,
\[
-3 \mathrm{~dB}
\]} & \(A_{V}=1\) & & 3250 & & \multirow{7}{*}{kHz} \\
\hline & & & \(A_{V}=10\) & & 500 & & \\
\hline & & & \(A_{V}=100\) & & 350 & & \\
\hline & & \multirow[t]{3}{*}{Small Signal,
\[
-1 \%
\]} & \(A_{V}=1\) & & 300 & & \\
\hline & & & \(A_{V}=10\) & & 75 & & \\
\hline & & & \(A_{V}=100\) & & 55 & & \\
\hline PBW & Power Bandwidth & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\)}} & & 200 & & \\
\hline SR & Slew Rate & & & 10 & 13 & & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \multirow[t]{4}{*}{\(t_{s}\)} & \multirow[t]{3}{*}{Settling Time (Figure 2)
\[
\pm 0.1 \%
\]} & \multirow[t]{3}{*}{\(\Delta \mathrm{V}_{0}= \pm 20 \mathrm{~V}\)} & \(A_{V}=1\) & & 2.3 & 3.0 & \multirow{4}{*}{\(\mu \mathrm{S}\)} \\
\hline & & & \(A_{V}=10\) & & 2.7 & 3.5 & \\
\hline & & & \(A_{V}=100\) & & 3.1 & 4.0 & \\
\hline & Gain Switching Time & & & & 3.5 & & \\
\hline \multirow[t]{2}{*}{\(\mathrm{E}_{\mathrm{N}}\)} & \multirow[t]{2}{*}{\begin{tabular}{l}
Equivalent Input \\
Noise Voltage (Figure 3)
\end{tabular}} & \(\mathrm{BW}=0.1 \mathrm{~Hz}-10 \mathrm{~Hz}\) & \multirow{3}{*}{\(A_{v}=100\)} & & 7 & & \(\mu \mathrm{Vp}\)-p \\
\hline & & \(\mathrm{BW}=10 \mathrm{~Hz}-10 \mathrm{kHz}\) & & & 1.4 & & \(\mu\) Vrms \\
\hline \({ }^{\text {IN }}\) & \begin{tabular}{l}
Equivalent Input \\
Noise Current (Figure 3)
\end{tabular} & \(\mathrm{BW}=10 \mathrm{~Hz}-10 \mathrm{kHz}\) & & & 30 & & pArms \\
\hline
\end{tabular}

Note 1: Improper supply power-on sequence may damage the device. See Power Supply Connection section under Applications Information.
Note 2: For supply voltages less than \(\pm 15 \mathrm{~V}\) the maximum input voltage is equal to the supply voltage.
Note 3: These parameters are specified at junction temperature, \(\mathrm{T}_{\mathrm{J}}\). In normal operation the junction temperature rises above the ambient temperature, \(\mathrm{T}_{\mathrm{A}}\), as a
result of internal power dissipation, \(\mathrm{P}_{\mathrm{D}} . \mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{JA}} \mathrm{P}_{\mathrm{D}}\) where \(\theta_{\mathrm{j}}\) is the thermal resistance from junction to ambient.
Note 4: The input bias currents are junction leakage currents which approximately double for every \(10^{\circ} \mathrm{C}\) increase in the junction temperature.
Note 5: See Typical Performance Characteristics for Thermal Resistance Information.
Note 6: Refer to RETS0084D for LH0084D military specifications.

\section*{Typical Performance Characteristics}


Small Signal
Frequency Response


Input Common-Mode Range





Supply Current


Equivalent Input Noise Voltage (Includes Source-Resistance Noise)



\section*{AC Test Circuits}


FIGURE 1. Frequency Response Measurement Circuit


FIGURE 2. Settling Time Measurement Circuit


TL/H/5651-4


FIGURE 3. Noise Measurement Circuit

Wideband Noise

\(R_{S}=50 \Omega\) Bandwidth 0.1 Hz to 10 Hz
\(\mathbf{1}_{\mu} \mathrm{V} /\) Division Vertical 5 Seconds/Division Horizontal

\section*{Applications Information}

\section*{THEORY OF OPERATION}

The LH0084 is a digitally-programmable-gain true-instrumentation amplifier composed of a variable-gain voltage-follower input stage (A1 and A2), followed by a differential output stage (A3). The schematic is shown in Figure 4.
The input stage contains matched high-speed FET-input op amps (A1 and A2). A high-stability temperature-compensated resistor network (R1 through R7) controls feedback ratios at the inverting inputs of op amps A1 and A2 via FET switches S1A-S4A and S1B-S4B. Since the FET switches are in series with the op amp input impedance their resistance match and temperature drift do not degrade the gain accuracy of the instrumentation amplifier. The FET switches are controlled through a 1-of-4 decoder and switch driver, by the logic levels applied at the digital input terminals D1
and DO and set the gain of the input stage as shown in Table I.
If, for example, D1 is High ( 22.0 V ) and D0 is Low ( \(\leq 0.7 \mathrm{~V}\) ), FET switch pair S3A and S3B will be closed (and all remaining switches open). The input stage gain, \(\mathrm{A}_{\mathrm{V}(1)}\), can then be shown to be:
\[
\begin{aligned}
A_{V(1)} & =\frac{V 2-V_{1}}{V_{I N}(+)-V_{I N}(-)} \\
& =1+\frac{R 4+R 5+R 6+R 7}{R 1+R 2+R 3} \\
& =1+\frac{6 k+6 k+10 k+10 k}{4 k+2 k+2 k} \\
& =5
\end{aligned}
\]

\section*{Schematic Diagram}


\section*{Applications Information (Continued)}

TABLE I. Gain Truth Table and Connection Table
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Digital Inputs} & \multirow[t]{2}{*}{1st Stage Gain \(A_{V(1)}\)} & \multirow[t]{2}{*}{Pin Connections} & \multirow[t]{2}{*}{2nd Stage Gain \(\mathrm{A}_{\mathrm{V}(2)}\)} & \multirow[t]{2}{*}{Overall Gain \(A_{V}\)} \\
\hline D1 & D0 & & & & \\
\hline 0 & 0 & 1 & \multirow{4}{*}{6-10, 13-GND} & \multirow{4}{*}{1} & 1 \\
\hline 0 & 1 & 2 & & & 2 \\
\hline 1 & 0 & 5 & & & 5 \\
\hline 1 & 1 & 10 & & & 10 \\
\hline 0 & 0 & 1 & \multirow{4}{*}{7-10, 12-GND} & \multirow{4}{*}{4} & 4 \\
\hline 0 & 1 & 2 & & & 8 \\
\hline 1 & 0 & 5 & & & 20 \\
\hline 1 & 1 & 10 & & & 40 \\
\hline 0 & 0 & 1 & \multirow{4}{*}{8-10, 11-GND} & \multirow{4}{*}{10} & 10 \\
\hline 0 & 1 & 2 & & & 20 \\
\hline 1 & 0 & 5 & & & 50 \\
\hline 1 & 1 & 10 & & & 100 \\
\hline
\end{tabular}

The output stage, consisting of op amp A3 and resistors R8 through R15, converts the voltage difference at the output of the input stage, V2 minus V1, to a single-ended output. For increased flexibility of the LH0084, the output stage gain is pin-strappable by selecting R10, R10+R12, or R10+R12+R14 as feedback resistor for A3. The ratios of these resistors to the differential stage input resistor R3 are kept very accurate to maintain the excellent overall gain accuracy of the device. The output stage gain, \(A_{V(2)}\), is equal to the feedback resistance divided by the input resistance. Thus with, for example, Pin 7 wired to Pin 10, that gain would be:
\[
\begin{align*}
A_{V(2)} & =\frac{V_{O U T}}{V_{2}-V_{1}} \\
& =\frac{R 10+R 12}{R 8}  \tag{2}\\
& =\frac{10 K+30 \mathrm{~K}}{10 \mathrm{k}}
\end{align*}
\]

To preserve the high common-mode rejection ratio of the output stage, the ground sense resistor, R11, R11 + R13 or R11 + R13 + R15, must match the feedback resistor used. The overall gain of the LH0084 is therefore:
\[
\begin{align*}
A_{V} & =\frac{V_{\text {OUT }}}{V_{\mathbb{I N}^{\prime}(+)-V_{\mathbb{N}}(-)}} \\
& =\frac{V_{2}-V_{1}}{V_{\mathbb{I N}^{\prime}(+)-V_{\mathbb{N}}(-)}} \cdot \frac{V_{\text {OUT }}}{V_{2}-V_{1}}  \tag{3}\\
& =A_{V_{(1)}} \cdot A_{V_{(2)}}
\end{align*}
\]

The different gains available are in the range of 1 through 100 and are summarized in Table I.

\section*{POWER SUPPLY CONNECTIONS}

Proper power supply connections are shown in Figure 5. The power supplies should be bypassed to ground as close as possible to device supply pins. For optimum high speed performance \(\mathrm{V}^{+}\)and \(\mathrm{V}^{-}\)should be decoupled with a 0.01 \(\mu \mathrm{F}\) ceramic disc in parallel with a \(1 \mu \mathrm{~F}\) electrolytic capacitor. The two ground pins, analog and digital grounds, should be connected together as close to the device as possible, preferably with a ground plane underneath the device. If this is not possible, the grounds should be connected together locally with back-to-back diodes and hard-wired together offboard. If a ground reference offset is used, it must be low impedance compared to the ground sense resistance to avoid CMRR degradation.

Care must be taken in the supply power-on sequence. The LH0084 may suffer irreversible damage if the \(\mathrm{V}^{+}\)supply is applied prior to the powering on the V - supply. In most applications using dual tracking supplies and with the device supply pins adequately bypassed, this will not present a problem. If this cannot be guaranteed, a germanium or Schottky protection diode should be connected between the digital ground pin and the \(\mathrm{V}^{-}\)pin as shown in Figure 5.

L./H/5651-7

FIGURE 5. Power Supply Connections

\section*{Applications Information}

\section*{SIGNAL CONNECTIONS}

The input signals should be connected as shown in Figure 6. To minimize errors, \(\mathrm{R}_{\mathrm{S}}(+), \mathrm{R}_{\mathrm{S}}(-)\) and \(\mathrm{R}_{\mathrm{CM}}\) should be kept as small as possible.
The output connections are also shown in Figure 6. The feedback leads should be kept short as should the ground sense in order to minimize lead resistance and parasitic capacitance.

\section*{OFFSET AND GAIN ADJUSTMENTS}

Special care must be taken when using external offset adjustment. Since the LH0084 is a 2-stage amplifier with each stage contributing offset errors, and the amplifier presumably is used at several different gains, it is important to realize that the offsets of both the 1st and the 2nd stages must be nulled to maintain zero offset referred to output (RTO) at all gain settings.
In general, it is recommended that the input stage offset ( \(V_{\text {IOS }}\) ) be adjusted with a potentiometer as shown in Figure 7. The output stage offset ( \(\mathrm{V}_{\mathrm{OOS}}\) ) is ideally adjusted at a subsequent gain stage (i.e. sample-and-hold or A-to-D converter), but if this is impractical, it may also be done as shown in Figure 7.

Recommended offset adjust procedure is as follows: Initially set both pots to center positions and short both inputs of the LH0084 to ground.
a) Set the input stage gain to 1 (pull D1 and DO low). Measure the output voltage, \(\mathrm{V}_{\text {OUT1 }}\).
b) Set the input stage gain to 10 (pull D1 and D0 high). Measure the new output voltage, \(\mathrm{V}_{\text {OUT2 }}\).
c) Calculate the portion of \(\mathrm{V}_{\text {OUT2 }}\) contributed by the output stage offset per the equation:
\[
\begin{equation*}
\mathrm{V}_{\mathrm{OOS}}=\frac{1}{9}\left(10 \cdot \mathrm{~V}_{\text {OUT } 1}-\mathrm{V}_{\mathrm{OUT} 2}\right) \tag{4}
\end{equation*}
\]
d) While maintaining an input stage gain of 10, adjust the input offset voltage ( \(\mathrm{V}_{1 \mathrm{OS}}\) ) potentiometer until the output voltage is equal to the voltage calculated in Equation (4).
e) Change the input back to a gain of 1 and adjust the output offset voltage (VOOS) potentiometer until the output voltage is zero.


FIGURE 6. Signal Connections


TL/H/5651-8
FIGURE 7. Offset Adjust Circuit

\section*{Applications Information (Continued)}

An alternate offset adjust scheme is shown in Figure 8. The offset should be rezeroed after each time the gain is changed or when the op amp integrator drift warrants a new zero pulse. An additional advantage of this adjustment technique is that it can also be used to cancel out offset voltage drift and common-mode voltage error contributions.
External gain adjustment is generally discouraged since gain accuracy can be optimized for one gain setting only. If gain adjustment is required, however, it should be done at a subsequent gain stage.
ground. The device interfaces directly to TTL and, with pulldown resistors, to CMOS.
Interfacing with microprocessors will usually require a latch. A circuit using full 6 -bit wide address decode and write strobe is shown in Figure 9.

\section*{REMOTE OUTPUT SENSE}

The feedback resistors of the LH0084 can be connected directly at the load in order to eliminate errors due to lead resistance (Figure 10).

\section*{LOGIC CONNECTIONS}

The digital inputs D1 and D0 are referenced to the digital


FIGURE 8. Auto Zero Circuit


FIGURE 9. Typical Microprocessor Interface


\section*{Applications Information (Continued)}

Also, a unity gain buffer, such as the LHOO33, may be included in the feedback loop for increased current drive capability as shown in Figure 11.

The output sense feature can also be used in other ways such as output offset, Figure 12, or current source output, Figure 13.


FIGURE 11. Buffered Output Connection


FIGURE 12. Output Offset Connection


TL/H/5651-10
FIGURE 13. Output Current Source Connection

\section*{Applications}

The LH0084 is ideal for application in increased dynamic range \(A\)-to-D converters, test systems, process control, and multi-channel data acquisition system. Figure 14 shows the device used in a typical data acquisition system.
A software offset and gain error correction scheme is shown in Figure 15. By first selecting a multiplexer input con-
nected to analog ground, and then selecting a channel connected to a reference of known value, the overall system gain and offset errors can be calculated. For all subsequent readings, offset and gain corrections can be made mathematically by solving a simple first-order equation in software.


FIGURE 14. Typical Data Acquisition System

\section*{Applications (Continued)}


TL/H/5651-12
FIGURE 15. Software System Offset and Gain Calibration Circuit

\section*{Definition of Terms}

Input Offset Voltage, VIOS: The voltage which must be applied to the inputs to force the output of the input stage to OV . \(\mathrm{V}_{\text {IOS }}\) can be calculated by measuring \(\mathrm{V}_{\mathrm{OS}}\) (RTO) at input stage gains of 1 and 10 and using the following equation:
\[
V_{\mathrm{IOS}}=\frac{1}{9}\left(\left.V_{\mathrm{OS}}\right|_{A V}=10-\left.V_{O S}\right|_{A V}=1\right)
\]
where:
\[
\begin{aligned}
& \left.V_{O S}\right|_{A_{V}=10}=\text { Overall offset }(R T O) \text { for } A_{V}=10 \\
& \left.V_{O S}\right|_{A V=1}=\text { Overall offset (RTO) for } A_{V}=1
\end{aligned}
\]

Input Offset Current, los: The difference in the currents into the 2 analog input terminals at OV .
Input Bias Current, \(\mathrm{I}_{\mathrm{B}}\) : The average of the currents into the 2 analog input terminals at 0 V .
Input Resistance, \(\mathbf{R}_{\mathbf{I N}}\) : Common-mode input resistance is the change in input voltage range divided by the change in input bias current with both analog inputs at the same voltage. Differential input resistance is the change in input voltage at one input terminal divided by the change in input current at the other input terminal which is kept still at OV .
Input Voltage Range, \(\mathbf{V}_{\mathbf{I N}}\) : The voltage range for which the device is operational.
Common-Mode Rejection Ratio, CMRR: The ratio of the input common-mode voltage range to the change in input offset voltage over this range.
Power Supply Rejection Ratio, PSRR: The ratio of the specified change in supply voltage to the change in input offset voltage over this range.
Voltage Gain, \(\mathbf{A}_{\mathbf{V}}\) : The ratio of output voltage change to the input voltage change producing it.
Gain Error: The deviation in percent between the ideal voltage gain and the value obtained when the device is configured for that gain.

Gain Non-Linearity: The deviation of the gain from a straight line drawn through the end-points expressed as a percent of full-scale ( 10 V for operation with \(\pm 15 \mathrm{~V}\) supply). For testing purposes it is the difference between positive swing gain ( 0 V to 10 V ) and average gain ( -10 V to 10 V ) or between negative swing gain ( 0 V to -10 V ) and average gain.
Output Stage Offset Voltage, Voos: The voltage which must be applied to the input of the output stage for the output to be forced to OV . \(\mathrm{V}_{\mathrm{OOS}}\) can be calculated by measuring \(\mathrm{V}_{\mathrm{OS}}\) (RTO) at input stage gains of 1 and 10 and applying the following equation:
\[
V_{O O S}=\frac{1}{9}\left(\left.10 \cdot V_{O S}\right|_{A V}=1-\left.V_{O S}\right|_{A V}=10\right)
\]
where:
\(\mathrm{V}_{\mathrm{OS}} \mathrm{A}_{\mathrm{A}}={ }_{1}=\) Overall offset (RTO) for \(A_{V}=1\)
\(\left.V_{\text {Osl }}\right|_{A V}={ }_{10}=\) Overall offset (RTO) for \(A_{V}=10\)
Offset Voltage (Referred to Output), \(\mathbf{V}_{\text {OS(RTO) }}\) : The output voltage when both inputs are connected to \(0 \mathrm{~V} . \mathrm{V}_{\mathrm{OS}}\) is composed of input offset voltage, \(\mathrm{V}_{10 \mathrm{~S}}\), and output offset voltage, \(\mathrm{V}_{\mathrm{OOS}}\), and is a function of amplifier gain. The overall offset voltage is given by:
\[
V_{O S(R T O)}=A_{V(2)}\left(A_{V(1)} V_{I O S}+V_{O O S}\right)
\]
where:
\(\mathrm{V}_{\text {IOS }}=\) Input offset voltage
\(\mathrm{V}_{\mathrm{OOS}}=\) Output stage offset voltage
\(A_{V(1)}=\) Input state gain
\(A_{V(2)}=\) Output stage gain

\section*{Definition of Terms (Continued)}

Output Voltage Swing, \(\mathrm{V}_{\mathrm{O}}\) : The peak output voltage swing referenced to ground into specified load.
Output Short-Circuit Current, Io: The current supplied by the device with the output connected directly to ground.
Output Resistance, \(r_{0}\) : The ratio of change in output voltage to change in output current around zero output.
Supply Voltage Range, \(\mathbf{V}_{\mathbf{s}}\) : The supply voltage range for which the device is operational.
Supply Current, \(\mathrm{I}_{\mathbf{s}}\) : The current required from the supply to operate the device with zero load and with the analog as well as the digital inputs at OV .
Power Dissipation, \(\mathrm{P}_{\mathrm{D}}\) : The power dissipated in the device with zero load and with the analog as well as the digital inputs at 0 V .
Digital "1" Input Voltage, \(\mathbf{V}_{\mathbf{I H}}\) : Minimum voltage required at the digital input to guarantee a high logic state.
Digital " 0 " Input Voltage, \(\mathrm{V}_{\mathrm{IL}}\) : Maximum voltage required at the digital input to guarantee a low logic state.
Digital "1" Input Current, \(\mathrm{I}_{\mathrm{H}}\) : The current into a digital input at specified logic level.
Digital " 0 " Input Current, \(\mathrm{I}_{\mathrm{L}}\) : The current into a digital input at specified logic level.
Average Input Offset Voltage Drift, \(\Delta \mathbf{V}_{\mathbf{I O S}} / \Delta \mathrm{T}\) : The ratio of input offset voltage change from \(25^{\circ} \mathrm{C}\) to either temperature extreme divided by the temperature range.
Average Output Offset Voltage Drift, \(\Delta \mathbf{V}_{\text {Oos }} / \Delta \mathrm{T}\) : The ratio of output offset voltage change from \(25^{\circ} \mathrm{C}\) to either temperature extreme divided by the temperature range.

Average Gain Temperature Coefficient, \(\Delta \mathbf{A}_{\mathbf{v}} / \Delta \mathrm{T}\) : The ratio of change in gain from \(25^{\circ} \mathrm{C}\) to either temperature extreme divided by the temperature range.
Small Signal Bandwidth, BW: The frequency at which the device gain changes from the low frequency gain by a specified amount.

Power Bandwidth, PBW: Maximum frequency for which the output swing is a large signal sinewave without noticeable distortion.
Slew Rate, SR: The internally limited rate of change in output voltage with a large amplitude step function applied at the input.
Settling Time, \(\mathbf{t}_{\mathbf{s}}\) : The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.
Gain Switching Time: The time between the initiation of a gain logic change and the time when the final gain switches are closed. It includes overdrive recovery time, but not settling to final value.
Equivalent Input Noise Voltage, \(\mathrm{E}_{\mathrm{N}}\) : The rms of peak noise voltage referred to the input (RTI) over a specified frequency band.
Equivalent Input Noise Current, \(\mathbf{I}_{\mathrm{N}}\) : The rms of peak noise current referred to the input (RTI) over a specified frequency band.

\section*{LM221/LM321/LM321A Precision Preamplifiers}

\section*{General Description}

The LM121 series are precision preamplifiers designed to operate with general purpose operational amplifiers to drastically decrease dc errors. Drift, bias current, common mode and supply rejection are more than a factor of 50 better than standard op amps alone. Further, the added dc gain of the LM121 decreases the closed loop gain error.
The LM121 series operates with supply voltages from \(\pm 3 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\) and has sufficient supply rejection to operate from unregulated supplies. The operating current is programmable from \(5 \mu \mathrm{~A}\) to \(200 \mu \mathrm{~A}\) so bias current, offset current, gain and noise can be optimized for the particular application while still realizing very low drift. Super-gain transistors are used for the input stage so input error currents are lower than conventional amplifiers at the same operating current. Further, the initial offset voltage is easily nulled to zero.

The extremely low drift of the LM121 will improve accuracy on almost any precision dc circuit. For example, instrumentation amplifier, strain gauge amplifiers and thermocouple amplifiers now using chopper amplifiers can be made with
the LM121. The full differential input and high commonmode rejection are another advantage over choppers. For applications where low bias current is more important than drift, the operating current can be reduced to low values. High operating currents can be used for low voltage noise with low source resistance. The programmable operating current of the LM121 allows tailoring the input characteristics to match those of specialized op amps.
The LM221 is specified over a \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) range and the LM321 over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range.

\section*{Features}
- Guaranteed drift of LM321A-0.2 \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
- Guaranteed drift of LM221 series-1 \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
- Offset voltage less than 0.4 mV
- Bias current less than 10 nA at \(10 \mu \mathrm{~A}\) operating current
- CMRR 126 dB minimum
- 120 dB supply rejection

■ Easily nulled offset voltage

\section*{Typical Applications}

Thermocouple Amplifier with Cold Junction Compensation


\section*{Absolute Maximum Ratings}
\begin{tabular}{lr} 
Supply Voltage & \(\pm 20 \mathrm{~V}\) \\
Power Dissipation (Note 1) & 500 mW \\
Differential Input Voltage (Notes 2 and 3) & \(\pm 15 \mathrm{~V}\) \\
Input Voltage (Note 3) & \(\pm 15 \mathrm{~V}\)
\end{tabular}
\begin{tabular}{lr} 
LM321A & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 10 sec. ) & \(300^{\circ} \mathrm{C}\) \\
ESD rating to be determined. &
\end{tabular}

Electrical Characteristics (Note 4) LM321A
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM321A} & \multirow{2}{*}{Units} \\
\hline & & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 6.4 \mathrm{k} \leq \mathrm{R}_{\text {SET }} \leq 70 \mathrm{k}\) & & 0.2 & 0.4 & mV \\
\hline Input Offset Current & \[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
\mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
\mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{gathered}
\] & & 0.3 & \[
\begin{gathered}
0.5 \\
5
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA} \\
& \hline
\end{aligned}
\] \\
\hline Input Bias Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
& \hline
\end{aligned}
\] & & \[
\begin{gathered}
5 \\
50
\end{gathered}
\] & \[
\begin{gathered}
15 \\
150
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input Resistance & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{aligned}
\] & \[
\begin{gathered}
2 \\
0.2 \\
\hline
\end{gathered}
\] & 8 & & \[
\begin{aligned}
& \mathrm{M} \Omega \\
& \mathrm{M} \Omega
\end{aligned}
\] \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\text {SET }}=70 \mathrm{k}\) & & 0.8 & 2.2 & mA \\
\hline Input Offset Voltage & \(6.4 \mathrm{k} \leq \mathrm{R}_{\text {SET }} \leq 70 \mathrm{k}\) & & 0.5 & 0.65 & mV \\
\hline Input Bias Current & \[
\begin{aligned}
& R_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{aligned}
\] & & \[
\begin{gathered}
15 \\
150 \\
\hline
\end{gathered}
\] & \[
\begin{array}{r}
25 \\
250 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA} \\
& \hline
\end{aligned}
\] \\
\hline Input Offset Current & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
& \hline
\end{aligned}
\] & & \[
\begin{gathered}
0.5 \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
1 \\
10
\end{gathered}
\] & \begin{tabular}{l}
nA \\
nA
\end{tabular} \\
\hline Input Offset Current Drift & \(\mathrm{R}_{\text {SET }}=70 \mathrm{k}\) & & 3 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Average Temperature & \(\mathrm{R}_{S} \leq 200 \Omega, 6.4 \mathrm{k} \leq \mathrm{R}_{\text {SET }} \leq 70 \mathrm{k}\) & & & & \\
\hline Coefficient of Input Offset Voltage & Offset Voltage Nulled & & 0.07 & 0.2 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Long Term Stability & & & 3 & & \(\mu \mathrm{V} / \mathrm{yr}\) \\
\hline Supply Current & & & 1 & 3.5 & mA \\
\hline Input Voltage Range & \[
\begin{gathered}
\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \text { (Note } 5 \text { ) } \\
\mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
\mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 13 \\
+7,-13 \\
\hline
\end{gathered}
\] & & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Common-Mode Rejection Ratio & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& 126 \\
& 120 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 140 \\
& 130 \\
& \hline
\end{aligned}
\] & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Supply Voltage Rejection Ratio & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{aligned}
\] & \[
\begin{aligned}
& 118 \\
& 114
\end{aligned}
\] & \[
\begin{aligned}
& 126 \\
& 120
\end{aligned}
\] & & \[
\mathrm{dB}
\]
\[
\mathrm{dB}
\] \\
\hline Voltage Gain & \[
\begin{gathered}
T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k}, \\
\mathrm{R}_{\mathrm{L}}>3 \mathrm{M} \Omega
\end{gathered}
\] & 12 & 20 & & V/V \\
\hline Noise & \(\mathrm{R}_{\text {SET }}=70 \mathrm{k}, \mathrm{R}_{\text {SOURCE }}=0\) & & 8 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM321A is \(85^{\circ} \mathrm{C}\). For operating at elevated temperature, devices in teh TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. For the flat package, the derating is based on a thermal resistance of \(185^{\circ} \mathrm{C} / \mathrm{W}\) when mounted on a \(1 / 6\) inch thick epoxy glass board with ten, 0.03 inch wide, 2 ounce copper conductors. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient.
Note 2: The inputs are shunted with back-to-back diodes in series with a \(500 \Omega\) resistor for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs.
Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: These specifications apply for \(\pm 5 \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), unless otherwise specified. With the LM221A, however all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\), and for the LM321A the specifications apply over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range.
Note 5: External precision resistor - \(0.1 \%\) - can be placed from pins 1 and 8 to 7 increase positive common-mode range.

\section*{Absolute Maximum Ratings}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage & \(\pm 20 \mathrm{~V}\) \\
Power Dissipation (Note 1) & 500 mW \\
Differential Input Voltage (Notes 2 and 3) & \(\pm 15 \mathrm{~V}\) \\
Input Voltage (Note 3) & \(\pm 15 \mathrm{~V}\)
\end{tabular}

Operating Temperature Range
LM221
LM321, LM321A
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Storage Temperature Range \(\quad-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 10 sec .) \(260^{\circ} \mathrm{C}\)
ESD rating to be determined.
\(\pm 15 \mathrm{~V}\)
Electrical Characteristics (Note 4) LM221, LM321
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM221} & \multicolumn{3}{|c|}{LM321} & \multirow[t]{2}{*}{Units} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Offset Voltage & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 6.4 \mathrm{k} \leq \mathrm{R}_{\text {SET }} \leq 70 \mathrm{k}\) & & & 0.7 & & & 1.5 & mV \\
\hline Input Offset Current & \[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
\mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
\mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{gathered}
\] & & & \[
\begin{gathered}
1 \\
10
\end{gathered}
\] & & & \[
\begin{gathered}
2 \\
20
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input Bias Current & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{aligned}
\] & & & \[
\begin{gathered}
10 \\
100
\end{gathered}
\] & & & \[
\begin{gathered}
18 \\
180
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input Resistance & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k}
\end{aligned}
\] & \[
\begin{gathered}
4 \\
0.4
\end{gathered}
\] & & & \[
\begin{gathered}
2 \\
0.2
\end{gathered}
\] & & & \[
\begin{aligned}
& \mathrm{M} \Omega \\
& \mathrm{M} \Omega
\end{aligned}
\] \\
\hline Supply Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\text {SET }}=70 \mathrm{k}\) & & & 1.5 & & & 2.2 & mA \\
\hline Input Offset Voltage & \(6.4 \mathrm{k} \leq \mathrm{R}_{\text {SET }} \leq 70 \mathrm{k}\) & & & 1.0 & & & 2.5 & mV \\
\hline Input Bias Current & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
& \hline
\end{aligned}
\] & & & \[
\begin{gathered}
30 \\
300 \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
28 \\
280 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Input Offset Current & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
& \hline
\end{aligned}
\] & & & \[
\begin{gathered}
3 \\
30 \\
\hline
\end{gathered}
\] & & & \[
\begin{gathered}
4 \\
40
\end{gathered}
\] & nA
nA \\
\hline Input Offset Current Drift & \(\mathrm{R}_{\text {SET }}=70 \mathrm{k}\) & & 3 & & & 3 & & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Average Temperature Coefficient of Input Offset Voltage & \[
\mathrm{R}_{\mathrm{S}} \leq 200 \Omega, 6.4 \mathrm{k} \leq \mathrm{R}_{\mathrm{SET}} \leq 70 \mathrm{k}
\] Offset Voltage Nulled & & & 1 & & & 1 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Long Term Stability & & & 5 & & & 5 & & \(\mu \mathrm{V} / \mathrm{yr}\) \\
\hline Supply Current & & & & 2.5 & & & 3.5 & mA \\
\hline Input Voltage Range & \[
\begin{gathered}
\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},(\text { Note } 5) \\
\mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
\mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 13 \\
+7,-13 \\
\hline
\end{gathered}
\] & & & \[
\begin{array}{r} 
\pm 13 \\
+7,-13 \\
\hline
\end{array}
\] & & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] \\
\hline Common-Mode Rejection Ratio & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 120 \\
& 114 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 114 \\
& 114 \\
& \hline
\end{aligned}
\] & & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Supply Voltage Rejection Ratio & \[
\begin{aligned}
& R_{S E T}=70 \mathrm{k} \\
& \mathrm{R}_{\mathrm{SET}}=6.4 \mathrm{k} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 120 \\
& 114 \\
& \hline
\end{aligned}
\] & & & \[
\begin{aligned}
& 114 \\
& 114 \\
& \hline
\end{aligned}
\] & & & \begin{tabular}{l}
dB \\
dB
\end{tabular} \\
\hline Voltage Gain & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{SET}}=70 \mathrm{k}, \\
& \mathrm{R}_{\mathrm{L}}>3 \mathrm{M} \Omega
\end{aligned}
\] & 16 & & & 12 & & & V/V \\
\hline Noise & \(\mathrm{R}_{\text {SET }}=70 \mathrm{k}, \mathrm{R}_{\text {SOURCE }}=0\) & & 8 & & & 8 & & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline
\end{tabular}

Note 1: The maximum junction temperature of the LM221 is \(100^{\circ} \mathrm{C}\). The maximum junction temperature of the LM321 is \(85^{\circ} \mathrm{C}\). For operating at elevated temperature, devices in the TO-5 package must be derated based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\), junction to ambient, or \(45^{\circ} \mathrm{C} / \mathrm{W}\), junction to case. For the flat package, the derating is based on a thermal resistance of \(185^{\circ} \mathrm{C} / \mathrm{W}\) when mounted on a \(1 / 6\) inch thick epoxy glass board with ten, 0.03 inch wide, 2 ounce copper conductors. The thermal resistance of the dual-in-line package is \(100^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient.
Note 2: The inputs are shunted with back-to-back diodes in series with a \(500 \Omega\) resistor for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs.
Note 3: For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
Note 4: These specifications apply for \(\pm 5 \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), unless otherwise specified. With the LM221, however all temperature specifications are limited to \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\), and for the LM321 the specifications apply over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range.
Note 5: External precision resistor - \(0.1 \%\) _ can be placed from pins 1 and 8 to 7 increase positive common-mode range.

\section*{Frequency Compensation}

\section*{UNIVERSAL COMPENSATION}

The additional gain of the LM321 preamplifier when used with an operational amplifier usually necessitates additional frequency compensation. When the closed loop gain of the op amp with the LM321 is less than the gain of the LM321 alone, more compensation is needed. The worst case situation is when there is \(100 \%\) feedback-such as a voltage follower or integrator-and the gain of the LM321 is high. When high closed loop gains are used-for example \(A_{V}=\) 1000 -and only an addition gain of 200 is inserted by the LM321, the frequency compensation of the op amp will usually suffice.
The frequency compensation shown here is designed to operate with any unity-gain stable op amp. Figure 1 shows the basic configuration of frequency stabilizing network. In operation the output of the LM321 is rendered single ended by a \(0.01 \mu \mathrm{~F}\) bypass capacitor to ground. Overall frequency compensation then is achieved by an integrating capacitor around the op amp.
\[
\begin{aligned}
& \text { Bandwidth at unity-gain } \cong \frac{12}{2 \pi R_{\mathrm{SET}} \mathrm{C}} \\
& \text { for } 0.5 \mathrm{MHz} \text { bandwidth } \mathrm{C}=\frac{4}{10^{6} \mathrm{R}_{\mathrm{SET}}}
\end{aligned}
\]

For use with higher frequency op amps such as the LM118 the bandwidth may be increased to about 2 MHz .
If the closed loop gain is greater than unity, " C " may be decreased to:
\[
C=\frac{4}{10^{6} A_{C L} R_{S E T}}
\]

\section*{ALTERNATE COMPENSATION}

The two compensation capacitors can be made equal for improved power supply rejection. In this case the formula for the compensation capscitor is:
\[
C=\frac{8}{10^{6} A_{C L} R_{S E T}}
\]


FIGURE 1. Low Drift Op Amp Using the LM321A as a Preamp

Typical Applications (Continued)
Gain of \(\mathbf{1 0 0 0}\) Instrumentation Amplifier \(\ddagger\)


High Speed* Inverting Amplifier with Low Drift


Medium Speed* General Purpose Amplifier


Typical Applications (Continued)
Increased Common-Mode Range at High Operating Currents


TL/H/7769-6

\section*{Connection Diagram}


TL/H/7769-7
Top View
Note: Pin 4 connected to case.
Order Number LM221H, LM321H or LM321AH See NS Package Number H08C
Note: Outputs are inverting from the input of the same number.


Typical Performance Characteristics


Positive Power Supply Rejection


Input Noise Current


Set Resistor and Set Current



Negative Power Supply Rejection


Voltage Drift


Set Current





Common-Mode Limits


TL/H/7769-9

Typical Performance Characteristics (Continued)


Supply Current




Common-Mode Rejection Ratio


TL/H/7769-10

National
Semiconductor Corporation

\section*{LM363 Precision Instrumentation Amplifier}

\section*{General Description}

The LM363 is a monolithic true instrumentation amplifier. It requires no external parts for fixed gains of 10,100 and 1000. High precision is attained by on-chip trimming of offset voltage and gain. A super-beta biopolar input stage gives very low input bias current and voltage noise, extremely low offset voltage drift, and high common-mode rejection ratio. A new two-stage amplifier design yields an open loop gain of \(10,000,000\) and a gain bandwidth product of 30 MHz , yet remains stable for all closed loop gains. The LM363 operates with supply voltages from \(\pm 5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) with only 1.5 mA current drain.
The LM363's low voltage noise, low offset voltage and offset voltage drift make it ideal for amplifying low-level, lowimpedance transducers. At the same time, its low bias current and high input impedance (both common-mode and differential) provide excellent performance at high impedance levels. These features, along with its ultra-high com-mon-mode rejection, allow the LM363 to be used in the most demanding instrumentation amplifier applications, replacing expensive hybrid, module or multi-chip designs. Because the LM363 is internally trimmed, precision external resistors and their associated errors are eliminated.
The 16 -pin dual-in-line package provides pin-strappable gains of 10,100 or 1000 . Its twin differential shield drivers
eliminate bandwidth loss due to cable capacitance. Compensation pins allow overcompensation to reduce bandwidth and output noise, or to provide greater stability with capacitive loads. Separate output force, sense and reference pins permit gains between 10 and 10,000 to be programmed using external resistors.
On the 8-pin TO-5 package, gain is internally set at 10, 100 or 500 but may be increased with external resistors. The shield driver and offset adjust pins are omitted on the 8-pin versions.
The LM363 is rated for \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{Features}
- Offset and gain pretrimmed
- \(12 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) input noise ( \(\mathrm{G}=500 / 1000\) )
- 130 dB CMRR tyical \((G=500 / 1000)\)

■ 2 nA bias current typical
- No external parts required
- Dual shield drivers
- Available at \(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) maximum drift
- Can be used as a high performance op amp

■ Low supply current ( 1.5 mA typ)

\section*{Typical Connections}


TL/H/5609-1


\section*{Connection Diagrams}


\footnotetext{
Order Number LM363H-10, LM363H-100 or LM363H-500 See NS Package Number H08C
}

Absolute Maximum Ratings (Notes 3 and 9 ) If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage & \(\pm 18 \mathrm{~V}\) \\
Differential Input Voltage & \(\pm 10 \mathrm{~V}\) \\
Input Current & \(\pm 20 \mathrm{~mA}\)
\end{tabular}

Input Voltage
Reference and Sense Voltage
Lead Temp. (Soldering, 10 sec .)
ESD rating to be determined.

LM363 Electrical Characteristics (Notes 5 and 6 )
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM363} & \multirow[b]{2}{*}{Units} \\
\hline & & Typ & Tested Limit (Note 7) & Design Limit (Note 8) & \\
\hline \multicolumn{6}{|l|}{FIXED GAIN (8-PIN)} \\
\hline Input Offset Voltage & \[
\begin{aligned}
& \mathrm{G}=500 \\
& \mathrm{G}=100 \\
& \mathrm{G}=10
\end{aligned}
\] & \[
\begin{aligned}
& 30 \\
& 50 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 100 \\
& 200 \\
& 2.0 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
300 \\
600 \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mu V \\
& \mu V \\
& \mathrm{mV}
\end{aligned}
\] \\
\hline Input Offset Voltage Drift & \[
\begin{aligned}
& \mathrm{G}=500 \\
& \mathrm{G}=100 \\
& \mathrm{G}=10
\end{aligned}
\] & \[
\begin{gathered}
1 \\
2 \\
20
\end{gathered}
\] & & \[
\begin{gathered}
4 \\
8 \\
75
\end{gathered}
\] & \[
\begin{aligned}
& \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\
& \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
& \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Gain Error ( \(\pm 10 \mathrm{~V}\) Swing, \(2 \mathrm{k} \Omega\) Load) & \[
\begin{aligned}
& G=500 \\
& G=100 \\
& G=10
\end{aligned}
\] & \[
\begin{gathered}
0.1 \\
0.05 \\
0.05
\end{gathered}
\] & \[
\begin{aligned}
& 0.5 \\
& 0.5 \\
& 0.5
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 0.7 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \% \\
& \%
\end{aligned}
\] \\
\hline \multicolumn{6}{|l|}{PROGRAMMABLE GAIN (16-PIN)} \\
\hline Input Offset Voltage & \[
\begin{aligned}
& G=1000 \\
& G=100 \\
& G=10
\end{aligned}
\] & \[
\begin{gathered}
50 \\
100 \\
1
\end{gathered}
\] & \[
\begin{gathered}
200 \\
400 \\
3
\end{gathered}
\] & \[
\begin{gathered}
400 \\
800 \\
7
\end{gathered}
\] & \[
\begin{aligned}
& \mu V \\
& \mu V \\
& m V
\end{aligned}
\] \\
\hline Input Offset Voltage Drift & \[
\begin{aligned}
& G=1000 \\
& G=100 \\
& G=10
\end{aligned}
\] & \[
\begin{gathered}
1 \\
2 \\
10
\end{gathered}
\] & & \[
\begin{gathered}
5 \\
10 \\
100
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Gain Error ( \(\pm 10 \mathrm{~V}\) Swing, \(2 \mathrm{k} \Omega\) Load) & \[
\begin{aligned}
& G=1000 \\
& G=100 \\
& G=10
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0.1 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 2.5 \\
& 0.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 3.0 \\
& 0.7 \\
& 1.7
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \% \\
& \% \\
& \hline
\end{aligned}
\] \\
\hline \multicolumn{6}{|l|}{FIXED GAIN AND PROGRAMMABLE} \\
\hline Gain Temperature Coefficient & \[
\begin{aligned}
& G=1000 \\
& G=500 \\
& G=100,10
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 20 \\
& 10
\end{aligned}
\] & & & \begin{tabular}{l}
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline Gain Non-Linearity ( \(\pm 10 \mathrm{~V}\) Swing, \(2 \mathrm{k} \Omega\) Load) & \[
\begin{aligned}
& G=10,100 \\
& G=500,1000
\end{aligned}
\] & \[
\begin{aligned}
& 0.01 \\
& 0.01 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.03 \\
& 0.05 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.04 \\
& 0.06 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \% \\
& \%
\end{aligned}
\] \\
\hline
\end{tabular}

LM363 Electrical Characteristics (Continued) (Notes 5 and 6)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM363} & \multirow[b]{2}{*}{Units} \\
\hline & & Typ & Tested Limit (Note 7) & Design Limit (Note 8)
(note o) & \\
\hline Common-Mode Rejection Ratio ( \(-11 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 13 \mathrm{~V}\) ) & \[
\begin{aligned}
& G=1000,500 \\
& G=100 \\
& G=10
\end{aligned}
\] & \[
\begin{aligned}
& 130 \\
& 120 \\
& 105
\end{aligned}
\] & \[
\begin{gathered}
114 \\
94 \\
90
\end{gathered}
\] & \[
\begin{gathered}
104 \\
84 \\
80
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline Positive Supply Rejection Ratio (5V to 15V) & \[
\begin{aligned}
& G=1000,500 \\
& G=100 \\
& G=10
\end{aligned}
\] & \[
\begin{aligned}
& 130 \\
& 120 \\
& 100
\end{aligned}
\] & \[
\begin{gathered}
110 \\
100 \\
85
\end{gathered}
\] & \[
\begin{gathered}
100 \\
95 \\
78
\end{gathered}
\] & \begin{tabular}{l}
dB \\
dB \\
dB
\end{tabular} \\
\hline Negative Supply Rejection Ratio ( -5 V to -15 V ) & \[
\begin{aligned}
& G=1000,500 \\
& G=100 \\
& G=10
\end{aligned}
\] & \[
\begin{gathered}
120 \\
106 \\
86 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
100 \\
85 \\
70 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 90 \\
& 75 \\
& 60
\end{aligned}
\] & \begin{tabular}{l}
dB \\
dB \\
dB
\end{tabular} \\
\hline Input Bias Current & & 2 & 10 & 20 & nA \\
\hline Input Offset Current & & 1 & 3 & 5 & nA \\
\hline Common-Mode Input Resistance & & 100 & 8 & & G \(\Omega\) \\
\hline Differential Mode Input Resistance & \[
\begin{aligned}
& \mathrm{G}=1000,500 \\
& \mathrm{G}=100 \\
& \mathrm{G}=10
\end{aligned}
\] & \[
\begin{gathered}
0.2 \\
2 \\
20 \\
\hline
\end{gathered}
\] & & & \[
\begin{aligned}
& \mathrm{G} \Omega \\
& \mathrm{G} \Omega \\
& \mathrm{G} \Omega \\
& \hline
\end{aligned}
\] \\
\hline Input Offset Current Change & \(-11 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 13 \mathrm{~V}\) & 20 & 100 & 300 & \(\mathrm{pa} / \mathrm{V}\) \\
\hline Reference and Sense Resistance & \begin{tabular}{l}
Min \\
Max
\end{tabular} & 50 & \[
\begin{aligned}
& 30 \\
& 80 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 27 \\
& 83
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{k} \Omega \\
& \mathrm{k} \Omega \\
& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline Open Loop Gain & \(\mathrm{G}_{\mathrm{CL}}=1000,500\) & 10 & 1 & & \(\mathrm{V} / \mu \mathrm{V}\) \\
\hline Supply Current & \begin{tabular}{l}
Positive \\
Negative
\end{tabular} & \[
\begin{aligned}
& 1.2 \\
& 1.6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 2.8
\end{aligned}
\] & \[
\begin{array}{r}
3.0 \\
2.8 \\
\mathbf{3 . 4} \\
\hline
\end{array}
\] & \begin{tabular}{l}
mA \\
mA \\
mA
\end{tabular} \\
\hline
\end{tabular}

Note 1: These conditions apply unless otherwise noted; \(\mathrm{V}^{+}=\mathrm{V}^{-}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\), reference pin grounded, sense pin connected to output and \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\).
Note 2: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range is \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) for the LM 363 .
Note 3: Guaranteed and \(100 \%\) production tested.
Note 4: Guaranteed but not \(100 \%\) tested. These limits are not used in determining outgoing quality levels.
Note 5: Maximum rated junction temperature is \(100^{\circ} \mathrm{C}\) for the LM363. Thermal resistance, junction to ambient, is \(150^{\circ} \mathrm{C} / \mathrm{W}\) for the \(\mathrm{TO}-99(\mathrm{H})\) package and \(100^{\circ} \mathrm{C} / \mathrm{W}\) for the ceramic DIP (D).

Typical Performance Characteristics \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Fixed Gain and Programmable } & \multirow{2}{*}{ Units } \\
\cline { 2 - 4 } & \(1000 / 500\) & 100 & 10 & \\
\hline Input Voltage Noise, rms, 1 kHz & 12 & 18 & 90 & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline Input Voltage Noise (Note 6) & 0.4 & 1.5 & 10 & \(\mu \mathrm{Vp}-\mathrm{p}\) \\
\hline Input Current Noise, rms, 1 kHz & 0.2 & 0.2 & 0.2 & \(\mathrm{pA} / \sqrt{ } \mathrm{Hz}\) \\
\hline Input Current Noise (Note 6) & 40 & 40 & 40 & \(\mathrm{pAp}-\mathrm{p}\) \\
\hline Bandwidth & 30 & 100 & 200 & kHz \\
\hline Slew Rate & 1 & 0.36 & 0.24 & \(\mathrm{~V} / \mu \mathrm{S}\) \\
\hline Settling Time, 0.1\% of 10V & 70 & 25 & 20 & \(\mu \mathrm{~S}\) \\
\hline Offset Voltage Warm-Up Drift (Note 7) & 5 & 15 & 50 & \(\mu \mathrm{~V}\) \\
\hline Offset Voltage Stability (Note 8) & 5 & 10 & 100 & \(\mu \mathrm{~V}\) \\
\hline Gain Stability (Note 8) & 0.01 & 0.005 & 0.05 & \(\%\) \\
\hline
\end{tabular}

Note 6: Measured for 100 seconds in a 0.01 Hz to 10 Hz bandwidth.
Note 7: Measured for 5 minutes in still air, \(\mathrm{V}^{+}=\mathrm{V}^{-}=-15 \mathrm{~V}\). Warm-up drift is proportionally reduced at lower supply voltages.
Note 8: Change in 1000 hours of operation at \(125^{\circ} \mathrm{C}\) ambient.


Output Swing Referred to Supplies


Supply Current vs Supply Voltage


Supply Current vs Temperature


Input Bias Current vs


Input Offset Current vs Temperature


TL/H/5609-3











TL/H/5609-4

\section*{Typical Performance Characteristics}


CMRR with Unbalanced
Source Resistance





CMRR with Unbalanced
Source Resistance



CMRR with Unbalanced
Source Resistance



CMRR with Unbalanced Source Resistance



CMRR with Unbalanced
Source Resistance


Typical Performance Characteristics


Simplified Schematic (pin numbers in parentheses are for 8-pin package)


TL/H/5609-7

\section*{Theory of Operation}

Referring to the Simplified Schematic, it can be seen that the input voltage is applied across the bases of Q1 and Q2 and appears between their emitters. If \(\mathrm{R}_{\mathrm{E} 1-2}\) is the resistance across these emitters, a differential current equal to \(V_{I N} / R_{E 1-2}\) flows from Q1's emitter to Q2's. The second stage amplifier shown maintains Q1 and Q2 at equal collector currents by negative feedback to Q4. The emitter currents of Q3 and Q4 must therefore be unbalanced by an amount equal to the current flow across \(\mathrm{R}_{\mathrm{E} 1-2}\). Defining \(R_{\mathrm{E} 3-4}=\mathrm{R} 5+\mathrm{R} 6\), the differential voltage across the emitters of Q4 to Q3 is equal to
\[
\frac{V_{I N}}{R_{E 1-2}} \times R_{E 3-4}
\]

This voltage divided by the attenuation factor
\[
\frac{R 4}{R 3+R 4}=\frac{R 2}{R 1+R 2}
\]
is equal to the output-to-reference voltage. Hence, the overall gain is given by
\[
\mathrm{G}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}=\frac{\mathrm{R} 3+\mathrm{R} 4}{R_{4}} \times \frac{R_{\mathrm{E} 3-4}}{R_{\mathrm{E} 1-2}} .
\]

\section*{Application Hints}

The LM363 was designed to be as simple to use as possible, but several general precautions must be taken. The differential inputs are directly coupled and need a return path to power supply common. Worst-case bias currents are only 10 nA for the LM363, so the return impedance can be as high as \(100 \mathrm{M} \Omega\). Ground drops between signal return and IC supply common should not be ignored. While the LM363 has excellent common-mode rejection, signals must remain within the proper common-mode range for this specification to apply. Operating common-mode range is guaranteed from -11 V to +13 V with \(\pm 15 \mathrm{~V}\) supplies.
The high-gain ( 500 or 1000) versions have large gain-bandwidth products ( 15 MHz or 30 MHz ) so board layout is fairly critical. The differential input leads should be kept away from output force and sense leads, especially at high impedances. Only 1 pF from output to positive input at \(100 \mathrm{k} \Omega\) source impedance can cause oscillations. The gain adjust leads on the 16-pin package should be treated as inputs and kept away from the output wiring.

\section*{POWER SUPPLY}

The LM363 may be powered from split supplies from \(\pm 5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) (or single-ended supplies from 10 V to 36 V ). Positive supply current is typically 1.2 mA independent of supply voltage. The negative supply current is higher than the positive by the current drawn through the voltage dividers for the reference and sense inputs (typ \(600 \mu \mathrm{~A}\) total). The LM363's excellent PSRR often makes regulated supplies unnecessary. Actually, supply voltage can be as low as 7 V total but PSRR is severely degraded, so that well-regulated supplies are recommended below 10 V total. Split supplies need not be balanced; output swing and input common-mode range will simply not be symmetrical with unbalanced supplies. For example, at +12 V and -5 V supplies, input common-mode range is typically +10.5 V to -2 V and output swing is +11 V to -4 V .
When using ultra-low offset versions, best results are obtained at \(\pm 15 \mathrm{~V}\) supplies. For example, the LM363-500's offset voltage is guaranteed within \(100 \mu \mathrm{~V}\) at \(\pm 15 \mathrm{~V}\) at \(25^{\circ} \mathrm{C}\). Running at \(\pm 5 \mathrm{~V}\) results in a worst-case negative PSRR error of \(10 \mathrm{~V}(-15 \mathrm{~V}\) to \(-5 \mathrm{~V})\) multiplied by \(3.2 \times 10^{-6}(110 \mathrm{~dB})\) or \(32 \mu \mathrm{~V}\), increasing the worst-case offset. Positive PSRR results in another \(10 \mu \mathrm{~V}\) worst-case change.

\section*{INPUTS}

The LM363 input circuitry is depicted in the Simplified Schematic. The input stage is run relatively rich ( \(50 \mu \mathrm{~A}\) ) for low voltage noise and wide bandwidth; super-beta transistors and bias-current cancellation (not shown) keep bias currents low. Due to the bias-current cancellation circuitry, bias current may be either polarity at either input. While input current noise is high relative to bias current, it is not significant until source resistance approaches \(100 \mathrm{k} \Omega\).
Input common-mode range is typically from 3 V above V - to 1.5 V below \(\mathrm{V}+\), so that a large potential drop between the input signal and output reference can be accommodated. However, a return path for the input bias current must be provided; the differential input stage is not isolated from the supplies. Differential input swing in the linear region is equal to output swing divided by gain, and typically ranges from 1.3 V at \(\mathrm{G}=10\) to 13 mV at \(\mathrm{G}=1000\).

Clamp diodes are provided to prevent zener breakdown and resulting degradation of the input transistors. At large input overdrives these diodes conduct, greatly increasing input currents. This behavior is illustrated in the \(\mathbb{I}_{\mathbb{N}}\) VS \(\mathrm{V}_{\mathbb{I}}\) plot in the Typical Performance Characteristics. (The graph is not symmetrical because at large input currents a portion of the current into the device flows out the V - terminal.)
The input protection resistors allow a full 10 V differential input voltage without degradation even at \(\mathrm{G}=1000\). At input voltages more than one diode drop below \(\mathrm{V}^{-}\)or two diode drops above \(\mathrm{V}^{+}\)input, current increases rapidly. Diode clamps to the supplies, or external resistors to limit current to 20 mA , will prevent damage to the device.

\section*{REFERENCE AND SENSE INPUTS}

The equivalent circuit is shown in the schematic diagram. Limitations for correct operation are as follows. Maximum differential swing between reference and sense pins is typically \(\pm 15 \mathrm{~V}\) ( \(\pm 10 \mathrm{~V}\) guaranteed). If this limit is exceeded, the sense pin no longer controls the output, which pegs high or low. The negative common-mode limit is 1.5 V below \(\mathrm{V}^{-}\). (This is permissible because R2 and R4 are returned to a node biased higher than \(\mathrm{V}^{-}\).) If large positive voltages are applied to the reference and sense pins, the common-mode range of the signal inputs begins to suffer as the drop across R13 and R16 increases. For example, at \(\pm 15 \mathrm{~V}\) supplies, \(\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {SENSE }}=0 \mathrm{~V}\), signal input range is typically -12 V to +13.5 V . at \(\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {SENSE }}=15 \mathrm{~V}\), signal input range drops to -11 V to +13.5 V . The reference and sense pin can be as much as 10 V above \(\mathrm{V}+\) as long as a restricted signal common-mode range ( -10 Vmin ) can be tolerated.
For maximum bipolar output swing at \(\pm 15 \mathrm{~V}\) supplies, the reference pin should be returned to a voltage close to ground. At lower supply voltages, the reference pin need not be halfway between the supplies for maximum output swing. For example, at \(\mathrm{V}^{+}=+12 \mathrm{~V}\) and \(\mathrm{V}^{-}=-5 \mathrm{~V}\), grounding the reference pin still allows a +11 V to -4 V swing. For single-supply systems, the reference pin can be tied to either supply if a single output polarity is all that is required. For a bipolar input and output, create a low impedance reference with an op amp and voltage divider or a regulator (e.g., LM336, LM385, LM317L). This forms the reference for all succeeding signal-processing stages. (Don't connect the reference terminal directly to a voltage divider; this degrades gain error.) See Figure 1.

a. Usual configuration maximizes bipolar output swing.


TL/H/5609-8
b. Unequal supplies, output ground referred. Full output swing preserved referred to supplies.

FIGURE 1. Reference Connections

c. Single Supply, Unipolar Output


TL/H/5609-9

\section*{FIGURE 1. Reference Connections (Continued)}

\section*{OUTPUTS}

The LM363's output can typically swing within 1V of the supplies at light loads. While specified to drive a \(2 \mathrm{k} \Omega\) load to \(\pm 10 \mathrm{~V}\), current limit is typically 15 mA at room temperature. The output can stably drive capacitive loads up to 400 pF . For higher load capacitance, the amplifier may be overcompensated. The output may be continuously shorted to ground without damaging the device.

\section*{OFFSET VOLTAGE}

The LM363's offset voltage is internally trimmed to a very low value. Note that data sheet values are given at \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}\) and \(\mathrm{V}^{+}=\mathrm{V}-=15 \mathrm{~V}\). For other conditions, warm-up drift, temperature drift, common-mode rejection and power supply rejection must be taken into account. Warm-up drift, due to chip and package thermal gradients, is an effect separate from temperature drift. Typical warm-up drift is tabulated in the Electrical Characteristics; settling time is approximately 5 minutes in still air. At load currents up to 5 mA , thermal feedback effects are negligible ( \(\Delta V_{\text {OS }} \leq 2 \mu \mathrm{~V}\) at \(\mathrm{G}=1000\) ).
Care must be taken in measuring the extremely low offset voltages of the high gain amplifiers. Input leads must be held isothermal to eliminate thermocouple effects. Oscillations, due to either heavy capacitive loading or stray capacitance from input to output, can cause erroneous readings. In either case, overcompensation will help. High frequency noise fed into the inputs may be rectified internally, and pro-
duce an offset shift. A simple low-pass RC filter will usually cure this problem (Figure 2). Use film type resistors for their low thermal EMF. In highly noisy environments, LC filters can be substituted for increased RF attenuation.


TL/H/5609-10
FIGURE 2. Low Pass Filter Prevents RF Rectification
Instrumentation amplifiers have both an input offset voltage ( \(\mathrm{V}_{\text {IOS }}\) ) and an output offset voltage ( \(\mathrm{V}_{\mathrm{OOS}}\) ). The total inputreferred offset voltage ( \(\mathrm{V}_{\text {OSRTI }}\) ) is related to the instrumentation amplifier gain (G) as follows: \(\mathrm{V}_{\mathrm{OSRTI}}=\mathrm{V}_{\text {IOS }}+\mathrm{V}_{\mathrm{OOS}} /\) G. The offset voltage given in the LM363 specifications is the total input-referred offset. As long as only one gain is used, offset voltage can be nulled at either input or output as shown in Figures \(3 a\) and \(3 b\). When the 16-pin device is used at multiple gain settings, both \(V_{I O S}\) and \(V_{O O S}\) should be nulled to get minimum offset at all gains, as shown in Figure 3c. The correct procedure is to trim \(V_{O O S}\) for zero output at \(\mathrm{G}=10\), then \(\operatorname{trim} \mathrm{V}_{\mathrm{IOS}}\) at \(\mathrm{G}=1000\).

a. Input Offset Adj. for 16-Pin Package

b. Output Offset Adj. for 8-Pin Package

c. Input and Output Offset Adjustment for 16-Pin Package

\section*{Application Hints (Continued)}

Because the LM363's offset voltage is so low to begin with, offset nulling has a negligible effect on offset temperature drift. For example, zeroing a \(100 \mu \mathrm{~V}\) offset, assuming external resistor TC of \(200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and worst-case internal resistor TC, results in an additional drift component of \(0.08 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\). For this reason, drift specifications are guaranteed, with or without external offset nulling.

\section*{GAIN ADJUSTMENT}

Gain may be increased by adding an external voltage divider between output force and sense and reference; the preferred connection is shown in Figure 4. Since both the sense and reference pins look like \(50 \mathrm{k} \Omega( \pm 20 \mathrm{k} \Omega)\) to \(\mathrm{V}^{-}\), impedances presented to both pins must be equal to avoid offset error. For example, a \(100 \Omega\) imbalance can create a
worst-case output offset of 50 mV , creating an input-referred error of 5 mV at \(\mathrm{G}=10\) or \(50 \mu \mathrm{~V}\) at \(\mathrm{G}=1000\).
Increasing gain this way increases output offset error. An LM363H-100 may have an output offset of 5 mV , resulting in input referred offset component of \(50 \mu \mathrm{~V}\). Raising the gain to 200 yields a 10 mV error at the output and changes input referred error by an additional \(50 \mu \mathrm{~V}\).
External resistors connected to the reference and sense pins can only increase the gain. If ultra-low output impedance is not critical, the technique in Figure 5 can be used to trim the gain to nominal value. Alternatively, the \(\mathrm{V}_{\text {OS }}\) adjustment terminals on the 16 -pin package may be used to trim the gain (Figure 10b).


R1 and R2 should be as low as possible to avoid errors due to \(50 \mathrm{k} \Omega\) input impedance of reference and sense pins. Total resistance ( \(R 2+2 R 1\) ) should be above \(4 \mathrm{k} \Omega\), however, to prevent excessive load on the LM363 output. The exact formula for calculating gain \((\mathrm{G})\) is:
\[
\mathrm{G}=\mathrm{G}_{\mathrm{O}}\left(1+\frac{2 \mathrm{R} 1}{\mathrm{R} 2}+\frac{\mathrm{R} 1}{50 \mathrm{k}}\right)
\]
\(\mathrm{G}_{\mathrm{O}}=\) preset gain
The last term may be ignored in applications where gain accuracy is not critical. The table below gives suggested values for R1 and R2 along with the calculated error due to "closest value" standard 1\% resistors. Total gain error tolerance includes contributions from LM363 \(\mathrm{G}_{\mathrm{O}}\) error and resistor tolerance ( \(\pm 1 \%\) ) and works out to approximately \(2.5 \%\) in every case.

TL/H/5609-12
\begin{tabular}{c|c|c|c|c|c|c|c|c|c|c|c}
\hline \begin{tabular}{c} 
Gain Increase \\
R1
\end{tabular} & 1.5 & 2 \\
1.21 k & 1.21 k & 2.5 & 2 k & 2 k & \(\mathbf{4}\) & 5 & 6 & 7 & 8 & 9 & 10 \\
\hline R2 & 5 k & 2.49 k & 2.74 k & 2.05 k & 1.21 k & 1 k & 1 k & 1 k & 1 k & 1 k & 1 k \\
\hline Error (typ) & \(+0.6 \%\) & \(-0.2 \%\) & 0 & \(-0.3 \%\) & \(-0.6 \%\) & \(+0.8 \%\) & \(+0.5 \%\) & \(-0.9 \%\) & \(+0.4 \%\) & \(-0.9 \%\) & \(-0.7 \%\) \\
\hline
\end{tabular}

FIGURE 4. Increasing Gain


TL/H/5609-13
FIGURE 5. Adjusting Gain (8-Pin Package)

\section*{Application Hints (Continued)}

\section*{COMPENSATION AND OUTPUT CLAMPING}

The LM363 is internally compensated for unity feedback from output to sense. Increasing gain with external dividers will decrease the bandwidth and increase stability margin. Without external compensation, the amplifier can stably drive capacitive loads up to 400 pF . When used as an op amp (sense and reference pins grounded, feedback to inverting input), the LM363 is stable for gains of 100 or more. For greater stability, the device may be over-compensated as in Figure 6. Tables I and II depict suggested compensation components along with the resulting changes in large and small signal bandwidth for the 8 -pin and 16 -pin packages, respectively.
Note that the RC network from pin 8 of the 8 -pin device to ground has a large effect on power bandwidth, especially at low gains. The Miller capacitance utilized for the 16-pin device permits higher slew rate and larger load capacitance for the same bandwidth, and is preferred when bandwidth must be greatly reduced (e.g., to reduce output noise).

Heavy Miller overcompensation on the 16-pin package can degrade AC PSRR. A large capacitor between pins 15 and 16 couples transients on the positive supply to the output buffer. Since the amplifier bandwidth is severely rolled off it cannot keep the output at the correct state at moderate frequencies. Hence, for good PSRR, either keep the Miller capacitance under 1000 pF or use the pin 15-to-ground compensation.

a. 8-Pin Package

b. 16-Pin Package

FIGURE 6. Overcompensation

TABLE I. Overcompensation on 8-Pin Package
\begin{tabular}{|c|c|c|c|c|}
\hline Gain & Compensation Network (Pin 8 to Ground) \(\dagger\) & \[
\begin{gathered}
\text { Small Signal } \\
3 \mathrm{~dB} \\
\text { Bandwidth } \\
(\mathbf{k H z}) \\
\hline
\end{gathered}
\] & Power Bandwidth ( \(\pm 10 \mathrm{~V}\) Swing) (Hz) & Maximum Capacitive Load (pF) \\
\hline 500 & \[
\begin{gathered}
100 \mathrm{pF}, 15 \mathrm{k} \\
1000 \mathrm{pF}, 5 \mathrm{k} \\
0.01 \mu \mathrm{~F}, 500 \Omega \\
0.1 \mu \mathrm{~F} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
125 \\
95 \\
45 \\
10 \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 100 \mathrm{k} \\
15 \mathrm{k} \\
1.8 \mathrm{k} \\
200 \\
20 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 400 \\
600 \\
800 \\
1000^{*} \\
1000^{*} \\
\hline
\end{gathered}
\] \\
\hline 100 & \[
\begin{gathered}
10 \overline{\mathrm{pF}}, 15 \mathrm{k} \\
1000 \mathrm{pF}, 5 \mathrm{k} \\
0.01 \mu \mathrm{~F}, 500 \Omega \\
0.1 \mu \mathrm{~F} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
240 \\
170 \\
80 \\
20 \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
100 \mathrm{k} \\
15 \mathrm{k} \\
1.8 \mathrm{k} \\
200 \\
20 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 400 \\
900 \\
1200 \\
1600^{*} \\
2000^{*} \\
\hline
\end{gathered}
\] \\
\hline 10 & \[
\begin{gathered}
100 \overline{\mathrm{pF}}, 15 \mathrm{k} \\
1000 \mathrm{pF}, 5 \mathrm{k} \\
0.01 \mu \mathrm{~F}, 500 \Omega \\
0.1 \mu \mathrm{~F}
\end{gathered}
\] & \[
\begin{gathered}
\hline 240 \\
170 \\
90 \\
20 \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 100 \mathrm{k} \\
15 \mathrm{k} \\
1.8 \mathrm{k} \\
200 \\
20 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 400 \\
900 \\
1200 \\
1600^{*} \\
2000^{*} \\
\hline
\end{gathered}
\] \\
\hline
\end{tabular}
*Also stable for \(C_{L} \geq 0.05 \mu \mathrm{~F} \dagger\) Pin 15 to round on 16-pin package
TABLE II. Overcompensation on 16-Pin Package
\begin{tabular}{|c|c|c|c|c|}
\hline Gain & Compensation Capacitor (Pin 15 to 16) & \[
\begin{gathered}
\text { Small Signal } \\
3 \mathrm{~dB} \\
\text { Bandwidth } \\
(\mathrm{Hz}) \\
\hline
\end{gathered}
\] & Power Bandwidth ( \(\pm 10 \mathrm{~V}\) Swing) (Hz) & Maximum Capacitive Load (pF) \\
\hline 1000 & \[
\begin{gathered}
0 \\
10 \mathrm{pF} \\
100 \mathrm{pF} \\
1000 \mathrm{pF} \\
0.01 \mu \mathrm{~F} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 45 \mathrm{k} \\
& 16 \mathrm{k} \\
& 2.5 \mathrm{k} \\
& 250 \\
& 25 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 45 \mathrm{k} \\
& 16 \mathrm{k} \\
& 2.5 \mathrm{k} \\
& 250 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& 1000^{*} \\
& 2000^{*} \\
& 2500^{*} \\
& 3000^{*} \\
& 3000^{*}
\end{aligned}
\] \\
\hline 100 & \[
\begin{gathered}
0 \\
10 \mathrm{pF} \\
100 \mathrm{pF} \\
1000 \mathrm{pF} \\
0.01 \mu \mathrm{~F} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 140 \mathrm{k} \\
50 \mathrm{k} \\
7.5 \mathrm{k} \\
750 \\
76 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
100 \mathrm{k} \\
50 \mathrm{k} \\
7.5 \mathrm{k} \\
750 \\
75 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
900 \\
1600 \\
2000^{*} \\
2000^{*} \\
2000^{*} \\
\hline
\end{gathered}
\] \\
\hline 10 & \[
\begin{gathered}
\hline 0 \\
10 \mathrm{pF} \\
100 \mathrm{pF} \\
1000 \mathrm{pF} \\
0.01 \mu \mathrm{~F} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline 180 \mathrm{k} \\
60 \mathrm{k} \\
9 \mathrm{k} \\
900 \\
90 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
90 \mathrm{k} \\
50 \mathrm{k} \\
9 \mathrm{k} \\
900 \\
90 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
600 \\
1100 \\
1600 \\
2000^{*} \\
2000^{*} \\
\hline
\end{gathered}
\] \\
\hline
\end{tabular}

\footnotetext{
*Also stable for \(\mathrm{C}_{\mathrm{L}} \geq 0.05 \mu \mathrm{~F}\)
}

\section*{Application Hints (Continued)}

Because the LM363's output voltage is approximately one diode drop below the voltage at pin 15 (pin 8 for the 8 -pin device), this point may be used to limit output swing as seen in Figure 7a. Current available from this pin is only \(50 \mu \mathrm{~A}\), so that zeners must have a sharp breakdown to clamp accurately. Alternatively, a diode tied to a voltage source could be used as in Figure 7b.


TL/H/5609-15
FIGURE 7. Output Clamp

\section*{SHIELD DRIVERS}

When differential signals are sent through long cables, three problems occur. First, noise, both common-mode and differential, is picked up. Second, signal bandwidth is reduced by the RC low-pass filter formed by the source impedance and the cable capacitance. Finally, when these RC time constants are not identical (unbalanced source impedance and/or unbalanced capacitance), AC common-mode rejection is degraded, amplifying both induced noise and "ground" noise. Either filtering at the amplifier inputs or slowing down the amplifier by overcompensating will indeed reduce the noise, but the price is slower response. The LM363's dual shield drivers can actually increase bandwidth while reducing noise.
The way this is done is by bootstrapping out shield capacitance. The shield drivers follow the input signal. Since both sides of the shield capacitance swing the same amount, it is effectively out of the circuit at frequencies of interest. Hence, the input signal is not rolled off and AC CMRR is not degraded (Figure 8). The LM363's shield drivers can handle capacitances (shield to center conductor) as high as 1000 pF with source resistances up to \(100 \mathrm{k} \Omega\).
For best results, identical shielded cables should be used for both signal inputs, although small mismatches in shield driver to ground capacitance ( \(\leq 500 \mathrm{pF}\) ) do not cause problems. At certain low values of cable capacitance ( 50 pF 200 pF ), high frequency oscillations can occur at high source resistance ( \(\geq 10 \mathrm{k} \Omega\) ). This is alleviated by adding

50 pF to ground at both shield driver outputs. Do not use only one shield driver for a single-ended signal as oscillations can result; shield driver to input capacitance must be roughly balanced ( \(\pm 30 \%\) ). To further reduce noise pickup, the shielded signal lines may be enclosed together in a grounded shield. If a large amount of RF noise is the problem, the only sure cure is a filter capacitor at both inputs; otherwise the RFI may be internally rectified, producing an offset.
DC loading on the shield drivers should be minimized. The drivers can only source approximately \(40 \mu \mathrm{~A}\); above this value the input stage bias voltages change, degrading \(V_{\text {OS }}\) and CMRR. While the shield drivers can sink several mA, \(V_{\text {OS }}\) may degrade severely at loads above \(100 \mu \mathrm{~A}\) (see Shield Driver Loading Error curve in Typical Performance Characteristics). Because the shield drivers are one diode drop above the input levels, unbalanced leakage paths from shield to input can produce an input offset at high source impedances. Buffering with emitter-followers (Figure 8b) reduces this leakage current by reducing the voltage differential and eliminates any loading on the amplifier.

a. Standard Configuration

b. NPN Followers to Reduce Offsets

TL/H/5609-16
FIGURE 8. Driving Shielded Cables

\section*{MISCELLANEOUS TRIMMING}

The \(\mathrm{V}_{\mathrm{OS}}\) adjust and shield driver pins available on the 16pin package may be used to trim the other parameters besides offset voltage, as illustrated in Figure 10. The bias-current trim relies on the fact that the voltage on the shield driver and gain setting pins is one diode drop respectively above and below the input voltage. Input bias current can be held to within 100 pA over the entire common-mode range, and input offset current always stays under 30 pA . The CMRR trims use the shield driver pins to drive the VOS adjust pins, thus maintaining the LM363's ultra-high input impedance.

\section*{Application Hints (Continued)}

If power supply rejection is critical, frequently only the negative PSRR need be adjusted, since the positive PSRR is more tightly specified. Any or all of the trim schemes of Figure 10 can be combined as desired. As long as the center tap of the 100 k trimpot is returned to a voltage 200 mV below \(\mathrm{V}+\), the trim schemes shown will not greatly affect


Vos. Both the gain and DC CMRR trims can degrade positive PSRR; the positive PSRR can then be nulled out if desired. The correct order of trimming from first to last is bias current, gain, CMRR, negative PSRR, positive PSRR and VOS.

Top Trace: Cable Shield Grounded


Bottom Trace: Cable Shield Bootstrapped


TL/H/5609-18
FIGURE 9. Improved Response using Shield Drivers


FIGURE 10. Other Trims for 16-Pin Package


TL/H/5609-20
The LM329 reference provides excellent line regulation and gain stability. When bridge is balanced (lout \(=4 \mathrm{~mA}\) ), there's no drop across R3 and R4, so that gain and offset adjustments are non-interactive. The LM334 configured as a zero-TC current source supplies quiescent current to circuit. R11 provides current limiting.
Design Equations
\(I_{O S}=\left(I_{R 6}+I_{R 7}\right)\left(1+\frac{R 2}{R 1}\right)=4 m A\)
Gain \(=\frac{\Delta l_{\text {OUT }}}{\Delta V_{\text {IN }}} \cong \frac{A v}{R 1} \times \frac{R 2+R 3+R 4}{R 3+R 4} \cong \frac{10 \mathrm{~mA}}{\mathrm{mV}}\)
when \(A_{V}=L M 363\) voltage gain
Pick \(\mathrm{I}_{334}=\frac{0.68 \mathrm{~V}}{\mathrm{R} 9}+\frac{68 \mathrm{mV}}{\mathrm{R} 10} \cong 3.8 \mathrm{~mA}\)
\(I_{M A X}=I_{334}+\frac{V_{Z}-2.4 V}{R 11}=26 \mathrm{~mA}\)
\(I_{\text {BRIDGE(MAX }} \cong I_{334}-I_{363}-I_{Z} \cong 1.5 \mathrm{~mA}\)
Precision Op Amp


Select for optimum square wave response. Omit for closed loop gains above 100. Not required for instrumentation amplifier configuration.

Precision Current Source (Low Output Current)


TL/H/5609-21
Precision Voltage to Current Converter (Low Input Voltage)

\[
\begin{array}{cl}
\mathrm{R} 1=\mathrm{R} 2 & \mathrm{R} 1=\mathrm{R} 2 \\
\text { Req }=\mathrm{R} 1 \| 50 \mathrm{k} \Omega & \text { lout }=\frac{\mathrm{V}_{\text {IN }}}{\mathrm{GR} 1} \\
\text { lout }=\frac{\mathrm{G} V_{I N}}{\mathrm{Req}}=\frac{\mathrm{G} V_{I N}}{1 \mathrm{k} \Omega} &
\end{array}
\]

\section*{Typical Applications (Continued)}

Curvature Corrected Platinum RTD Thermometer


Thermistor=Yellow Springs \#44032
Setpoint stability \(=2.5 \times 10^{-4}{ }^{\circ} \mathrm{C} / \mathrm{Hr}\)

Typical Applications (Continued)

\section*{Low Frequency Rolloff (AC Coupling)}


\(\mathrm{f} 1=\frac{1}{2 \pi \mathrm{C} 1(50 \mathrm{k} \Omega)}=1 \mathrm{~Hz}\)
\(\mathrm{f} 2=100 \mathrm{f} 1=100 \mathrm{~Hz}\)
Reduced DC voltage gain
attenuates offset error and
\(1 / \mathrm{f}\) noise by a factor of 100 .

Precision Comparator with Balanced Inputs and Variable Offset
Boosted Current Source with Limiting


TL/H/5609-26
Thermocouple Amplifier with Cold Junction Compensation


Input protection circuitry allows
thermocouple to short to \(120 \mathrm{~V}_{\mathrm{AC}}\) without
damaging amplifier.
Calibration:
1) Apply 50 mV signal in place of thermocouple. Trim R3 for \(V_{\text {OUT }}=12.25 \mathrm{~V}\).
2) Reconnect thermocouple. Trim R9 for correct output.

Typical Applications (Continued)
Synchronous Demodulator


TL/H/5609-28
*Use square wave drive produced by optical chopper to run LF13333 switch inputs.


TL/H/5609-29

Typical Applications (Continued)


Removing Small DC Offsets


Accommodates out referred offset of several volts. Limit is set by max differential between reference and sense terminals.

Section 6
Surface Mount

\section*{Section 6 Contents}

\section*{Surface Mount}

Cost pressures today are forcing many electronics manufacturers to automate their production lines. Surface mount technology plays a key role in this cost-savings trend because:
1. The mounting of devices on the PC board surface eliminates the expense of drilling holes;
2. The use of pick-and-place machines to assemble the PC boards greatly reduces labor costs;
3. The lighter and more compact assembled products resulting from the smaller dimensions of surface mount packages mean lower material costs.
Production processes now permit both surface mount and insertion mount components to be assembled on the same PC board.

\section*{SURFACE MOUNT PACKAGING AT NATIONAL}

To help our customers take advantage of this new technology, National has developed a line of surface mount packages. Ranging in lead counts from 3 to 360, the package offerings are summarized in Table I.
Lead center spacing keeps shrinking with each new generation of surface mount package. Traditional packages (e.g., DIPs) have a 100 mil lead center spacing. Surface mount packages currently in production (e.g., SOT, SOIC, PCC, LCC, LDCC) have a 50 mil lead center spacing. Surface mount packages in production release (e.g., PQFP) have a 25 mil lead center spacing. Surface mount packages in development (e.g., TAPEPAKTM) will have a lead center spacing of only 12-20 mils.

TABLE I. Surface Mount Packages from National
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Package Type & Small Outline Transistor (SOT) & Small Outine IC (SOIC) & Plastic Chip Carrier (PCC) & Plastic Quad Flat Pack (PQFP) & TAPEPAKTM (TP) & Leadless Chip Carrier (LCC) (LDCC) & Leaded Chip Carrier \\
\hline Package Material & Plastic & Plastic & Plastic & Plastic & Plastic & Ceramic & Ceramic \\
\hline Lead Bend & Gull Wing & Gull Wing & J-Bend & Gull Wing & Gull Wing & - & Gull Wing \\
\hline Lead Center Spacing & 50 Mils & 50 Mils & 50 Mils & 25 Mils & 20, 15, 12 Mils & 50 Mils & 50 Mils \\
\hline Tape \& Reel Option & Yes & Yes & Yes & tbd & tbd & No & No \\
\hline Lead Counts & \begin{tabular}{l}
SOT-23 \\
High Profile SOT-23 \\
Low Profile
\end{tabular} & \[
\begin{aligned}
& \text { SO-8(*) } \\
& \text { SO-14(*) } \\
& \text { SO-14 Wide(*) } \\
& \text { SO-16(*) } \\
& \text { SO-16 Wide(*) } \\
& \text { SO-20(*) } \\
& \text { SO-24(*) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { PCC-20(*) } \\
& \text { PCC-28(*) } \\
& \text { PCC-44(*) } \\
& \text { PCC-68 } \\
& \text { PCC-84 } \\
& \text { PCC-124 }
\end{aligned}
\] & \begin{tabular}{l}
PQFP-84 \\
PQFP-100 \\
PQFP-132 \\
PQFP-196(*) \\
PQFP-244
\end{tabular} & \[
\begin{aligned}
& \text { TP-40 (*) } \\
& \text { TP-68 } \\
& \text { TP-84 } \\
& \text { TP-132 } \\
& \text { TP-172 } \\
& \text { TP-220 } \\
& \text { TP-284 } \\
& \text { TP-360 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LCC-18 } \\
& \text { LCC-20(*) } \\
& \text { LCC-28 } \\
& \text { LCC-32 } \\
& \text { LCC-44 (*) } \\
& \text { LCC-48 } \\
& \text { LCC-52 } \\
& \text { LCC-68 } \\
& \text { LCC-84 } \\
& \text { LCC-124 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDCC-44 } \\
& \text { LDCC-68 } \\
& \text { LDCC-84 } \\
& \text { LDCC-124 }
\end{aligned}
\] \\
\hline
\end{tabular}

\footnotetext{
*In production (or planned) for linear products.
}

\section*{LINEAR PRODUCTS IN SURFACE MOUNT}

Linear functions available in surface mount include:
- Op amps
- Comparators
- Regulators
- References
- Data conversion
- Industrial
- Consumer
- Automotive

A complete list of linear part numbers in surface mount is presented in Table III. Refer to the datasheet in the appropriate chapter of this databook for a complete description of the device. In addition, National is continually expanding the list of devices offered in surface mount. If the functions you need do not appear in Table III, contact the sales office or distributor branch nearest you for additional information.
Automated manufacturers can improve their cost savings by using Tape-and-Reel for surface mount devices. Simplified handling results because hundreds-to-thousands of semiconductors are carried on a single Tape-and-Reel pack (see ordering and shipping information-printed later in this sec-tion-for a comparison of devices/reel vs. devices/rail for those surface mount package types being used for linear products). With this higher device count per reel (when compared with less than a 100 devices per rail), pick-and-place machines have to be re-loaded less frequently and lower labor costs result.
With Tape-and-Reel, manufacturers save twice-once from using surface mount technology for automated PC board assembly and again from less device handling during shipment and machine set-up.

\section*{BOARD CONVERSION}

Besides new designs, many manufacturers are converting existing printed circuit board designs to surface mount. The resulting PCB will be smaller, lighter and less expensive to manufacture; but there is one caveat-be careful about the thermal dissipation capability of the surface mount package. Because the surface mount package is smaller than the traditional dual-in-line package, the surface mount package is not capable of conducting as much heat away as the DIP (i.e., the surface mount package has a higher thermal resist-ance-see Table II).
The silicon for most National devices can operate up to a \(150^{\circ} \mathrm{C}\) junction temperature (check the datasheet for the rare exception). Like the DIP, the surface mount package can actually withstand an ambient temperature of up to \(125^{\circ} \mathrm{C}\) (although a commercial temperature range device will only be specified for a max ambient temperature of \(70^{\circ} \mathrm{C}\) and an industrial temperature range device will only be specified for a max ambient temperature of \(85^{\circ} \mathrm{C}\) ). See AN-336, "Understanding Integrated Circuit Package Power Capabilities", (reprinted in the appendix of each linear databook volume) for more information.

TABLE II: Surface Mount Package
Thermal Resistance Range*
\begin{tabular}{|l|c|}
\hline Package & \begin{tabular}{c} 
Thermal Resistance \({ }^{* *}\) \\
\(\left(\theta_{\mathrm{j} \mathrm{A}},{ }^{\circ} \mathrm{C} / \mathrm{W}\right)\)
\end{tabular} \\
\hline SO-8 & \(120-175\) \\
SO-14 & \(100-140\) \\
SO-14 Wide & \(70-110\) \\
SO-16 & \(90-130\) \\
SO-16 Wide & \(70-100\) \\
SO-20 & \(60-90\) \\
SO-24 & \(55-85\) \\
\hline PCC-20 & \(70-100\) \\
PCC-28 & \(60-90\) \\
PCC-44 & \(40-60\) \\
\hline
\end{tabular}
*Actual thermal resistance for a particular device depends on die size. Refer to the datasheet for the actual \(\theta_{\mathrm{jA}}\) value.
**Test conditions: PCB mount (FR4 material), still air (room temperature), copper traces ( \(150 \times 20 \times 10\) mils).
Given a max junction temperature of \(150^{\circ} \mathrm{C}\) and a maximum allowed ambient temperature, the surface mount device will be able to dissipate less power than the DIP device. This factor must be taken into account for new designs.
For board conversion, the DIP and surface mount devices would have to dissipate the same power. This means the surface mount circuit would have a lower maximum allowable ambient temperature than the DIP circuit. For DIP circuits where the maximum ambient temperature required is substantially lower than the maximum ambient temperature allowed, there may be enough margin for safe operation of the surface mount circuit with its lower maximum allowable ambient temperature. But where the maximum ambient temperature required of the DIP current is close to the maximum allowable ambient temperature, the lower maximum ambient temperature allowed for the surface mount circuit may fall below the maximum ambient temperature required. The circuit designer must be aware of this potential pitfall so that an appropriate work-around can be found to keep the surface mount package from being thermally overstressed in the application.

\section*{SURFACE MOUNT LITERATURE}

National has published extensive literature on the subject of surface mount packaging. Engineers from packaging, quality, reliability, and surface mount applications have pooled their experience to provide you with practical hands-on knowledge about the construction and use of surface mount packages.
The applications note AN-450 "Surface Mounting Methods and their Effect on Product Reliability" is referenced on each SMD datasheet. In addition, "Wave Soldering of Surface Mount Components" is reprinted in this section for your information.

TABLE III. Linear Surface Mount Current Device Listing

Amplifiers and Comparators
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline LF347WM & LM392M \\
LF351M & LM393M \\
LF451CM & LM741CM \\
LF353M & LM1458M \\
\cline { 1 - 1 } LF355M & LM2901M \\
LF356M & LM2902M \\
LF357M & LM2903M \\
LF444CWM & LM2904M \\
\hline LM10CWM & LM2924M \\
LM10CLWM & LM3403M \\
\hline LM308M & LM4250M \\
LM308AM & LM324M \\
LM310M & LM339M \\
\cline { 1 - 1 } LM311M & LM365WM \\
LM318M & LM607CM \\
\hline LM319M & LMC669BCWM \\
LM324M & LMC669CCWM \\
\hline LM339M & LF441CM \\
\hline LM346M & \\
\hline LM348M & \\
\hline LM358M & \\
\hline
\end{tabular}

\section*{Regulators and References}
\begin{tabular}{|l|l|}
\hline Part Number & \multicolumn{1}{|c|}{ Part Number } \\
\hline LM317LM & LM2931M-5.0 \\
LF3334M & LM3524M \\
\hline LM336M-2.5 & LM78L05ACM \\
LF336BM-2.5 & LM78L12ACM \\
LM336M-5.0 & LM78L15ACM \\
LM336BM-5.0 & LM79L05ACM \\
LM337LM & LM79L12ACM \\
\hline LM385M & LM79L15ACM \\
LM385M-1.2 & LP2951ACM \\
\hline LM385BM-1.2 & LP2951CM \\
\hline LM385M-2.5 & \\
LM385BM-2.5 & \\
LM723CM & \\
LM2931CM & \\
\hline
\end{tabular}

\section*{Data Acquisition Circuits}
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline ADC0802LCV & ADC1025BCV \\
ADC0802LCWM & ADC1025CCV \\
ADC0804LCV & DAC0800LCM \\
ADC0804LCWM & DAC0801LCM \\
ADC0808CCV & DAC0802LCM \\
ADC0809CCV & DAC0806LCM \\
\hline ADC0811BCV & DAC0807LCM \\
ADC0811CCV & DAC0808LCM \\
ADC0819BCV & DAC0830LCWM \\
ADC0819CCV & DAC0830LCV \\
ADC0820BCV & DAC0832LCWM \\
ADC0820CCV & DAC0832LCV \\
\hline ADC0838BCV & \\
ADC0838CCV & \\
ADC0841BCV & \\
ADC0841CCV & \\
ADC0848BCV & \\
ADC0848CCV & \\
ADC1005BCV & \\
ADC1005CCV & \\
\hline
\end{tabular}

\section*{Industrial Functions}
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline AH5012CM & LM13600M \\
LF13331M & LM13700M \\
LF13509M & LMC555CM \\
LF13333M & LM567CM \\
LM555CM & MF4CWM-50 \\
\hline LM556CM & MF4CWM-100 \\
LM567CM & MF6CWM-50 \\
LM1496M & MF10CCWM \\
LM2917M & MF6CWM-100 \\
\cline { 1 - 1 } LM3046M & MF5CWM \\
LM3086M & \\
LM3146M & \\
\hline
\end{tabular}

Commercial and Automotive
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline LM386M-1 & LM1837M \\
LM592M & LM1851M \\
LM831M & LM1863M \\
LM832M & LM1865M \\
LM833M & LM1870M \\
\hline LM837M & LM1894M \\
LM838M & LM1964V \\
\hline LM1131CM & LM2893M \\
\cline { 1 - 1 } & LM3361AM \\
\hline
\end{tabular}

\section*{Hybrids}
\begin{tabular}{|l|l|}
\hline Part Number & Part Number \\
\hline LH0002E & LH0032E \\
LH4002E & LH0033E \\
\hline
\end{tabular}

\section*{A FINAL WORD}

National is a world leader in the design and manufacture of surface mount components.
Because of design innovations such as perforated copper leadframes, our small outline package is as reliable as our DIP-the laws of physics would have meant that a straight "junior copy" of the DIP would have resulted in an "S.O." package of lower reliability. You benefit from this equivalence of reliability. In addition, our ongoing vigilance at each step of the production process assures that the reliability we designed in stays in so that only devices of the highest quality and reliability are shipped to your factory.
Our surface mount applications lab at our headquarters site in Santa Clara, California continues to research (and publish) methods to make it even easier for you to use surface mount technology. Your problems are our problems.
When you think "Surface Mount"-think "National"!

\section*{Ordering and Shipping Information}

When you order a surface mount semiconductor, it will be in one of the several available surface mount package types. Specifying the Tape-and-Reel method of shipment means that you will receive your devices in the following quantities per Tape-and-Reel pack: SMD devices can also be supplied in conventional conductive rails.
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Package } & \begin{tabular}{c} 
Package \\
Designator
\end{tabular} & Max/Rail & Per Reel \({ }^{*}\) \\
\hline SO-8 & M & 100 & 2500 \\
SO-14 & M & 50 & 2500 \\
SO-14 Wide & WM & 50 & 1000 \\
SO-16 & M & 50 & 2500 \\
SO-16 Wide & WM & 50 & 1000 \\
SO-20 & M & 40 & 1000 \\
SO-24 & M & 30 & 1000 \\
\hline PCL-20 & V & 50 & 1000 \\
PCL-28 & V & 40 & 1000 \\
PCL-44 & V & 25 & 500 \\
\hline PQFP-196 & VF & TBD & - \\
\hline TP-40 & TP & 100 & TBD \\
\hline LCC-20 & E & 50 & - \\
LCC-44 & E & 25 & - \\
\hline
\end{tabular}
*Incremental ordering quantities. (National Semiconductor reserves the right to provide a smaller quantity of devices per Tape-and-Reel pack to preserve lot or date code integrity. See example below.)
Example: You order 5,000 LM324M ICs shipped in Tape-and-Reel.
- Case 1: All 5,000 devices have the same date code
- You receive 2 SO-14 (Narrow) Tape-and-Reel packs, each having 2500 LM324M ICs
- Case 2: 3,000 devices have date code A and 2,000 devices have date code \(B\)
- You receive 3 SO-14 (Narrow) Tape-and-Reel packs as follows:
Pack \#1 has 2,500 LM324M ICs with date code A Pack \# 2 has 500 LM324M ICs with date code A
Pack \#3 has 2,000 LM324M ICs with date code B

\section*{Short-Form Procurement Specification}

TAPE FORMAT
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Trailer (Hub End)*} & \multirow[t]{2}{*}{\begin{tabular}{l}
Carrier* \\
Filled Cavities (Sealed Cover Tape)
\end{tabular}} & \multicolumn{2}{|r|}{Leader (Start End)*} \\
\hline Empty Cavities, min (Unsealed Cover Tape) & Empty Cavities, min (Sealed Cover Tape) & & Empty Cavities, min (Sealed Cover Tape) & Empty Cavities, \(\min\) (Unsealed Cover Tape) \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{6}{|l|}{ Small Outline IC } \\
\hline SO-8 (Narrow) & 2 & 2 & 2500 & 5 & 5 \\
\hline SO-14 (Narrow) & 2 & 2 & 2500 & 5 & 5 \\
\hline SO-14 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline SO-16 (Narrow) & 2 & 2 & 2500 & 5 & 5 \\
\hline SO-16 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline SO-20 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline SO-24 (Wide) & 2 & 2 & 1000 & 5 & 5 \\
\hline Plastic Chip Carrier IC & \multicolumn{6}{|c|}{} \\
\hline PCC-20 & 2 & 2 & 1000 & 5 & 5 \\
\hline PCC-28 & 2 & 2 & 750 & 5 & 5 \\
\hline PCC-44 & 2 & 2 & 500 & 5 & 5 \\
\hline
\end{tabular}
*The following diagram identifies these sections of the tape and Pin \# 1 device orientation.

Short-Form Procurement Specification (Continued) DEVICE ORIENTATION


TL/XX/0026-8

\section*{MATERIALS}
- Cavity Tape: Conductive PVC (less than \(10^{5}\) Ohms/Sq)
- Cover Tape: Polyester
(1) Conductive cover available
- Reel:
(1) Solid 80 pt fibreboard (standard)
(2) Conductive fibreboard available
(3) Conductive plastic (PVC) available

TAPE DIMENSIONS ( \(\mathbf{2 4}\) Millimeter Tape or Less)


Short-Form Procurement Specification (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & W & P & F & E & \(\mathrm{P}_{2}\) & \(\mathrm{P}_{0}\) & D & T & \(\mathrm{A}_{0}\) & \(\mathrm{B}_{0}\) & \(\mathrm{K}_{0}\) & \(\mathrm{D}_{1}\) & R \\
\hline \multicolumn{14}{|l|}{Small Outline IC} \\
\hline \begin{tabular}{l}
SO-8 \\
(Narrow)
\end{tabular} & \(12 \pm .30\) & \(8.0 \pm .10\) & \(5.5 \pm .05\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & . \(30 \pm .10\) & \(6.4 \pm .10\) & \(5.2 \pm .10\) & \(2.1 \pm .10\) & \(1.55 \pm .05\) & 30 \\
\hline \[
\begin{aligned}
& \text { SO-14 } \\
& \text { (Narrow) }
\end{aligned}
\] & \(16 \pm .30\) & \(8.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & \(6.5 \pm .10\) & \(9.0 \pm .10\) & \(2.1 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \[
\begin{aligned}
& \text { SO-14 } \\
& \text { (Wide) }
\end{aligned}
\] & \(16 \pm .30\) & \(12.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & . \(30 \pm .10\) & 10.9 \(\pm .10\) & \(9.5 \pm .10\) & \(3.0 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \begin{tabular}{l}
SO-16 \\
(Narrow)
\end{tabular} & \(16 \pm .30\) & \(8.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & . \(30 \pm .10\) & \(6.5 \pm .10\) & \(10.3 \pm .10\) & \(2.1 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \[
\begin{aligned}
& \text { SO-16 } \\
& \text { (Wide) }
\end{aligned}
\] & \(16 \pm .30\) & \(12.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & . \(30 \pm .10\) & \(10.9 \pm .10\) & 10.76 \(\pm .10\) & \(3.0 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline \[
\begin{aligned}
& \text { SO-20 } \\
& \text { (Wide) }
\end{aligned}
\] & \(24 \pm .30\) & \(12.0 \pm .10\) & \(11.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & \(10.9 \pm .10\) & \(13.3 \pm .10\) & \(3.0 \pm .10\) & \(2.05 \pm .05\) & 50 \\
\hline \begin{tabular}{l}
SO-24 \\
(Wide)
\end{tabular} & \(24 \pm .30\) & \(12.0 \pm .10\) & 11.5 \(\pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & . \(30 \pm .10\) & 10.9 \(\pm .10\) & \(15.85 \pm .10\) & \(3.0 \pm .10\) & \(2.05 \pm .05\) & 50 \\
\hline
\end{tabular}

Plastic Chip Carrier IC
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline PCC-20 & \(16 \pm .30\) & \(12.0 \pm .10\) & \(7.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & . \(30 \pm .10\) & \(9.3 \pm .10\) & \(9.3 \pm .10\) & \(4.9 \pm .10\) & \(1.55 \pm .05\) & 40 \\
\hline PCC-28 & \(24 \pm .30\) & \(16.0 \pm .10\) & \(11.5 \pm .10\) & \(1.75 \pm .10\) & \(2.0 \pm .05\) & \(4.0 \pm .10\) & \(1.55 \pm .05\) & \(.30 \pm .10\) & \(13.0 \pm .10\) & \(13.0 \pm .10\) & \(4.9 \pm .10\) & \(2.05 \pm .05\) & 50 \\
\hline
\end{tabular}

Note 1: \(A_{0}, B_{0}\) and \(K_{0}\) dimensions are measured 0.3 mm above the inside wall of the cavity bottom.
Note 2: Tape with components shall pass around a mandril radius R without damage.
Note 3: Cavity tape material shall be PVC conductive (less than \(10^{5} \mathrm{Ohms} / \mathrm{Sq}\) ).
Note 4: Cover tape material shall be polyester ( \(30-65\) grams peel-back force).
Note 5: \(D_{1}\) Dimension is centered within cavity.
Note 6: All dimensions are in millimeters.

\section*{REEL DIMENSIONS}


STARTM* Surface Mount Tape and Reel

Short-Form Procurement Specifications (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & A (Max) & B (Min) & C & D (Min) & N(Min) & G & T (Max) \\
\hline 12 mm Tape & SO-8 (Narrow) & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\overbrace{\text { 0.488 }}^{12.4}{ }_{-0}^{+.000}{ }_{-}^{+2}\) & \(\frac{.724}{18.4}\) \\
\hline 16 mm Tape & \begin{tabular}{l}
SO-14 (Narrow) \\
SO-14 (Wide) \\
SO-16 (Narrow) \\
SO-16 (Wide) \\
PCC-20
\end{tabular} & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\frac{0.646}{16.4}{ }_{-0}^{+.000}\) & \(\frac{.882}{22.4}\) \\
\hline 24 mm Tape & SO-20 (Wide) SO-24 (Wide) PCC-28 & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\frac{0.960}{24.4}{ }_{-0}^{+.000}\) & \(\frac{1.197}{30.4}\) \\
\hline 32 mm Tape & PCC-44 & \(\frac{(13.00)}{(330)}\) & \(\frac{.059}{1.5}\) & \(\frac{.512 \pm .002}{13 \pm 0.05}\) & \(\frac{.795}{20.2}\) & \(\frac{1.969}{50}\) & \(\frac{1.276}{32.4}{ }_{-0}^{+.000}{ }_{\text {a }}^{\text {a }}\) & \(\frac{1.512}{38.4}\) \\
\hline
\end{tabular}
\[
\text { Units: } \frac{\text { Inches }}{\text { Millimeters }}
\]

\section*{Material: Paperboard (Non-Flaking)}

\section*{LABEL}

Human and Machine Readable Label is provided on reel. A variable (C.P.I) density code 39 is available. NSC STD label (7.6 C.P.I.)

\section*{FIELD}

Lot Number
Date Code

\section*{Revision Level}

National Part No. I.D.
Qty.

\section*{EXAMPLE}


TL/XX/0026-11
Fields are separated by at least one blank space.
Future Tape-and-Reel packs will also include a smaller-size bar code label (high-density code 39) at the beginning of the tape. (This tape label is not available on current production.) National Semiconductor will also offer additional labels containing information per your specific specification.

\section*{Wave Soldering of Surface Mount Components}

\section*{ABSTRACT}

In facing the upcoming surge of "surface mount technology", many manufacturers of printed circuit boards have taken steps to convert some portions of their boards to this new process. However, as the availability of surface mount components is still limited, may have taken to mixing the lead-inserted standard dual-in-line packages (DIPs) with the surface mounted devices (SMDs). Furthermore, to take advantage of using both sides of the board, surface-mounted components are generally adhered to the bottom side of the board while the top side is reserved for the conventional lead-inserted packages. If processed through a wave solder machine, the semiconductor components are now subjected to extra thermal stresses (now that the components are totally immersed into the molten solder).
A discussion of the effect of wave soldering on the reliability of plastic semiconductor packages follows. This is intended to highlight the limitations which should be understood in the use of wave soldering of surface mounted components.

\section*{ROLE OF WAVE-SOLDERING IN APPLICATION OF SMDs}

The generally acceptable methods of soldering SMDs are vapor phase reflow soldering and IR reflow soldering, both requiring application of solder paste on PW boards prior to placement of the components. However, sentiment still exists for retaining the use of the old wave-soldering machine.

\section*{Wave Soldering of Surface Mount Components (Continued)}

The reasons being:
1) Most PC Board Assembly houses already possess wave soldering equipment. Switching to another technology such as vapor phase soldering requires substantial investment in equipment and people.
2) Due to the limited number of devices that are surface mount components, it is necessary to mix both lead inserted components and surface mount components on the same board.
3) Some components such as relays and switches are made of materials which would not be able to survive the temperature exposure in a vapor phase or IR furnace.

\section*{PW BOARD ASSEMBLY PROCEDURES}

There are two considerations in which through-hole ICs may be combined with surface mount components on the PW Board:
a) Whether to mount ICs on one or both sides of the board.
b) The sequence of soldering using Vapor Phase, IR or Wave Soldering singly or combination of two or more methods.
The various processes that may be employed are:
A) Wave Solder before Vapor/IR reflow solder.
1. Components on the same side of PW Board.

Lead insert standard DIPS onto PW Board Wave solder (conventional)
Wash and lead trim
Dispense solder paste on SMD pads
Pick and place SMDs onto PW Board
Bake
Vapor phase/IR reflow
Clean
2. Components on opposite side of PW Board.

Lead insert standard DIPs onto PW Board
Wave Solder (conventional)
Clean and lead trim
Invert PW Board
Dispense solder paste on SMD pads
Dispense drop of adhesive on SMD sites (optional for smaller components)

Pick and place SMDs onto board
Bake/Cure
Invert board to rest on raised fixture
Vapor/IR reflow soldering
Clean
B) Vapor/IR reflow solder then Wave Solder.
1. Components on the same side of PW Board.

Solder paste screened on SMD side of Printed Wire Board

Pick and place SMDs
Bake
Vapor/IR reflow
Lead insert on same side as SMDs
Wave solder
Clean and trim underside of PCB
C) Vapor/IR reflow only.
1. Components on the same side of PW Board.

Trim and form standard DIPs in "gull wing" configuration
Solder paste screened on PW Board
Pick and place SMDs and DIPs
Bake
Vapor/IR reflow
Clean
2. Components on opposite sides of PW Board.

Solder paste screened on SMD-side of Printed Wire Board
Adhesive dispensed at central location of each component
Pick and place SMDs
Bake
Solder paste screened on all pads on DIP-side or alternatively apply solder rings (performs) on leads
Lead insert DIPs
Vapor/IR reflow
Clean and lead trim
D) Wave Soldering Only
1. Components on opposite sides of PW Board.

Adhesive dispense on SMD side of PW Board
Pick and place SMDs
Cure adhesive
Lead insert top side with DIPs
Wave solder with SMDs down and into solder bath
Clean and lead trim
All of the above assembly procedures can be divided into three categories for I.C. Reliability considerations:
1) Components are subjected to both a vapor phase/IR heat cycle then followed by a wave-solder heat cycle or vice versa.
2) Components are subjected to only a vapor phase/IR heat cycle.
3) Components are subjected to wave-soldering only and SMDs are subjected to heat by immersion into a solder pot.
Of these three categories, the last is the most severe regarding heat treatment to a semiconductor device. However, note that semiconductor molded packages generally possess a coating of solder on their leads as a final finish for solderability and protection of base leadframe material. Most semiconductor manufacturers solder-plate the component leads, while others perform hot solder dip. In the latter case the packages may be subjected to total immersion into a hot solder bath under controlled conditions (manual operation) or be partially immersed while in a 'pallet' where automatic wave or DIP soldering processes are used. It is, therefore, possible to subject SMDs to solder heat under certain conditions and not cause catastrophic failures.

\section*{Wave Soldering of Surface Mount Components (Continued)}

\section*{THERMAL CHARACTERISTICS OF MOLDED INTEGRATED CIRCUITS}

Since Plastic DIPs and SMDs are encapsulated with a thermoset epoxy, the thermal characteristics of the material generally correspond to a TMA (Thermo-Mechanical Analysis) graph. The critical parameters are (a) its Linear thermal expansion characteristics and (b) its glass transition temperature after the epoxy has been fully cured. A typical TMA graph is illustrated in Figure 1. Note that the epoxy changes to a higher thermal expansion once it is subjected to temperatures exceeding its glass transition temperature. Metals (as used on lead frames, for example) do not have this characteristic and generally will have a consistent Linear thermal expansion over the same temperature range.
In any good reliable plastic package, the choice of lead frame material should be such to match its thermal expansion properties to that of the encapsulating epoxy. In the event that there is a mismatch between the two, stresses can build up at the interface of the epoxy and metal. There now exists a tendency for the epoxy to separate from the metal lead frame in a manner similar to that observed on bimetallic thermal range.
In most cases when the packages are kept at temperatures below their glass transition, there is a small possibility of separation at the expoxy-metal interface. Howerver, if the package is subjected to temprature above its glass-transition temperature, the epoxy will begin to expand much faster than the metal and the probability of separation is greatly increased.

\section*{CONVENTIONAL WAVE-SOLDERING}

Most wave-soldering operations occur at temperatures between \(240-260^{\circ} \mathrm{C}\). Conventional epoxies for encapsulation have glass-transition temperature between \(140-170^{\circ} \mathrm{C}\). An I.C. directly exposed to these temperatures risks its long term functionality due to epoxy/metal separation.
Fortunately, there are factors that can reduce that element of risk:
1) The PW board has a certain amount of heat-sink effect and tends to shield the components from the temperature of the solder (if they were placed on the top side of the board). In actual measurements, DIPs achieve a temperature between \(120-150^{\circ} \mathrm{C}\) in a 5 -second pass over the solder. This accounts for the fact that DIPs mounted in the conventional manner are reliable.
2) In conventional soldering, only the tip of each lead in a DIP would experience the solder temperature because the epoxy and die are standing above the PW board and out of the solder bath.

\section*{EFFECT ON PACKAGE PERFORMANCE BY EPOXY-METAL SEPARATION}

In wave soldering, it is necessary to use fluxes to assist the solderability of the components and PW boards. Some facilities may even process the boards and components through some form of acid cleaning prior to the soldering temperature. If separation occurs, the flux residues and acid residues (which may be present owing to inadequate cleaning) will be forced into the package mainly by capillary action as the residues move away from the solder heat source. Once the package is cooled, these contaminants are now trapped within the package and are available to diffuse with moisture from the epoxy over time. It should be noted that electrical tests performed immediately after soldering generally will give no indication of this potential problem. In any case, the end result will be corrosion of the chip metallization over time and premature failure of the device in the field.

\section*{VAPOR PHASE/IR REFLOW SOLDERING}

In both vapor phase and IR reflow soldering, the risk of separation between epoxy/metal can also be high. Operating temperatures are \(215^{\circ} \mathrm{C}\) (vapor phase) or \(240^{\circ} \mathrm{C}\) (IR) and duration may also be longer ( \(30 \mathrm{sec}-60 \mathrm{sec}\) ). On the same theoretical basis, there should also be separation. However, in both these methods, solder paste is applied to the pads of the boards; no fluxes are used. Also, the devices are not immersed into the hot solder. This reduces the possibility of solder forcing itself into the epoxy-lead frame interface. Furthermore, in the vapor phase system, the soldering environment is "oxygen-free" and considered "contaminant free". Being so, it could be visualized that as far as reliability with respect to corrosion, both of these methods are advantageous over wave soldering.

\section*{BIAS MOISTURE TEST}

A bias moisture test was designed to determine the effect on package performance. In this test, the packages are pressured in a stream chamber to accelerate penetration of moisture into the package. An electrical bias is applied on the device. Should there be any contaminants trapped within the package, the moisture will quickly form an electrolyte and cause the electrodes (which are the lead fingers), the gold wire and the aluminum bond-pads of the silicon device to corrode. The aluminum bond-pads, being the weakest link of the system, will generally be the first to fail.
This proprietary accelerated bias/moisture pressure-test is significant in relation to the life test condition at \(85^{\circ} \mathrm{C}\) and


TL/XX/0026-12
FIGURE 1. Thermal Expansion and Glass Transition Temperature

\section*{Wave Soldering of Surface Mount Components (Continued)}
\(85 \%\) relative humidity. Once cycle of approximately 100 hours has been shown to be equivalent to 2000 hours in the 85/85 condition. Should the packages start to fail within the first cycle in the test, it is anticipated that the boards with these components in the harsh operating environment ( \(85^{\circ} \mathrm{C} / 85 \%\) RH) will experience corrosion and eventual electrical failures within its first 2000 hours of operation.
Whether this is significant to a circuit board manufacturer will obviously be dependent on the products being manufactured and the workmanship or reliability standards. Generally in systems with a long warranty and containing many components, it is advisable both on a reputation and cost basis to have the most reliable parts available.

\section*{TEST RESULTS}

The comparison of vapor phase and wave-soldering upon the reliability of molded Small-Outline packages was performed using the bias moisture test (see Table IV). It is clearly seen that vapor phase reflow soldering gave more consistent results. Wave-soldering results were based on manual operation giving variations in soldering parameters such as temperature and duration.

TABLE IV. Vapor Phase vs. Wave Solder
1. Vapor phase ( 60 sec . exposure @ \(215^{\circ} \mathrm{C}\) )
\(=9\) failures/1723 samples
\(=0.5 \% \quad\) (average over 32 sample lots)
2. Wave solder ( 2 sec total immersion @ \(260^{\circ} \mathrm{C}\) )
\(=16\) failures/ 1201 samples
\(=1.3 \%\) (average over 27 sample lots)
Package: SO-14 lead
Test: Bias moisture test 85\% R.H., \(85^{\circ} \mathrm{C}\) for 2000 hours
Device: LM324M
In Table V we examine the tolerance of the Small-Outlined (SOIC) package to varying immersion time in a hot solder pot. SO-14 lead molded packages were subjected to the bias moisture test after being treated to the various soldering conditions and repeated four (4) times. End point was an electrical test after an equivalent of 4000 hours \(85 / 85\) test. Results were compared for packages by itself against packages which were surface-mounted onto a FR-4 printed wire board.

TABLE V. Summary of Wave Solder Results (85\% R.H. \(85^{\circ} \mathrm{C}\) Bias Moisture Test, 2000 hours) (\# Failures/Total Tested)
\begin{tabular}{|l|c|c|}
\hline & Unmounted & Mounted \\
\hline \begin{tabular}{l} 
Control/Vapor Phase \\
15 sec @ \(215^{\circ} \mathrm{C}\)
\end{tabular} & \(0 / 114\) & \(0 / 84\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
2 sec @ 260
\end{tabular} & \(2 / 144(1.4 \%)\) & \(0 / 85\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
4 sec @ 260
\end{tabular} & - & \(0 / 83\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
6 sec @ 260
\end{tabular} & \(13 / 248(5.2 \%)\) & \(1 / 76(1.3 \%)\) \\
\hline \begin{tabular}{l} 
Solder Dip \\
10 sec @ 260
\end{tabular} & \(14 / 127(11.0 \%)\) & \(3 / 79(3.8 \%)\) \\
\hline \begin{tabular}{l} 
Package: SO-14 lead \\
Device:
\end{tabular} & \multicolumn{3}{|l|}{} \\
\hline
\end{tabular}

Since the package is of very small mass and experiences a rather sharp thermal shock followed by stresses created by the mismatch in expansion, the results show the package being susceptible to failures after being immersed in excess of 6 seconds in a solder pot. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In the second case where the packages were mounted, the effect of severe temperature excursion was reduced. In any case, because of the repeated treatment, the package had failures when subjected in excess of 6 seconds immersion in hot solder. The safety margin is therefore recommended as maximum 4 seconds immersion. If packages were immersed longer than 4 sec onds, there is a probable chance of finding some long term reliability failures even though the immediate electrical test data could be acceptable.
Finally, Table VI examines the bias moisture test performed on surface mount (SOIC) components manufactured by various semiconductor houses. End point was an electrical test after an equivalent of 6000 hours in a 85/85 test. Failures were analyzed and corrosion was checked for in each case to detect flaws in package integrity.

\section*{TABLE VI. U.S. Manufacturers Integrated Circuits Reliability in Various Solder Environments (\# Failure/Total Tested)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Package \\
SO-8
\end{tabular} & \begin{tabular}{c} 
Vapor \\
Phase \\
30 sec
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
2 sec
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
4 sec
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
\(\mathbf{6 ~ s e c ~}\)
\end{tabular} & \begin{tabular}{c} 
Wave \\
Solder \\
10 sec
\end{tabular} \\
\hline Manuf A & \(8 / 30^{*}\) & \(1 / 30^{*}\) & 0.30 & \(12 / 30^{*}\) & \(16 / 30^{*}\) \\
Manuf B & \(2 / 30^{*}\) & \(8 / 30^{*}\) & \(2 / 30^{*}\) & \(22 / 30^{*}\) & \(20 / 30^{*}\) \\
Manuf C & \(0 / 30\) & \(0 / 29\) & \(0 / 29\) & \(0 / 30\) & \(0 / 30\) \\
\hline Manuf D & \(1 / 30^{*}\) & \(0 / 30\) & \(12 / 30^{*}\) & \(14 / 30^{*}\) & \(2 / 30^{*}\) \\
Manuf E & \(1 / 30^{* *}\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) \\
Manuf F & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) \\
Manuf G & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) & \(0 / 30\) \\
\hline
\end{tabular}
*Corrosion-failures
**No Visual Defects-Non-corrosion failures
Test: Accelerated Bias Moisture Test; \(85 \%\) R.H. \(/ 85^{\circ} \mathrm{C}, 6000\) equivalent hours.

\section*{SUMMARY}

Based on the results presented, it is noted that surfacemounted components are as reliable as standard molded DIP packages. Whereas DIPs were never processed by being totally immersed in a hot solder wave during printed circuit board soldering, surface mounted components such as SOICs (Small Outline) are expected to survive a total immersion in the hot solder in order to capitalize on maximum population on boards. Being constructed from a thermoset plastic of relatively low Tg compared to the soldering temperature, the ability of the package to survive is dependent on the time of immersion and also the cleanliness of material. The results indicate that one should limit the immersion time of package in the solder wave to a maximum of 4 seconds in order to truly duplicate the reliability of a DIP. As the package size is reduced, as in a SO-8 lead, the requirement becomes even more critical. This is shown by the various manufacturers' performance. Results indicate there is room for improvement since not all survived the hot solder immersion without compromise to lower reliability.

\section*{Small Outline (SO) Package Surface Mounting MethodsParameters and Their Effect on Product Reliability}

The SO (small outline) package has been developed to meet customer demand for ever-increasing miniaturization and component density.
COMPONENT SIZE COMPARISON


Because of its small size, reliability of the product assembled in SO packages needs to be carefully evaluated.
SO packages at National were internally qualified for production under the condition that they be of comparable reliability performance to a standard dual in line package under all accelerated environmental tests. Figure \(A\) is a summary of accelarated bias moisture test performance on 30 V bipolar and 15 V CMOS product assembled in SO and DIP (control) packages.


TL./XX/0026-15
FIGURE A

In order to achieve reliability performance comparable to DIPs-SO packages are designed and built with materials and processes that effectively compensate for their small size.
All SO packages tested on \(85 \%\) RA, \(85^{\circ} \mathrm{C}\) were assembled on PC conversion boards using vapor-phase reflow soldering. With this approach we are able to measure the effect of surface mounting methods on reliability of the process. As illustrated in Figure \(A\) no significant difference was detected between the long term reliability performance of surface mounted S.O. packages and the DIP control product for up to 6000 hours of accelerated \(85 \% / 85^{\circ} \mathrm{C}\) testing.

\section*{SURFACE-MOUNT PROCESS FLOW}

The standard process flowcharts for basic surface-mount operation and mixed-lead insertion/surface-mount operations, are illustrated on the following pages.
Usual variations encountered by users of SO packages are:
- Single-sided boards, surface-mounted components only.
- Single-sided boards, mixed-lead inserted and surfacemounted components.
- Double-sided boards, surface-mounted components only.
- Double-sided boards, mixed-lead inserted and surfacemounted components.
In consideration of these variations, it became necessary for users to utilize techniques involving wave soldering and adhesive applications, along with the commonly-used vaporphase solder reflow soldering technique.

\section*{PRODUCTION FLOW}

Basic Surface-Mount Production Flow


Mixed Surface-Mount and Axial-Leaded Insertion Components Production Flow


TL/XX/0026-17

Thermal stress of the packages during surface-mounting processing is more severe than during standard DIP PC board mounting processes. Figure \(B\) illustrates package temperature versus wave soldering dwell time for surface mounted packages (components are immersed into the molten solder) and the standard DIP wave soldering process. (Only leads of the package are immersed into the molten solder).


DWELL TIME
TL/XX/0026-18
FIGURE B
For an ideal package, the thermal expansion rate of the encapsulant should match that of the leadframe material in order for the package to maintain mechanical integrity during the soldering process. Unfortunately, a perfect matchup of thermal expansion rates with most presently used packaging materials is scarce. The problem lies primarily with the epoxy compound.
Normally, thermal expansion rates for epoxy encapsulant and metal lead frame materials are linear and remain fairly close at temperatures approaching \(160^{\circ} \mathrm{C}\), Figure C. At lower temperatures the difference in expansion rate of the two materials is not great enough to cause interface separation. However, when the package reaches the glass-transition temperature ( \(\mathrm{T}_{\mathrm{g}}\) ) of epoxy (typically \(160-165^{\circ} \mathrm{C}\) ), the thermal expansion rate of the encapsulant increases sharply, and the material undergoes a transition into a plastic state. The epoxy begins to expand at a rate three times or more greater than the metal leadframe, causing a separation at the interface.


TL/XX/0026-19
FIGURE C

When this happens during a conventional wave soldering process using flux and acid cleaners, process residues and even solder can enter the cavity created by the separation and become entrapped when the material cools. These contaminants can eventually diffuse into the interior of the package, especially in the presence of moisture. The result is die contamination, excessive leakage, and even catastrophic failure. Unfortunately, electrical tests performed immediately following soldering may not detect potential flaws. Most soldering processes involve temperatures ranging up to \(260^{\circ} \mathrm{C}\), which far exceeds the glass-transition temperature of epoxy. Clearly, circuit boards containing SMD packages require tighter process controls than those used for boards populated solely by DIPs.
Figure \(D\) is a summary of accelerated bias moisture test performance on the 30V bipolar process.
Group 1 - Standard DIP package
Group 2-SO packages vapor-phase reflow soldered on PC boards
Group 3-6 SO packages wave soldered on PC boards
Group 3 - dwell time 2 seconds
4 - dwell time 4 seconds
5 - dwell time 6 seconds
6 - dwell time 10 seconds


FIGURE D
It is clear based on the data presented that SO packages soldered onto PC boards with the vapor phase reflow process have the best long term bias moisture performance and this is comparable to the performance of standard DIP packages. The key advantage of reflow soldering methods is the clean environment that minimized the potential for contamination of surface mounted packages, and is preferred for the surface-mount process.
When wave soldering is used to surface mount components on the board, the dwell time of the component under molten solder should be no more than 4 seconds, preferrably under 2 seconds in order to prevent damage to the component. Non-Halide, or (organic acid) fluxes are highly recommended.

\section*{PICK AND PLACE}

The choice of automatic (all generally programmable) pick-and-place machines to handle surface mounting has grown considerably, and their selection is based on individual needs and degree of sophistication.

The basic component-placement systems available are classified as:
(a) In-line placement
- Fixed placement stations
- Boards indexed under head and respective components placed
(b) Sequential placement
- Either a \(X-Y\) moving table system or a \(\theta, X-Y\) moving pickup system used
-Individual components picked and placed onto boards
(c) Simultaneous placement
- Multiple pickup heads
- Whole array of components placed onto the PCB at the same time
(d) Sequential/simultaneous placement
- X-Y moving table, multiple pickup heads system
- Components placed on PCB by successive or simultaneous actuation of pickup heads
The SO package is treated almost the same as surfacemount, passive components requiring correct orientation in placement on the board.

Pick and Place Action


\section*{BAKE}

This is recommended, despite claims made by some solder paste suppliers that this step be omitted.
The functions of this step are:
- Holds down the solder globules during subsequent reflow soldering process and prevents expulsion of small solder balls.
- Acts as an adhesive to hold the components in place during handling between placement to reflow soldering.
- Holds components in position when a double-sided sur-face-mounted board is held upside down going into a va-por-phase reflow soldering operation.
- Removes solvents which might otherwise contaminate other equipment.
- Initiates activator cleaning of surfaces to be soldered.
- Prevents moisture absorption.

The process is moreover very simple. The usual schedule is about 20 minutes in a \(65^{\circ} \mathrm{C}-95^{\circ} \mathrm{C}\) (dependent on solvent system of solder paste) oven with adequate venting. Longer bake time is not recommended due to the following reasons:
- The flux will degrade and affect the characteristics of the paste.
- Solder globules will begin to oxidize and cause solderability problems.
- The paste will creep and after reflow, may leave behind residues between traces which are difficult to remove and vulnerable to electro-migration problems.

\section*{REFLOW SOLDERING}

There are various methods for reflowing the solder paste, namely:
- Hot air reflow
- Infrared heating (furnaces)
- Convectional oven heating
- Vapor-phase reflow soldering
- Laser soldering

For SO applications, hot air reflow/infrared furnace may be used for low-volume production or prototype work, but va-por-phase soldering reflow is more efficient for consistency and speed. Oven heating is not recommended because of "hot spots" in the oven and uneven melting may result. Laser soldering is more for specialized applications and requires a great amount of investment.

\section*{HOT GAS REFLOW/INFRARED HEATING}

A hand-held or table-mount air blower (with appropriate orifice mask) can be used.
The boards are preheated to about \(100^{\circ} \mathrm{C}\) and then subjected to an air jet at about \(260^{\circ} \mathrm{C}\). This is a slow process and results may be inconsistent due to various heat-sink properties of passive components.
Use of an infrared furnace is the next step to automating the concept, except that the heating is promoted by use of IR lamps or panels. The main objection to this method is that certain materials may heat up at different rates under \(\mathbb{R}\) radiation and may result in damage to these components (usually sockets and connectors). This could be minimized by using far-infrared (non-focused) system.

\section*{VAPOR-PHASE REFLOW SOLDERING}

Currently the most popular and consistent method, vaporphase soldering utilizes a fluoroinert fluid with excellent heat-transfer properties to heat up components until the solder paste reflows. The maximum temperature is limited by the vapor temperature of the fluid.
The commonly used fluids (supplied by 3M Corp) are:
- FC-70, \(215^{\circ} \mathrm{C}\) vapor (most applications) or FX-38
- FC-71, \(253^{\circ} \mathrm{C}\) vapor (low-lead or tin-plate)

HTC, Concord, CA, manufactures equipment that utilizes this technique, with two options:
- Batch systems, where boards are lowered in a basket and subjected to the vapor from a tank of boiling fluid.
- In-line conveyorized systems, where boards are placed onto a continuous belt which transports them into a concealed tank where they are subjected to an environment of hot vapor.
Dwell time in the vapor is generally on the order of 15-30 seconds (depending on the mass of the boards and the loading density of boards on the belt).


The question of thermal shock is asked frequently because of the relatively sharp increase in component temperature from room temperature to \(215^{\circ} \mathrm{C}\). SO packages mounted on representative boards have been tested and have shown little effect on the integrity of the packages. Various packages, such as cerdips, metal cans and TO-5 cans with glass seals, have also been tested.


Batch-Fed Production Vapor-Phase Soldering Unit


Solder Joints on a SO-14 Package on PCB


TL/XX/0026-25

\section*{PRINTED CIRCUIT BOARD}

The SO package is molded out of clean, thermoset plastic compound and has no particular compatibility problems with most printed circuit board substrates.
The package can be reliably mounted onto substrates such as:
- G10 or FR4 glass/resin
- FR5 glass/resin systems for high-temperature applications
- Polymide boards, also high-temperature applications
- Ceramic substrates

General requirements for printed circuit boards are:
- Mounting pads should be solder-plated whenever applicable.
- Solder masks are commonly used to prevent solder bridging of fine lines during soldering.
The mask also protects circuits from processing chemical contamination and corrosion.
If coated over pre-tinned traces, residues may accumulate at the mask/trace interface during subsequent reflow, leading to possible reliability failures.
Recommended application of solder resist on bare, clean traces prior to coating exposed areas with solder.
General requirements for solder mask:
- Good pattern resolution.
- Complete coverage of circuit lines and resistance to flaking during soldering.
- Adhesion should be excellent on substrate material to keep off moisture and chemicals.
- Compatible with soldering and cleaning requirements.

\section*{SOLDER PASTE SCREEN PRINTING}

With the initial choice of printed circuit lithographic design and substrate material, the first step in surface mounting is the application of solder paste.

Solder Joints on a SO-14 Package on PCB


TL/XX/0026-26
The typical lithographic "footprints" for SO packages are illustrated below. Note that the 0.050 " lead center-center spacing is not easily managed by commercially-available air pressure, hand-held dispensers.
Using a stainless-steel, wire-mesh screen stencilled with an emulsion image of the substrate pads is by far the most common and well-tried method. The paste is forced through the screen by a V-shaped plastic squeegee in a sweeping manner onto the board placed beneath the screen.
The setup for SO packages has no special requirement from that required by other surface-mounted, passive components. Recommended working specifications are:
- Use stainless-steel, wire-mesh screens, \#80 or \#120, wire diameter 2.6 mils. Rule of thumb: mesh opening should be approximately 2.5-5 times larger than the average particle size of paste material.
- Use squeegee of Durometer 70.
- Experimentation with squeegee travel speed is recommended, if available on machine used.
- Use solder paste of mesh 200-325.
- Emulsion thickness of \(0.005^{\prime \prime}\) usually used to achieve a solder paste thickness (wet) of about \(0.008^{\prime \prime}\) typical.
- Mesh pattern should be 90 degrees, square grid.
- Snap-off height of screen should not exceed \(1 / 8^{\prime \prime}\), to avoid damage to screens and minimize distortion.

\section*{SOLDER PASTE}

Selection of solder paste tends to be confusing, due to numerous formulations available from various manufacturers. In general, the following guidelines are sufficient to qualify a particular paste for production:
- Particle sizes (see photographs below). Mesh 325 (approximately 45 microns) should be used for general purposes, while larger (solder globules) particles are preferred for leadless components (LCC). The larger particles can easily be used for SO packages.
- Uniform particle distribution. Solder globules should be spherical in shape with uniform diameters and minimum amount of elongation (visual under 100/200 \(\times\) magnification). Uneven distribution causes uneven melting and subsequent expulsion of smaller solder balls away from their proper sites.

\section*{RECOMMENDED SOLDER PADS FOR SO PACKAGES}


Comparison of Particle Size/Shape of Various Solder Pastes


TL/XX/0026-30


\section*{CLEANING}

The most critical process in surface mounting SO packages is in the cleaning cycle. The package is mounted very close to the surface of the substrate and has a tendency to collect residue left behind after reflow soldering. Important considerations in cleaning are:
- Time between soldering and cleaning to be as short as possible. Residue should not be allowed to solidify on the substrate for long periods of time, making it difficult to dislodge.
- A low surface tension solvent (high penetration) should be employed. Solvents commercially available are:

Freon TMS (general purpose)
Freon TE35/TP35 (cold-dip cleaning)
Freon TES (general purpose)
It should also be noted that these solvents generally will leave the substrate surface hydrophobic (moisture repellent), which is desirable.

Prelete or 1,1,1-Trichloroethane
Kester 5120/5121
- A defluxer system which allows the workpiece to be subjected to a solvent vapor, followed by a rinse in pure solvent and a high-pressure spray lance are the basic requirments for low-volume production.
- For volume production, a conveyorized, multiple hot solvent spray/jet system is recommended.
- Rosin, being a natural occurring material, is not readily soluble in solvents, and has long been a stumbling block to the cleaning process. In recent developments, synthetic flux (SA flux), which is readily soluble in Freon TMS solvent, has been developed. This should be explored where permissible.
The dangers of an inadequate cleaning cycle are:
- Ion contamination, where ionic residue left on boards would cause corrosion to metallic components, affecting the performance of the board.
- Electro-migration, where ionic residue and moisture present on electrically-biased boards would cause dentritic growth between close spacing traces on the substrate, resulting in failures (shorts).

\section*{REWORK}

Should there be a need to replace a component or re-align a previously disturbed component, a hot air system with appropriate orifice masking to protect surrounding components may be used.
When rework is necessary in the field, specially-designed tweezers that thermally heat the component may be used to remove it from its site. The replacement can be fluxed at the

\section*{Hot-Air Solder Rework Station}


Hot-Air Rework Machine

lead tips or, if necessary, solder paste can be dispensed onto the pads using a varimeter. After being placed into position, the solder is reflowed by a hot-air jet or even a standard soldering iron.

\section*{WAVE SOLDERING}

In a case where lead insertions are made on the same board as surface-mounted components, there is a need to include a wave-soldering operation in the process flow.
Two options are used:
- Surface mounted components are placed and vapor phase reflowed before auto-insertion of remaining components. The board is carried over a standard wave-solder system and the underside of the board (only lead-inserted leads) soldered.
- Surface-mounted components are placed in position, but no solder paste is used. Instead, a drop of adhesive about 5 mils maximum in height with diameter not exceeding \(25 \%\) width of the package is used to hold down the package. The adhesive is cured and then proceeded to autoinsertion on the reverse side of the board (surface-mounted side facing down). The assembly is then passed over a "dual wave" soldering system. Note that the surfacemounted components are immersed into the molten solder.
Lead trimming will pose a problem after soldering in the latter case, unless the leads of the insertion components are pre-trimmed or the board specially designed to localize certain areas for easy access to the trim blade.
The controls required for wave soldering are:
- Solder temperature to be \(240-260^{\circ} \mathrm{C}\). The dwell time of components under molten solder to be short (preferably kept under 2 seconds), to prevent damage to most components and semiconductor devices.
- RMA (Rosin Mildly Activated) flux or more aggressive OA (Organic Acid) flux are applied by either dipping or foam fluxing on boards prior to preheat and soldering. Cleaning procedures are also more difficult (aqueous, when OA flux is used), as the entire board has been treated by flux (unlike solder paste, which is more or less localized). Nonhalide OA fluxes are highly recommended.
- Preheating of boards is essential to reduce thermal shock on components. Board should reach a temperature of about \(100^{\circ} \mathrm{C}\) just before entering the solder wave.
- Due to the closer lead spacings ( \(0.050^{\prime \prime}\) vs \(0.100^{\prime \prime}\) for dual-in-line packages), bridging of traces by solder could occur. The reduced clearance between packages also causes "shadowing" of some areas, resulting in poor solder coverage. This is minimized by dual-wave solder systems.


TL/XX/0026-37

A typical dual-wave system is illustrated below, showing the various stages employed. The first wave typically is in turbulence and given a transverse motion (across the motion of the board). This covers areas where "shadowing" occurs. A second wave (usually a broad wave) then proceeds to perform the standard soldering. The departing edge from the solder is such to reduce "icicles," and is still further reduced by an air knife placed close to the final soldering step. This air knife will blow off excess solder (still in the fluid stage) which would otherwise cause shorts (bridging) and solder bumps.

\section*{AQUEOUS CLEANING}
- For volume production, a conveyorized system is often used with a heated recirculating spray wash (water temperature \(130^{\circ} \mathrm{C}\) ), a final spray rinse (water temperature \(45-55^{\circ} \mathrm{C}\) ), and a hot \(\left(120^{\circ} \mathrm{C}\right)\) air/air-knife drying section.
- For low-volume production, the above cleaning can be done manually, using several water rinses/tanks. Fastdrying solvents, like alcohols that are miscible with water, are sometimes used to help the drying process.
- Neutralizing agents which will react with the corrosive materials in the flux and produce material readily soluble in water may be used; the choice depends on the type of flux used.
- Final rinse water should be free from chemicals which are introduced to maintain the biological purity of the water. These materials, mostly chlorides, are detrimental to the assemblies cleaned because they introduce a fresh amount of ionizable material.


\section*{CONFORMAL COATING}

Conformal coating is recommended for high-reliability PCBs to provide insulation resistance, as well as protection against contarnination and degradation by moisture.
Requirements:
- Complete coating over components and solder joints.
- Thixotropic material which will not flow under the packages or fill voids, otherwise will introduce stress on solder joints on expansion.
- Compatibility and possess excellent adhesion with PCB material/components.
- Silicones are recommended where permissible in application.

\section*{SMD Lab Support}

FUNCTIONS
Demonstration-Introduce first-time users to surfacemounting processes.
Service-Investigate problems experienced by users on surface mounting.
Reliability Builds-Assemble surface-mounted units for reliability data acquisition.

Techniques-Develop techniques for handling different materials and processes in surface mounting.
Equipment-In conjunction with equipment manufacturers, develop customized equipments to handle high density, new technology packages developed by National.
In-House Expertise-Availability of in-house expertise on semiconductor research/development to assist users on packaging queries.

\section*{Section 7}

Appendices/ Physical Dimensions

\section*{Section 7 Contents}
Appendix A General Product Marking and Code Explanation ..... 7-3
Appendix B Application Note Referenced by Part Number ..... 7-4
Appendix C Summary of Commercial Reliability Programs ..... 7-10
Appendix D Military Aerospace Programs from National Semiconductor ..... 7-11
Appendix E Understanding Integrated Circuit Package Power Capabilities ..... 7-18
Appendix F How to Get the Right Information from a Datasheet ..... 7-23
Appendix G Obsolete Product Replacement Guide ..... 7-27
Appendix H Products Not Recommended for New Design ..... 7-28
Physical Dimensions ..... 7-29
Data Bookshelf
Distributors

National Semiconductor Corporation

National Semiconductor Corporation

\title{
APPLICATION NOTE REFERENCED BY PART NUMBER
}

> National Semiconductor Linear Application notes are normally written to explain the operation and use of a particular device or family of IC's, or to present alternative technical solutions. The following PART NUMBER index references the published application notes that would offer application assistance for those specific IC's.
> The 1986 Linear Applications Handbook is a complete text for all current Application Notes for both Monolithic and Hybrid products. Specific Application Notes are available upon request through National Semiconductor Sales Offices.

\section*{DEVICE NUMBER}

\section*{APPLICATION NOTE}

ADC80 ................................................................................................... AN-36 36
ADC0801 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-233, AN-271, AN-274, AN-280, AN-281, AN-294, LB-53
ADC0802 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN AN-233, AN-274, AN-280, AN-281, LB-53
ADC0803 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN . 233 , AN-274, AN-280, AN-281, LB-53
ADC0804 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-233, AN-274, AN-276, AN-280, AN-281, LB-53
ADC0805 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-233, AN-274, AN-280, AN-281, LB-53
ADC0808 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-247, AN-280, AN-281
ADC0809 .............................................................................................. . AN-247, AN-280
ADC0816 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-193, AN-247, AN-258, AN-280

ADC0820 .............................................................................................. AN-237
ADC0831 ........................................................................................... . AN-280, AN-281
ADC0832 ....................................................................................... . AN-280, AN-281
ADC0833 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .AN-280, AN-281
ADC0834 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .AN-280, AN-281
ADC0838 ................................................................................................
ADC1001 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-276, AN-280, AN-281
ADC1005 .............................................................................................. . . AN-280
ADC1210 .................................................................................................. . . . . . . . . . . .
ADC3501 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-200, AN-202
ADC3511 ................................................................................................ . . . AN-200
ADC3701 .................................................................................................. . . . . . . . . . . .
ADC3711............................................................................................... . . . AN-200
AH0014................................................................................................... . . . . AN-38
AH0019..................................................................................................... . . AN-38
CD4016..................................................................................................... . . . . . . . . . . .
DACXXXX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-156
DAC0830 ...................................................................................................... . . AN-284
DAC0831 ............................................................................................ AN-271, AN-284
DAC0832 ........................................................................................... AN-271, AN-284
DAC1000 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-271, AN-275, AN-277, AN-284
DAC1001 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-271, AN-275, AN-277, AN-284
DAC1002 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-271, AN-275, AN-277, AN-284
DAC1006 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-271, AN-275, AN-277, AN-284
DAC1007...................................................................... . AN-271, AN-275, AN-277, AN-284

\section*{DEVICE NUMBER}

DAC1008 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-271, AN-275, AN-277, AN-284
DAC1020 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-263, AN-269, AN-293, AN-294, AN-299
DAC1021 ..............................................................................................AN-. 269
DAC1022 ............................................................................................... . AN-269
DAC1208 ......................................................................................... . . . . .


DAC1218 .................................................................................................. . . . . . . . . .

DAC1221 .................................................................................................... . . . AN-269
DAC1222 ................................................................................................... . . . AN-269
DAC1230 .................................................................................................... . AN-284
DAC1231 .......................................................................................... \(A N\).


DH0034.................................................................................................. AN-253
DH0035........................................................................................................ AN-. 49
DS8606
AN-381, AN-382
DS8608........................................................................................................ . AN-382
DT1058........................................................................................................ . . . . . . . . . . . . . . .


DTSW250GI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN- 287
INS8070 ..................................................................................................... . . . . . . . . . . . .
LF111............................................................................................................ . . . . . . . . .
LF155 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-263, AN-447

LF311 ...................................................................................................... . AN-301
LF347 . . . . . . . . . . . . . . . . . . . . . . . AN-256, AN-262, AN-263, AN-265, AN-266, AN-301, AN-344, AN-447
LF351 . . . . . . . . . . . . . . . . . . . . . . AN-242, AN-263, AN-266, AN-271, AN-275, AN-293, AN-447, Appendix C
LF351A.................................................................................................. AN-. AN-
LF351B ................................................................................................ Appendix D
LF353 . . . . . . . . AN-256, AN-258, AN-263, AN-264, AN-271, AN-285, AN-293, AN-447, LB-44, Appendix D
LF356 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-253, AN-258, AN-260, AN-263, AN-266, AN-271, AN-272, AN-275, AN-293, AN-294, AN-295, AN-301, AN-447
LF357
AN-263, AN-447, LB-42
LF398.
LF400
AN-247, AN-258, AN-266, AN-294, AN-298, LB-45

LF412 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-272, AN-299, AN-301, AN-344, AN-447
LF441 ........................................................................................... . . . . . . . . .
LF13006 .................................................................................................... . . . . . . . . . .
LF13007 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN- A 344
LF13331 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-294, AN-447
LF13508 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-289, AN-360, AN-447
LF13509 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-289, AN-295, AN-447
LH0002 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-13, AN-63, AN-227, AN-244, AN-263, AN-272, AN-301
LH0022 . ................................................................................................. . . AN-63, AN-75
LH0023 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-245, AN-360
LH0024........................................................................................................... . . . AN-253
LH0032 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-242, AN-244, AN-253
LH0033
AN-48, AN-115, AN-227, AN-253
LH0042
AN-63

\section*{APPLICATION NOTE}

LH0043....................................................................................................... . AN-245
LH0052 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-63
LH0053 ....................................................................................................... . . . . . . . . . . . .
LH0062 ........................................................................................................ . . . . . . . . . . . .

LH0070 .................................................................................................... . . . . . AN- 301

LH0082 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-244, AN-266
LH0086 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-245, AN-360
LH0091 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

LH0101 .................................................................................................... . . . AN-261
LH1605 .......................................................................................................... AN-343
LM10
AN-211, AN-247, AN-258, AN-271, AN-288, AN-299, AN-300 AN-241, AN-242, AN-260, AN-266, AN-271
LM12
LM101
LM101A
LM102
LM103
LM104
LM105
LM106
AN-20, AN-31, LB-1, B-12
LM108 . . . . . . . . . . . . . . . . . . AN-29, AN-30, AN-31, AN-63, AN-79, AN-211, AN-241, LB-14, LB-15, LB-21
LM108A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-260, LB-15, LB-19
LM109 ................................................................................................. . AN-42, LB-15
LM109A ......................................................................................................... . . . . . . .
LM110 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . LB-11, LB-42
LM111 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-41, AN-103, LB-12, LB-16, LB-32, LB-39
LM112 ................................................................................................. AN-63, LB-19
LM113 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
LM117 ................................................................. AN-178, AN-181, AN-182, LB-46, LB-47
LM117HV ................................................................................................. . LB-46, LB-47
LM118 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . LB-17, LB-19, LB-21, LB-23, Appendix A

LM120......................................................................................................... . . AN-182
LM121 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-79, AN-104, AN-184, AN-260, LB-22
LM121A........................................................................................................ . . . . . . . . .
LM122 ............................................................................................... . . . . . .
LM125...................................................................................................... . . . . . . . . . .
LM126 ......................................................................................................... . . . AN-82
LM129 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-173,AN-178, AN-262, AN-266
LM131 ............................................................................................ . . AN-210, Appendix D
LM131A ....................................................................................................... . . AN-210

LM135 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-225, AN-262, AN-292, AN-298
LM137 .......................................................................................................... .


LM139
AN-74
LM143
AN-127, AN-271
LM148
AN-260

\section*{DEVICE NUMBER}

\section*{APPLICATION NOTE}
LM150 ........................................................................................................... .


LM160 AN-87
LM161
AN-87, AN-266
LM163 AN-295
LM194 AN-222, LB-21
LM195 AN-110
LM199
AN-161, AN-260, AN-360
LM199A AN-161
LM211 LB-39
LM216A
LM231....................................................................................................... . . . . . . . . . .
LM231A
AN-225
LM235.......................................................................................................... . . . . AN-225
LM239 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-74
LM258........................................................................................................... . . . . AN-116
LM260 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-87
LM261 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-8
LM301A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-178, AN-181, AN-222
LM304
AN-88, AN-184, AN-272, LB-22, LB-28, Appendix D
LM308 . ..................................... . . AN-225, LB-24
LM308A
AN-178, AN-182
LM311 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-41, AN-103, AN-260, AN-263, AN-288, AN-294, AN-295, AN-307, LB-12, LB-16, LB-18, LB-39
LM313........................................................................................................... . . . . AN-263
LM316............................................................................................................ . . . . AN-258
LM317 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-178, LB-35, LB-46


LM319 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-115, AN-271, AN-293
LM320 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-288
LM321 .......................................................................................................... . LB-24
LM324 . ........................... AN-88, AN-258, AN-274, AN-284, AN-301, LB-44, AB-25, Appendix C
LM329 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-256, AN-263, AN-284, AN-295, AN-301
LM329B ........................................................................................................ . AN-225
LM330 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-301
LM331 . . . . . . . . . . . . AN-210, AN-240, AN-265, AN-278, AN-285, AN-311, LB-45, Appendix, C Appendix D
LM331A . ....................................................................................... . AN-210, Appendix C
LM334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-242, AN-256, AN-284
LM335 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-225, AN-263, AN-295
LM336 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-202, AN-247, AN-258
LM337 ................................................................................................................ . .
LM338 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
LM339 .................................................................................... . . . . . . . . .
LM340 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AN-103, AN-182
LM340L........................................................................................................ . . . . . . . . . .
LM342........................................................................................................ . . . . . . . . . .

LM347 ............................................................................................................. . . . . . . .
LM348 ................................................................................................ . AN-202, LB-42
LM349 ......................................................................................................... LB-42
LM358 . . . . . . . . . . . . . . . . . . . . . . . . . . AN-116, AN-247, AN-271, AN-274, AN-284, AN-298, Appendix C
LM358A
DEVICE NUMBERAPPLICATION NOTE
LM359AN-278, AB-24
LM360 ..... AN-87
LM361 AN-87, AN-294
LM363 ..... AN-271
LM380 ..... AN-69, AN-146
LM381 ..... AN-64, AN-104
LM382 ..... AN-147
LM385 AN-242, AN-256, AN-301, AN-344
LM386 ..... LB-54
LM389 AN-256, AN-263, AN-264, AN-274
LM391 ..... AN-272
LM392 AN-274, AN-286
LM393AN-271, AN-274, AN-293
LM394 AN-262, AN-263, AN-264, AN-271, AN-293, AN-299, AN-311, LB-52
LM395 AN-178, AN-181, AN-262, AN-263, AN-266, AN-301, LB-28
LM399 ..... AN-184
LM555 ..... AB-7
LM556 ..... AB-7
LM565 AN-46, AN-146
LM566 ..... AN-146
LM567 ..... AN-46
LM709 AN-24, AN-30
LM710 AN-41, LB-12
LM725 ..... LB-22
LM741 AN-75, AN-79, LB-19, LB-22
LM832 AN-386, AN-390
LM833 ..... AN-346
LM1036 ..... AN-390
LM1310 ..... AN-81
LM1524 AN-272, AN-288, AN-292, AN-293
LM1800 AN-81, AN-147
LM1812 ..... AB-20
LM1818 ..... AN-407
LM1820 ..... LB-29
LM1823 ..... AN-391
LM1828 Appendix B
LM1830 ..... AB-10
LM1837 ..... AN-407
LM1845 Appendix B
LM1863 ..... AN-381, AN-382
LM1865 ..... AN-382, AN-390
LM1870 ..... AN-382
LM1886 ..... AN-402
LM1889 ..... AN-402
LM1894 AN-384, AN-386, AN-390
LM1897 . ..... AN-407
LM2878. ..... AN-147
LM2889 AN-391, AN-402
LM2907 ..... AN-162
LM2917 ..... AN-162
LM2931 ..... AB-12
LM2931CT ..... AB-11
DEVICE NUMBER APPLICATION NOTE
LM3045 ..... AN-286
LM3046 AN-146, AN-299
LM3089 ..... AN-147
LM3524 AN-272, AN-288, AN-292, AN-293
LM3820 ..... AN-147, LB-29
LM3900 AN-72, AN-263, AN-274, AN-278, LB-20, AB-24
LM3909 ..... AN-154
LM3911 ..... LB-27
LM3914 LB-48, AB-25
LM3915 ..... AN-386
LM3999 ..... AN161
LM4250 AN-88, LB-34
LM7800 ..... AN-178
LM78L12 ..... AN-146
LMC835 ..... AN-435
LP324 ..... AN-284
MF10 ..... AN-307
MM1458 ..... AN-116
MM1558 ..... AN-116
MM1558C ..... AN-116
MM2716 ..... LB-54
MM54104 AN-252, AN-287, LB-54
MM57110 ..... AN-382
MM74C00 ..... AN-88
MM74C02 ..... AN-88
MM74C04 ..... AN-88
MM74C948 ..... AN-193
MM74LS138 ..... LB-54
2N4339 ..... AN-32
LH4101 ..... AN-480
LM34/35 ..... AN-460
LM32900 ..... AN-478
LM3578 ..... AB-30
LPXXXX ..... AN-462
LM34 ..... AN-462
LM35 ..... AN-462
LM385 ..... AN-462
LMC13334 ..... AN-462
LP2950 ..... AN-462
LP2951 ..... AN-462
LP311 ..... AN-462
LP324 ..... AN-462
LP339 ..... AN-462
LP365 ..... AN-462

National Semiconductor Corporation

\title{
Appendix C Summary of Commercial Reliability Programs
}

\section*{General}

National Semiconductor Commercial Reliability Programs provide a broad range of off-the-shelf enhanced semiconductor products that supply an extra measure of quality and reliability needed in high-stress or difficult to service applications.
National's \(A+\) and \(B+\) programs allow each individual customer to:
- Minimize the need for incoming electrical inspection
- Eliminate the need and associated costs of using independent testing laboratories
- Reduction in infant mortality rate
- Reduction in reworked board costs
- Reduction in warranty and service costs

\section*{A + Product Enhancement}

The A+ Product Enhancement incorporates the benefits of the Multiple-Pass and Elevated Temperature along with "BURN-IN."
The A+ Program provides:
- \(100 \%\) Temperature Cycling
- \(100 \%\) Electrical Testing at Room and High Temperature
- 100\% Burn-In Testing Combining Increased Temperature with Applied Voltage
- Acceptable Quality Levels Greater than Industry Norm

\section*{Typical A+ Flow is:}
- SEM
- Assembly and Seal
- Four Hour \(150^{\circ} \mathrm{C}\) Bake
- Five Temperature Cycles \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+100^{\circ} \mathrm{C}\right)\)
- High Temperature Electrical Test
- Electrical Test
- Burn-In (160 hours at a minimum junction temperature of \(125^{\circ} \mathrm{C}\) )
- DC Parametric and Function Tests
- Tightened Quality Control Inspection Plans

Note: Certain products may follow slightly different process flows dictated by specific capabilities and device characteristics, consult NSC.

\section*{P+ Product Enhancement}

The \(\mathrm{P}+\) product enhancement program applies to regulator devices and offers an added advantage. \(P+\) involves a dynamic self-heating burn-in that tests the thermal shutdown of the regulator. \(\mathrm{P}+\) is proven more effective than the standard \(125^{\circ} \mathrm{C}\) burn-in as an early screen for infant mortality defects. It sharply reduces the cost of testing incoming components. Reliability Report L-140 further explains the P+ process. The following chart lists regulators which receive \(\mathrm{P}+\) prior to shipment and at no additional cost.
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ Device } & \multicolumn{5}{|c|}{ Package Types } \\
\cline { 2 - 6 } & \begin{tabular}{c} 
TO-3 \\
K STEEL
\end{tabular} & TO-39 H & TO-220 T & TO-202 P & TO-92 Z \\
\hline LM109/309 & X & X & & & \\
\hline LM117/317 & X & X & X & X & \\
\hline LM117HV/317HV & X & X & & & \\
\hline LM120/320 & X & X & X & X & \\
\hline LM123/323 & X & & & & \\
\hline LM137/337 & X & X & X & X & \\
\hline LM137HV/337HV & X & X & & & \\
\hline LM138/338 & X & & & & \\
\hline LM140/340 & X & X & X & X & \\
\hline LM145/345 & X & & & & \\
\hline LM150/250/350 & X & & & & \\
\hline LM196/396 & X & & & & \\
\hline LM2930/2935/2940/2984 & & & X & & \\
\hline LM2931 & & & X & & X \\
\hline LM78XX & & & X & & \\
\hline
\end{tabular}

\title{
Appendix D Military Aerospace Programs from National Semiconductor
}

This appendix is intended to provide a brief overview of military products available from National Semiconductor. For further information, refer to our 1987 Reliability Handbook.

\section*{MIIL-M-38510}

The MIL-M-38510 Program, which is sometimes called the JAN IC Program, is administered by the Defense Electronics Supply Center (DESC). The purpose of this program is to provide the military community with standardized products that have been manufactured and screened to governmentcontrolled specifications in government-certified facilities. All 38510 manufacturers must be formally qualified and their products listed on DESC's Qualified Products List (QPL) before devices can be marked and shipped as JAN product.
There are two processing levels specified within MIL-M38510: Classes S and B. Class S is typically specified for space flight applications, while Class B is used for aircraft and ground systems. National is a major supplier of both classes of devices. Screening requirements are outlined in Table III.
Tables I and II explain the JAN device marking system.
Copies of MIL-M-38510, the QPL, and other related documents may be obtained from:
```

Naval Publications and Forms Center 5801 Tabor Avenue Philadelphia, PA 19120
(212) 697-2179

```

\section*{DESC Specifications}

DESC specifications are issued to provide standardized versions of devices which are not yet available as JAN product. MIL-STD-883 Class B screening is coupled with tightly controlled electrical specifications which have been written to allow a manufacturer to use his standard electrical tests. A current listing of National's DESC specification offerings can be obtained from our franchised distributors, sales offices, or DESC. DESC is located in Dayton, Ohio.

\section*{MIL-STD-883}

Although originally intended to establish uniform test methods and procedures, MIL-STD-883 has also become the general specification for non-JAN military product. Revision \(C\) of this document defines the minimum requirements for a device to be marked and advertised as 883 -compliant. Included are design and construction criteria, documentation controls, electrical and mechanical screening requirements, and quality control procedures. Details can be found in paragraph 1.2.1 of MIL-STD-883.
National offers both 883 Class B and 883 Class S product. The screening requirements for both classes of product are outlined in Table III.
As with DESC specifications, a manufacturer is allowed to use his standard electrical tests provided that all critical parameters are tested. Also, the electrical test parameters, test conditions, test limits, and test temperatures must be clearly documented. At National Semiconductor, this information is available via our RETS (Reliability Electrical Test Specification Program). The RETS document is a complete description of the electrical tests performed and is controlled by our QA department. Individual copies are available upon request.
Some of National's older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

\section*{Military Screening Program (MSP)}

National's Military Screening Program was developed to make screened versions of advanced products such as gate arrays and microprocessors available more quickly than is possible for JAN and 883 devices. Through this program, screened product is made available for prototypes and breadboards prior to or during the JAN or 883 qualification activities. MSP products receive the \(100 \%\) screening of Table III but are not subjected to Group C and D quality conformance testing. Other criteria such as electrical testing and temperature range will vary depending upon individual device status and capability.

TABLE I. The MIL-M-38510 Part Marking


Cl24-1
TABLE II. JAN Package Codes
\begin{tabular}{|c|c|}
\hline \[
\begin{gathered}
38510 \\
\text { Package } \\
\text { Designation } \\
\hline
\end{gathered}
\] & Microcircuit Industry Description \\
\hline A & 14-Pin \(1 / 4^{\prime \prime} \times 1 / 4^{\prime \prime}\) (metal) flat pack \\
\hline B & 14-Pin \(3 / 16^{\prime \prime} \times 1 / 4^{\prime \prime}\) flat pack \\
\hline C & 14-Pin 1/4" \(\times 3 / 4^{\prime \prime}\) dual-in-line \\
\hline D & 14-Pin \(1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime}\) (ceramic) flat pack \\
\hline E & 16-Pin \(1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime}\) dual-in-line \\
\hline F & \(16-\operatorname{Pin} 1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime}\) (metal or ceramic) flat pack \\
\hline G & 8-pin TO-99 can or header \\
\hline H & 10-pin 1/4" \(\times 1 / 4^{\prime \prime}\) (metal) flat pack \\
\hline I & 10-pin TO-100 can or header \\
\hline \(J\) & 24-pin 1/2" \(\times 1-1 / 4^{\prime \prime}\) dual-in-line \\
\hline K & 24-pin \(3 / 8^{\prime \prime} \times 5 / 8^{\prime \prime}\) flat pack \\
\hline L & 24-pin 1/4" \(\times 1-1 / 4^{\prime \prime}\) dual-in-line \\
\hline M & 12-pin TO-101 can or header \\
\hline N & (Note 1) \\
\hline P & \(8-\mathrm{pin} 1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime}\) dual-in-line \\
\hline Q & 40-pin 3/16" \(\times 2-1 / 16^{\prime \prime}\) dual-in-line \\
\hline R & 20-pin 1/4" \(\times 1-1 / 16^{\prime \prime}\) dual-in-line \\
\hline S & 20-pin 1/4" \(\times 1 / 2^{\prime \prime}\) flat pack \\
\hline T & (Note 1) \\
\hline U & (Note 1) \\
\hline V & 18-pin \(3 / 8^{\prime \prime} \times 15 / 16^{\prime \prime}\) dual-in-line \\
\hline W & 22-pin 3/8" \(\times 1-1 / 8^{\prime \prime}\) dual-in-line \\
\hline X & (Note 1) \\
\hline Y & (Note 1) \\
\hline Z & (Note 1) \\
\hline 2 & 20-terminal \(0.350^{\prime \prime} \times 0.350^{\prime \prime}\) chip carrier \\
\hline 3 & 28-terminal \(0.450^{\prime \prime} \times 0.450^{\prime \prime}\) chip carrier \\
\hline
\end{tabular}

Note 1: These letters are assigned to packages by individual detail specifications and may be assigned to different packages in different specifications.


TABLE III. 100\% Screening Requirements (Continued)
\begin{tabular}{ll|l|c|c|c}
\hline \multirow{2}{*}{ Screen } & \multicolumn{2}{c|}{ Class S } & \multicolumn{2}{c}{ Class B } \\
\cline { 3 - 6 } & \multicolumn{1}{|c|}{ Method } & Reqmt & Method & Reqmt \\
\hline 17. & Seal Fine, Gross & 1014 & \(100 \%\), (Note 8) & 1014 & \(100 \%,(\) Note 9) \\
\hline 18. & Radiographic (Note 10) & 2012 Two Views & \(100 \%\) & & - \\
\hline 19. \begin{tabular}{l} 
Qualification or Quality Conformance \\
Inspection Test Sample Selection
\end{tabular} & (Note 11) & Samp. & (Note 11) & Samp. \\
\hline 20. & External Visual (Note 12) & 2009 & \(100 \%\) & & \(100 \%\) \\
\hline
\end{tabular}

Note 1: Unless otherwise specified, at the manufacturer's option, test samples for Group B, bond strength (Method 5005) may be randomly selected prior to or following internal visual (Method 5004), prior to sealing provided all other specification requirements are satisfied (e.g. bond strength requirements shall apply to each inspection lot, bond failures shall be counted even if the bond would have failed internal visual).
Note 2: For Class B devices, this test may be replaced with thermal shock method 1011, test condition A, minimum.
Note 3: At the manufacturer's option, visual inspection for catastrophic failures may be conducted after each of the thermal/mechanical screens, after the sequence or after seal test. Catastrophic failures are defined as missing leads, broken packages, or lids off.
Note 4: The PIND test may be performed in any sequence after step 6 and prior to step 16. See MIL-M-38510, paragraph 4.6.3.
Note 5: Class S devices shall be serialized prior to interim electrical parameter measurements.
Note 6: When specified, all devices shall be tested for those parameters requiring delta calculations.
Note 7: Reverse bias burn-in is a requirement only when specified in the applicable device specification. The order of performing burn-in and reverse bias burn-in may be inverted.
Note 8: For Class S devices, the seal test may be performed in any sequence between step 16 and step 19, but it shall be performed after all shearing and forming operations on the terminals.
Note 9: For Class B devices, the fine and gross seal tests shall be performed separate or together in any sequence and order between step 6 and step 20 except that they shall be performed after all shearing and forming operations on the terminals. When \(100 \%\) seal screen cannot be performed after shearing and forming (e.g. flatpacks and chip carriers) the seal screen shall be done \(100 \%\) prior to these operations and a sample test (LTPD \(=5\) ) shall be performed on each inspection lot following these operations. If the sample fails, \(100 \%\) rescreening shall be required.
Note 10: The radiographic screen may be performed in any sequence after step 19.
Note 11: Samples shall be selected for testing in accordance with the specific device class and lot requirements of Method 5005
Note 12: External Visual shall be performed on the lot any time after step 19 and prior to shipment.
Note 13: Read and Record when past burn-in delta measurements are specified.
Note 14: PDA shall apply to all static, dynamic, functional, and switching measurements at either \(25^{\circ} \mathrm{C}\) or maximum rated operating temperature.

\section*{Military Analog Products Available From National Semiconductor}

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class \(S\) product. Additional information including new product plans can be obtained from our sales offices.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Device Type & \begin{tabular}{l}
Mil * \\
Class B
\end{tabular} & \begin{tabular}{l}
883 \\
Class B
\end{tabular} & Desc & JAN & Device Type & \begin{tabular}{l}
Mil * \\
Class B
\end{tabular} & 883 Class B & Desc & JAN \\
\hline AH0014D & \(x\) & & & & LH0032G & \(x\) & & x & \\
\hline AH0015D & X & & & & LH0033AG & x & & & \\
\hline AH0019D & x & & & & LH0033G & x & & x & \\
\hline LF111H & x & & & & LH0036G & x & & & \\
\hline LF11201D & & x & & & LH0038D & x & & & \\
\hline LF11202D & & x & & & LH0041G & x & & & \\
\hline LF11331D & & x & & & LH0042D & x & & & \\
\hline LF11332D & & x & & & LH0042H & x & & & \\
\hline LF11333D & & x & & & LH0043G & x & & & \\
\hline LF11508D & x & & & & LH0044AH & x & & & \\
\hline LF11509D & x & & & & LH0044H & x & & & \\
\hline LF147D & & \(x\) & & & LH0052H & x & & & \\
\hline LF155AH & & x & & & LH0053G & x & & & \\
\hline LF155H & & x & & x & LH0061K & x & & & \\
\hline LF155J-8 & & & & x & LH0062D & x & & & \\
\hline LF155W & & & & x & LH0062H & x & & & \\
\hline LF156AH & & x & & & LH0063K & \(x\) & & & \\
\hline LF156H & & x & & x & LH0070-0H & \(x\) & & & \\
\hline LF156J-8 & & & & x & LH0070-1H & x & & & \\
\hline LF156W & & & & x & LH0070-2H & x & & & \\
\hline LF157AH & & x & & & LH0071-OH & x & & & \\
\hline LF157H & & x & & & LH0071-1H & x & & & \\
\hline LF198H & & x & & & LH0071-2H & \(x\) & & & \\
\hline LF411MH & & x & & x & LH0075G & X & & & \\
\hline LF411W & & & & x & LH0076G & x & & & \\
\hline LF412MH & & x & & x & LH0082D & x & & & \\
\hline LF441MH & x & & & & LH0084D & \(x\) & & & \\
\hline LF442MH & & x & & & LH0086D & x & & & \\
\hline LF444MD & & x & & & LH0091D & x & & & \\
\hline LH0002H & & x & x & & LH0094D & \(x\) & & & \\
\hline LH0003H & \(x\) & & & & LH00101AK & \(x\) & & & \\
\hline LH0004H & x & & & & LH0101K & x & & & \\
\hline LH0020G & x & & & & LH2101AD & & x & & \\
\hline LH0021K & x & & & & LH2108AD & & x & & \\
\hline LH0022D & x & & & & LH2108D & & x & & \\
\hline LH0022H & \(x\) & & & & LH2110D & & x & & \\
\hline LH0023G & x & & & & LH2111D & & x & & \\
\hline LH0024H & x & & & & LH2111F & x & & & \\
\hline
\end{tabular}
*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

Military Analog Products Available From National Semiconductor
Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class S product. Additional information including new product plans can be obtained from our sales offices.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Device Type & \[
\begin{gathered}
\text { Mil * } \\
\text { Class B }
\end{gathered}
\] & \[
\begin{gathered}
883 \\
\text { Class B }
\end{gathered}
\] & Desc & JAN & Device Type & \begin{tabular}{l}
Mil * \\
Class B
\end{tabular} & \[
\begin{gathered}
883 \\
\text { Class B }
\end{gathered}
\] & Desc & JAN \\
\hline LH24250F & x & & & & LM117HVH & & \(x\) & x & \\
\hline LM10H & & x & & & LM117HVKSTL & & x & x & \\
\hline LM101AH & & x & & x & LM117KSTEEL & & x & x & \(x\) \\
\hline LM101AJ-14 & & x & & x & LM118H & & x & & x \\
\hline LM101AJ & & x & & & LM118J-8 & & x & & x \\
\hline LM101AW & & & & x & LM118J & & x & & \\
\hline LM102H & & x & & & LM118W & & & & x \\
\hline LM103H-3.0 & & \(x\) & \(x\) & & LM119H & & \(x\) & x & \\
\hline LM103H-3.3 & & x & x & & LM119J & & x & x & \\
\hline LM103H-3.6 & & x & x & & LM120H-12 & & x & & \\
\hline LM103H-3.9 & & x & x & & LM120H-15 & & x & & \\
\hline LM104H & & \(x\) & & & LM120H-5.0 & & x & & \\
\hline LM105H & & x & & & LM120K-12 & & x & & \\
\hline LM106H & & x & & & LM120K-15 & & x & & \\
\hline LM107H & & x & & & LM120K-5.0 & & \(x\) & & \\
\hline LM107J-14 & & x & & & LM121AH & & X & & \\
\hline LM107J & & x & & & LM121H & & x & & \\
\hline LM108AH & & x & & x & LM122H & & x & & \\
\hline LM108AJ-8 & & x & & x & LM123KSTEEL & & x & & \\
\hline LM108AJ & & x & & & LM124AJ & & X & & \\
\hline LM108AW & & & & x & LM124J & & \(x\) & & x \\
\hline LM108H & & x & & & LM125H & & x & & \\
\hline LM108J-8 & & \(x\) & & & LM126H & & \(x\) & & \\
\hline LM108J & & \(x\) & & & LM129AH & & \(x\) & & \\
\hline LM109H & & x & & & LM129BH & & \(x\) & & \\
\hline LM109KSTEEL & & \(x\) & & & LM131AH & & x & & \\
\hline LM11H & & x & & & LM131H & & x & & \\
\hline LM110H & & x & & & LM135H & & \(x\) & & \\
\hline LM110J-8 & & x & & & LM136AH-2.5 & & \(x\) & x & \\
\hline LM110J & & x & & & LM136H-2.5 & & \(x\) & & \\
\hline LM111H & & \(x\) & & \(x\) & LM136H-5.0 & & x & & \\
\hline LM111J & & x & & x & LM137H & & \(x\) & X & \\
\hline LM111W & & & & x & LM137HVH & & \(x\) & x & \\
\hline LM112H & & x & & & LM137HVKSTEEL & & \(x\) & X & \\
\hline LM113-1H & & \(x\) & \(x\) & & LM137KSTEEL & & \(x\) & x & \\
\hline LM113-2H & & x & x & & LM138KSTEEL & & x & & \\
\hline LM113H & & \(x\) & \(x\) & & LM139AJ & & \(x\) & & \\
\hline LM117H & & x & x & x & LM139J & & x & & x \\
\hline
\end{tabular}
*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

\section*{Military Analog Products Available From National Semiconductor}

Listed below are the military class B Analog devices available from National Semiconductor. Many of these are also available as Class \(S\) product. Additional information including new product plans can be obtained from our sales offices.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Device Type & \[
\begin{gathered}
\text { Mil }^{*} \\
\text { Class B }
\end{gathered}
\] & \[
\begin{gathered}
883 \\
\text { Class B }
\end{gathered}
\] & Desc & JAN & Device Type & \[
\begin{gathered}
\text { Mil * } \\
\text { Class B }
\end{gathered}
\] & \[
\begin{gathered}
883 \\
\text { Class B }
\end{gathered}
\] & Desc & JAN \\
\hline LM139W & & & & x & LM185H-1.2 & & x & & \\
\hline LM140AK-12 & & x & & & LM193AH & & X & & \\
\hline LM140AK-15 & & x & & & LM193H & & x & & x \\
\hline LM140AK-5.0 & & x & & & LM193J-8 & & & & x \\
\hline LM140K-12 & & x & & & LM193W & & & & x \\
\hline LM140K-15 & & \(x\) & & & LM194H & & \(x\) & & \\
\hline LM140K-5.0 & & X & & & LM195H & & x & & \\
\hline LM140LAH-12 & & x & & & LM195K & & x & & \\
\hline LM140LAH-15 & & x & & & LM199AH-20 & & x & & \\
\hline LM140LAH-5.0 & & X & & & LM199AH & & x & & \\
\hline LM143H & & x & x & & LM199H & & x & & \\
\hline LM144H & & x & x & & LM4250H & x & & & \\
\hline LM145K-5.0 & & x & & & LM4250J & x & & & \\
\hline LM145K-5.2 & & x & & & LM555H & & x & & \\
\hline LM146J & & x & & & LM555J & & x & & \\
\hline LM148J & & \(x\) & & x & LM556J & x & & & \\
\hline LM149J & & x & & & LM567H & & x & & \\
\hline LM150KSTEEL & x & & & & LM709AH & & x & & \\
\hline LM1536H & & x & x & & LM709H & & x & & \\
\hline LM1558H & & \(x\) & & & LM710H & & x & & \\
\hline LM1558J & & x & & & LM723H & & x & & \\
\hline LM158AH & & x & & & LM723J & & & & x \\
\hline LM158AJ & & x & & & LM725H & & x & & \\
\hline LM158H & & x & & & LM733H & x & & & \\
\hline LM158J & & x & & & LM741AJ-14 & & x & & \\
\hline LM1596H & x & & & & LM741AJ & & x & & \\
\hline LM160H & & x & & & LM741H & & x & & x \\
\hline LM160J-14 & & x & & & LM7415-14 & & x & & \\
\hline LM160J & & x & & & LM741J & & X & & x \\
\hline LM161F & x & & & & LM741W & & & & x \\
\hline LM161H & & x & & & LM747H & & x & & x \\
\hline LM161J & & \(x\) & & & LM747J & & \(x\) & & \\
\hline LM185BXH-1.2 & & \(x\) & & & LM748H & & x & & \\
\hline LM185BYH-1.2 & & x & & & LM748J & & x & & \\
\hline
\end{tabular}
*Some older products are not completely compliant with MIL-STD-883 but are still required for use in military systems. These devices are screened to the same stringent requirements as 883 product but are marked "-MIL".

National Semiconductor Corporation

\title{
Appendix E Understanding Integrated Circuit Package Power Capabilities
}

\section*{INTRODUCTION}

The short and long term reliability of National Semiconductor's interface circuits, like any integrated circuit, is very dependent on its environmental condition. Beyond the mechanical/environmental factors, nothing has a greater influence on this reliability than the electrical and thermal stress seen by the integrated circuit. Both of these stress issues are specifically addressed on every interface circuit data sheet, under the headings of Absolute Maximum Ratings and Recommended Operating Conditions.
However, through application calls, it has become clear that electrical stress conditions are generally more understood than the thermal stress conditions. Understanding the importance of electrical stress should never be reduced, but clearly, a higher focus and understanding must be placed on thermal stress. Thermal stress and its application to interface circuits from National Semiconductor is the subject of this application note.

\section*{FACTORS AFFECTING DEVICE RELIABILITY}

Figure 1 shows the well known "bathtub" curve plotting failure rate versus time. Similar to all system hardware (mechanical or electrical) the reliability of interface integrated circuits conform to this curve. The key issues associated with this curve are infant mortality, failure rate, and useful life.


TL/H/9312-1
FIGURE 1. Failure Rate vs Time
Infant mortality, the high failure rate from time t0 to t1 (early life), is greatly influenced by system stress conditions other than temperature, and can vary widely from one application to another. The main stress factors that contribute to infant mortality are electrical transients and noise, mechanical maltreatment and excessive temperatures. Most of these failures are discovered in device test, burn-in, card assembly and handling, and initial system test and operation. AIthough important, much literature is available on the subject of infant mortality in integrated circuits and is beyond the scope of this application note.

Failure rate is the number of devices that will be expected to fail in a given period of time (such as, per million hours). The mean time between failure (MTBF) is the average time (in hours) that will be expected to elapse after a unit has failed before the next unit failure will occur. These two primary "units of measure" for device reliability are inversely related:
\[
\text { MTBF }=\frac{1}{\text { Failure Rate }}
\]

Although the "bathtub" curve plots the overall failure rate versus time, the useful failure rate can be defined as the percentage of devices that fail per-unit-time during the flat portion of the curve. This area, called the useful life, extends between t 1 and t 2 or from the end of infant mortality to the onset of wearout. The useful life may be as short as several years but usually extends for decades if adequate design margins are used in the development of a system.
Many factors influence useful life including: pressure, mechanical stress, thermal cycling, and electrical stress. However, die temperature during the device's useful life plays an equally important role in triggering the onset of wearout.

\section*{FAILURE RATES vs TIME AND TEMPERATURE}

The relationship between integrated circuit failure rates and time and temperature is a well established fact. The occurrence of these failures is a function which can be represented by the Arrhenius Model. Well validated and predominantly used for accelerated life testing of integrated circuits, the Arrhenius Model assumes the degradation of a performance parameter is linear with time and that MTBF is a function of temperature stress. The temperature dependence is an exponential function that defines the probability of occurrence. This results in a formula for expressing the lifetime or MTBF at a given temperature stress in relation to another MTBF at a different temperature. The ratio of these two MTBFs is called the acceleration factor \(F\) and is defined by the following equation:
\[
F=\frac{X 1}{X 2}=\exp \left[\frac{E}{K}\left(\frac{1}{T 2}-\frac{1}{T 1}\right)\right]
\]

Where: \(\mathrm{X} 1=\) Failure rate at junction temperature T 1
\(\mathrm{X} 2=\) Failure rate at junction temperature T 2
\(T=\) Junction temperature in degrees Kelvin
\(E=\) Thermal activation energy in electron volts (ev)
\(K=\) Boltzman's constant

However, the dramatic acceleration effect of junction temperature (chip temperature) on failure rate is illustrated in a plot of the above equation for three different activation energies in Figure 2. This graph clearly demonstrates the importance of the relationship of junction temperature to device failure rate. For example, using the 0.99 ev line, a \(30^{\circ}\) rise in junction temperature, say from \(130^{\circ} \mathrm{C}\) to \(160^{\circ} \mathrm{C}\), results in a 10 to 1 increase in failure rate.


TL/H/9312-2
FIGURE 2. Failure Rate as a Function of Junction Temperature

\section*{DEVICE THERMAL CAPABILITIES}

There are many factors which affect the thermal capability of an integrated circuit. To understand these we need to understand the predominant paths for heat to transfer out of the integrated circuit package. This is illustrated by Figures 3 and 4.
Figure 3 shows a cross-sectional view of an assembled integrated circuit mounted into a printed circuit board.
Figure 4 is a flow chart showing how the heat generated at the power source, the junctions of the integrated circuit
flows from the chip to the ultimate heat sink, the ambient environment. There are two predominant paths. The first is from the die to the die attach pad to the surrounding package material to the package lead frame to the printed circuit board and then to the ambient. The second path is from the package directly to the ambient air.
Improving the thermal characteristics of any stage in the flow chart of Figure 4 will result in an improvement in device thermal characteristics. However, grouping all these characteristics into one equation determining the overall thermal capability of an integrated circuit/package/environmental condition is possible. The equation that expresses this relationship is:
\[
T_{J}=T_{A}+P_{D}\left(\theta_{\mathrm{JA}}\right)
\]

Where: \(T_{J}=\) Die junction temperature
\(T_{A}=\) Ambient temperature in the vicinity device
\(P_{D}=\) Total power dissipation (in watts)
\(\theta_{\mathrm{JA}}=\) Thermal resistance junction-to-ambient
\(\theta_{\mathrm{JA}}\), the thermal resistance from device junction-to-ambient temperature, is measured and specified by the manufacturers of integrated circuits. National Semiconductor utilizes special vehicles and methods to measure and monitor this parameter. All circuit data sheets specify the thermal characteristics and capabilities of the packages available for a given device under specific conditions-these package power ratings directly relate to thermal resistance junction-to-ambient or \(\theta_{\mathrm{JA}}\).
Although National provides these thermal ratings, it is critical that the end user understand how to use these numbers to improve thermal characteristics in the development of his system using IC components.


TL/H/9312-3
FIGURE 3. Integrated Circuit Soldered into a Printed Circuit Board (Cross-Sectional View)


TL/H/9312-4
FIGURE 4. Thermal Flow (Predominant Paths)

\section*{DETERMINING DEVICE OPERATING \\ JUNCTION TEMPERATURE}

From the above equation the method of determining actual worst-case device operating junction temperature becomes straightforward. Given a package thermal characteristic, \(\theta_{\mathrm{JA}}\), worst-case ambient operating temperature, \(\mathrm{T}_{\mathrm{A}}(\max )\), the only unknown parameter is device power dissipation, \(\mathrm{P}_{\mathrm{D}}\). In calculating this parameter, the dissipation of the integrated circuit due to its own supply has to be considered, the dissipation within the package due to the external load must also be added. The power associated with the load in a dynamic (switching) situation must also be considered. For example, the power associated with an inductor or a capacitor in a static versus dynamic (say, 1 MHz ) condition is significantly different.
The junction temperature of a device with a total package power of 600 mW at \(70^{\circ} \mathrm{C}\) in a package with a thermal resistance of \(63^{\circ} \mathrm{C} / \mathrm{W}\) is \(108^{\circ} \mathrm{C}\).
\[
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+\left(63^{\circ} \mathrm{C} / \mathrm{W}\right) \times(0.6 \mathrm{~W})=108^{\circ} \mathrm{C}
\]

The next obvious question is, "how safe is \(108^{\circ} \mathrm{C}\) ?"

\section*{MAXIMUM ALLOWABLE JUNCTION TEMPERATURES}

What is an acceptable maximum operating junction temperature is in itself somewhat of a difficult question to answer. Many companies have established their own standards based on corporate policy. However, the semiconductor industry has developed some defacto standards based on the device package type. These have been well accepted as numbers that relate to reasonable (acceptable) device lifetimes, thus failure rates.
National Semiconductor has adopted these industry-wide standards. For devices fabricated in a molded package, the maximum allowable junction temperature is \(150^{\circ} \mathrm{C}\). For these devices assembled in ceramic or cavity DIP packages, the maximum allowable junction temperature is \(175^{\circ} \mathrm{C}\). The numbers are different because of the differences in package types. The thermal strain associated with the die package interface in a cavity package is much less than that exhibited in a molded package where the integrated circuit chip is in direct contact with the package material.
Let us use this new information and our thermal equation to construct a graph which displays the safe thermal (power) operating area for a given package type. Figure 5 is an example of such a graph. The end points of this graph are easily determined. For a \(16-\mathrm{pin}\) molded package, the maximum allowable temperature is \(150^{\circ} \mathrm{C}\); at this point no power dissipation is allowable. The power capability at \(25^{\circ} \mathrm{C}\) is 1.98 W as given by the following calculation:
\[
P_{D} @ 25^{\circ} \mathrm{C}=\frac{T_{J}(\max )-T_{A}}{\theta_{J A}}=\frac{150^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{63^{\circ} \mathrm{C} / \mathrm{W}}=1.98 \mathrm{~W}
\]

The slope of the straight line between these two points is minus the inversion of the thermal resistance. This is referred to as the derating factor.
\[
\text { Derating Factor }=-\frac{1}{\theta_{\mathrm{JA}}}
\]

As mentioned, Figure 5 is a plot of the safe thermal operating area for a device in a 16 -pin molded DIP. As long as the intersection of a vertical line defining the maximum ambient temperature \(\left(70^{\circ} \mathrm{C}\right.\) in our previous example) and maximum device package power \((600 \mathrm{~mW})\) remains below the maximum package thermal capability line the junction temperature will remain below \(150^{\circ} \mathrm{C}\)-the limit for a molded package. If the intersection of ambient temperature and package power fails on this line, the maximum junction temperature will be \(150^{\circ} \mathrm{C}\). Any intersection that occurs above this line will result in a junction temperature in excess of \(150^{\circ} \mathrm{C}\) and is not an appropriate operating condition.


TL/H/9312-5

\section*{FIGURE 5. Package Power Capability vs Temperature}

The thermal capabilities of all integrated circuits are expressed as a power capability at \(25^{\circ} \mathrm{C}\) still air environment with a given derating factor. This simply states, for every degree of ambient temperature rise above \(25^{\circ} \mathrm{C}\), reduce the package power capability stated by the derating factor which is expressed in \(\mathrm{mW} /{ }^{\circ} \mathrm{C}\). For our example-a \(\theta_{\mathrm{JA}}\) of \(63^{\circ} \mathrm{C} / \mathrm{W}\) relates to a derating factor of \(15.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\).

\section*{FACTORS INFLUENCING PACKAGE THERMAL RESISTANCE}

As discussed earlier, improving any portion of the two primary thermal flow paths will result in an improvement in overall thermal resistance junction-to-ambient. This section discusses those components of thermal resistance that can be influenced by the manufacturer of the integrated circuit. It also discusses those factors in the overall thermal resistance that can be impacted by the end user of the integrated circuit. Understanding these issues will go a long way in understanding chip power capabilities and what can be done to insure the best possible operating conditions and, thus, best overall reliability.

\section*{Die Size}

Figure 6 shows a graph of our 16-pin DIP thermal resistance as a function of integrated circuit die size. Clearly, as the chip size increases the thermal resistance decreases-this relates directly to having a larger area with which to dissipate a given power.


TL/H/9312-6
FIGURE 6. Thermal Resistance vs Die Size

\section*{Lead Frame Material}

Figure 7 shows the influence of lead frame material (both die attach and device pins) on thermal resistance. This graph compares our same 16-pin DIP with a copper lead frame, a Kovar lead frame, and finally an Alloy 42 type lead frame-these are lead frame materials commonly used in the industry. Obviously the thermal conductivity of the lead frame material has a significant impact in package power capability. Molded interface circuits from National Semiconductor use the copper lead frame exclusively.


TL/H/9312-7

\section*{FIGURE 7. Thermal Resistance vs Lead Frame Material}

\section*{Board vs Socket Mount}

One of the major paths of dissipating energy generated by the integrated circuit is through the device leads. As a result of this, the graph of Figure 8 comes as no surprise. This compares the thermal resistance of our 16-pin package soldered into a printed circuit board (board mount) compared to the same package placed in a socket (socket mount). Adding a socket in the path between the PC board and the device adds another stage in the thermal flow path, thus increasing the overall thermal resistance. The thermal capabilities of National Semiconductor's interface circuits are specified assuming board mount conditions. If the devices are placed in a socket the thermal capabilities should be reduced by approximately \(5 \%\) to \(10 \%\).


TL/H/9312-8
FIGURE 8. Thermal Resistance vs Board or Socket Mount

\section*{Air Flow}

When a high power situation exists and the ambient temperature cannot be reduced, the next best thing is to provide air flow in the vicinity of the package. The graph of Figure 9 illustrates the impact this has on thermal resistance. This graph plots the relative reduction in thermal resistance normalized to the still air condition for our 16 -pin molded DIP. The thermal ratings on National Semiconductor's interface circuits data sheets relate to the still air environment.


TL/H/9312-9
FIGURE 9. Thermal Resistance vs Air Flow

\section*{Other Factors}

A number of other factors influence thermal resistance. The most important of these is using thermal epoxy in mounting ICs to the PC board and heat sinks. Generally these techniques are required only in the very highest of power applications.
Some confusion exists between the difference in thermal resistance junction-to-ambient ( \(\theta_{\mathrm{JA}}\) ) and thermal resistance junction-to-case ( \(\theta_{\mathrm{Jc}}\) ). The best measure of actual junction temperature is the junction-to-ambient number since nearly all systems operate in an open air environment. The only situation where thermal resistance junction-to-case is important is when the entire system is immersed in a thermal bath and the environmental temperature is indeed the case temperature. This is only used in extreme cases and is the exception to the rule and, for this reason, is not addressed in this application note.

\section*{NATIONAL SEMICONDUCTOR PACKAGE CAPABILITIES}

Figures 10 and 11 show composite plots of the thermal characteristics of the most common package types in the National Semiconductor Linear Circuits product family. Figure 10 is a composite of the copper lead frame molded package. Figure 11 is a composite of the ceramic (cavity) DIP using poly die attach. These graphs represent board mount still air thermal capabilities. Another, and final, thermal resistance trend will be noticed in these graphs. As the number of device pins increase in a DIP the thermal resistance decreases. Referring back to the thermal flow chart, this trend should, by now, be obvious.

\section*{RATINGS ON INTERFACE CIRCUITS DATA SHEETS}

In conclusion, all National Semiconductor Linear Products define power dissipation (thermal) capability. This information can be found in the Absolute Maximum Ratings section of the data sheet. The thermal information shown in this application note represents average data for characterization of the indicated package. Actual thermal resistance can vary from \(\pm 10 \%\) to \(\pm 15 \%\) due to fluctuations in assembly quality, die shape, die thickness, distribution of heat sources on the die, etc. The numbers quoted in the linear data

Molded (N Package) DIP* Copper Leadframe-HTP Die Attach Board MountStill Air

*Packages from 8-to 20 -pin 0.3 mil width
TL/H/9312-10 22-pin 0.4 mil width
24- to 40 -pin 0.6 mil width
FIGURE 10. Thermal Resistance vs Die Size vs Package Type (Molded Package)
sheets reflect a \(15 \%\) safety margin from the average numbers found in this application note. Insuring that total package power remains under a specified level will guarantee that the maximum junction temperature will not exceed the package maximum.
The package power ratings are specified as a maximum power at \(25^{\circ} \mathrm{C}\) ambient with an associated derating factor for ambient temperatures above \(25^{\circ} \mathrm{C}\). It is easy to determine the power capability at an elevated temperature. The power specified at \(25^{\circ} \mathrm{C}\) should be reduced by the derating factor for every degree of ambient temperature above \(25^{\circ} \mathrm{C}\). For example, in a given product data sheet the following will be found:
\[
\begin{array}{lc}
\text { Maximum Power Dissipation* at } 25^{\circ} \mathrm{C} \\
\text { Cavity Package } & 1509 \mathrm{~mW} \\
\text { Molded Package } & 1476 \mathrm{~mW}
\end{array}
\]
* Derate cavity package at \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(25^{\circ} \mathrm{C}\); derate molded package at \(11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(25^{\circ} \mathrm{C}\).
If the molded package is used at a maximum ambient temperature of \(70^{\circ} \mathrm{C}\), the package power capability is 945 mW .
\[
\begin{aligned}
\mathrm{P}_{\mathrm{D}} @ 70^{\circ} \mathrm{C} & =1476 \mathrm{~mW}-\left(11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\right) \times\left(70^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) \\
& =945 \mathrm{~mW}
\end{aligned}
\]

*Packages from 8- to 20-pin 0.3 mil width TL/H/9312-11 22-pin 0.4 mil width
24- to 48 -pin 0.6 mil width
FIGURE 11. Thermal Resistance vs Die Size vs Package Type (Cavity Package)

(BOARD MOUNT)

\title{
APPENDIX F \\ How to Get the Right Information From a Data Sheet
}

\author{
Not All Data Sheets Are Created Alike, and False Assumptions Could Cost an Engineer Time and Money
}

By Robert A. Pease

\begin{abstract}
When a new product arrives in the marketplace, it hopefully will have a good, clear data sheet with it.
The data sheet can show the prospective user how to apply the device, what performance specifications are guaranteed and various typical applications and characteristics. If the data-sheet writer has done a good job, the user can decide if the product will be valuable to him, exactly how well it will be of use to him and what precautions to take to avoid problems.
\end{abstract}

\section*{SPECIFICATIONS}

The most important area of a data sheet specifies the characteristics that are guaranteed-and the test conditions that apply when the tests are done. Ideally, all specifications that the users will need will be spelled out clearly. If the product is similar to existing products, one can expect the data sheet to have a format similar to other devices.

But, if there are significant changes and improvements that nobody has seen before, then the writer must clarify what is meant by each specification. Definitions of new phrases or characteristics may even have to be added as an appendix.

For example, when fast-settling operational amplifiers were first introduced, some manufacturers defined settling time as the time after slewing before the output finally enters and stays within the error-band; but other manufacturers included the slewing time in their definition. Because both groups made their definitions clear, the user was unlikely to be confused or misled.

However, the reader ought to be on the alert. In a few cases, the data-sheet writer is playing a specsmanship game, and is trying to show an inferior (to some users) aspect of a product in a light that makes it look superior (which it may be, to a couple of users).

\section*{GUARANTEES}

When a data sheet specifies a guaranteed minimum value, what does it mean? An assumption might be made that the manufacturer has actually tested that specification and has great confidence that no part could fail that test and still be shipped. Yet that is not always the case.

For instance, in the early days of op amps (20 years ago), the differential-input impedance might have been guaranteed at \(1 \mathrm{M} \Omega\)-but the manufacturer obviously did not measure the impedance. When a customer insisted, "I have to know how you measure this impedance," it had to be explained that the impedance was not measured, but that the base current was. The correlation between \(\mathrm{I}_{\mathrm{b}}\) and \(\mathrm{Z}_{\text {in }}\) permitted the substitution of this simple dc test for a rather messy, noisy, hard-to-interpret test.

Every year, for the last 20 years, manufacturers have been trying to explain, with varying success, why they do not measure the \(\mathrm{Z}_{\text {in }}\) per se, even though they do guarantee it.
In other cases, the manufacturer may specify a test that can be made only on the die as it is probed on the wafer, but cannot be tested after the die is packaged because that signal is not accessible any longer. To avoid frustrating and confusing the customer, some manufacturers are establishing two classes of guaranteed specifications:
- The tested limit represents a test that cannot be doubted, one that is actually performed directly on 100 percent of the devices, 100 percent of the time.
- The design limit covers other tests that may be indirect, implicit or simply guaranteed by the inherent design of the device, and is unlikely to cause a failure rate (on that test), even as high as one part per thousand.
Why was this distinction made? Not just because customers wanted to know which specifications were guaranteed by testing, but because the quality-assurance group insisted that it was essential to separate the tested guarantees from the design limits so that the AQL (assurance-quality level) could be improved from 0.1 percent to down below 100 ppm.
Some data sheets guarantee characteristics that are quite expensive and difficult to test (even harder than noise) such as long-term drift ( 20 ppm or 50 ppm over 1,000 hours).
The data sheet may not tell the reader if it is measured, tested or estimated. One manufacturer may perform a 100percent test, while another states, "Guaranteed by sample testing." This is not a very comforting assurance that a part is good, especially in a critical case where only a long-term test can prove if the device did meet the manufacturer's specification. If in doubt, question the manufacturer.

\section*{TYPICALS}

Next to a guaranteed specification, there is likely to be another in a column labeled "typical".
It might mean that the manufacturer once actually saw one part as good as that. It could indicate that half the parts are better than that specification, and half will be worse. But it is equally likely to mean that, five years ago, half the parts were better and half worse. It could easily signify that a few parts might be slightly better, and a few parts a lot worse; after all, if the noise of an amplifier is extremely close to the theoretical limit, one cannot expect to find anything much better than that, but there will always be a few noisy ones.
If the specification of interest happens to be the bias current ( \(\mathrm{l}_{\mathrm{b}}\) ) of an op amp, a user can expect broad variations. For example, if the specification is 200 nA maximum, there might be many parts where \(\mathrm{I}_{\mathrm{b}}\) is 40 nA on one batch (where the beta is high), and a month later, many parts where the \(\mathrm{I}_{\mathrm{b}}\) is 140 nA when the beta is low.

\section*{Absolute Maximum Ratings (Note 11)}

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
\begin{tabular}{lr} 
Supply Voltage & +35 V to -0.2 V \\
Output Voltage & +6 V to -1.0 V \\
Output Current & 10 mA \\
Storage Temperature, & \\
TO-46 Package & \(-76^{\circ} \mathrm{F}\) to \(+356^{\circ} \mathrm{F}\) \\
TO-92 Package & \(-76^{\circ} \mathrm{F}\) to \(+300^{\circ} \mathrm{F}\)
\end{tabular}

Lead Temp. (Soldering, 4 seconds)
*
\begin{tabular}{ll} 
TO-46 Package & \(+300^{\circ} \mathrm{C}\) \\
TO-92 Package & \(+260^{\circ} \mathrm{C}\)
\end{tabular}

Specified Operating Temp. Range (Note 2)
\begin{tabular}{lr} 
& T \(_{\text {MIN }}\) to TMAX \(_{\text {MAX }}\) \\
LM34, LM34A & \(-50^{\circ} \mathrm{F}\) to \(+300^{\circ} \mathrm{F}\) \\
LM34C, LM34CA & \(-40^{\circ} \mathrm{F}\) to \(+230^{\circ} \mathrm{F}\) \\
LM34D & \(+32^{\circ} \mathrm{F}\) to \(+212^{\circ} \mathrm{F}\)
\end{tabular}

\section*{DC Electrical Characteristics (Note 1, Note 6)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Conditions} & \multicolumn{3}{|c|}{LM34A} & \multicolumn{3}{|c|}{LM34CA} & \multirow[b]{2}{*}{Units (Max)} \\
\hline & & Typical & Tested Limit (Note 4) & Design Limit (Note 5) & Typical & Tested Limit (Note 4) & Design Limit (Note 5) & \\
\hline Accuracy (Note 7) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+77^{\circ} \mathrm{F} \\
& \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{F} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}} \\
& \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.4 \\
& \pm 0.6 \\
& \pm 0.8 \\
& \pm 0.8
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1.0 \\
& \pm 2.0 \\
& \pm 2.0
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 0.4 \\
& \pm 0.6 \\
& \pm 0.8 \\
& \pm 0.8 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1.0 \\
& \pm 2.0
\end{aligned}
\] & \[
\begin{aligned}
& \pm 2.0 \\
& \pm 3.0
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{F} \\
& { }^{\circ} \mathrm{F} \\
& { }^{\circ} \mathrm{F} \\
& { }^{\circ} \mathrm{F}
\end{aligned}
\] \\
\hline Nonlinearity (Note 8) & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\text {A }} \leq \mathrm{T}_{\text {MAX }}\) & \(\pm 0.35\) & & \(\pm 0.7\) & \(\pm 0.30\) & & \(\pm 0.6\) & \({ }^{\circ} \mathrm{F}\) \\
\hline Sensor Gain (Average Slope) & \(\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }}\) & +10.0 & \[
\begin{array}{r}
+9.9 \\
+10.1
\end{array}
\] & & +10.0 & & \[
\begin{aligned}
& +9.9 \\
& +10.1
\end{aligned}
\] & \(\mathrm{mV} /{ }^{\circ} \mathrm{F}, \min\) \(m V /{ }^{\circ} \mathrm{F}, \max\) \\
\hline Load Regulation (Note 3) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+77^{\circ} \mathrm{F} \\
& \mathrm{~T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {MAX }} \\
& 0 \leq \mathrm{I}_{\mathrm{L}} \leq 1 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{gathered}
\pm 0.4 \\
\pm 0.5
\end{gathered}
\] & \(\pm 1.0\) & \(\pm 3.0\) & \[
\begin{array}{r} 
\pm 0.4 \\
+0.5
\end{array}
\] & \(\pm 1.0\) & \(\pm 3.0\) & \begin{tabular}{l}
\(\mathrm{mV} / \mathrm{mA}\) \\
\(\mathrm{mV} / \mathrm{mA}\)
\end{tabular} \\
\hline Line Regulation (Note 3) & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+77^{\circ} \mathrm{F} \\
& 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 30 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
\pm 0.01 \\
\pm \mathbf{0 . 0 2}
\end{gathered}
\] & \(\pm 0.05\) & \(\pm 0.1\) & \[
\begin{gathered}
\pm 0.01 \\
\pm \mathbf{0 . 0 2}
\end{gathered}
\] & \(\pm 0.05\) & \(\pm 0.1\) & \[
\begin{aligned}
& \mathrm{mV} / \mathrm{V} \\
& \mathrm{mV} / \mathrm{V}
\end{aligned}
\] \\
\hline Quiescent Current (Note 9) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},+77^{\circ} \mathrm{F} \\
& \mathrm{~V}_{\mathrm{S}}=+5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{S}}=+30 \mathrm{~V},+77^{\circ} \mathrm{F} \\
& \mathrm{~V}_{\mathrm{S}}=+30 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
75 \\
\mathbf{1 3 1} \\
76 \\
\mathbf{1 3 2}
\end{gathered}
\] & \[
\begin{aligned}
& 90 \\
& 92
\end{aligned}
\] & \[
\begin{aligned}
& 160 \\
& 163 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
75 \\
116 \\
76 \\
117 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 90 \\
& 92
\end{aligned}
\] & \[
\begin{aligned}
& 139 \\
& 142 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline Change of Quiescent Current (Note 3) & \[
\begin{aligned}
& 4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 30 \mathrm{~V},+77^{\circ} \mathrm{F} \\
& 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 30 \mathrm{~V} \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
+0.5 \\
+\mathbf{1 . 0}
\end{array}
\] & 2.0 & 3.0 & \[
\begin{aligned}
& 0.5 \\
& 1.0
\end{aligned}
\] & 2.0 & 3.0 & \[
\begin{aligned}
& \mu \mathrm{A} \\
& \mu \mathrm{~A} \\
& \hline
\end{aligned}
\] \\
\hline Temperature Coefficient of Quiescent Current & & +0.30 & & + 0.5 & +0.30 & & +0.5 & \(\mu \mathrm{A} /{ }^{\circ} \mathrm{F}\) \\
\hline Minimum Temperature for Rated Accuracy & In circuit of Figure 1,
\[
I_{L}=0
\] & +3.0 & & + 5.0 & +3.0 & & +5.0 & \({ }^{\circ} \mathrm{F}\) \\
\hline Long-Term Stability & \(\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\text {MAX }}\) for 1000 hours & \(\pm 0.16\) & & & \(\pm 0.16\) & & & \({ }^{\circ} \mathrm{F}\) \\
\hline
\end{tabular}

\footnotetext{
Note 1: Unless otherwise noted, these specifications apply: \(-50^{\circ} \mathrm{F} \leq \mathrm{T}_{j} \leq+300^{\circ} \mathrm{F}\) for the LM34 and LM34A; \(-40^{\circ} \mathrm{F} \leq \mathrm{T}_{j} \leq+230^{\circ} \mathrm{F}\) for the LM 34 C and LM34CA; and \(+32^{\circ} \mathrm{F} \leq \mathrm{T}_{\mathrm{j}} \leq+212^{\circ} \mathrm{F}\) for the LM34D. \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{Vdc}\) and \(\mathrm{L}_{\mathrm{LOAD}}=50 \mu \mathrm{~A}\) in the circuit of Figure \(2 ;+6 \mathrm{Vdc}\) for LM34 and LM34A for \(230^{\circ} \mathrm{F} \leq \mathrm{T}_{\mathrm{j}} \leq\) \(300^{\circ} \mathrm{F}\). These specifications also apply from \(+5^{\circ} \mathrm{F}\) to \(\mathrm{T}_{\text {MAX }}\) in the circuit of Figure 1.
Note 2: Thermal resistance of the TO-46 package is \(292^{\circ} \mathrm{F} / \mathrm{W}\) junction to ambient and \(43^{\circ} \mathrm{F} / \mathrm{W}\) junction to case. Thermal resistance of the TO-92 package is \(324^{\circ} \mathrm{F} / \mathrm{W}\) junction to ambient.
Note 3: Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in output due to heating effects can be computed by multiplying the internal dissipation by the thermal resistance.
Note 4: Tested limits are guaranteed and \(100 \%\) tested in production.
Note 5: Design limits are guaranteed (but not \(100 \%\) production tested) over the indicated temperature and supply voltage ranges. These limits are not used to calculate outgoing quality levels.
Note 6: Specification in BOLDFACE TYPE apply over the full rated temperature range.
Note 7: Accuracy is defined as the error between the output voltage and \(10 \mathrm{mV} /{ }^{\circ} \mathrm{F}\) times the device's case temperature at specified conditions of voltage, current, and temperature (expressed in \({ }^{\circ} \mathrm{F}\) ).
Note 8: Nonlinearity is defined as the deviation of the output-voltage-versus-temperature curve from the best-fit straight line over the device's rated temperature range.
Note 9: Quiescent current is defined in the circuit of Figure 1.
Note 10: Contact factory for availability of LM34CAZ.
* \({ }^{\text {Note 11: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when }}\) operating the device beyond its rated operating conditions (see Note 1).
}

\section*{A Point-By-Point Look}

Let's look a little more closely at the data sheet of the Na tional Semiconductor LM34, which happens to be a temperature sensor.
Note 1 lists the nominal test conditions and test circuits in which all the characteristics are defined. Some additional test conditions are listed in the column "Conditions", but Note 1 helps minimize the clutter.
Note 2 gives the thermal impedance, (which may also be shown in a chart or table).
Note 3 warns that an output impedance test, if done with a long pulse, could cause significant self-heating and thus, error.
Note 6 is intended to show which specs apply at all rated temperatures.
Note 7 is the definition of the "Accuracy" spec, and Note 8 the definition for non-linearity. Note 9 states in what test circuit the quiescent current is defined. Note 10 indicates that one model of the family may not be available at the time of printing (but happens to be available now), and Note 11 is the definition of Absolute Max Ratings.
* Note-the " 4 seconds" soldering time is a new standard for plastic packages.
** Note-the wording of Note 11 has been revised-this is the best wording we can devise, and we will use it on all future datasheets.

\section*{APPLICATIONS}

Another important part of the data sheet is the applications section. It indicates the novel and conventional ways to use a device. Sometimes these applications are just little ideas to tweak a reader's mind. After looking at a couple of applications, one can invent other ideas that are useful. Some applications may be of no real interest or use.
In other cases, an application circuit may be the complete definition of the system's performance; it can be the test circuit in which the specification limits are defined, tested and guaranteed. But, in all other instances, the performance of a typical application circuit is not guaranteed, it is only typical. In many circumstances, the performance may depend on external components and their precision and matching. Some manufacturers have added a phrase to their data sheets:
"Applications for any circuits contained in this document are for illustration purposes only and the manufacturer makes no representation or warranty that such applications will be suitable for the use indicated without further testing or modification."
In the future, manufacturers may find it necessary to add disclaimers of this kind to avoid disappointing users with circuits that work well, much of the time, but cannot be easily guaranteed.
The applications section is also a good place to look for advice on quirks-potential drawbacks or little details that may not be so little when a user wants to know if a device will actually deliver the expected performance.
For example, if a buffer can drive heavy loads and can handle fast signals cleanly (at no load), the maker isn't doing anybody any favors if there is no mention that the distortion goes sky-high if the rated load is applied.

Another example is the application hint for the LF156 family: "Exceeding the negative common-mode limit on either input will cause a reversal of the phase to output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur, since raising the input back within the common-mode range again puts the input stage and, thus the amplifier, in a normal operating mode."
That's the kind of information a manufacturer should really give to a data-sheet reader because no one could ever guess it.
Sometimes, a writer slips a quirk into a characteristic curve, but it's wiser to draw attention to it with a line of text. This is because it's better to make the user sad before one gets started, rather than when one goes into production. Conversely, if a user is going to spend more than 10 minutes using a new product, one ought to spend a full five minutes reading the entire data sheet.

\section*{FINE PRINT}

What other fine print can be found on a data sheet? Sometimes the front page may be marked "advance" or "preliminary." Then on the back page, the fine print may say something such as:
"This data sheet contains preliminary limits and design specifications. Supplemental information will be published at a later date. The manufacturer reserves the right to make changes in the products contained in this document in order to improve design or performance and to supply the best possible products. We also assume no responsibility for the use of any circuits described herein, convey no license under any patent or other right and make no representation that the circuits are free from patent infringement."
In fact, after a device is released to the marketplace in a preliminary status, the engineers love to make small improvements and upgrades in specifications and characteristics, and hate to degrade a specification from its first published value-but occasionally that is necessary.
Another item in the fine print is the manufacturer's telephone number. Usually it is best to refer questions to the local sales representative or field-applications engineer, because they may know the answer or they may be best able to put a questioner in touch with the right person at the factory.
Occasionally, the factory's applications engineers have all the information. Other times, they have to bring in product engineers, test engineers or marketing people. And sometimes the answer can't be generated quickly-data have to be gathered, opinions solidified or policies formulated before the manufacturer can answer the question. Still, the telephone number is the key to getting the factory to help.

\section*{ORIGINS OF DATA SHEETS}

Of course, historically, most data sheets for a class of products have been closely modeled on the data sheet of the forerunner of that class. The first data sheet was copied to make new versions.
That's the way it happened with the UA709 (the first monolithic op amp) and all its copies, as well as many other similar families of circuits.

Even today, an attempt is made to build on the good things learned from the past and add a few improvements when necessary. But, it's important to have real improvements, not just change for the sake of change.
So, while it's not easy to get the format and everything in it exactly right to please everybody, new data sheets are continually surfacing with new features, applications ideas, specifications and aids for the user. And, if the users complain loudly enough about misleading or inadequate data sheets, they can help lead the way to change data sheets. That's how many of today's improvements came aboutthrough customer demand.
Who writes data sheets? In some cases, a marketing person does the actual writing and engineers do the checking. In other companies, the engineer writes, while marketing people and other engineers check. Sometimes, a committee seems to be doing the writing. None of these ways is necessarily wrong.
For example, one approach might be: The original designer of the product writes the data sheet (inside his head) at the same time the product is designed. The concept here is, if one can't find the proper ingredients for a data sheet-good applications, convenient features for the user and nicely tested specifications as the part is being designed-then maybe it's not a very good product until all those ingredients are completed. Thus, the collection of raw materials for a good data sheet is an integral part of the design of a product. The actual assembly of these materials is an art which can take place later.

\section*{WHEN TO WRITE DATA SHEETS}

A new product becomes available. The applications engineers start evaluating their application circuits and the test engineers examine their production test equipment.
But how can the users evaluate the new device? They have to have a data sheet-which is still in the process of being written. Every week, as the data sheet writer tries to polish and refine the incipient data sheet, other engineers are reporting, "These spec limits and conditions have to be revised," and, "Those application circuits don't work like we thought they would; we'll have one running in a couple of days." The marketing people insist that the data sheet must be finalized and frozen right away so that they can start printing copies to go out with evaluation samples.
These trying conditions may explain why data sheets always seem to have been thrown together under panic conditions and why they have so many rough spots. Users should be aware of the conflicting requirements: Getting a data sheet "as completely as possible" and "as accurately as possible" is compromised if one wants to get the data sheet "as quickly as possible."
The reader should always question the manufacturer. What are the alternatives? By not asking the right question, a misunderstanding could arise; getting angry with the manufacturer is not to anyone's advantage.
Robert Pease has been staff scientist at National Semiconductor Corp., Santa Clara, Calif., for eleven years. He has designed numerous op amps, data converters, voltage regulators and analog-circuit functions.

\section*{Appendix G Obsolete Product Replacement Guide}

Some device types, individual temperature grades and package options have been discontinued. This guide is provided to help design engineers select and specify an appropriate alternative.
\begin{tabular}{|c|c|c|c|c|c|}
\hline NSC Part Number & Replacement & Note & NSC Part Number & Replacement & Note \\
\hline ADB1200 & ADC3711 & 2 & LM1821S & LM1823 & 2 \\
\hline DAC1200/1201 & DAC1265 & 2 & LM1822 & LM1823 & 3 \\
\hline LF352 & LM3631 & 2 & LM1828 & no replacement & \\
\hline LF13300 & ADC3711 & 2 & LM1848 & no replacement & \\
\hline LH0001 & LM4250 & 2 & LM1877N-1/N-2/N-3 & LM1877N-9 & 2 \\
\hline LH0005/LH0005A & LH0003 & 2 & LM2003 & no replacement & \\
\hline LH0037 & LH0036 & 3 & LM2808 & no replacement & \\
\hline LH0132 & LH0032 & 2 & LM2831 & LM1851 & 2 \\
\hline LH2011 & LM11 & 2 & LM3011 & no replacement & \\
\hline LH2108 & LM108 & 2 & LM3064 & no replacement & \\
\hline LH2201A & LM201A & 2 & LM3075 & no replacement & \\
\hline LH2208 & LM208 & 2 & TBA120V & no replacement & \\
\hline LH2208A & LM208A & 2 & TBA440C & LM1823 & 2 \\
\hline LH2308 & LM308 & 2 & TBA510 & no replacement & \\
\hline LH24250 & LM11 & 2 & TBA530 & no replacement & \\
\hline LM170/270/370 & LM13600N & 2 & TBA540 & no replacement & \\
\hline LM171/271/371 & no replacement & & TBA560C & no replacement & \\
\hline LM172/272/372 & no replacement & & TBA920 & no replacement & \\
\hline LM173/273/373 & no replacement & & TBA950-2 & no replacement & \\
\hline LM174/274/374 & no replacement & & TBA970 & no replacement & \\
\hline LM175/275/375 & no replacement & & TBA990 & no replacement & \\
\hline LM216/316 & LM11 & 2 & TDA440 & no replacement & \\
\hline LM388N-2/N-3 & LM388N-1 & 2 & TDA2522/23 & no replacement & \\
\hline LM377N & LM2877P & 3 & TDA2530 & no replacement & \\
\hline LM378N & LM2878P & 3 & TDA2530/31 & no replacement & \\
\hline LM379 & LM2879T & 3 & TDA2540/41 & no replacement & \\
\hline LM1014 & no replacement & & TDA2560 & no replacement & \\
\hline LM1017 & no replacement & & TDA2590 & no replacement & \\
\hline LM1019 & no replacement & & TDA3500 & no replacement & \\
\hline
\end{tabular}

Note 1: IMPROVED REPLACEMENT: Pin for Pin replacement with superior electrical specifications.
Note 2: FUNCTIONAL REPLACEMENT: Consult datasheet to determine suitability of the replacement for specific application.
Note 3: SIMILAR DEVICE with superior performance: Consult datasheet to determine suitability of the replacement for specific application.

National Semiconductor Corporation

\section*{Appendix H Products Not Recommended for New Designs}

The popular National Semiconductor Corporation monolithic IC's may have been designed into your systems. We believe that there are more cost-effective circuits manufactured by National Semiconductor Corporation that should be considered in your new designs. These recommendations are listed in this section. To eliminate the necessity to redesign proven equipment, we are continuing to make these products for use in existing designs for which they were uniquely suitable.
\begin{tabular}{|l|l|c|}
\hline NSC Part Number & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Recommended \\
Replacement
\end{tabular}} & Note \\
\hline AF100 & LMF100 & 3 \\
AF150 & LMF100 & 3 \\
AF151 & LMF100 & 3 \\
AH0014 & LMC13421/LMC13422 & 3 \\
AH0015 & LMC13421/LMC13422 & 3 \\
AH0019 & LMC13421/LMC13422 & 3 \\
LH0023 & LF198/LF298 & 2 \\
LH2101A & LM101A & 2 \\
LH2108A & LM108A & 2 \\
LH2110 & LM110 & 2 \\
LH2111 & LM111 & 2 \\
LH2210 & LM210 & 2 \\
LH2211 & LM211 & 2 \\
LH2301A & LM301A & 2 \\
LH2308A & LM308A & 2 \\
LH2310 & LM310 & 2 \\
LH2311 & LM311 & 2 \\
LM103 & LM185 & 3 \\
LM113 & LM1851-2 & 1 \\
LM313 & LM3851-2 & 1 \\
LM377N & LM1877N-9 & 2 \\
LM377N & LM2877P & 3 \\
LM378N & LM2878P & 3 \\
LM391N-60 & LM391N-100 & 1 \\
LM391N-80 & LM391N-100 & 1 \\
LM709 & LF441 & 3 \\
LM110 & LM106 & 2 \\
LM725 & LM607 & 3 \\
LM748 & LF441 & 3 \\
\hline
\end{tabular}

Notes:
Note 1: IMPROVED REPLACEMENT: Pin for Pin replacement with superior electrical specifications.
Note 2: FUNCTIONAL REPLACEMENT: Consult datasheet to determine suitability of the replacement for specific application.
Note 3: SIMILAR DEVICE with superior performance: Consult datasheet to determine suitability of the replacement for specific application.


NS Package D14E


D14F (REV A)
NS Package D14F


NS Package D16D



Gi2B(REV B)
NS Package G12B


NS Package H03A



H08B (REV A)
NS Package H08B


NS Package H08C



HYOBA (REV B)
NS Package HY8A



H10C (REV D)
NS Package H10C


H HOG (REV A)
NS Package H10G


H12B(REV A)
NS Package H12B



NS Package J14A


NS Package J16A


NS Package K02A


NS Package K02B


KC02A (REV C)
NS Package KC2A


NS Package K04A




NS Package M16A

NS Package N08E


NS Package N10A


NS Package N14A







NS Package T11A


NS Package Z03A

\section*{Bookshelf of Technical Support Information}

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.
This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.
Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.
We are interested in your comments on our technical literature and your suggestions for improvement.
Please send them to:
Technical Communications Dept. M/S 23-200
2900 Semiconductor Drive
P.O. Box 58090

Santa Clara, CA 95052-8090
For a recorded update of this listing plus ordering information for these books from National's Literature Distribution operation, please call (408) 749-7378.

\author{
ALS/AS LOGIC DATABOOK—1987 \\ Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky
}

\section*{ASIC DESIGN MANUAL/GATE ARRAYS \& STANDARD CELLS—1987}

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

\section*{DATA CONVERSION/ACQUISITION DATABOOK—1984}

Selection Guides • Active Filters • Amplifiers • Analog Switches • Analog-to-Digital Converters
Analog-to-Digital Display (DVM) • Digital-to-Analog Converters • Sample and Hold • Sensors/Transducers
Successive Approximation Registers/Comparators • Voltage References

\section*{HYBRID PRODUCTS DATABOOK—1982}

Operational Amplifiers • Buffers • Instrumentation Amplifiers • Sample \& Hold Amplifiers • Comparators Non-Linear Functions • Precision Voltage Regulators and References • Analog Switches MOS Clock Drivers • Digital Drivers • A-D Converters • D-A Converters • Fiber-Optic Products Active Filters \& Telecommunication Products • Precision Networks • 883/RETS

\section*{INTERFACE DATABOOK—1986}

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers • Display Controllers/Drivers Memory Support • Microprocessor Support • Level Translators/Buffers • Frequency Synthesis

\section*{INTERFACE/BIPOLAR LSI/BIPOLAR MEMORY/PROGRAMMABLE LOGIC DATABOOK-1983}

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral/Power Drivers
Level Translators/Buffers • Display Controllers/Drivers • Memory Support • Dynamic Memory Support Microprocessor Support • Data Communications Support • Disk Support • Frequency Synthesis Interface Appendices • Bipolar PROMs • Bipolar and ECL RAMs • 2900 Family/Bipolar Microprocessor Programmable Logic

\section*{INTUITIVE IC CMOS EVOLUTION—1984}

Thomas M. Frederiksen's new book targets some of the most significant transitions in semiconductor technology since the change from germanium to silicon. Intuitive IC CMOS Evolution highlights the transition in the reduction in defect densities and the development of new circuit topologies. The author's latest book is a vital aid to engineers, and industry observers who need to stay abreast of the semiconductor industry.

\section*{INTUITIVE IC OP AMPS—1984}

Thomas M. Frederiksen's new book, Intuitive IC Op Amps, explores the many uses and applications of different IC op amps. Frederiksen's detailed book differs from others in the way he focuses on the intuitive groundwork in the basic functioning concepts of the op amp. Mr. Frederiksen's latest book is a vital aid to engineers, designers, and industry observers who need to stay abreast of the computer industry.

\section*{LINEAR APPLICATIONS HANDBOOK—1986}

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.
Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

\section*{LINEAR 2 DATABOOK—1988}

Active Filters • Analog Switches/Multiplexers • Analog-to-Digital • Digital-to-Analog • Sample and Hold Sensors • Voltage References \(\bullet\) Surface Mount

\section*{LINEAR 3 DATABOOK—1988}

Audio Circuits • Radio Circuits • Video Circuits \(\bullet\) Motion Control • Special Functions ॰ Surface Mount

\section*{LINEAR SUPPLEMENT DATABOOK—1984}

Amplifiers • Comparators • Voltage Regulators • Voltage References \(\bullet\) Converters • Analog Switches Sample and Hold \(\bullet\) Sensors \(\bullet\) Filters \(\bullet\) Building Blocks \(॰\) Motor Controllers \(\bullet\) Consumer Circuits Telecommunications Circuits • Speech • Special Analog Functions

\section*{LOGIC DATABOOK VOLUME I-1984 \\ CMOS AC Switching Test Circuits and Timing Waveforms • CMOS Application Notes \(\circ\) MM54HC/MM74HC MM54HCT/MM74HCT • CD4XXX • MM54CXXX/MM74CXXX • LSI/VLSI}

\section*{LS/S/TTL DATABOOK—1987}

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

\section*{MASS STORAGE HANDBOOK—1986}

Disk Interface Design Guide and User Manual • Winchester Disk Support • Winchester Disk Data Controller Floppy Disk Support • Drive Interface Support Circuits

\section*{MEMORY SUPPORT HANDBOOK-1986}

Dynamic Memory Control • Error Checking and Correction • Microprocessor Interface and Applications Memory Drivers and Support

\section*{MICROCOMMUNICATION ELEMENTS DATABOOK-1987}

CPU • Peripherals • Evaluation Board • Logic Devices
NON-VOLATILE MEMORY DATABOOK—1987
CMOS EPROMs • EEPROMs • Bipolar PROMs

\section*{SERIES 32000 DATABOOK-1986}

Introduction • CPU-Central Processing Unit • Slave Processors • Peripherals • Data Communications and LAN's Disk Control and Interface • DRAM Interface • Development Tools • Software Support • Application Notes

\section*{RELIABILITY HANDBOOK-1986}

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510
The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology \(\bullet\) Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

\section*{TELECOMMUNICATIONS-1987}

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

\section*{THE SWITCHED-CAPACITOR FILTER HANDBOOK—1985 \\ Introduction to Filters • National's Switched-Capacitor Filters • Designing with Switched-Capacitor Filters Application Circuits • Filter Design Program • Nomographs and Tables}

\section*{TRANSISTOR DATABOOK—1982}

NPN Transistors • PNP Transistors • Junction Field Effect Transistors • Selection Guides • Pro Electron Series Consumer Series • NA/NB/NR Series • Process Characteristics Double-Diffused Epitaxial Transistors Process Characteristics Power Transistors • Process Characteristics JFETs • JFET Applications Notes

\section*{VOLTAGE REGULATOR HANDBOOK-1982}

Product Selection Procedures • Heat Flow \& Thermal Resistance • Selection of Commercial Heat Sink Custom Heat Sink Design • Applications Circuits and Descriptive Information • Power Supply Design Data Sheets

\section*{48-SERIES MICROPROCESSOR HANDBOOK—1980}

The 48-Series Microcomputers • The 48-Series Single-Chip System • The 48-Series Instruction Set Expanding the 48-Series Microcomputers • Applications for the 48-Series • Development Support Analog I/O Components • Communications Components • Digital I/O Components • Memory Components Peripheral Control Components

\author{
National Semiconductor Corporation \\ 2900 Semiconductor Drive \\ P.O. Box 58090 \\ Santa Clara, CA 95052-8090 \\ Tel: (408) 721-5000 \\ TWX: (910) 339-9240
}

\section*{SALES OFFICES \\ (Continued)}

\section*{INTERNATIONAL OFFICES}

Electronica NSC de Mexico SA
Juventino Rosas No. 118-2
Col Guadalupe Inn
Mexico, 01020 D.F. Mexico
Tel: (905) 524-9402
National Semicondutores
Do Brasil Ltda.
Av. Brig. Faria Lima, 830
8 Andar
01452 Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Telex: 391-1131931 NSBR BR
National Semiconductor GmbH Industriestrasse 10
D-8080 Furstenfeidbruck
West Germany
Tel: 49-08141-103-0
Telex: 527649
National Semiconductor (UK) Ltd.
301 Harpur Centre
Horne Lane
Bedford MK40 ITR
United Kingdom
Tel: (02 34) 270027
Telex: 826209
National Semiconductor Benelux
Vorstiaan 100
B-1170 Brussels
Belgium
Tel: (02) 6725360
Telex: 61007

National Semiconductor (UK) Ltd.
1. Bianco Lunos Alle

DK-1868 Fredriksberg C
Denmark
Tel: (01) 213211
Telex: 15179
National Semiconductor
Expansion 10000
28, rue de la Redoute
F-92260 Fontenay-aux-Roses
France
Tel: (01) 46608140
Telex: 250956
National Semiconductor S.p.A.
Strada 7. Palazzo R/3
20089 Rozzano
Milanofiori
Italy
Tel: (02) 8242046/7/8/9
National Semiconductor AB
Box 2016
Stensatravagen 13
S-12702 Skarhoimen
Sweden
Tel: (08) 970190
Telex: 10731
National Semiconductor
Calle Agustin de Foxa, 27
28036 Madrid
Spain
Tel: (01) 733-2958
Telex: 46133

\section*{National Semiconductor} Switzerland
Alte Winterthurerstrasse 53
Postfach 567
Ch-8304 Wallisellen-Zurich
Tel: (01) 830-2727
Telex: 59000
National Semiconductor
Kauppakartanonkatu 7
SF-00930 Helsinki
Finland
Tel: (0) 338033
Telex: 126116
National Semiconductor Japan Ltd.
4-403 Ikebukuro, Toshima-ku
Tokyo 171, Japan
Tel: (03) 988-2131
Fax: 011-81-3-988-1700
National Semiconductor Hong Kong Ltd
Southeast Asia Marketing
Austin Tower, 4th Floor 22-26A Austin Avenue
Tsimshatsui, Kowloon, H.K.
Tel: 852 3-7243645
Cable: NSSEAMKTG
Telex: 52996 NSSEA HX```


[^0]:    *Devices Not Covered In Last Publication

[^1]:    *Temperature ranges: " M " is $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient; " l " is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; " C " is $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

[^2]:    *Set current changes linearly with temperature at a rate of $0.33 \% /{ }^{\circ} \mathrm{C}$.

[^3]:    ${ }^{*}$ For more intormation on Power Amps, see the Amplifier section of the Linear Databook. For more High Power Ampifiess, reier to the Audio Amplifier section.

